
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 10.35

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.72 source latency stage_rf_wr_data.internal_data[214]$_DFFE_PN_/CK ^
  -0.81 target latency stage_rf_wr_data.internal_data[342]$_DFFE_PN_/CK ^
   0.00 CRPR
--------------
  -0.09 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_rf_wr_en.internal_data[26]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    6.44    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input504/A (BUF_X8)
     1   45.77    0.01    0.03    3.03 v input504/Z (BUF_X8)
                                         net504 (net)
                  0.01    0.00    3.03 v _1498_/A (INV_X32)
    43  108.08    0.01    0.01    3.04 ^ _1498_/ZN (INV_X32)
                                         _0000_ (net)
                  0.02    0.01    3.05 ^ stage_rf_wr_en.internal_data[26]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   48.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ wire3/A (BUF_X8)
     1   47.02    0.01    0.02    0.04 ^ wire3/Z (BUF_X8)
                                         net2169 (net)
                  0.03    0.03    0.06 ^ wire2/A (BUF_X16)
     1   72.03    0.01    0.03    0.09 ^ wire2/Z (BUF_X16)
                                         net2168 (net)
                  0.07    0.06    0.15 ^ wire1/A (BUF_X16)
     1   61.24    0.01    0.03    0.18 ^ wire1/Z (BUF_X16)
                                         net2167 (net)
                  0.06    0.05    0.22 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   37.41    0.03    0.07    0.30 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01    0.30 ^ clkbuf_1_1_0_clk/A (CLKBUF_X3)
     1   25.41    0.02    0.05    0.36 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk (net)
                  0.02    0.01    0.36 ^ clkbuf_1_1_1_clk/A (CLKBUF_X3)
     2   19.96    0.02    0.05    0.41 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
                                         clknet_1_1_1_clk (net)
                  0.02    0.00    0.42 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
     1   22.83    0.02    0.05    0.46 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.02    0.01    0.47 ^ clkbuf_2_3_1_clk/A (CLKBUF_X3)
     2   25.24    0.02    0.05    0.52 ^ clkbuf_2_3_1_clk/Z (CLKBUF_X3)
                                         clknet_2_3_1_clk (net)
                  0.02    0.00    0.53 ^ clkbuf_3_7_0_clk/A (CLKBUF_X3)
     1   25.68    0.02    0.05    0.58 ^ clkbuf_3_7_0_clk/Z (CLKBUF_X3)
                                         clknet_3_7_0_clk (net)
                  0.02    0.01    0.59 ^ clkbuf_3_7_1_clk/A (CLKBUF_X3)
     2   28.50    0.02    0.05    0.64 ^ clkbuf_3_7_1_clk/Z (CLKBUF_X3)
                                         clknet_3_7_1_clk (net)
                  0.02    0.01    0.65 ^ clkbuf_4_14_0_clk/A (CLKBUF_X3)
     9   59.95    0.03    0.05    0.70 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
                                         clknet_4_14_0_clk (net)
                  0.07    0.05    0.75 ^ clkbuf_leaf_70_clk/A (CLKBUF_X3)
     9   11.56    0.01    0.06    0.81 ^ clkbuf_leaf_70_clk/Z (CLKBUF_X3)
                                         clknet_leaf_70_clk (net)
                  0.01    0.00    0.81 ^ stage_rf_wr_en.internal_data[26]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00    0.81   clock reconvergence pessimism
                          0.21    1.02   library removal time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -3.05   data arrival time
-----------------------------------------------------------------------------
                                  2.04   slack (MET)


Startpoint: stage_int_rf_wr_data.internal_data[37]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_int_rf_wr_data.internal_data[69]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   48.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ wire3/A (BUF_X8)
     1   47.02    0.01    0.02    0.04 ^ wire3/Z (BUF_X8)
                                         net2169 (net)
                  0.03    0.03    0.06 ^ wire2/A (BUF_X16)
     1   72.03    0.01    0.03    0.09 ^ wire2/Z (BUF_X16)
                                         net2168 (net)
                  0.07    0.06    0.15 ^ wire1/A (BUF_X16)
     1   61.24    0.01    0.03    0.18 ^ wire1/Z (BUF_X16)
                                         net2167 (net)
                  0.06    0.05    0.22 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   37.41    0.03    0.07    0.30 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01    0.30 ^ clkbuf_1_0_0_clk/A (CLKBUF_X3)
     1   27.21    0.02    0.06    0.36 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk (net)
                  0.02    0.01    0.36 ^ clkbuf_1_0_1_clk/A (CLKBUF_X3)
     2   25.72    0.02    0.05    0.42 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
                                         clknet_1_0_1_clk (net)
                  0.02    0.00    0.42 ^ clkbuf_2_1_0_clk/A (CLKBUF_X3)
     1   22.91    0.02    0.05    0.47 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X3)
                                         clknet_2_1_0_clk (net)
                  0.02    0.01    0.48 ^ clkbuf_2_1_1_clk/A (CLKBUF_X3)
     2   24.97    0.02    0.05    0.53 ^ clkbuf_2_1_1_clk/Z (CLKBUF_X3)
                                         clknet_2_1_1_clk (net)
                  0.02    0.01    0.54 ^ clkbuf_3_2_0_clk/A (CLKBUF_X3)
     1   24.32    0.02    0.05    0.59 ^ clkbuf_3_2_0_clk/Z (CLKBUF_X3)
                                         clknet_3_2_0_clk (net)
                  0.02    0.01    0.59 ^ clkbuf_3_2_1_clk/A (CLKBUF_X3)
     2   23.11    0.02    0.05    0.64 ^ clkbuf_3_2_1_clk/Z (CLKBUF_X3)
                                         clknet_3_2_1_clk (net)
                  0.02    0.01    0.65 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
    10   74.69    0.04    0.06    0.71 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.09    0.06    0.77 ^ clkbuf_leaf_91_clk/A (CLKBUF_X3)
     9   10.12    0.01    0.06    0.83 ^ clkbuf_leaf_91_clk/Z (CLKBUF_X3)
                                         clknet_leaf_91_clk (net)
                  0.01    0.00    0.83 ^ stage_int_rf_wr_data.internal_data[37]$_DFFE_PN_/CK (DFF_X1)
     2    2.64    0.01    0.09    0.92 ^ stage_int_rf_wr_data.internal_data[37]$_DFFE_PN_/Q (DFF_X1)
                                         stage_int_rf_wr_data.internal_data[37] (net)
                  0.01    0.00    0.92 ^ _1692_/A (MUX2_X1)
     1    1.66    0.01    0.04    0.96 ^ _1692_/Z (MUX2_X1)
                                         _0070_ (net)
                  0.01    0.00    0.96 ^ stage_int_rf_wr_data.internal_data[69]$_DFFE_PN_/D (DFF_X1)
                                  0.96   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   48.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ wire3/A (BUF_X8)
     1   47.02    0.01    0.02    0.04 ^ wire3/Z (BUF_X8)
                                         net2169 (net)
                  0.03    0.03    0.06 ^ wire2/A (BUF_X16)
     1   72.03    0.01    0.03    0.09 ^ wire2/Z (BUF_X16)
                                         net2168 (net)
                  0.07    0.06    0.15 ^ wire1/A (BUF_X16)
     1   61.24    0.01    0.03    0.18 ^ wire1/Z (BUF_X16)
                                         net2167 (net)
                  0.06    0.05    0.22 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   37.41    0.03    0.07    0.30 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01    0.30 ^ clkbuf_1_0_0_clk/A (CLKBUF_X3)
     1   27.21    0.02    0.06    0.36 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk (net)
                  0.02    0.01    0.36 ^ clkbuf_1_0_1_clk/A (CLKBUF_X3)
     2   25.72    0.02    0.05    0.42 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
                                         clknet_1_0_1_clk (net)
                  0.02    0.00    0.42 ^ clkbuf_2_1_0_clk/A (CLKBUF_X3)
     1   22.91    0.02    0.05    0.47 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X3)
                                         clknet_2_1_0_clk (net)
                  0.02    0.01    0.48 ^ clkbuf_2_1_1_clk/A (CLKBUF_X3)
     2   24.97    0.02    0.05    0.53 ^ clkbuf_2_1_1_clk/Z (CLKBUF_X3)
                                         clknet_2_1_1_clk (net)
                  0.02    0.01    0.54 ^ clkbuf_3_3_0_clk/A (CLKBUF_X3)
     1   24.17    0.02    0.05    0.59 ^ clkbuf_3_3_0_clk/Z (CLKBUF_X3)
                                         clknet_3_3_0_clk (net)
                  0.02    0.01    0.59 ^ clkbuf_3_3_1_clk/A (CLKBUF_X3)
     2   25.68    0.02    0.05    0.64 ^ clkbuf_3_3_1_clk/Z (CLKBUF_X3)
                                         clknet_3_3_1_clk (net)
                  0.02    0.01    0.65 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
    16  109.07    0.04    0.06    0.72 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.13    0.10    0.81 ^ clkbuf_leaf_90_clk/A (CLKBUF_X3)
     8   10.99    0.02    0.07    0.88 ^ clkbuf_leaf_90_clk/Z (CLKBUF_X3)
                                         clknet_leaf_90_clk (net)
                  0.02    0.00    0.88 ^ stage_int_rf_wr_data.internal_data[69]$_DFFE_PN_/CK (DFF_X1)
                          0.00    0.88   clock reconvergence pessimism
                          0.01    0.89   library hold time
                                  0.89   data required time
-----------------------------------------------------------------------------
                                  0.89   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_mask.internal_data[30]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    6.44    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input504/A (BUF_X8)
     1   45.77    0.01    0.03    3.03 v input504/Z (BUF_X8)
                                         net504 (net)
                  0.01    0.00    3.03 v _1498_/A (INV_X32)
    43  108.08    0.01    0.01    3.04 ^ _1498_/ZN (INV_X32)
                                         _0000_ (net)
                  0.01    0.00    3.05 ^ max_length1636/A (BUF_X16)
     1   60.76    0.01    0.02    3.07 ^ max_length1636/Z (BUF_X16)
                                         net1636 (net)
                  0.08    0.06    3.13 ^ wire1635/A (BUF_X16)
     1   70.59    0.01    0.03    3.16 ^ wire1635/Z (BUF_X16)
                                         net1635 (net)
                  0.09    0.08    3.23 ^ wire1634/A (BUF_X32)
     1   73.46    0.01    0.03    3.26 ^ wire1634/Z (BUF_X32)
                                         net1634 (net)
                  0.10    0.08    3.34 ^ wire1633/A (BUF_X32)
     1   74.55    0.01    0.03    3.37 ^ wire1633/Z (BUF_X32)
                                         net1633 (net)
                  0.10    0.08    3.45 ^ wire1632/A (BUF_X32)
     1   73.83    0.01    0.03    3.48 ^ wire1632/Z (BUF_X32)
                                         net1632 (net)
                  0.10    0.08    3.56 ^ wire1631/A (BUF_X32)
    25   94.74    0.01    0.03    3.59 ^ wire1631/Z (BUF_X32)
                                         net1631 (net)
                  0.13    0.11    3.70 ^ stage_mask.internal_data[30]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.70   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock source latency
     1   48.76    0.00    0.00   15.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01   15.01 ^ wire3/A (BUF_X8)
     1   47.02    0.01    0.02   15.04 ^ wire3/Z (BUF_X8)
                                         net2169 (net)
                  0.03    0.03   15.06 ^ wire2/A (BUF_X16)
     1   72.03    0.01    0.03   15.09 ^ wire2/Z (BUF_X16)
                                         net2168 (net)
                  0.07    0.06   15.15 ^ wire1/A (BUF_X16)
     1   61.24    0.01    0.03   15.18 ^ wire1/Z (BUF_X16)
                                         net2167 (net)
                  0.06    0.05   15.22 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   37.41    0.03    0.07   15.30 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01   15.30 ^ clkbuf_1_0_0_clk/A (CLKBUF_X3)
     1   27.21    0.02    0.06   15.36 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk (net)
                  0.02    0.01   15.36 ^ clkbuf_1_0_1_clk/A (CLKBUF_X3)
     2   25.72    0.02    0.05   15.42 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
                                         clknet_1_0_1_clk (net)
                  0.02    0.00   15.42 ^ clkbuf_2_1_0_clk/A (CLKBUF_X3)
     1   22.91    0.02    0.05   15.47 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X3)
                                         clknet_2_1_0_clk (net)
                  0.02    0.01   15.48 ^ clkbuf_2_1_1_clk/A (CLKBUF_X3)
     2   24.97    0.02    0.05   15.53 ^ clkbuf_2_1_1_clk/Z (CLKBUF_X3)
                                         clknet_2_1_1_clk (net)
                  0.02    0.01   15.54 ^ clkbuf_3_3_0_clk/A (CLKBUF_X3)
     1   24.17    0.02    0.05   15.59 ^ clkbuf_3_3_0_clk/Z (CLKBUF_X3)
                                         clknet_3_3_0_clk (net)
                  0.02    0.01   15.59 ^ clkbuf_3_3_1_clk/A (CLKBUF_X3)
     2   25.68    0.02    0.05   15.64 ^ clkbuf_3_3_1_clk/Z (CLKBUF_X3)
                                         clknet_3_3_1_clk (net)
                  0.02    0.01   15.65 ^ clkbuf_4_7_0_clk/A (CLKBUF_X3)
    10   63.43    0.04    0.06   15.72 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk (net)
                  0.07    0.04   15.76 ^ clkbuf_leaf_80_clk/A (CLKBUF_X3)
     9   11.15    0.01    0.05   15.81 ^ clkbuf_leaf_80_clk/Z (CLKBUF_X3)
                                         clknet_leaf_80_clk (net)
                  0.01    0.00   15.81 ^ stage_mask.internal_data[30]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00   15.81   clock reconvergence pessimism
                          0.03   15.85   library recovery time
                                 15.85   data required time
-----------------------------------------------------------------------------
                                 15.85   data required time
                                 -3.70   data arrival time
-----------------------------------------------------------------------------
                                 12.15   slack (MET)


Startpoint: stage_rf_wr_data.internal_data[254]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: rf_wr_data_mem[126] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   48.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ wire3/A (BUF_X8)
     1   47.02    0.01    0.02    0.04 ^ wire3/Z (BUF_X8)
                                         net2169 (net)
                  0.03    0.03    0.06 ^ wire2/A (BUF_X16)
     1   72.03    0.01    0.03    0.09 ^ wire2/Z (BUF_X16)
                                         net2168 (net)
                  0.07    0.06    0.15 ^ wire1/A (BUF_X16)
     1   61.24    0.01    0.03    0.18 ^ wire1/Z (BUF_X16)
                                         net2167 (net)
                  0.06    0.05    0.22 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   37.41    0.03    0.07    0.30 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01    0.30 ^ clkbuf_1_0_0_clk/A (CLKBUF_X3)
     1   27.21    0.02    0.06    0.36 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk (net)
                  0.02    0.01    0.36 ^ clkbuf_1_0_1_clk/A (CLKBUF_X3)
     2   25.72    0.02    0.05    0.42 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
                                         clknet_1_0_1_clk (net)
                  0.02    0.00    0.42 ^ clkbuf_2_1_0_clk/A (CLKBUF_X3)
     1   22.91    0.02    0.05    0.47 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X3)
                                         clknet_2_1_0_clk (net)
                  0.02    0.01    0.48 ^ clkbuf_2_1_1_clk/A (CLKBUF_X3)
     2   24.97    0.02    0.05    0.53 ^ clkbuf_2_1_1_clk/Z (CLKBUF_X3)
                                         clknet_2_1_1_clk (net)
                  0.02    0.01    0.54 ^ clkbuf_3_2_0_clk/A (CLKBUF_X3)
     1   24.32    0.02    0.05    0.59 ^ clkbuf_3_2_0_clk/Z (CLKBUF_X3)
                                         clknet_3_2_0_clk (net)
                  0.02    0.01    0.59 ^ clkbuf_3_2_1_clk/A (CLKBUF_X3)
     2   23.11    0.02    0.05    0.64 ^ clkbuf_3_2_1_clk/Z (CLKBUF_X3)
                                         clknet_3_2_1_clk (net)
                  0.02    0.01    0.65 ^ clkbuf_4_5_0_clk/A (CLKBUF_X3)
     9   86.63    0.06    0.08    0.73 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk (net)
                  0.08    0.04    0.77 ^ clkbuf_leaf_77_clk/A (CLKBUF_X3)
     8   10.71    0.01    0.06    0.83 ^ clkbuf_leaf_77_clk/Z (CLKBUF_X3)
                                         clknet_leaf_77_clk (net)
                  0.01    0.00    0.83 ^ stage_rf_wr_data.internal_data[254]$_DFFE_PN_/CK (DFF_X2)
     3   42.91    0.02    0.11    0.94 v stage_rf_wr_data.internal_data[254]$_DFFE_PN_/Q (DFF_X2)
                                         net903 (net)
                  0.04    0.03    0.97 v wire1254/A (BUF_X8)
     1   42.95    0.01    0.04    1.01 v wire1254/Z (BUF_X8)
                                         net1254 (net)
                  0.04    0.03    1.04 v wire1253/A (BUF_X16)
     1   72.16    0.01    0.04    1.08 v wire1253/Z (BUF_X16)
                                         net1253 (net)
                  0.09    0.07    1.15 v wire1252/A (BUF_X32)
     1   71.87    0.01    0.05    1.20 v wire1252/Z (BUF_X32)
                                         net1252 (net)
                  0.09    0.07    1.28 v wire1251/A (BUF_X32)
     1   72.15    0.01    0.05    1.33 v wire1251/Z (BUF_X32)
                                         net1251 (net)
                  0.09    0.07    1.40 v wire1250/A (BUF_X32)
     1   72.04    0.01    0.05    1.45 v wire1250/Z (BUF_X32)
                                         net1250 (net)
                  0.09    0.07    1.52 v wire1249/A (BUF_X32)
     1   49.85    0.01    0.05    1.58 v wire1249/Z (BUF_X32)
                                         net1249 (net)
                  0.05    0.04    1.61 v output903/A (BUF_X1)
     1    0.68    0.01    0.04    1.65 v output903/Z (BUF_X1)
                                         rf_wr_data_mem[126] (net)
                  0.01    0.00    1.65 v rf_wr_data_mem[126] (out)
                                  1.65   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (propagated)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                 10.35   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_mask.internal_data[30]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    6.44    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input504/A (BUF_X8)
     1   45.77    0.01    0.03    3.03 v input504/Z (BUF_X8)
                                         net504 (net)
                  0.01    0.00    3.03 v _1498_/A (INV_X32)
    43  108.08    0.01    0.01    3.04 ^ _1498_/ZN (INV_X32)
                                         _0000_ (net)
                  0.01    0.00    3.05 ^ max_length1636/A (BUF_X16)
     1   60.76    0.01    0.02    3.07 ^ max_length1636/Z (BUF_X16)
                                         net1636 (net)
                  0.08    0.06    3.13 ^ wire1635/A (BUF_X16)
     1   70.59    0.01    0.03    3.16 ^ wire1635/Z (BUF_X16)
                                         net1635 (net)
                  0.09    0.08    3.23 ^ wire1634/A (BUF_X32)
     1   73.46    0.01    0.03    3.26 ^ wire1634/Z (BUF_X32)
                                         net1634 (net)
                  0.10    0.08    3.34 ^ wire1633/A (BUF_X32)
     1   74.55    0.01    0.03    3.37 ^ wire1633/Z (BUF_X32)
                                         net1633 (net)
                  0.10    0.08    3.45 ^ wire1632/A (BUF_X32)
     1   73.83    0.01    0.03    3.48 ^ wire1632/Z (BUF_X32)
                                         net1632 (net)
                  0.10    0.08    3.56 ^ wire1631/A (BUF_X32)
    25   94.74    0.01    0.03    3.59 ^ wire1631/Z (BUF_X32)
                                         net1631 (net)
                  0.13    0.11    3.70 ^ stage_mask.internal_data[30]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.70   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock source latency
     1   48.76    0.00    0.00   15.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01   15.01 ^ wire3/A (BUF_X8)
     1   47.02    0.01    0.02   15.04 ^ wire3/Z (BUF_X8)
                                         net2169 (net)
                  0.03    0.03   15.06 ^ wire2/A (BUF_X16)
     1   72.03    0.01    0.03   15.09 ^ wire2/Z (BUF_X16)
                                         net2168 (net)
                  0.07    0.06   15.15 ^ wire1/A (BUF_X16)
     1   61.24    0.01    0.03   15.18 ^ wire1/Z (BUF_X16)
                                         net2167 (net)
                  0.06    0.05   15.22 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   37.41    0.03    0.07   15.30 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01   15.30 ^ clkbuf_1_0_0_clk/A (CLKBUF_X3)
     1   27.21    0.02    0.06   15.36 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk (net)
                  0.02    0.01   15.36 ^ clkbuf_1_0_1_clk/A (CLKBUF_X3)
     2   25.72    0.02    0.05   15.42 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
                                         clknet_1_0_1_clk (net)
                  0.02    0.00   15.42 ^ clkbuf_2_1_0_clk/A (CLKBUF_X3)
     1   22.91    0.02    0.05   15.47 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X3)
                                         clknet_2_1_0_clk (net)
                  0.02    0.01   15.48 ^ clkbuf_2_1_1_clk/A (CLKBUF_X3)
     2   24.97    0.02    0.05   15.53 ^ clkbuf_2_1_1_clk/Z (CLKBUF_X3)
                                         clknet_2_1_1_clk (net)
                  0.02    0.01   15.54 ^ clkbuf_3_3_0_clk/A (CLKBUF_X3)
     1   24.17    0.02    0.05   15.59 ^ clkbuf_3_3_0_clk/Z (CLKBUF_X3)
                                         clknet_3_3_0_clk (net)
                  0.02    0.01   15.59 ^ clkbuf_3_3_1_clk/A (CLKBUF_X3)
     2   25.68    0.02    0.05   15.64 ^ clkbuf_3_3_1_clk/Z (CLKBUF_X3)
                                         clknet_3_3_1_clk (net)
                  0.02    0.01   15.65 ^ clkbuf_4_7_0_clk/A (CLKBUF_X3)
    10   63.43    0.04    0.06   15.72 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk (net)
                  0.07    0.04   15.76 ^ clkbuf_leaf_80_clk/A (CLKBUF_X3)
     9   11.15    0.01    0.05   15.81 ^ clkbuf_leaf_80_clk/Z (CLKBUF_X3)
                                         clknet_leaf_80_clk (net)
                  0.01    0.00   15.81 ^ stage_mask.internal_data[30]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00   15.81   clock reconvergence pessimism
                          0.03   15.85   library recovery time
                                 15.85   data required time
-----------------------------------------------------------------------------
                                 15.85   data required time
                                 -3.70   data arrival time
-----------------------------------------------------------------------------
                                 12.15   slack (MET)


Startpoint: stage_rf_wr_data.internal_data[254]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: rf_wr_data_mem[126] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   48.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ wire3/A (BUF_X8)
     1   47.02    0.01    0.02    0.04 ^ wire3/Z (BUF_X8)
                                         net2169 (net)
                  0.03    0.03    0.06 ^ wire2/A (BUF_X16)
     1   72.03    0.01    0.03    0.09 ^ wire2/Z (BUF_X16)
                                         net2168 (net)
                  0.07    0.06    0.15 ^ wire1/A (BUF_X16)
     1   61.24    0.01    0.03    0.18 ^ wire1/Z (BUF_X16)
                                         net2167 (net)
                  0.06    0.05    0.22 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   37.41    0.03    0.07    0.30 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01    0.30 ^ clkbuf_1_0_0_clk/A (CLKBUF_X3)
     1   27.21    0.02    0.06    0.36 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk (net)
                  0.02    0.01    0.36 ^ clkbuf_1_0_1_clk/A (CLKBUF_X3)
     2   25.72    0.02    0.05    0.42 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
                                         clknet_1_0_1_clk (net)
                  0.02    0.00    0.42 ^ clkbuf_2_1_0_clk/A (CLKBUF_X3)
     1   22.91    0.02    0.05    0.47 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X3)
                                         clknet_2_1_0_clk (net)
                  0.02    0.01    0.48 ^ clkbuf_2_1_1_clk/A (CLKBUF_X3)
     2   24.97    0.02    0.05    0.53 ^ clkbuf_2_1_1_clk/Z (CLKBUF_X3)
                                         clknet_2_1_1_clk (net)
                  0.02    0.01    0.54 ^ clkbuf_3_2_0_clk/A (CLKBUF_X3)
     1   24.32    0.02    0.05    0.59 ^ clkbuf_3_2_0_clk/Z (CLKBUF_X3)
                                         clknet_3_2_0_clk (net)
                  0.02    0.01    0.59 ^ clkbuf_3_2_1_clk/A (CLKBUF_X3)
     2   23.11    0.02    0.05    0.64 ^ clkbuf_3_2_1_clk/Z (CLKBUF_X3)
                                         clknet_3_2_1_clk (net)
                  0.02    0.01    0.65 ^ clkbuf_4_5_0_clk/A (CLKBUF_X3)
     9   86.63    0.06    0.08    0.73 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk (net)
                  0.08    0.04    0.77 ^ clkbuf_leaf_77_clk/A (CLKBUF_X3)
     8   10.71    0.01    0.06    0.83 ^ clkbuf_leaf_77_clk/Z (CLKBUF_X3)
                                         clknet_leaf_77_clk (net)
                  0.01    0.00    0.83 ^ stage_rf_wr_data.internal_data[254]$_DFFE_PN_/CK (DFF_X2)
     3   42.91    0.02    0.11    0.94 v stage_rf_wr_data.internal_data[254]$_DFFE_PN_/Q (DFF_X2)
                                         net903 (net)
                  0.04    0.03    0.97 v wire1254/A (BUF_X8)
     1   42.95    0.01    0.04    1.01 v wire1254/Z (BUF_X8)
                                         net1254 (net)
                  0.04    0.03    1.04 v wire1253/A (BUF_X16)
     1   72.16    0.01    0.04    1.08 v wire1253/Z (BUF_X16)
                                         net1253 (net)
                  0.09    0.07    1.15 v wire1252/A (BUF_X32)
     1   71.87    0.01    0.05    1.20 v wire1252/Z (BUF_X32)
                                         net1252 (net)
                  0.09    0.07    1.28 v wire1251/A (BUF_X32)
     1   72.15    0.01    0.05    1.33 v wire1251/Z (BUF_X32)
                                         net1251 (net)
                  0.09    0.07    1.40 v wire1250/A (BUF_X32)
     1   72.04    0.01    0.05    1.45 v wire1250/Z (BUF_X32)
                                         net1250 (net)
                  0.09    0.07    1.52 v wire1249/A (BUF_X32)
     1   49.85    0.01    0.05    1.58 v wire1249/Z (BUF_X32)
                                         net1249 (net)
                  0.05    0.04    1.61 v output903/A (BUF_X1)
     1    0.68    0.01    0.04    1.65 v output903/Z (BUF_X1)
                                         rf_wr_data_mem[126] (net)
                  0.01    0.00    1.65 v rf_wr_data_mem[126] (out)
                                  1.65   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (propagated)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                 10.35   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.13082507252693176

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6590

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
50.084510803222656

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
60.72999954223633

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8247

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: stage_rf_wr_data.internal_data[234]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_rf_wr_data.internal_data[362]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ wire3/Z (BUF_X8)
   0.05    0.09 ^ wire2/Z (BUF_X16)
   0.09    0.18 ^ wire1/Z (BUF_X16)
   0.12    0.30 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.36 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.06    0.41 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
   0.05    0.46 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.06    0.52 ^ clkbuf_2_3_1_clk/Z (CLKBUF_X3)
   0.05    0.58 ^ clkbuf_3_6_0_clk/Z (CLKBUF_X3)
   0.06    0.64 ^ clkbuf_3_6_1_clk/Z (CLKBUF_X3)
   0.09    0.73 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
   0.10    0.83 ^ clkbuf_leaf_29_clk/Z (CLKBUF_X3)
   0.00    0.83 ^ stage_rf_wr_data.internal_data[234]$_DFFE_PN_/CK (DFF_X2)
   0.11    0.94 v stage_rf_wr_data.internal_data[234]$_DFFE_PN_/Q (DFF_X2)
   0.05    0.99 v wire1261/Z (BUF_X8)
   0.05    1.05 v wire1260/Z (BUF_X16)
   0.11    1.15 v _2283_/Z (MUX2_X1)
   0.00    1.15 v stage_rf_wr_data.internal_data[362]$_DFFE_PN_/D (DFF_X1)
           1.15   data arrival time

  15.00   15.00   clock clk (rise edge)
   0.00   15.00   clock source latency
   0.00   15.00 ^ clk (in)
   0.04   15.04 ^ wire3/Z (BUF_X8)
   0.05   15.09 ^ wire2/Z (BUF_X16)
   0.09   15.18 ^ wire1/Z (BUF_X16)
   0.12   15.30 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06   15.36 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.06   15.41 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
   0.05   15.46 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.06   15.52 ^ clkbuf_2_3_1_clk/Z (CLKBUF_X3)
   0.05   15.58 ^ clkbuf_3_7_0_clk/Z (CLKBUF_X3)
   0.06   15.64 ^ clkbuf_3_7_1_clk/Z (CLKBUF_X3)
   0.06   15.70 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
   0.11   15.81 ^ clkbuf_leaf_44_clk/Z (CLKBUF_X3)
   0.00   15.81 ^ stage_rf_wr_data.internal_data[362]$_DFFE_PN_/CK (DFF_X1)
   0.00   15.81   clock reconvergence pessimism
  -0.04   15.77   library setup time
          15.77   data required time
---------------------------------------------------------
          15.77   data required time
          -1.15   data arrival time
---------------------------------------------------------
          14.62   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_int_rf_wr_data.internal_data[37]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_int_rf_wr_data.internal_data[69]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ wire3/Z (BUF_X8)
   0.05    0.09 ^ wire2/Z (BUF_X16)
   0.09    0.18 ^ wire1/Z (BUF_X16)
   0.12    0.30 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.36 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
   0.06    0.42 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
   0.05    0.47 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X3)
   0.06    0.53 ^ clkbuf_2_1_1_clk/Z (CLKBUF_X3)
   0.06    0.59 ^ clkbuf_3_2_0_clk/Z (CLKBUF_X3)
   0.06    0.64 ^ clkbuf_3_2_1_clk/Z (CLKBUF_X3)
   0.07    0.71 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
   0.12    0.83 ^ clkbuf_leaf_91_clk/Z (CLKBUF_X3)
   0.00    0.83 ^ stage_int_rf_wr_data.internal_data[37]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.92 ^ stage_int_rf_wr_data.internal_data[37]$_DFFE_PN_/Q (DFF_X1)
   0.04    0.96 ^ _1692_/Z (MUX2_X1)
   0.00    0.96 ^ stage_int_rf_wr_data.internal_data[69]$_DFFE_PN_/D (DFF_X1)
           0.96   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ wire3/Z (BUF_X8)
   0.05    0.09 ^ wire2/Z (BUF_X16)
   0.09    0.18 ^ wire1/Z (BUF_X16)
   0.12    0.30 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.36 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
   0.06    0.42 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
   0.05    0.47 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X3)
   0.06    0.53 ^ clkbuf_2_1_1_clk/Z (CLKBUF_X3)
   0.06    0.59 ^ clkbuf_3_3_0_clk/Z (CLKBUF_X3)
   0.06    0.64 ^ clkbuf_3_3_1_clk/Z (CLKBUF_X3)
   0.07    0.72 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.16    0.88 ^ clkbuf_leaf_90_clk/Z (CLKBUF_X3)
   0.00    0.88 ^ stage_int_rf_wr_data.internal_data[69]$_DFFE_PN_/CK (DFF_X1)
   0.00    0.88   clock reconvergence pessimism
   0.01    0.89   library hold time
           0.89   data required time
---------------------------------------------------------
           0.89   data required time
          -0.96   data arrival time
---------------------------------------------------------
           0.07   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.8140

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.8111

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1.6549

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
10.3451

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
625.119343

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.84e-04   9.09e-05   6.33e-05   4.38e-04  19.2%
Combinational          5.57e-04   3.86e-04   4.73e-04   1.42e-03  62.1%
Clock                  1.63e-04   2.56e-04   8.09e-06   4.27e-04  18.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.00e-03   7.32e-04   5.44e-04   2.28e-03 100.0%
                          44.0%      32.1%      23.9%
