<html>
	<head>
		<!-- Global site tag (gtag.js) - Google Analytics -->
		<script async src="https://www.googletagmanager.com/gtag/js?id=UA-125979599-1"></script>
		<script>
			window.dataLayer = window.dataLayer || [];
function gtag(){dataLayer.push(arguments);}
gtag('js', new Date());

gtag('config', 'UA-125979599-1');
		</script>

		<title>Chang Hyun Park</title></head>
	<body>
		<table width="1024" border=0>
			<tr>
				<td width=200>
					<img src="images/portrait.jpg" width=187 height=250>
				</td>
				<td>
					<H1>Chang Hyun Park</H1>

					Hello, I am Chang Hyun Park. I am a PhD student at the <a href="http://calab.kaist.ac.kr" target="_blank">Computer Architecture Lab</a>, School of Computing, KAIST.<br />
					My advisor is Professor <a href="http://calab.kaist.ac.kr/~jhuh" target="_blank">Jaehyuk Huh</a>.<br />
					Prior to joining KAIST, I received my B.S. from Hanyang University.
					<p />
					<b>Contact Information</b><br />
					<table>
						<tr>
							<td valign="top">
								Email: <br />changhyunpark [_a_t_] calab.kaist.ac.kr&nbsp;&nbsp;&nbsp;&nbsp;<br />
								<a href="https://kr.linkedin.com/pub/chang-hyun-park/5b/732/941">Linkedin Profile</a><br />
								<a href="https://scholar.google.com/citations?hl=en&user=T9ro28UAAAAJ">Google Scholar</a>
							</td>
							<td>
								Snail Mail:<br />
								Computer Science Dept. KAIST<br />
								291, Daehakro, Yuseong-gu<br />
								Daejeon 34141, Republic of Korea
							</td>
						</tr>
					</table>
					<p />
				</td>
			</tr>
			<tr>
				<td colspan=2>
					<hr>

					<H2>Research Interests</H2>
					My research interests are in the following:
					<ul>
						<li> Architectural support for system softwares: both native and virtualized. </li>
						<li> The virtual memory system and address translation, cache and memory systems. </li>
						<li> Virtual memory system & address translation for emerging memory systems such as stacked DRAM and NVRAM. </li>
						<li> Improving TLB shoot downs on state of art systems, and TLB organization on GPUs and Accelerators. </li>
					</ul>
					<p />

					My CV is available <a href="papers/CV.pdf" target="_blank">here</a><p />


					<!--
					<b>Opensource Commits</b><br />
					U-Boot: <a href="http://git.denx.de/?p=u-boot.git&a=search&h=HEAD&st=commit&s=Chang+Hyun+Park">Exactly one commit (while doing internship @ Samsung Electronics)</a><br />
					Linux: <a href="https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/log/?id=refs%2Ftags%2Fv4.2-rc1&qt=author&q=Chang+Hyun+Park">One commit for the Perf Tool of linux</a><br />
					Looking forward to more contributions!
					<p />
					-->



					<H2>Publications</H2>
					<ul>
						<li>
							Sanghoon Cha, Bokyeong Kim, <b>Chang Hyun Park</b>, and Jaehyuk Huh,<br />
							<strong><i>"Morphable DRAM Cache Design for Hybrid Memory Systems",</i></strong><br />
							accepted for ACM Transactions on Architecture and Code Optimization <b>(ACM TACO)</b>, 2019<p />
						</li>

						<li>
							Jungi Jeong, <b>Chang Hyun Park</b>, Jaehyuk Huh, and Seungryoul Maeng,<br />
							<strong><i>"Efficient Hardware-assisted Logging with Asynchronous and Direct Update for Persistent Memory",</i></strong><br />
							The 51st Annual IEEE/ACM International Symposium on Microarchitecture <b>(MICRO)</b>, October 2018
							[<a href="https://sites.google.com/site/towardmoonjungi/">LINK</a>]<p />
						</li>

						<li>
							Jeongseob Ahn, <b>Chang Hyun Park</b>, Taekyung Heo, and Jaehyuk Huh,<br />
							<strong><i>"Accelerating Critical OS Services in Virtualized Systems with Flexible Micro-sliced Cores"</i></strong><br />
							The 13th ACM European Conference on Computer Systems <b>(EuroSys)</b>, April 2018
							[<a href="papers/ahn-eurosys2018.pdf">PDF</a>]<p />
						</li>

						<li>
							<b>Chang Hyun Park</b>, Taekyung Huh, Jungi Jeong, Jaehyuk Huh,<br />
							<strong><i>"Hybrid TLB Coalescing: Improving TLB Translation Coverage under Diverse Fragmented Memory Allocations"</i></strong><br />
							The 44th International Symposium on Computer Architecture <b>(ISCA)</b>, June 2017
							[<a href="papers/htc-isca2017.pdf">PDF</a>]<p />
						</li>

						<li>
							Daehoon Kim, <b>Chang Hyun Park</b>, Hwanju Kim, and Jaehyuk Huh,<br />
							<strong><i>"Virtual Snooping Coherence for Multi-core Virtualized Systems",</i></strong><br />
							IEEE Transactions on Parallel and Distributed Systems <b>(IEEE TPDS)</b> 27 (7), July 2016
							[<a href="http://dx.doi.org/10.1109/TPDS.2015.2473173">LINK</a>]<p />
						</li>

						<li>
							<b>Chang Hyun Park</b>, Taekyung Heo, and Jaehyuk Huh,<br />
							<strong><i>"Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching",</i></strong><br />
							The 43rd International Symposium on Computer Architecture <b>(ISCA)</b>, June 2016
							[<a href="papers/hvc-isca2016.pdf">PDF</a>]<p />
						</li>

						<li>
							Jeongseob Ahn, <b>Chang Hyun Park</b>, and Jaehyuk Huh,<br />
							<strong><i>"Micro-sliced Virtual Processors to Hide the Effect of Discontinuous CPU Availability for Consolidated Systems",</i></strong><br />
							The 47th Annual IEEE/ACM International Symposium on Microarchitecture <b>(MICRO)</b>, December 2014
							[<a href="papers/ahn-micro2014.pdf">PDF</a>]<p />
						</li>

					</ul>
				</td>
			</tr>
		</table>

	</body>
</html>
