{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715756262644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715756262644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 14:57:42 2024 " "Processing started: Wed May 15 14:57:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715756262644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715756262644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off crc -c crc " "Command: quartus_map --read_settings_files=on --write_settings_files=off crc -c crc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715756262644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715756262936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715756262936 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_send.v(29) " "Verilog HDL information at uart_send.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "uart_send.v" "" { Text "D:/xizichen/crctest/uart_send.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715756267450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_send.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_send " "Found entity 1: uart_send" {  } { { "uart_send.v" "" { Text "D:/xizichen/crctest/uart_send.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715756267452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715756267452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "uart_receive.v" "" { Text "D:/xizichen/crctest/uart_receive.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715756267457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715756267457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_crc " "Found entity 1: tb_crc" {  } { { "crc_tb.v" "" { Text "D:/xizichen/crctest/crc_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715756267461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715756267461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc.v 1 1 " "Found 1 design units, including 1 entities, in source file crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Found entity 1: crc" {  } { { "crc.v" "" { Text "D:/xizichen/crctest/crc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715756267465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715756267465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_tp.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_tp.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_tp " "Found entity 1: crc_tp" {  } { { "crc_tp.v" "" { Text "D:/xizichen/crctest/crc_tp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715756267466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715756267466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiajiang.v 1 1 " "Found 1 design units, including 1 entities, in source file xiajiang.v" { { "Info" "ISGN_ENTITY_NAME" "1 xiajiang " "Found entity 1: xiajiang" {  } { { "xiajiang.v" "" { Text "D:/xizichen/crctest/xiajiang.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715756267469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715756267469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clear_key.v 1 1 " "Found 1 design units, including 1 entities, in source file clear_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 clear_key " "Found entity 1: clear_key" {  } { { "clear_key.v" "" { Text "D:/xizichen/crctest/clear_key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715756267472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715756267472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maichong.v 1 1 " "Found 1 design units, including 1 entities, in source file maichong.v" { { "Info" "ISGN_ENTITY_NAME" "1 maichong " "Found entity 1: maichong" {  } { { "maichong.v" "" { Text "D:/xizichen/crctest/maichong.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715756267476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715756267476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "crc_tp " "Elaborating entity \"crc_tp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715756267510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receive uart_receive:inst1 " "Elaborating entity \"uart_receive\" for hierarchy \"uart_receive:inst1\"" {  } { { "crc_tp.v" "inst1" { Text "D:/xizichen/crctest/crc_tp.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715756267527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart_receive.v(38) " "Verilog HDL assignment warning at uart_receive.v(38): truncated value with size 32 to match size of target (11)" {  } { { "uart_receive.v" "" { Text "D:/xizichen/crctest/uart_receive.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715756267536 "|crc_tp|uart_receive:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 uart_receive.v(54) " "Verilog HDL assignment warning at uart_receive.v(54): truncated value with size 4 to match size of target (3)" {  } { { "uart_receive.v" "" { Text "D:/xizichen/crctest/uart_receive.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715756267536 "|crc_tp|uart_receive:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_send uart_send:inst2 " "Elaborating entity \"uart_send\" for hierarchy \"uart_send:inst2\"" {  } { { "crc_tp.v" "inst2" { Text "D:/xizichen/crctest/crc_tp.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715756267536 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send_en uart_send.v(18) " "Verilog HDL or VHDL warning at uart_send.v(18): object \"send_en\" assigned a value but never read" {  } { { "uart_send.v" "" { Text "D:/xizichen/crctest/uart_send.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715756267543 "|crc_tp|uart_send:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc crc:inst3 " "Elaborating entity \"crc\" for hierarchy \"crc:inst3\"" {  } { { "crc_tp.v" "inst3" { Text "D:/xizichen/crctest/crc_tp.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715756267543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clear_key clear_key:inst4 " "Elaborating entity \"clear_key\" for hierarchy \"clear_key:inst4\"" {  } { { "crc_tp.v" "inst4" { Text "D:/xizichen/crctest/crc_tp.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715756267550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maichong maichong:inst5 " "Elaborating entity \"maichong\" for hierarchy \"maichong:inst5\"" {  } { { "crc_tp.v" "inst5" { Text "D:/xizichen/crctest/crc_tp.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715756267556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xiajiang xiajiang:inst6 " "Elaborating entity \"xiajiang\" for hierarchy \"xiajiang:inst6\"" {  } { { "crc_tp.v" "inst6" { Text "D:/xizichen/crctest/crc_tp.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715756267564 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715756267928 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715756268124 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/xizichen/crctest/output_files/crc.map.smsg " "Generated suppressed messages file D:/xizichen/crctest/output_files/crc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715756268193 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715756268310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715756268310 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715756268406 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715756268406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715756268406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715756268406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715756268411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 14:57:48 2024 " "Processing ended: Wed May 15 14:57:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715756268411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715756268411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715756268411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715756268411 ""}
