
15_SPI_INTERRUPT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d60  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08003e20  08003e20  00013e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ea8  08003ea8  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08003ea8  08003ea8  00013ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003eb0  08003eb0  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003eb0  08003eb0  00013eb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003eb4  08003eb4  00013eb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08003eb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  2000007c  08003f34  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e0  08003f34  000202e0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b495  00000000  00000000  000200e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cfc  00000000  00000000  0002b57c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009d8  00000000  00000000  0002d278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000792  00000000  00000000  0002dc50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00014c10  00000000  00000000  0002e3e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ca0c  00000000  00000000  00042ff2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007b081  00000000  00000000  0004f9fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000028bc  00000000  00000000  000caa80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  000cd33c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000007c 	.word	0x2000007c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003e08 	.word	0x08003e08

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000080 	.word	0x20000080
 8000104:	08003e08 	.word	0x08003e08

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ac:	f000 fb00 	bl	8000ab0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b0:	f000 f81e 	bl	80004f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004b4:	f000 f8f6 	bl	80006a4 <MX_GPIO_Init>
  MX_SPI2_Init();
 80004b8:	f000 f88c 	bl	80005d4 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80004bc:	f000 f8c2 	bl	8000644 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_SPI_TransmitReceive_IT(&hspi2, TX_Data, Rx_data, sizeof(TX_Data));
 80004c0:	4a07      	ldr	r2, [pc, #28]	; (80004e0 <main+0x38>)
 80004c2:	4908      	ldr	r1, [pc, #32]	; (80004e4 <main+0x3c>)
 80004c4:	4808      	ldr	r0, [pc, #32]	; (80004e8 <main+0x40>)
 80004c6:	2314      	movs	r3, #20
 80004c8:	f001 fe4a 	bl	8002160 <HAL_SPI_TransmitReceive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("done\r\n");
 80004cc:	4b07      	ldr	r3, [pc, #28]	; (80004ec <main+0x44>)
 80004ce:	0018      	movs	r0, r3
 80004d0:	f003 f8ca 	bl	8003668 <puts>
	  HAL_Delay(2000);
 80004d4:	23fa      	movs	r3, #250	; 0xfa
 80004d6:	00db      	lsls	r3, r3, #3
 80004d8:	0018      	movs	r0, r3
 80004da:	f000 fb59 	bl	8000b90 <HAL_Delay>
	  printf("done\r\n");
 80004de:	e7f5      	b.n	80004cc <main+0x24>
 80004e0:	20000178 	.word	0x20000178
 80004e4:	20000000 	.word	0x20000000
 80004e8:	20000098 	.word	0x20000098
 80004ec:	08003e20 	.word	0x08003e20

080004f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004f0:	b590      	push	{r4, r7, lr}
 80004f2:	b09d      	sub	sp, #116	; 0x74
 80004f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f6:	2438      	movs	r4, #56	; 0x38
 80004f8:	193b      	adds	r3, r7, r4
 80004fa:	0018      	movs	r0, r3
 80004fc:	2338      	movs	r3, #56	; 0x38
 80004fe:	001a      	movs	r2, r3
 8000500:	2100      	movs	r1, #0
 8000502:	f003 f9ad 	bl	8003860 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000506:	2324      	movs	r3, #36	; 0x24
 8000508:	18fb      	adds	r3, r7, r3
 800050a:	0018      	movs	r0, r3
 800050c:	2314      	movs	r3, #20
 800050e:	001a      	movs	r2, r3
 8000510:	2100      	movs	r1, #0
 8000512:	f003 f9a5 	bl	8003860 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000516:	003b      	movs	r3, r7
 8000518:	0018      	movs	r0, r3
 800051a:	2324      	movs	r3, #36	; 0x24
 800051c:	001a      	movs	r2, r3
 800051e:	2100      	movs	r1, #0
 8000520:	f003 f99e 	bl	8003860 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000524:	4b29      	ldr	r3, [pc, #164]	; (80005cc <SystemClock_Config+0xdc>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a29      	ldr	r2, [pc, #164]	; (80005d0 <SystemClock_Config+0xe0>)
 800052a:	401a      	ands	r2, r3
 800052c:	4b27      	ldr	r3, [pc, #156]	; (80005cc <SystemClock_Config+0xdc>)
 800052e:	2180      	movs	r1, #128	; 0x80
 8000530:	0109      	lsls	r1, r1, #4
 8000532:	430a      	orrs	r2, r1
 8000534:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000536:	0021      	movs	r1, r4
 8000538:	187b      	adds	r3, r7, r1
 800053a:	2202      	movs	r2, #2
 800053c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800053e:	187b      	adds	r3, r7, r1
 8000540:	2201      	movs	r2, #1
 8000542:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000544:	187b      	adds	r3, r7, r1
 8000546:	2210      	movs	r2, #16
 8000548:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800054a:	187b      	adds	r3, r7, r1
 800054c:	2202      	movs	r2, #2
 800054e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000550:	187b      	adds	r3, r7, r1
 8000552:	2200      	movs	r2, #0
 8000554:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 8000556:	187b      	adds	r3, r7, r1
 8000558:	2200      	movs	r2, #0
 800055a:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 800055c:	187b      	adds	r3, r7, r1
 800055e:	2280      	movs	r2, #128	; 0x80
 8000560:	0412      	lsls	r2, r2, #16
 8000562:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000564:	187b      	adds	r3, r7, r1
 8000566:	0018      	movs	r0, r3
 8000568:	f000 fdf0 	bl	800114c <HAL_RCC_OscConfig>
 800056c:	1e03      	subs	r3, r0, #0
 800056e:	d001      	beq.n	8000574 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000570:	f000 f8f2 	bl	8000758 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000574:	2124      	movs	r1, #36	; 0x24
 8000576:	187b      	adds	r3, r7, r1
 8000578:	220f      	movs	r2, #15
 800057a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800057c:	187b      	adds	r3, r7, r1
 800057e:	2203      	movs	r2, #3
 8000580:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000582:	187b      	adds	r3, r7, r1
 8000584:	2200      	movs	r2, #0
 8000586:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000588:	187b      	adds	r3, r7, r1
 800058a:	2280      	movs	r2, #128	; 0x80
 800058c:	00d2      	lsls	r2, r2, #3
 800058e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000590:	187b      	adds	r3, r7, r1
 8000592:	2200      	movs	r2, #0
 8000594:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000596:	187b      	adds	r3, r7, r1
 8000598:	2100      	movs	r1, #0
 800059a:	0018      	movs	r0, r3
 800059c:	f001 f99a 	bl	80018d4 <HAL_RCC_ClockConfig>
 80005a0:	1e03      	subs	r3, r0, #0
 80005a2:	d001      	beq.n	80005a8 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80005a4:	f000 f8d8 	bl	8000758 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80005a8:	003b      	movs	r3, r7
 80005aa:	2201      	movs	r2, #1
 80005ac:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80005ae:	003b      	movs	r3, r7
 80005b0:	2200      	movs	r2, #0
 80005b2:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005b4:	003b      	movs	r3, r7
 80005b6:	0018      	movs	r0, r3
 80005b8:	f001 fbb0 	bl	8001d1c <HAL_RCCEx_PeriphCLKConfig>
 80005bc:	1e03      	subs	r3, r0, #0
 80005be:	d001      	beq.n	80005c4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80005c0:	f000 f8ca 	bl	8000758 <Error_Handler>
  }
}
 80005c4:	46c0      	nop			; (mov r8, r8)
 80005c6:	46bd      	mov	sp, r7
 80005c8:	b01d      	add	sp, #116	; 0x74
 80005ca:	bd90      	pop	{r4, r7, pc}
 80005cc:	40007000 	.word	0x40007000
 80005d0:	ffffe7ff 	.word	0xffffe7ff

080005d4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80005d8:	4b18      	ldr	r3, [pc, #96]	; (800063c <MX_SPI2_Init+0x68>)
 80005da:	4a19      	ldr	r2, [pc, #100]	; (8000640 <MX_SPI2_Init+0x6c>)
 80005dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80005de:	4b17      	ldr	r3, [pc, #92]	; (800063c <MX_SPI2_Init+0x68>)
 80005e0:	2282      	movs	r2, #130	; 0x82
 80005e2:	0052      	lsls	r2, r2, #1
 80005e4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80005e6:	4b15      	ldr	r3, [pc, #84]	; (800063c <MX_SPI2_Init+0x68>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80005ec:	4b13      	ldr	r3, [pc, #76]	; (800063c <MX_SPI2_Init+0x68>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005f2:	4b12      	ldr	r3, [pc, #72]	; (800063c <MX_SPI2_Init+0x68>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005f8:	4b10      	ldr	r3, [pc, #64]	; (800063c <MX_SPI2_Init+0x68>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80005fe:	4b0f      	ldr	r3, [pc, #60]	; (800063c <MX_SPI2_Init+0x68>)
 8000600:	2280      	movs	r2, #128	; 0x80
 8000602:	0092      	lsls	r2, r2, #2
 8000604:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000606:	4b0d      	ldr	r3, [pc, #52]	; (800063c <MX_SPI2_Init+0x68>)
 8000608:	2200      	movs	r2, #0
 800060a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800060c:	4b0b      	ldr	r3, [pc, #44]	; (800063c <MX_SPI2_Init+0x68>)
 800060e:	2200      	movs	r2, #0
 8000610:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000612:	4b0a      	ldr	r3, [pc, #40]	; (800063c <MX_SPI2_Init+0x68>)
 8000614:	2200      	movs	r2, #0
 8000616:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000618:	4b08      	ldr	r3, [pc, #32]	; (800063c <MX_SPI2_Init+0x68>)
 800061a:	2200      	movs	r2, #0
 800061c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800061e:	4b07      	ldr	r3, [pc, #28]	; (800063c <MX_SPI2_Init+0x68>)
 8000620:	2207      	movs	r2, #7
 8000622:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000624:	4b05      	ldr	r3, [pc, #20]	; (800063c <MX_SPI2_Init+0x68>)
 8000626:	0018      	movs	r0, r3
 8000628:	f001 fd06 	bl	8002038 <HAL_SPI_Init>
 800062c:	1e03      	subs	r3, r0, #0
 800062e:	d001      	beq.n	8000634 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000630:	f000 f892 	bl	8000758 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000634:	46c0      	nop			; (mov r8, r8)
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	46c0      	nop			; (mov r8, r8)
 800063c:	20000098 	.word	0x20000098
 8000640:	40003800 	.word	0x40003800

08000644 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000648:	4b14      	ldr	r3, [pc, #80]	; (800069c <MX_USART1_UART_Init+0x58>)
 800064a:	4a15      	ldr	r2, [pc, #84]	; (80006a0 <MX_USART1_UART_Init+0x5c>)
 800064c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800064e:	4b13      	ldr	r3, [pc, #76]	; (800069c <MX_USART1_UART_Init+0x58>)
 8000650:	22e1      	movs	r2, #225	; 0xe1
 8000652:	0252      	lsls	r2, r2, #9
 8000654:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000656:	4b11      	ldr	r3, [pc, #68]	; (800069c <MX_USART1_UART_Init+0x58>)
 8000658:	2200      	movs	r2, #0
 800065a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800065c:	4b0f      	ldr	r3, [pc, #60]	; (800069c <MX_USART1_UART_Init+0x58>)
 800065e:	2200      	movs	r2, #0
 8000660:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000662:	4b0e      	ldr	r3, [pc, #56]	; (800069c <MX_USART1_UART_Init+0x58>)
 8000664:	2200      	movs	r2, #0
 8000666:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000668:	4b0c      	ldr	r3, [pc, #48]	; (800069c <MX_USART1_UART_Init+0x58>)
 800066a:	220c      	movs	r2, #12
 800066c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800066e:	4b0b      	ldr	r3, [pc, #44]	; (800069c <MX_USART1_UART_Init+0x58>)
 8000670:	2200      	movs	r2, #0
 8000672:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000674:	4b09      	ldr	r3, [pc, #36]	; (800069c <MX_USART1_UART_Init+0x58>)
 8000676:	2200      	movs	r2, #0
 8000678:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800067a:	4b08      	ldr	r3, [pc, #32]	; (800069c <MX_USART1_UART_Init+0x58>)
 800067c:	2200      	movs	r2, #0
 800067e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000680:	4b06      	ldr	r3, [pc, #24]	; (800069c <MX_USART1_UART_Init+0x58>)
 8000682:	2200      	movs	r2, #0
 8000684:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000686:	4b05      	ldr	r3, [pc, #20]	; (800069c <MX_USART1_UART_Init+0x58>)
 8000688:	0018      	movs	r0, r3
 800068a:	f002 f931 	bl	80028f0 <HAL_UART_Init>
 800068e:	1e03      	subs	r3, r0, #0
 8000690:	d001      	beq.n	8000696 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000692:	f000 f861 	bl	8000758 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000696:	46c0      	nop			; (mov r8, r8)
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	200000f0 	.word	0x200000f0
 80006a0:	40013800 	.word	0x40013800

080006a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006a4:	b590      	push	{r4, r7, lr}
 80006a6:	b089      	sub	sp, #36	; 0x24
 80006a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006aa:	240c      	movs	r4, #12
 80006ac:	193b      	adds	r3, r7, r4
 80006ae:	0018      	movs	r0, r3
 80006b0:	2314      	movs	r3, #20
 80006b2:	001a      	movs	r2, r3
 80006b4:	2100      	movs	r1, #0
 80006b6:	f003 f8d3 	bl	8003860 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ba:	4b1b      	ldr	r3, [pc, #108]	; (8000728 <MX_GPIO_Init+0x84>)
 80006bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006be:	4b1a      	ldr	r3, [pc, #104]	; (8000728 <MX_GPIO_Init+0x84>)
 80006c0:	2101      	movs	r1, #1
 80006c2:	430a      	orrs	r2, r1
 80006c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80006c6:	4b18      	ldr	r3, [pc, #96]	; (8000728 <MX_GPIO_Init+0x84>)
 80006c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006ca:	2201      	movs	r2, #1
 80006cc:	4013      	ands	r3, r2
 80006ce:	60bb      	str	r3, [r7, #8]
 80006d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006d2:	4b15      	ldr	r3, [pc, #84]	; (8000728 <MX_GPIO_Init+0x84>)
 80006d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006d6:	4b14      	ldr	r3, [pc, #80]	; (8000728 <MX_GPIO_Init+0x84>)
 80006d8:	2102      	movs	r1, #2
 80006da:	430a      	orrs	r2, r1
 80006dc:	62da      	str	r2, [r3, #44]	; 0x2c
 80006de:	4b12      	ldr	r3, [pc, #72]	; (8000728 <MX_GPIO_Init+0x84>)
 80006e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006e2:	2202      	movs	r2, #2
 80006e4:	4013      	ands	r3, r2
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80006ea:	23a0      	movs	r3, #160	; 0xa0
 80006ec:	05db      	lsls	r3, r3, #23
 80006ee:	2200      	movs	r2, #0
 80006f0:	2120      	movs	r1, #32
 80006f2:	0018      	movs	r0, r3
 80006f4:	f000 fd0c 	bl	8001110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80006f8:	0021      	movs	r1, r4
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	2220      	movs	r2, #32
 80006fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000700:	187b      	adds	r3, r7, r1
 8000702:	2201      	movs	r2, #1
 8000704:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2200      	movs	r2, #0
 800070a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800070c:	187b      	adds	r3, r7, r1
 800070e:	2200      	movs	r2, #0
 8000710:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000712:	187a      	adds	r2, r7, r1
 8000714:	23a0      	movs	r3, #160	; 0xa0
 8000716:	05db      	lsls	r3, r3, #23
 8000718:	0011      	movs	r1, r2
 800071a:	0018      	movs	r0, r3
 800071c:	f000 fb82 	bl	8000e24 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000720:	46c0      	nop			; (mov r8, r8)
 8000722:	46bd      	mov	sp, r7
 8000724:	b009      	add	sp, #36	; 0x24
 8000726:	bd90      	pop	{r4, r7, pc}
 8000728:	40021000 	.word	0x40021000

0800072c <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000734:	23a0      	movs	r3, #160	; 0xa0
 8000736:	05db      	lsls	r3, r3, #23
 8000738:	2201      	movs	r2, #1
 800073a:	2120      	movs	r1, #32
 800073c:	0018      	movs	r0, r3
 800073e:	f000 fce7 	bl	8001110 <HAL_GPIO_WritePin>
printf("callback function\r\n");
 8000742:	4b04      	ldr	r3, [pc, #16]	; (8000754 <HAL_SPI_TxRxCpltCallback+0x28>)
 8000744:	0018      	movs	r0, r3
 8000746:	f002 ff8f 	bl	8003668 <puts>
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800074a:	46c0      	nop			; (mov r8, r8)
 800074c:	46bd      	mov	sp, r7
 800074e:	b002      	add	sp, #8
 8000750:	bd80      	pop	{r7, pc}
 8000752:	46c0      	nop			; (mov r8, r8)
 8000754:	08003e28 	.word	0x08003e28

08000758 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800075c:	b672      	cpsid	i
}
 800075e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000760:	e7fe      	b.n	8000760 <Error_Handler+0x8>
	...

08000764 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000768:	4b07      	ldr	r3, [pc, #28]	; (8000788 <HAL_MspInit+0x24>)
 800076a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800076c:	4b06      	ldr	r3, [pc, #24]	; (8000788 <HAL_MspInit+0x24>)
 800076e:	2101      	movs	r1, #1
 8000770:	430a      	orrs	r2, r1
 8000772:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000774:	4b04      	ldr	r3, [pc, #16]	; (8000788 <HAL_MspInit+0x24>)
 8000776:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000778:	4b03      	ldr	r3, [pc, #12]	; (8000788 <HAL_MspInit+0x24>)
 800077a:	2180      	movs	r1, #128	; 0x80
 800077c:	0549      	lsls	r1, r1, #21
 800077e:	430a      	orrs	r2, r1
 8000780:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000782:	46c0      	nop			; (mov r8, r8)
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	40021000 	.word	0x40021000

0800078c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800078c:	b590      	push	{r4, r7, lr}
 800078e:	b089      	sub	sp, #36	; 0x24
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000794:	240c      	movs	r4, #12
 8000796:	193b      	adds	r3, r7, r4
 8000798:	0018      	movs	r0, r3
 800079a:	2314      	movs	r3, #20
 800079c:	001a      	movs	r2, r3
 800079e:	2100      	movs	r1, #0
 80007a0:	f003 f85e 	bl	8003860 <memset>
  if(hspi->Instance==SPI2)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	4a27      	ldr	r2, [pc, #156]	; (8000848 <HAL_SPI_MspInit+0xbc>)
 80007aa:	4293      	cmp	r3, r2
 80007ac:	d147      	bne.n	800083e <HAL_SPI_MspInit+0xb2>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80007ae:	4b27      	ldr	r3, [pc, #156]	; (800084c <HAL_SPI_MspInit+0xc0>)
 80007b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80007b2:	4b26      	ldr	r3, [pc, #152]	; (800084c <HAL_SPI_MspInit+0xc0>)
 80007b4:	2180      	movs	r1, #128	; 0x80
 80007b6:	01c9      	lsls	r1, r1, #7
 80007b8:	430a      	orrs	r2, r1
 80007ba:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007bc:	4b23      	ldr	r3, [pc, #140]	; (800084c <HAL_SPI_MspInit+0xc0>)
 80007be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007c0:	4b22      	ldr	r3, [pc, #136]	; (800084c <HAL_SPI_MspInit+0xc0>)
 80007c2:	2102      	movs	r1, #2
 80007c4:	430a      	orrs	r2, r1
 80007c6:	62da      	str	r2, [r3, #44]	; 0x2c
 80007c8:	4b20      	ldr	r3, [pc, #128]	; (800084c <HAL_SPI_MspInit+0xc0>)
 80007ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007cc:	2202      	movs	r2, #2
 80007ce:	4013      	ands	r3, r2
 80007d0:	60bb      	str	r3, [r7, #8]
 80007d2:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007d4:	193b      	adds	r3, r7, r4
 80007d6:	2280      	movs	r2, #128	; 0x80
 80007d8:	00d2      	lsls	r2, r2, #3
 80007da:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007dc:	193b      	adds	r3, r7, r4
 80007de:	2202      	movs	r2, #2
 80007e0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e2:	193b      	adds	r3, r7, r4
 80007e4:	2200      	movs	r2, #0
 80007e6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007e8:	193b      	adds	r3, r7, r4
 80007ea:	2203      	movs	r2, #3
 80007ec:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80007ee:	193b      	adds	r3, r7, r4
 80007f0:	2205      	movs	r2, #5
 80007f2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f4:	193b      	adds	r3, r7, r4
 80007f6:	4a16      	ldr	r2, [pc, #88]	; (8000850 <HAL_SPI_MspInit+0xc4>)
 80007f8:	0019      	movs	r1, r3
 80007fa:	0010      	movs	r0, r2
 80007fc:	f000 fb12 	bl	8000e24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000800:	0021      	movs	r1, r4
 8000802:	187b      	adds	r3, r7, r1
 8000804:	22c0      	movs	r2, #192	; 0xc0
 8000806:	0212      	lsls	r2, r2, #8
 8000808:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800080a:	187b      	adds	r3, r7, r1
 800080c:	2202      	movs	r2, #2
 800080e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000810:	187b      	adds	r3, r7, r1
 8000812:	2200      	movs	r2, #0
 8000814:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000816:	187b      	adds	r3, r7, r1
 8000818:	2203      	movs	r2, #3
 800081a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800081c:	187b      	adds	r3, r7, r1
 800081e:	2200      	movs	r2, #0
 8000820:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000822:	187b      	adds	r3, r7, r1
 8000824:	4a0a      	ldr	r2, [pc, #40]	; (8000850 <HAL_SPI_MspInit+0xc4>)
 8000826:	0019      	movs	r1, r3
 8000828:	0010      	movs	r0, r2
 800082a:	f000 fafb 	bl	8000e24 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800082e:	2200      	movs	r2, #0
 8000830:	2100      	movs	r1, #0
 8000832:	201a      	movs	r0, #26
 8000834:	f000 fa7c 	bl	8000d30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000838:	201a      	movs	r0, #26
 800083a:	f000 fa8e 	bl	8000d5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	b009      	add	sp, #36	; 0x24
 8000844:	bd90      	pop	{r4, r7, pc}
 8000846:	46c0      	nop			; (mov r8, r8)
 8000848:	40003800 	.word	0x40003800
 800084c:	40021000 	.word	0x40021000
 8000850:	50000400 	.word	0x50000400

08000854 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000854:	b590      	push	{r4, r7, lr}
 8000856:	b089      	sub	sp, #36	; 0x24
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085c:	240c      	movs	r4, #12
 800085e:	193b      	adds	r3, r7, r4
 8000860:	0018      	movs	r0, r3
 8000862:	2314      	movs	r3, #20
 8000864:	001a      	movs	r2, r3
 8000866:	2100      	movs	r1, #0
 8000868:	f002 fffa 	bl	8003860 <memset>
  if(huart->Instance==USART1)
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a18      	ldr	r2, [pc, #96]	; (80008d4 <HAL_UART_MspInit+0x80>)
 8000872:	4293      	cmp	r3, r2
 8000874:	d12a      	bne.n	80008cc <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000876:	4b18      	ldr	r3, [pc, #96]	; (80008d8 <HAL_UART_MspInit+0x84>)
 8000878:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800087a:	4b17      	ldr	r3, [pc, #92]	; (80008d8 <HAL_UART_MspInit+0x84>)
 800087c:	2180      	movs	r1, #128	; 0x80
 800087e:	01c9      	lsls	r1, r1, #7
 8000880:	430a      	orrs	r2, r1
 8000882:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000884:	4b14      	ldr	r3, [pc, #80]	; (80008d8 <HAL_UART_MspInit+0x84>)
 8000886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000888:	4b13      	ldr	r3, [pc, #76]	; (80008d8 <HAL_UART_MspInit+0x84>)
 800088a:	2101      	movs	r1, #1
 800088c:	430a      	orrs	r2, r1
 800088e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000890:	4b11      	ldr	r3, [pc, #68]	; (80008d8 <HAL_UART_MspInit+0x84>)
 8000892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000894:	2201      	movs	r2, #1
 8000896:	4013      	ands	r3, r2
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800089c:	193b      	adds	r3, r7, r4
 800089e:	22c0      	movs	r2, #192	; 0xc0
 80008a0:	00d2      	lsls	r2, r2, #3
 80008a2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a4:	0021      	movs	r1, r4
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	2202      	movs	r2, #2
 80008aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008b2:	187b      	adds	r3, r7, r1
 80008b4:	2203      	movs	r2, #3
 80008b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80008b8:	187b      	adds	r3, r7, r1
 80008ba:	2204      	movs	r2, #4
 80008bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008be:	187a      	adds	r2, r7, r1
 80008c0:	23a0      	movs	r3, #160	; 0xa0
 80008c2:	05db      	lsls	r3, r3, #23
 80008c4:	0011      	movs	r1, r2
 80008c6:	0018      	movs	r0, r3
 80008c8:	f000 faac 	bl	8000e24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80008cc:	46c0      	nop			; (mov r8, r8)
 80008ce:	46bd      	mov	sp, r7
 80008d0:	b009      	add	sp, #36	; 0x24
 80008d2:	bd90      	pop	{r4, r7, pc}
 80008d4:	40013800 	.word	0x40013800
 80008d8:	40021000 	.word	0x40021000

080008dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008e0:	e7fe      	b.n	80008e0 <NMI_Handler+0x4>

080008e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008e2:	b580      	push	{r7, lr}
 80008e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008e6:	e7fe      	b.n	80008e6 <HardFault_Handler+0x4>

080008e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008ec:	46c0      	nop			; (mov r8, r8)
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}

080008f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008f2:	b580      	push	{r7, lr}
 80008f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008f6:	46c0      	nop			; (mov r8, r8)
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}

080008fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000900:	f000 f92a 	bl	8000b58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000904:	46c0      	nop			; (mov r8, r8)
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
	...

0800090c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000910:	4b03      	ldr	r3, [pc, #12]	; (8000920 <SPI2_IRQHandler+0x14>)
 8000912:	0018      	movs	r0, r3
 8000914:	f001 fccc 	bl	80022b0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000918:	46c0      	nop			; (mov r8, r8)
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	46c0      	nop			; (mov r8, r8)
 8000920:	20000098 	.word	0x20000098

08000924 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b086      	sub	sp, #24
 8000928:	af00      	add	r7, sp, #0
 800092a:	60f8      	str	r0, [r7, #12]
 800092c:	60b9      	str	r1, [r7, #8]
 800092e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000930:	2300      	movs	r3, #0
 8000932:	617b      	str	r3, [r7, #20]
 8000934:	e00a      	b.n	800094c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000936:	e000      	b.n	800093a <_read+0x16>
 8000938:	bf00      	nop
 800093a:	0001      	movs	r1, r0
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	1c5a      	adds	r2, r3, #1
 8000940:	60ba      	str	r2, [r7, #8]
 8000942:	b2ca      	uxtb	r2, r1
 8000944:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000946:	697b      	ldr	r3, [r7, #20]
 8000948:	3301      	adds	r3, #1
 800094a:	617b      	str	r3, [r7, #20]
 800094c:	697a      	ldr	r2, [r7, #20]
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	429a      	cmp	r2, r3
 8000952:	dbf0      	blt.n	8000936 <_read+0x12>
  }

  return len;
 8000954:	687b      	ldr	r3, [r7, #4]
}
 8000956:	0018      	movs	r0, r3
 8000958:	46bd      	mov	sp, r7
 800095a:	b006      	add	sp, #24
 800095c:	bd80      	pop	{r7, pc}
	...

08000960 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0
 8000966:	60f8      	str	r0, [r7, #12]
 8000968:	60b9      	str	r1, [r7, #8]
 800096a:	607a      	str	r2, [r7, #4]
//
//  for (DataIdx = 0; DataIdx < len; DataIdx++)
//  {
//    __io_putchar(*ptr++);
//  }
	HAL_UART_Transmit(&huart1, (const unsigned char *)ptr , len, 2000);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	b29a      	uxth	r2, r3
 8000970:	23fa      	movs	r3, #250	; 0xfa
 8000972:	00db      	lsls	r3, r3, #3
 8000974:	68b9      	ldr	r1, [r7, #8]
 8000976:	4804      	ldr	r0, [pc, #16]	; (8000988 <_write+0x28>)
 8000978:	f002 f80e 	bl	8002998 <HAL_UART_Transmit>
  return len;
 800097c:	687b      	ldr	r3, [r7, #4]
}
 800097e:	0018      	movs	r0, r3
 8000980:	46bd      	mov	sp, r7
 8000982:	b004      	add	sp, #16
 8000984:	bd80      	pop	{r7, pc}
 8000986:	46c0      	nop			; (mov r8, r8)
 8000988:	200000f0 	.word	0x200000f0

0800098c <_close>:

int _close(int file)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000994:	2301      	movs	r3, #1
 8000996:	425b      	negs	r3, r3
}
 8000998:	0018      	movs	r0, r3
 800099a:	46bd      	mov	sp, r7
 800099c:	b002      	add	sp, #8
 800099e:	bd80      	pop	{r7, pc}

080009a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
 80009a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	2280      	movs	r2, #128	; 0x80
 80009ae:	0192      	lsls	r2, r2, #6
 80009b0:	605a      	str	r2, [r3, #4]
  return 0;
 80009b2:	2300      	movs	r3, #0
}
 80009b4:	0018      	movs	r0, r3
 80009b6:	46bd      	mov	sp, r7
 80009b8:	b002      	add	sp, #8
 80009ba:	bd80      	pop	{r7, pc}

080009bc <_isatty>:

int _isatty(int file)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009c4:	2301      	movs	r3, #1
}
 80009c6:	0018      	movs	r0, r3
 80009c8:	46bd      	mov	sp, r7
 80009ca:	b002      	add	sp, #8
 80009cc:	bd80      	pop	{r7, pc}

080009ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009ce:	b580      	push	{r7, lr}
 80009d0:	b084      	sub	sp, #16
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	60f8      	str	r0, [r7, #12]
 80009d6:	60b9      	str	r1, [r7, #8]
 80009d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80009da:	2300      	movs	r3, #0
}
 80009dc:	0018      	movs	r0, r3
 80009de:	46bd      	mov	sp, r7
 80009e0:	b004      	add	sp, #16
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b086      	sub	sp, #24
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009ec:	4a14      	ldr	r2, [pc, #80]	; (8000a40 <_sbrk+0x5c>)
 80009ee:	4b15      	ldr	r3, [pc, #84]	; (8000a44 <_sbrk+0x60>)
 80009f0:	1ad3      	subs	r3, r2, r3
 80009f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009f8:	4b13      	ldr	r3, [pc, #76]	; (8000a48 <_sbrk+0x64>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d102      	bne.n	8000a06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a00:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <_sbrk+0x64>)
 8000a02:	4a12      	ldr	r2, [pc, #72]	; (8000a4c <_sbrk+0x68>)
 8000a04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a06:	4b10      	ldr	r3, [pc, #64]	; (8000a48 <_sbrk+0x64>)
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	18d3      	adds	r3, r2, r3
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d207      	bcs.n	8000a24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a14:	f002 ff7a 	bl	800390c <__errno>
 8000a18:	0003      	movs	r3, r0
 8000a1a:	220c      	movs	r2, #12
 8000a1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	425b      	negs	r3, r3
 8000a22:	e009      	b.n	8000a38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a24:	4b08      	ldr	r3, [pc, #32]	; (8000a48 <_sbrk+0x64>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a2a:	4b07      	ldr	r3, [pc, #28]	; (8000a48 <_sbrk+0x64>)
 8000a2c:	681a      	ldr	r2, [r3, #0]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	18d2      	adds	r2, r2, r3
 8000a32:	4b05      	ldr	r3, [pc, #20]	; (8000a48 <_sbrk+0x64>)
 8000a34:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000a36:	68fb      	ldr	r3, [r7, #12]
}
 8000a38:	0018      	movs	r0, r3
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	b006      	add	sp, #24
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	20002000 	.word	0x20002000
 8000a44:	00000400 	.word	0x00000400
 8000a48:	2000018c 	.word	0x2000018c
 8000a4c:	200002e0 	.word	0x200002e0

08000a50 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a54:	46c0      	nop			; (mov r8, r8)
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
	...

08000a5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000a5c:	480d      	ldr	r0, [pc, #52]	; (8000a94 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a5e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a60:	f7ff fff6 	bl	8000a50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a64:	480c      	ldr	r0, [pc, #48]	; (8000a98 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a66:	490d      	ldr	r1, [pc, #52]	; (8000a9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a68:	4a0d      	ldr	r2, [pc, #52]	; (8000aa0 <LoopForever+0xe>)
  movs r3, #0
 8000a6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a6c:	e002      	b.n	8000a74 <LoopCopyDataInit>

08000a6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a72:	3304      	adds	r3, #4

08000a74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a78:	d3f9      	bcc.n	8000a6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a7a:	4a0a      	ldr	r2, [pc, #40]	; (8000aa4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a7c:	4c0a      	ldr	r4, [pc, #40]	; (8000aa8 <LoopForever+0x16>)
  movs r3, #0
 8000a7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a80:	e001      	b.n	8000a86 <LoopFillZerobss>

08000a82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a84:	3204      	adds	r2, #4

08000a86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a88:	d3fb      	bcc.n	8000a82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a8a:	f002 ff45 	bl	8003918 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a8e:	f7ff fd0b 	bl	80004a8 <main>

08000a92 <LoopForever>:

LoopForever:
    b LoopForever
 8000a92:	e7fe      	b.n	8000a92 <LoopForever>
  ldr   r0, =_estack
 8000a94:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000a98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a9c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000aa0:	08003eb8 	.word	0x08003eb8
  ldr r2, =_sbss
 8000aa4:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000aa8:	200002e0 	.word	0x200002e0

08000aac <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000aac:	e7fe      	b.n	8000aac <ADC1_COMP_IRQHandler>
	...

08000ab0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ab6:	1dfb      	adds	r3, r7, #7
 8000ab8:	2200      	movs	r2, #0
 8000aba:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000abc:	4b0b      	ldr	r3, [pc, #44]	; (8000aec <HAL_Init+0x3c>)
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	4b0a      	ldr	r3, [pc, #40]	; (8000aec <HAL_Init+0x3c>)
 8000ac2:	2140      	movs	r1, #64	; 0x40
 8000ac4:	430a      	orrs	r2, r1
 8000ac6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ac8:	2000      	movs	r0, #0
 8000aca:	f000 f811 	bl	8000af0 <HAL_InitTick>
 8000ace:	1e03      	subs	r3, r0, #0
 8000ad0:	d003      	beq.n	8000ada <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000ad2:	1dfb      	adds	r3, r7, #7
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	701a      	strb	r2, [r3, #0]
 8000ad8:	e001      	b.n	8000ade <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ada:	f7ff fe43 	bl	8000764 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ade:	1dfb      	adds	r3, r7, #7
 8000ae0:	781b      	ldrb	r3, [r3, #0]
}
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	b002      	add	sp, #8
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	46c0      	nop			; (mov r8, r8)
 8000aec:	40022000 	.word	0x40022000

08000af0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000af0:	b590      	push	{r4, r7, lr}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000af8:	4b14      	ldr	r3, [pc, #80]	; (8000b4c <HAL_InitTick+0x5c>)
 8000afa:	681c      	ldr	r4, [r3, #0]
 8000afc:	4b14      	ldr	r3, [pc, #80]	; (8000b50 <HAL_InitTick+0x60>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	0019      	movs	r1, r3
 8000b02:	23fa      	movs	r3, #250	; 0xfa
 8000b04:	0098      	lsls	r0, r3, #2
 8000b06:	f7ff faff 	bl	8000108 <__udivsi3>
 8000b0a:	0003      	movs	r3, r0
 8000b0c:	0019      	movs	r1, r3
 8000b0e:	0020      	movs	r0, r4
 8000b10:	f7ff fafa 	bl	8000108 <__udivsi3>
 8000b14:	0003      	movs	r3, r0
 8000b16:	0018      	movs	r0, r3
 8000b18:	f000 f92f 	bl	8000d7a <HAL_SYSTICK_Config>
 8000b1c:	1e03      	subs	r3, r0, #0
 8000b1e:	d001      	beq.n	8000b24 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000b20:	2301      	movs	r3, #1
 8000b22:	e00f      	b.n	8000b44 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2b03      	cmp	r3, #3
 8000b28:	d80b      	bhi.n	8000b42 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b2a:	6879      	ldr	r1, [r7, #4]
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	425b      	negs	r3, r3
 8000b30:	2200      	movs	r2, #0
 8000b32:	0018      	movs	r0, r3
 8000b34:	f000 f8fc 	bl	8000d30 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b38:	4b06      	ldr	r3, [pc, #24]	; (8000b54 <HAL_InitTick+0x64>)
 8000b3a:	687a      	ldr	r2, [r7, #4]
 8000b3c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	e000      	b.n	8000b44 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000b42:	2301      	movs	r3, #1
}
 8000b44:	0018      	movs	r0, r3
 8000b46:	46bd      	mov	sp, r7
 8000b48:	b003      	add	sp, #12
 8000b4a:	bd90      	pop	{r4, r7, pc}
 8000b4c:	20000014 	.word	0x20000014
 8000b50:	2000001c 	.word	0x2000001c
 8000b54:	20000018 	.word	0x20000018

08000b58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b5c:	4b05      	ldr	r3, [pc, #20]	; (8000b74 <HAL_IncTick+0x1c>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	001a      	movs	r2, r3
 8000b62:	4b05      	ldr	r3, [pc, #20]	; (8000b78 <HAL_IncTick+0x20>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	18d2      	adds	r2, r2, r3
 8000b68:	4b03      	ldr	r3, [pc, #12]	; (8000b78 <HAL_IncTick+0x20>)
 8000b6a:	601a      	str	r2, [r3, #0]
}
 8000b6c:	46c0      	nop			; (mov r8, r8)
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	46c0      	nop			; (mov r8, r8)
 8000b74:	2000001c 	.word	0x2000001c
 8000b78:	20000190 	.word	0x20000190

08000b7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b80:	4b02      	ldr	r3, [pc, #8]	; (8000b8c <HAL_GetTick+0x10>)
 8000b82:	681b      	ldr	r3, [r3, #0]
}
 8000b84:	0018      	movs	r0, r3
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	46c0      	nop			; (mov r8, r8)
 8000b8c:	20000190 	.word	0x20000190

08000b90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b98:	f7ff fff0 	bl	8000b7c <HAL_GetTick>
 8000b9c:	0003      	movs	r3, r0
 8000b9e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	d005      	beq.n	8000bb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000baa:	4b0a      	ldr	r3, [pc, #40]	; (8000bd4 <HAL_Delay+0x44>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	001a      	movs	r2, r3
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	189b      	adds	r3, r3, r2
 8000bb4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000bb6:	46c0      	nop			; (mov r8, r8)
 8000bb8:	f7ff ffe0 	bl	8000b7c <HAL_GetTick>
 8000bbc:	0002      	movs	r2, r0
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	1ad3      	subs	r3, r2, r3
 8000bc2:	68fa      	ldr	r2, [r7, #12]
 8000bc4:	429a      	cmp	r2, r3
 8000bc6:	d8f7      	bhi.n	8000bb8 <HAL_Delay+0x28>
  {
  }
}
 8000bc8:	46c0      	nop			; (mov r8, r8)
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	b004      	add	sp, #16
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	46c0      	nop			; (mov r8, r8)
 8000bd4:	2000001c 	.word	0x2000001c

08000bd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	0002      	movs	r2, r0
 8000be0:	1dfb      	adds	r3, r7, #7
 8000be2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000be4:	1dfb      	adds	r3, r7, #7
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	2b7f      	cmp	r3, #127	; 0x7f
 8000bea:	d809      	bhi.n	8000c00 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bec:	1dfb      	adds	r3, r7, #7
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	001a      	movs	r2, r3
 8000bf2:	231f      	movs	r3, #31
 8000bf4:	401a      	ands	r2, r3
 8000bf6:	4b04      	ldr	r3, [pc, #16]	; (8000c08 <__NVIC_EnableIRQ+0x30>)
 8000bf8:	2101      	movs	r1, #1
 8000bfa:	4091      	lsls	r1, r2
 8000bfc:	000a      	movs	r2, r1
 8000bfe:	601a      	str	r2, [r3, #0]
  }
}
 8000c00:	46c0      	nop			; (mov r8, r8)
 8000c02:	46bd      	mov	sp, r7
 8000c04:	b002      	add	sp, #8
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	e000e100 	.word	0xe000e100

08000c0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c0c:	b590      	push	{r4, r7, lr}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	0002      	movs	r2, r0
 8000c14:	6039      	str	r1, [r7, #0]
 8000c16:	1dfb      	adds	r3, r7, #7
 8000c18:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c1a:	1dfb      	adds	r3, r7, #7
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	2b7f      	cmp	r3, #127	; 0x7f
 8000c20:	d828      	bhi.n	8000c74 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c22:	4a2f      	ldr	r2, [pc, #188]	; (8000ce0 <__NVIC_SetPriority+0xd4>)
 8000c24:	1dfb      	adds	r3, r7, #7
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	b25b      	sxtb	r3, r3
 8000c2a:	089b      	lsrs	r3, r3, #2
 8000c2c:	33c0      	adds	r3, #192	; 0xc0
 8000c2e:	009b      	lsls	r3, r3, #2
 8000c30:	589b      	ldr	r3, [r3, r2]
 8000c32:	1dfa      	adds	r2, r7, #7
 8000c34:	7812      	ldrb	r2, [r2, #0]
 8000c36:	0011      	movs	r1, r2
 8000c38:	2203      	movs	r2, #3
 8000c3a:	400a      	ands	r2, r1
 8000c3c:	00d2      	lsls	r2, r2, #3
 8000c3e:	21ff      	movs	r1, #255	; 0xff
 8000c40:	4091      	lsls	r1, r2
 8000c42:	000a      	movs	r2, r1
 8000c44:	43d2      	mvns	r2, r2
 8000c46:	401a      	ands	r2, r3
 8000c48:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	019b      	lsls	r3, r3, #6
 8000c4e:	22ff      	movs	r2, #255	; 0xff
 8000c50:	401a      	ands	r2, r3
 8000c52:	1dfb      	adds	r3, r7, #7
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	0018      	movs	r0, r3
 8000c58:	2303      	movs	r3, #3
 8000c5a:	4003      	ands	r3, r0
 8000c5c:	00db      	lsls	r3, r3, #3
 8000c5e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c60:	481f      	ldr	r0, [pc, #124]	; (8000ce0 <__NVIC_SetPriority+0xd4>)
 8000c62:	1dfb      	adds	r3, r7, #7
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	b25b      	sxtb	r3, r3
 8000c68:	089b      	lsrs	r3, r3, #2
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	33c0      	adds	r3, #192	; 0xc0
 8000c6e:	009b      	lsls	r3, r3, #2
 8000c70:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000c72:	e031      	b.n	8000cd8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c74:	4a1b      	ldr	r2, [pc, #108]	; (8000ce4 <__NVIC_SetPriority+0xd8>)
 8000c76:	1dfb      	adds	r3, r7, #7
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	0019      	movs	r1, r3
 8000c7c:	230f      	movs	r3, #15
 8000c7e:	400b      	ands	r3, r1
 8000c80:	3b08      	subs	r3, #8
 8000c82:	089b      	lsrs	r3, r3, #2
 8000c84:	3306      	adds	r3, #6
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	18d3      	adds	r3, r2, r3
 8000c8a:	3304      	adds	r3, #4
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	1dfa      	adds	r2, r7, #7
 8000c90:	7812      	ldrb	r2, [r2, #0]
 8000c92:	0011      	movs	r1, r2
 8000c94:	2203      	movs	r2, #3
 8000c96:	400a      	ands	r2, r1
 8000c98:	00d2      	lsls	r2, r2, #3
 8000c9a:	21ff      	movs	r1, #255	; 0xff
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	000a      	movs	r2, r1
 8000ca0:	43d2      	mvns	r2, r2
 8000ca2:	401a      	ands	r2, r3
 8000ca4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	019b      	lsls	r3, r3, #6
 8000caa:	22ff      	movs	r2, #255	; 0xff
 8000cac:	401a      	ands	r2, r3
 8000cae:	1dfb      	adds	r3, r7, #7
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	4003      	ands	r3, r0
 8000cb8:	00db      	lsls	r3, r3, #3
 8000cba:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cbc:	4809      	ldr	r0, [pc, #36]	; (8000ce4 <__NVIC_SetPriority+0xd8>)
 8000cbe:	1dfb      	adds	r3, r7, #7
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	001c      	movs	r4, r3
 8000cc4:	230f      	movs	r3, #15
 8000cc6:	4023      	ands	r3, r4
 8000cc8:	3b08      	subs	r3, #8
 8000cca:	089b      	lsrs	r3, r3, #2
 8000ccc:	430a      	orrs	r2, r1
 8000cce:	3306      	adds	r3, #6
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	18c3      	adds	r3, r0, r3
 8000cd4:	3304      	adds	r3, #4
 8000cd6:	601a      	str	r2, [r3, #0]
}
 8000cd8:	46c0      	nop			; (mov r8, r8)
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	b003      	add	sp, #12
 8000cde:	bd90      	pop	{r4, r7, pc}
 8000ce0:	e000e100 	.word	0xe000e100
 8000ce4:	e000ed00 	.word	0xe000ed00

08000ce8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	1e5a      	subs	r2, r3, #1
 8000cf4:	2380      	movs	r3, #128	; 0x80
 8000cf6:	045b      	lsls	r3, r3, #17
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d301      	bcc.n	8000d00 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	e010      	b.n	8000d22 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d00:	4b0a      	ldr	r3, [pc, #40]	; (8000d2c <SysTick_Config+0x44>)
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	3a01      	subs	r2, #1
 8000d06:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d08:	2301      	movs	r3, #1
 8000d0a:	425b      	negs	r3, r3
 8000d0c:	2103      	movs	r1, #3
 8000d0e:	0018      	movs	r0, r3
 8000d10:	f7ff ff7c 	bl	8000c0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d14:	4b05      	ldr	r3, [pc, #20]	; (8000d2c <SysTick_Config+0x44>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d1a:	4b04      	ldr	r3, [pc, #16]	; (8000d2c <SysTick_Config+0x44>)
 8000d1c:	2207      	movs	r2, #7
 8000d1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d20:	2300      	movs	r3, #0
}
 8000d22:	0018      	movs	r0, r3
 8000d24:	46bd      	mov	sp, r7
 8000d26:	b002      	add	sp, #8
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	46c0      	nop			; (mov r8, r8)
 8000d2c:	e000e010 	.word	0xe000e010

08000d30 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	60b9      	str	r1, [r7, #8]
 8000d38:	607a      	str	r2, [r7, #4]
 8000d3a:	210f      	movs	r1, #15
 8000d3c:	187b      	adds	r3, r7, r1
 8000d3e:	1c02      	adds	r2, r0, #0
 8000d40:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000d42:	68ba      	ldr	r2, [r7, #8]
 8000d44:	187b      	adds	r3, r7, r1
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	b25b      	sxtb	r3, r3
 8000d4a:	0011      	movs	r1, r2
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	f7ff ff5d 	bl	8000c0c <__NVIC_SetPriority>
}
 8000d52:	46c0      	nop			; (mov r8, r8)
 8000d54:	46bd      	mov	sp, r7
 8000d56:	b004      	add	sp, #16
 8000d58:	bd80      	pop	{r7, pc}

08000d5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d5a:	b580      	push	{r7, lr}
 8000d5c:	b082      	sub	sp, #8
 8000d5e:	af00      	add	r7, sp, #0
 8000d60:	0002      	movs	r2, r0
 8000d62:	1dfb      	adds	r3, r7, #7
 8000d64:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d66:	1dfb      	adds	r3, r7, #7
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	b25b      	sxtb	r3, r3
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	f7ff ff33 	bl	8000bd8 <__NVIC_EnableIRQ>
}
 8000d72:	46c0      	nop			; (mov r8, r8)
 8000d74:	46bd      	mov	sp, r7
 8000d76:	b002      	add	sp, #8
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	b082      	sub	sp, #8
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	0018      	movs	r0, r3
 8000d86:	f7ff ffaf 	bl	8000ce8 <SysTick_Config>
 8000d8a:	0003      	movs	r3, r0
}
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	b002      	add	sp, #8
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d9c:	210f      	movs	r1, #15
 8000d9e:	187b      	adds	r3, r7, r1
 8000da0:	2200      	movs	r2, #0
 8000da2:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2225      	movs	r2, #37	; 0x25
 8000da8:	5c9b      	ldrb	r3, [r3, r2]
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	2b02      	cmp	r3, #2
 8000dae:	d006      	beq.n	8000dbe <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	2204      	movs	r2, #4
 8000db4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000db6:	187b      	adds	r3, r7, r1
 8000db8:	2201      	movs	r2, #1
 8000dba:	701a      	strb	r2, [r3, #0]
 8000dbc:	e02a      	b.n	8000e14 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	210e      	movs	r1, #14
 8000dca:	438a      	bics	r2, r1
 8000dcc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	2101      	movs	r1, #1
 8000dda:	438a      	bics	r2, r1
 8000ddc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000de2:	221c      	movs	r2, #28
 8000de4:	401a      	ands	r2, r3
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dea:	2101      	movs	r1, #1
 8000dec:	4091      	lsls	r1, r2
 8000dee:	000a      	movs	r2, r1
 8000df0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	2225      	movs	r2, #37	; 0x25
 8000df6:	2101      	movs	r1, #1
 8000df8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2224      	movs	r2, #36	; 0x24
 8000dfe:	2100      	movs	r1, #0
 8000e00:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d004      	beq.n	8000e14 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	0010      	movs	r0, r2
 8000e12:	4798      	blx	r3
    }
  }
  return status;
 8000e14:	230f      	movs	r3, #15
 8000e16:	18fb      	adds	r3, r7, r3
 8000e18:	781b      	ldrb	r3, [r3, #0]
}
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	b004      	add	sp, #16
 8000e20:	bd80      	pop	{r7, pc}
	...

08000e24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b086      	sub	sp, #24
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e32:	2300      	movs	r3, #0
 8000e34:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000e36:	2300      	movs	r3, #0
 8000e38:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000e3a:	e14f      	b.n	80010dc <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	2101      	movs	r1, #1
 8000e42:	697a      	ldr	r2, [r7, #20]
 8000e44:	4091      	lsls	r1, r2
 8000e46:	000a      	movs	r2, r1
 8000e48:	4013      	ands	r3, r2
 8000e4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d100      	bne.n	8000e54 <HAL_GPIO_Init+0x30>
 8000e52:	e140      	b.n	80010d6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	2203      	movs	r2, #3
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d005      	beq.n	8000e6c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	2203      	movs	r2, #3
 8000e66:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	d130      	bne.n	8000ece <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	005b      	lsls	r3, r3, #1
 8000e76:	2203      	movs	r2, #3
 8000e78:	409a      	lsls	r2, r3
 8000e7a:	0013      	movs	r3, r2
 8000e7c:	43da      	mvns	r2, r3
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	4013      	ands	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	68da      	ldr	r2, [r3, #12]
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	005b      	lsls	r3, r3, #1
 8000e8c:	409a      	lsls	r2, r3
 8000e8e:	0013      	movs	r3, r2
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	693a      	ldr	r2, [r7, #16]
 8000e9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	409a      	lsls	r2, r3
 8000ea8:	0013      	movs	r3, r2
 8000eaa:	43da      	mvns	r2, r3
 8000eac:	693b      	ldr	r3, [r7, #16]
 8000eae:	4013      	ands	r3, r2
 8000eb0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	091b      	lsrs	r3, r3, #4
 8000eb8:	2201      	movs	r2, #1
 8000eba:	401a      	ands	r2, r3
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	409a      	lsls	r2, r3
 8000ec0:	0013      	movs	r3, r2
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	2b03      	cmp	r3, #3
 8000ed8:	d017      	beq.n	8000f0a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	68db      	ldr	r3, [r3, #12]
 8000ede:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	2203      	movs	r2, #3
 8000ee6:	409a      	lsls	r2, r3
 8000ee8:	0013      	movs	r3, r2
 8000eea:	43da      	mvns	r2, r3
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	4013      	ands	r3, r2
 8000ef0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	689a      	ldr	r2, [r3, #8]
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	005b      	lsls	r3, r3, #1
 8000efa:	409a      	lsls	r2, r3
 8000efc:	0013      	movs	r3, r2
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	4313      	orrs	r3, r2
 8000f02:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	2203      	movs	r2, #3
 8000f10:	4013      	ands	r3, r2
 8000f12:	2b02      	cmp	r3, #2
 8000f14:	d123      	bne.n	8000f5e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	08da      	lsrs	r2, r3, #3
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	3208      	adds	r2, #8
 8000f1e:	0092      	lsls	r2, r2, #2
 8000f20:	58d3      	ldr	r3, [r2, r3]
 8000f22:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	2207      	movs	r2, #7
 8000f28:	4013      	ands	r3, r2
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	220f      	movs	r2, #15
 8000f2e:	409a      	lsls	r2, r3
 8000f30:	0013      	movs	r3, r2
 8000f32:	43da      	mvns	r2, r3
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	4013      	ands	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	691a      	ldr	r2, [r3, #16]
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	2107      	movs	r1, #7
 8000f42:	400b      	ands	r3, r1
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	409a      	lsls	r2, r3
 8000f48:	0013      	movs	r3, r2
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	08da      	lsrs	r2, r3, #3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	3208      	adds	r2, #8
 8000f58:	0092      	lsls	r2, r2, #2
 8000f5a:	6939      	ldr	r1, [r7, #16]
 8000f5c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	2203      	movs	r2, #3
 8000f6a:	409a      	lsls	r2, r3
 8000f6c:	0013      	movs	r3, r2
 8000f6e:	43da      	mvns	r2, r3
 8000f70:	693b      	ldr	r3, [r7, #16]
 8000f72:	4013      	ands	r3, r2
 8000f74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	2203      	movs	r2, #3
 8000f7c:	401a      	ands	r2, r3
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	005b      	lsls	r3, r3, #1
 8000f82:	409a      	lsls	r2, r3
 8000f84:	0013      	movs	r3, r2
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685a      	ldr	r2, [r3, #4]
 8000f96:	23c0      	movs	r3, #192	; 0xc0
 8000f98:	029b      	lsls	r3, r3, #10
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	d100      	bne.n	8000fa0 <HAL_GPIO_Init+0x17c>
 8000f9e:	e09a      	b.n	80010d6 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fa0:	4b54      	ldr	r3, [pc, #336]	; (80010f4 <HAL_GPIO_Init+0x2d0>)
 8000fa2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fa4:	4b53      	ldr	r3, [pc, #332]	; (80010f4 <HAL_GPIO_Init+0x2d0>)
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	430a      	orrs	r2, r1
 8000faa:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fac:	4a52      	ldr	r2, [pc, #328]	; (80010f8 <HAL_GPIO_Init+0x2d4>)
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	089b      	lsrs	r3, r3, #2
 8000fb2:	3302      	adds	r3, #2
 8000fb4:	009b      	lsls	r3, r3, #2
 8000fb6:	589b      	ldr	r3, [r3, r2]
 8000fb8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	2203      	movs	r2, #3
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	220f      	movs	r2, #15
 8000fc4:	409a      	lsls	r2, r3
 8000fc6:	0013      	movs	r3, r2
 8000fc8:	43da      	mvns	r2, r3
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000fd0:	687a      	ldr	r2, [r7, #4]
 8000fd2:	23a0      	movs	r3, #160	; 0xa0
 8000fd4:	05db      	lsls	r3, r3, #23
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d019      	beq.n	800100e <HAL_GPIO_Init+0x1ea>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a47      	ldr	r2, [pc, #284]	; (80010fc <HAL_GPIO_Init+0x2d8>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d013      	beq.n	800100a <HAL_GPIO_Init+0x1e6>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a46      	ldr	r2, [pc, #280]	; (8001100 <HAL_GPIO_Init+0x2dc>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d00d      	beq.n	8001006 <HAL_GPIO_Init+0x1e2>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a45      	ldr	r2, [pc, #276]	; (8001104 <HAL_GPIO_Init+0x2e0>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d007      	beq.n	8001002 <HAL_GPIO_Init+0x1de>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4a44      	ldr	r2, [pc, #272]	; (8001108 <HAL_GPIO_Init+0x2e4>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d101      	bne.n	8000ffe <HAL_GPIO_Init+0x1da>
 8000ffa:	2305      	movs	r3, #5
 8000ffc:	e008      	b.n	8001010 <HAL_GPIO_Init+0x1ec>
 8000ffe:	2306      	movs	r3, #6
 8001000:	e006      	b.n	8001010 <HAL_GPIO_Init+0x1ec>
 8001002:	2303      	movs	r3, #3
 8001004:	e004      	b.n	8001010 <HAL_GPIO_Init+0x1ec>
 8001006:	2302      	movs	r3, #2
 8001008:	e002      	b.n	8001010 <HAL_GPIO_Init+0x1ec>
 800100a:	2301      	movs	r3, #1
 800100c:	e000      	b.n	8001010 <HAL_GPIO_Init+0x1ec>
 800100e:	2300      	movs	r3, #0
 8001010:	697a      	ldr	r2, [r7, #20]
 8001012:	2103      	movs	r1, #3
 8001014:	400a      	ands	r2, r1
 8001016:	0092      	lsls	r2, r2, #2
 8001018:	4093      	lsls	r3, r2
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	4313      	orrs	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001020:	4935      	ldr	r1, [pc, #212]	; (80010f8 <HAL_GPIO_Init+0x2d4>)
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	089b      	lsrs	r3, r3, #2
 8001026:	3302      	adds	r3, #2
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800102e:	4b37      	ldr	r3, [pc, #220]	; (800110c <HAL_GPIO_Init+0x2e8>)
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	43da      	mvns	r2, r3
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	4013      	ands	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	685a      	ldr	r2, [r3, #4]
 8001042:	2380      	movs	r3, #128	; 0x80
 8001044:	035b      	lsls	r3, r3, #13
 8001046:	4013      	ands	r3, r2
 8001048:	d003      	beq.n	8001052 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	4313      	orrs	r3, r2
 8001050:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001052:	4b2e      	ldr	r3, [pc, #184]	; (800110c <HAL_GPIO_Init+0x2e8>)
 8001054:	693a      	ldr	r2, [r7, #16]
 8001056:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001058:	4b2c      	ldr	r3, [pc, #176]	; (800110c <HAL_GPIO_Init+0x2e8>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	43da      	mvns	r2, r3
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	4013      	ands	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685a      	ldr	r2, [r3, #4]
 800106c:	2380      	movs	r3, #128	; 0x80
 800106e:	039b      	lsls	r3, r3, #14
 8001070:	4013      	ands	r3, r2
 8001072:	d003      	beq.n	800107c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	4313      	orrs	r3, r2
 800107a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800107c:	4b23      	ldr	r3, [pc, #140]	; (800110c <HAL_GPIO_Init+0x2e8>)
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001082:	4b22      	ldr	r3, [pc, #136]	; (800110c <HAL_GPIO_Init+0x2e8>)
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	43da      	mvns	r2, r3
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	4013      	ands	r3, r2
 8001090:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685a      	ldr	r2, [r3, #4]
 8001096:	2380      	movs	r3, #128	; 0x80
 8001098:	029b      	lsls	r3, r3, #10
 800109a:	4013      	ands	r3, r2
 800109c:	d003      	beq.n	80010a6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80010a6:	4b19      	ldr	r3, [pc, #100]	; (800110c <HAL_GPIO_Init+0x2e8>)
 80010a8:	693a      	ldr	r2, [r7, #16]
 80010aa:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010ac:	4b17      	ldr	r3, [pc, #92]	; (800110c <HAL_GPIO_Init+0x2e8>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	43da      	mvns	r2, r3
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	4013      	ands	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685a      	ldr	r2, [r3, #4]
 80010c0:	2380      	movs	r3, #128	; 0x80
 80010c2:	025b      	lsls	r3, r3, #9
 80010c4:	4013      	ands	r3, r2
 80010c6:	d003      	beq.n	80010d0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80010d0:	4b0e      	ldr	r3, [pc, #56]	; (800110c <HAL_GPIO_Init+0x2e8>)
 80010d2:	693a      	ldr	r2, [r7, #16]
 80010d4:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	3301      	adds	r3, #1
 80010da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	40da      	lsrs	r2, r3
 80010e4:	1e13      	subs	r3, r2, #0
 80010e6:	d000      	beq.n	80010ea <HAL_GPIO_Init+0x2c6>
 80010e8:	e6a8      	b.n	8000e3c <HAL_GPIO_Init+0x18>
  }
}
 80010ea:	46c0      	nop			; (mov r8, r8)
 80010ec:	46c0      	nop			; (mov r8, r8)
 80010ee:	46bd      	mov	sp, r7
 80010f0:	b006      	add	sp, #24
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	40021000 	.word	0x40021000
 80010f8:	40010000 	.word	0x40010000
 80010fc:	50000400 	.word	0x50000400
 8001100:	50000800 	.word	0x50000800
 8001104:	50000c00 	.word	0x50000c00
 8001108:	50001c00 	.word	0x50001c00
 800110c:	40010400 	.word	0x40010400

08001110 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	0008      	movs	r0, r1
 800111a:	0011      	movs	r1, r2
 800111c:	1cbb      	adds	r3, r7, #2
 800111e:	1c02      	adds	r2, r0, #0
 8001120:	801a      	strh	r2, [r3, #0]
 8001122:	1c7b      	adds	r3, r7, #1
 8001124:	1c0a      	adds	r2, r1, #0
 8001126:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001128:	1c7b      	adds	r3, r7, #1
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d004      	beq.n	800113a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001130:	1cbb      	adds	r3, r7, #2
 8001132:	881a      	ldrh	r2, [r3, #0]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001138:	e003      	b.n	8001142 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800113a:	1cbb      	adds	r3, r7, #2
 800113c:	881a      	ldrh	r2, [r3, #0]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001142:	46c0      	nop			; (mov r8, r8)
 8001144:	46bd      	mov	sp, r7
 8001146:	b002      	add	sp, #8
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800114c:	b5b0      	push	{r4, r5, r7, lr}
 800114e:	b08a      	sub	sp, #40	; 0x28
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d102      	bne.n	8001160 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	f000 fbaf 	bl	80018be <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001160:	4bcf      	ldr	r3, [pc, #828]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 8001162:	68db      	ldr	r3, [r3, #12]
 8001164:	220c      	movs	r2, #12
 8001166:	4013      	ands	r3, r2
 8001168:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800116a:	4bcd      	ldr	r3, [pc, #820]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 800116c:	68da      	ldr	r2, [r3, #12]
 800116e:	2380      	movs	r3, #128	; 0x80
 8001170:	025b      	lsls	r3, r3, #9
 8001172:	4013      	ands	r3, r2
 8001174:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2201      	movs	r2, #1
 800117c:	4013      	ands	r3, r2
 800117e:	d100      	bne.n	8001182 <HAL_RCC_OscConfig+0x36>
 8001180:	e07e      	b.n	8001280 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001182:	6a3b      	ldr	r3, [r7, #32]
 8001184:	2b08      	cmp	r3, #8
 8001186:	d007      	beq.n	8001198 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001188:	6a3b      	ldr	r3, [r7, #32]
 800118a:	2b0c      	cmp	r3, #12
 800118c:	d112      	bne.n	80011b4 <HAL_RCC_OscConfig+0x68>
 800118e:	69fa      	ldr	r2, [r7, #28]
 8001190:	2380      	movs	r3, #128	; 0x80
 8001192:	025b      	lsls	r3, r3, #9
 8001194:	429a      	cmp	r2, r3
 8001196:	d10d      	bne.n	80011b4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001198:	4bc1      	ldr	r3, [pc, #772]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	2380      	movs	r3, #128	; 0x80
 800119e:	029b      	lsls	r3, r3, #10
 80011a0:	4013      	ands	r3, r2
 80011a2:	d100      	bne.n	80011a6 <HAL_RCC_OscConfig+0x5a>
 80011a4:	e06b      	b.n	800127e <HAL_RCC_OscConfig+0x132>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d167      	bne.n	800127e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
 80011b0:	f000 fb85 	bl	80018be <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	685a      	ldr	r2, [r3, #4]
 80011b8:	2380      	movs	r3, #128	; 0x80
 80011ba:	025b      	lsls	r3, r3, #9
 80011bc:	429a      	cmp	r2, r3
 80011be:	d107      	bne.n	80011d0 <HAL_RCC_OscConfig+0x84>
 80011c0:	4bb7      	ldr	r3, [pc, #732]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	4bb6      	ldr	r3, [pc, #728]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80011c6:	2180      	movs	r1, #128	; 0x80
 80011c8:	0249      	lsls	r1, r1, #9
 80011ca:	430a      	orrs	r2, r1
 80011cc:	601a      	str	r2, [r3, #0]
 80011ce:	e027      	b.n	8001220 <HAL_RCC_OscConfig+0xd4>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	685a      	ldr	r2, [r3, #4]
 80011d4:	23a0      	movs	r3, #160	; 0xa0
 80011d6:	02db      	lsls	r3, r3, #11
 80011d8:	429a      	cmp	r2, r3
 80011da:	d10e      	bne.n	80011fa <HAL_RCC_OscConfig+0xae>
 80011dc:	4bb0      	ldr	r3, [pc, #704]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	4baf      	ldr	r3, [pc, #700]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80011e2:	2180      	movs	r1, #128	; 0x80
 80011e4:	02c9      	lsls	r1, r1, #11
 80011e6:	430a      	orrs	r2, r1
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	4bad      	ldr	r3, [pc, #692]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	4bac      	ldr	r3, [pc, #688]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80011f0:	2180      	movs	r1, #128	; 0x80
 80011f2:	0249      	lsls	r1, r1, #9
 80011f4:	430a      	orrs	r2, r1
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	e012      	b.n	8001220 <HAL_RCC_OscConfig+0xd4>
 80011fa:	4ba9      	ldr	r3, [pc, #676]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	4ba8      	ldr	r3, [pc, #672]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 8001200:	49a8      	ldr	r1, [pc, #672]	; (80014a4 <HAL_RCC_OscConfig+0x358>)
 8001202:	400a      	ands	r2, r1
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	4ba6      	ldr	r3, [pc, #664]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	2380      	movs	r3, #128	; 0x80
 800120c:	025b      	lsls	r3, r3, #9
 800120e:	4013      	ands	r3, r2
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	4ba2      	ldr	r3, [pc, #648]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	4ba1      	ldr	r3, [pc, #644]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 800121a:	49a3      	ldr	r1, [pc, #652]	; (80014a8 <HAL_RCC_OscConfig+0x35c>)
 800121c:	400a      	ands	r2, r1
 800121e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d015      	beq.n	8001254 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001228:	f7ff fca8 	bl	8000b7c <HAL_GetTick>
 800122c:	0003      	movs	r3, r0
 800122e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001230:	e009      	b.n	8001246 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001232:	f7ff fca3 	bl	8000b7c <HAL_GetTick>
 8001236:	0002      	movs	r2, r0
 8001238:	69bb      	ldr	r3, [r7, #24]
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	2b64      	cmp	r3, #100	; 0x64
 800123e:	d902      	bls.n	8001246 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001240:	2303      	movs	r3, #3
 8001242:	f000 fb3c 	bl	80018be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001246:	4b96      	ldr	r3, [pc, #600]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	2380      	movs	r3, #128	; 0x80
 800124c:	029b      	lsls	r3, r3, #10
 800124e:	4013      	ands	r3, r2
 8001250:	d0ef      	beq.n	8001232 <HAL_RCC_OscConfig+0xe6>
 8001252:	e015      	b.n	8001280 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001254:	f7ff fc92 	bl	8000b7c <HAL_GetTick>
 8001258:	0003      	movs	r3, r0
 800125a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800125c:	e008      	b.n	8001270 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800125e:	f7ff fc8d 	bl	8000b7c <HAL_GetTick>
 8001262:	0002      	movs	r2, r0
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	2b64      	cmp	r3, #100	; 0x64
 800126a:	d901      	bls.n	8001270 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800126c:	2303      	movs	r3, #3
 800126e:	e326      	b.n	80018be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001270:	4b8b      	ldr	r3, [pc, #556]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	2380      	movs	r3, #128	; 0x80
 8001276:	029b      	lsls	r3, r3, #10
 8001278:	4013      	ands	r3, r2
 800127a:	d1f0      	bne.n	800125e <HAL_RCC_OscConfig+0x112>
 800127c:	e000      	b.n	8001280 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800127e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2202      	movs	r2, #2
 8001286:	4013      	ands	r3, r2
 8001288:	d100      	bne.n	800128c <HAL_RCC_OscConfig+0x140>
 800128a:	e08b      	b.n	80013a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001292:	6a3b      	ldr	r3, [r7, #32]
 8001294:	2b04      	cmp	r3, #4
 8001296:	d005      	beq.n	80012a4 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001298:	6a3b      	ldr	r3, [r7, #32]
 800129a:	2b0c      	cmp	r3, #12
 800129c:	d13e      	bne.n	800131c <HAL_RCC_OscConfig+0x1d0>
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d13b      	bne.n	800131c <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80012a4:	4b7e      	ldr	r3, [pc, #504]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2204      	movs	r2, #4
 80012aa:	4013      	ands	r3, r2
 80012ac:	d004      	beq.n	80012b8 <HAL_RCC_OscConfig+0x16c>
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d101      	bne.n	80012b8 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 80012b4:	2301      	movs	r3, #1
 80012b6:	e302      	b.n	80018be <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012b8:	4b79      	ldr	r3, [pc, #484]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	4a7b      	ldr	r2, [pc, #492]	; (80014ac <HAL_RCC_OscConfig+0x360>)
 80012be:	4013      	ands	r3, r2
 80012c0:	0019      	movs	r1, r3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	691b      	ldr	r3, [r3, #16]
 80012c6:	021a      	lsls	r2, r3, #8
 80012c8:	4b75      	ldr	r3, [pc, #468]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80012ca:	430a      	orrs	r2, r1
 80012cc:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80012ce:	4b74      	ldr	r3, [pc, #464]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2209      	movs	r2, #9
 80012d4:	4393      	bics	r3, r2
 80012d6:	0019      	movs	r1, r3
 80012d8:	4b71      	ldr	r3, [pc, #452]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80012da:	697a      	ldr	r2, [r7, #20]
 80012dc:	430a      	orrs	r2, r1
 80012de:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80012e0:	f000 fc40 	bl	8001b64 <HAL_RCC_GetSysClockFreq>
 80012e4:	0001      	movs	r1, r0
 80012e6:	4b6e      	ldr	r3, [pc, #440]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80012e8:	68db      	ldr	r3, [r3, #12]
 80012ea:	091b      	lsrs	r3, r3, #4
 80012ec:	220f      	movs	r2, #15
 80012ee:	4013      	ands	r3, r2
 80012f0:	4a6f      	ldr	r2, [pc, #444]	; (80014b0 <HAL_RCC_OscConfig+0x364>)
 80012f2:	5cd3      	ldrb	r3, [r2, r3]
 80012f4:	000a      	movs	r2, r1
 80012f6:	40da      	lsrs	r2, r3
 80012f8:	4b6e      	ldr	r3, [pc, #440]	; (80014b4 <HAL_RCC_OscConfig+0x368>)
 80012fa:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80012fc:	4b6e      	ldr	r3, [pc, #440]	; (80014b8 <HAL_RCC_OscConfig+0x36c>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2513      	movs	r5, #19
 8001302:	197c      	adds	r4, r7, r5
 8001304:	0018      	movs	r0, r3
 8001306:	f7ff fbf3 	bl	8000af0 <HAL_InitTick>
 800130a:	0003      	movs	r3, r0
 800130c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800130e:	197b      	adds	r3, r7, r5
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d046      	beq.n	80013a4 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8001316:	197b      	adds	r3, r7, r5
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	e2d0      	b.n	80018be <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d027      	beq.n	8001372 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001322:	4b5f      	ldr	r3, [pc, #380]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2209      	movs	r2, #9
 8001328:	4393      	bics	r3, r2
 800132a:	0019      	movs	r1, r3
 800132c:	4b5c      	ldr	r3, [pc, #368]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 800132e:	697a      	ldr	r2, [r7, #20]
 8001330:	430a      	orrs	r2, r1
 8001332:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001334:	f7ff fc22 	bl	8000b7c <HAL_GetTick>
 8001338:	0003      	movs	r3, r0
 800133a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800133c:	e008      	b.n	8001350 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800133e:	f7ff fc1d 	bl	8000b7c <HAL_GetTick>
 8001342:	0002      	movs	r2, r0
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	2b02      	cmp	r3, #2
 800134a:	d901      	bls.n	8001350 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 800134c:	2303      	movs	r3, #3
 800134e:	e2b6      	b.n	80018be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001350:	4b53      	ldr	r3, [pc, #332]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2204      	movs	r2, #4
 8001356:	4013      	ands	r3, r2
 8001358:	d0f1      	beq.n	800133e <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800135a:	4b51      	ldr	r3, [pc, #324]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	4a53      	ldr	r2, [pc, #332]	; (80014ac <HAL_RCC_OscConfig+0x360>)
 8001360:	4013      	ands	r3, r2
 8001362:	0019      	movs	r1, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	691b      	ldr	r3, [r3, #16]
 8001368:	021a      	lsls	r2, r3, #8
 800136a:	4b4d      	ldr	r3, [pc, #308]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 800136c:	430a      	orrs	r2, r1
 800136e:	605a      	str	r2, [r3, #4]
 8001370:	e018      	b.n	80013a4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001372:	4b4b      	ldr	r3, [pc, #300]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	4b4a      	ldr	r3, [pc, #296]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 8001378:	2101      	movs	r1, #1
 800137a:	438a      	bics	r2, r1
 800137c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800137e:	f7ff fbfd 	bl	8000b7c <HAL_GetTick>
 8001382:	0003      	movs	r3, r0
 8001384:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001386:	e008      	b.n	800139a <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001388:	f7ff fbf8 	bl	8000b7c <HAL_GetTick>
 800138c:	0002      	movs	r2, r0
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b02      	cmp	r3, #2
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e291      	b.n	80018be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800139a:	4b41      	ldr	r3, [pc, #260]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2204      	movs	r2, #4
 80013a0:	4013      	ands	r3, r2
 80013a2:	d1f1      	bne.n	8001388 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2210      	movs	r2, #16
 80013aa:	4013      	ands	r3, r2
 80013ac:	d100      	bne.n	80013b0 <HAL_RCC_OscConfig+0x264>
 80013ae:	e0a1      	b.n	80014f4 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013b0:	6a3b      	ldr	r3, [r7, #32]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d140      	bne.n	8001438 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013b6:	4b3a      	ldr	r3, [pc, #232]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	2380      	movs	r3, #128	; 0x80
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	4013      	ands	r3, r2
 80013c0:	d005      	beq.n	80013ce <HAL_RCC_OscConfig+0x282>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	69db      	ldr	r3, [r3, #28]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d101      	bne.n	80013ce <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e277      	b.n	80018be <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013ce:	4b34      	ldr	r3, [pc, #208]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	4a3a      	ldr	r2, [pc, #232]	; (80014bc <HAL_RCC_OscConfig+0x370>)
 80013d4:	4013      	ands	r3, r2
 80013d6:	0019      	movs	r1, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013dc:	4b30      	ldr	r3, [pc, #192]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80013de:	430a      	orrs	r2, r1
 80013e0:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013e2:	4b2f      	ldr	r3, [pc, #188]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	021b      	lsls	r3, r3, #8
 80013e8:	0a19      	lsrs	r1, r3, #8
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6a1b      	ldr	r3, [r3, #32]
 80013ee:	061a      	lsls	r2, r3, #24
 80013f0:	4b2b      	ldr	r3, [pc, #172]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 80013f2:	430a      	orrs	r2, r1
 80013f4:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013fa:	0b5b      	lsrs	r3, r3, #13
 80013fc:	3301      	adds	r3, #1
 80013fe:	2280      	movs	r2, #128	; 0x80
 8001400:	0212      	lsls	r2, r2, #8
 8001402:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001404:	4b26      	ldr	r3, [pc, #152]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	091b      	lsrs	r3, r3, #4
 800140a:	210f      	movs	r1, #15
 800140c:	400b      	ands	r3, r1
 800140e:	4928      	ldr	r1, [pc, #160]	; (80014b0 <HAL_RCC_OscConfig+0x364>)
 8001410:	5ccb      	ldrb	r3, [r1, r3]
 8001412:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001414:	4b27      	ldr	r3, [pc, #156]	; (80014b4 <HAL_RCC_OscConfig+0x368>)
 8001416:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001418:	4b27      	ldr	r3, [pc, #156]	; (80014b8 <HAL_RCC_OscConfig+0x36c>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2513      	movs	r5, #19
 800141e:	197c      	adds	r4, r7, r5
 8001420:	0018      	movs	r0, r3
 8001422:	f7ff fb65 	bl	8000af0 <HAL_InitTick>
 8001426:	0003      	movs	r3, r0
 8001428:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800142a:	197b      	adds	r3, r7, r5
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d060      	beq.n	80014f4 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8001432:	197b      	adds	r3, r7, r5
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	e242      	b.n	80018be <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	69db      	ldr	r3, [r3, #28]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d03f      	beq.n	80014c0 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001440:	4b17      	ldr	r3, [pc, #92]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	4b16      	ldr	r3, [pc, #88]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 8001446:	2180      	movs	r1, #128	; 0x80
 8001448:	0049      	lsls	r1, r1, #1
 800144a:	430a      	orrs	r2, r1
 800144c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800144e:	f7ff fb95 	bl	8000b7c <HAL_GetTick>
 8001452:	0003      	movs	r3, r0
 8001454:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001456:	e008      	b.n	800146a <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001458:	f7ff fb90 	bl	8000b7c <HAL_GetTick>
 800145c:	0002      	movs	r2, r0
 800145e:	69bb      	ldr	r3, [r7, #24]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b02      	cmp	r3, #2
 8001464:	d901      	bls.n	800146a <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e229      	b.n	80018be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800146a:	4b0d      	ldr	r3, [pc, #52]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	2380      	movs	r3, #128	; 0x80
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	4013      	ands	r3, r2
 8001474:	d0f0      	beq.n	8001458 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001476:	4b0a      	ldr	r3, [pc, #40]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	4a10      	ldr	r2, [pc, #64]	; (80014bc <HAL_RCC_OscConfig+0x370>)
 800147c:	4013      	ands	r3, r2
 800147e:	0019      	movs	r1, r3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001484:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 8001486:	430a      	orrs	r2, r1
 8001488:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800148a:	4b05      	ldr	r3, [pc, #20]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	021b      	lsls	r3, r3, #8
 8001490:	0a19      	lsrs	r1, r3, #8
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6a1b      	ldr	r3, [r3, #32]
 8001496:	061a      	lsls	r2, r3, #24
 8001498:	4b01      	ldr	r3, [pc, #4]	; (80014a0 <HAL_RCC_OscConfig+0x354>)
 800149a:	430a      	orrs	r2, r1
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	e029      	b.n	80014f4 <HAL_RCC_OscConfig+0x3a8>
 80014a0:	40021000 	.word	0x40021000
 80014a4:	fffeffff 	.word	0xfffeffff
 80014a8:	fffbffff 	.word	0xfffbffff
 80014ac:	ffffe0ff 	.word	0xffffe0ff
 80014b0:	08003e3c 	.word	0x08003e3c
 80014b4:	20000014 	.word	0x20000014
 80014b8:	20000018 	.word	0x20000018
 80014bc:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80014c0:	4bbd      	ldr	r3, [pc, #756]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	4bbc      	ldr	r3, [pc, #752]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 80014c6:	49bd      	ldr	r1, [pc, #756]	; (80017bc <HAL_RCC_OscConfig+0x670>)
 80014c8:	400a      	ands	r2, r1
 80014ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014cc:	f7ff fb56 	bl	8000b7c <HAL_GetTick>
 80014d0:	0003      	movs	r3, r0
 80014d2:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80014d4:	e008      	b.n	80014e8 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014d6:	f7ff fb51 	bl	8000b7c <HAL_GetTick>
 80014da:	0002      	movs	r2, r0
 80014dc:	69bb      	ldr	r3, [r7, #24]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d901      	bls.n	80014e8 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e1ea      	b.n	80018be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80014e8:	4bb3      	ldr	r3, [pc, #716]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	2380      	movs	r3, #128	; 0x80
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	4013      	ands	r3, r2
 80014f2:	d1f0      	bne.n	80014d6 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2208      	movs	r2, #8
 80014fa:	4013      	ands	r3, r2
 80014fc:	d036      	beq.n	800156c <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	695b      	ldr	r3, [r3, #20]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d019      	beq.n	800153a <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001506:	4bac      	ldr	r3, [pc, #688]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 8001508:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800150a:	4bab      	ldr	r3, [pc, #684]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 800150c:	2101      	movs	r1, #1
 800150e:	430a      	orrs	r2, r1
 8001510:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001512:	f7ff fb33 	bl	8000b7c <HAL_GetTick>
 8001516:	0003      	movs	r3, r0
 8001518:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800151a:	e008      	b.n	800152e <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800151c:	f7ff fb2e 	bl	8000b7c <HAL_GetTick>
 8001520:	0002      	movs	r2, r0
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b02      	cmp	r3, #2
 8001528:	d901      	bls.n	800152e <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e1c7      	b.n	80018be <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800152e:	4ba2      	ldr	r3, [pc, #648]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 8001530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001532:	2202      	movs	r2, #2
 8001534:	4013      	ands	r3, r2
 8001536:	d0f1      	beq.n	800151c <HAL_RCC_OscConfig+0x3d0>
 8001538:	e018      	b.n	800156c <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800153a:	4b9f      	ldr	r3, [pc, #636]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 800153c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800153e:	4b9e      	ldr	r3, [pc, #632]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 8001540:	2101      	movs	r1, #1
 8001542:	438a      	bics	r2, r1
 8001544:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001546:	f7ff fb19 	bl	8000b7c <HAL_GetTick>
 800154a:	0003      	movs	r3, r0
 800154c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800154e:	e008      	b.n	8001562 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001550:	f7ff fb14 	bl	8000b7c <HAL_GetTick>
 8001554:	0002      	movs	r2, r0
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	2b02      	cmp	r3, #2
 800155c:	d901      	bls.n	8001562 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e1ad      	b.n	80018be <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001562:	4b95      	ldr	r3, [pc, #596]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 8001564:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001566:	2202      	movs	r2, #2
 8001568:	4013      	ands	r3, r2
 800156a:	d1f1      	bne.n	8001550 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2204      	movs	r2, #4
 8001572:	4013      	ands	r3, r2
 8001574:	d100      	bne.n	8001578 <HAL_RCC_OscConfig+0x42c>
 8001576:	e0ae      	b.n	80016d6 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001578:	2027      	movs	r0, #39	; 0x27
 800157a:	183b      	adds	r3, r7, r0
 800157c:	2200      	movs	r2, #0
 800157e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001580:	4b8d      	ldr	r3, [pc, #564]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 8001582:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001584:	2380      	movs	r3, #128	; 0x80
 8001586:	055b      	lsls	r3, r3, #21
 8001588:	4013      	ands	r3, r2
 800158a:	d109      	bne.n	80015a0 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800158c:	4b8a      	ldr	r3, [pc, #552]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 800158e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001590:	4b89      	ldr	r3, [pc, #548]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 8001592:	2180      	movs	r1, #128	; 0x80
 8001594:	0549      	lsls	r1, r1, #21
 8001596:	430a      	orrs	r2, r1
 8001598:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800159a:	183b      	adds	r3, r7, r0
 800159c:	2201      	movs	r2, #1
 800159e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a0:	4b87      	ldr	r3, [pc, #540]	; (80017c0 <HAL_RCC_OscConfig+0x674>)
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	2380      	movs	r3, #128	; 0x80
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	4013      	ands	r3, r2
 80015aa:	d11a      	bne.n	80015e2 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015ac:	4b84      	ldr	r3, [pc, #528]	; (80017c0 <HAL_RCC_OscConfig+0x674>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	4b83      	ldr	r3, [pc, #524]	; (80017c0 <HAL_RCC_OscConfig+0x674>)
 80015b2:	2180      	movs	r1, #128	; 0x80
 80015b4:	0049      	lsls	r1, r1, #1
 80015b6:	430a      	orrs	r2, r1
 80015b8:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015ba:	f7ff fadf 	bl	8000b7c <HAL_GetTick>
 80015be:	0003      	movs	r3, r0
 80015c0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015c2:	e008      	b.n	80015d6 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015c4:	f7ff fada 	bl	8000b7c <HAL_GetTick>
 80015c8:	0002      	movs	r2, r0
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	2b64      	cmp	r3, #100	; 0x64
 80015d0:	d901      	bls.n	80015d6 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e173      	b.n	80018be <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d6:	4b7a      	ldr	r3, [pc, #488]	; (80017c0 <HAL_RCC_OscConfig+0x674>)
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	2380      	movs	r3, #128	; 0x80
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	4013      	ands	r3, r2
 80015e0:	d0f0      	beq.n	80015c4 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	689a      	ldr	r2, [r3, #8]
 80015e6:	2380      	movs	r3, #128	; 0x80
 80015e8:	005b      	lsls	r3, r3, #1
 80015ea:	429a      	cmp	r2, r3
 80015ec:	d107      	bne.n	80015fe <HAL_RCC_OscConfig+0x4b2>
 80015ee:	4b72      	ldr	r3, [pc, #456]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 80015f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015f2:	4b71      	ldr	r3, [pc, #452]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 80015f4:	2180      	movs	r1, #128	; 0x80
 80015f6:	0049      	lsls	r1, r1, #1
 80015f8:	430a      	orrs	r2, r1
 80015fa:	651a      	str	r2, [r3, #80]	; 0x50
 80015fc:	e031      	b.n	8001662 <HAL_RCC_OscConfig+0x516>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d10c      	bne.n	8001620 <HAL_RCC_OscConfig+0x4d4>
 8001606:	4b6c      	ldr	r3, [pc, #432]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 8001608:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800160a:	4b6b      	ldr	r3, [pc, #428]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 800160c:	496b      	ldr	r1, [pc, #428]	; (80017bc <HAL_RCC_OscConfig+0x670>)
 800160e:	400a      	ands	r2, r1
 8001610:	651a      	str	r2, [r3, #80]	; 0x50
 8001612:	4b69      	ldr	r3, [pc, #420]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 8001614:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001616:	4b68      	ldr	r3, [pc, #416]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 8001618:	496a      	ldr	r1, [pc, #424]	; (80017c4 <HAL_RCC_OscConfig+0x678>)
 800161a:	400a      	ands	r2, r1
 800161c:	651a      	str	r2, [r3, #80]	; 0x50
 800161e:	e020      	b.n	8001662 <HAL_RCC_OscConfig+0x516>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689a      	ldr	r2, [r3, #8]
 8001624:	23a0      	movs	r3, #160	; 0xa0
 8001626:	00db      	lsls	r3, r3, #3
 8001628:	429a      	cmp	r2, r3
 800162a:	d10e      	bne.n	800164a <HAL_RCC_OscConfig+0x4fe>
 800162c:	4b62      	ldr	r3, [pc, #392]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 800162e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001630:	4b61      	ldr	r3, [pc, #388]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 8001632:	2180      	movs	r1, #128	; 0x80
 8001634:	00c9      	lsls	r1, r1, #3
 8001636:	430a      	orrs	r2, r1
 8001638:	651a      	str	r2, [r3, #80]	; 0x50
 800163a:	4b5f      	ldr	r3, [pc, #380]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 800163c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800163e:	4b5e      	ldr	r3, [pc, #376]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 8001640:	2180      	movs	r1, #128	; 0x80
 8001642:	0049      	lsls	r1, r1, #1
 8001644:	430a      	orrs	r2, r1
 8001646:	651a      	str	r2, [r3, #80]	; 0x50
 8001648:	e00b      	b.n	8001662 <HAL_RCC_OscConfig+0x516>
 800164a:	4b5b      	ldr	r3, [pc, #364]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 800164c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800164e:	4b5a      	ldr	r3, [pc, #360]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 8001650:	495a      	ldr	r1, [pc, #360]	; (80017bc <HAL_RCC_OscConfig+0x670>)
 8001652:	400a      	ands	r2, r1
 8001654:	651a      	str	r2, [r3, #80]	; 0x50
 8001656:	4b58      	ldr	r3, [pc, #352]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 8001658:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800165a:	4b57      	ldr	r3, [pc, #348]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 800165c:	4959      	ldr	r1, [pc, #356]	; (80017c4 <HAL_RCC_OscConfig+0x678>)
 800165e:	400a      	ands	r2, r1
 8001660:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d015      	beq.n	8001696 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800166a:	f7ff fa87 	bl	8000b7c <HAL_GetTick>
 800166e:	0003      	movs	r3, r0
 8001670:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001672:	e009      	b.n	8001688 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001674:	f7ff fa82 	bl	8000b7c <HAL_GetTick>
 8001678:	0002      	movs	r2, r0
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	4a52      	ldr	r2, [pc, #328]	; (80017c8 <HAL_RCC_OscConfig+0x67c>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d901      	bls.n	8001688 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e11a      	b.n	80018be <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001688:	4b4b      	ldr	r3, [pc, #300]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 800168a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800168c:	2380      	movs	r3, #128	; 0x80
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	4013      	ands	r3, r2
 8001692:	d0ef      	beq.n	8001674 <HAL_RCC_OscConfig+0x528>
 8001694:	e014      	b.n	80016c0 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001696:	f7ff fa71 	bl	8000b7c <HAL_GetTick>
 800169a:	0003      	movs	r3, r0
 800169c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800169e:	e009      	b.n	80016b4 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016a0:	f7ff fa6c 	bl	8000b7c <HAL_GetTick>
 80016a4:	0002      	movs	r2, r0
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	4a47      	ldr	r2, [pc, #284]	; (80017c8 <HAL_RCC_OscConfig+0x67c>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d901      	bls.n	80016b4 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80016b0:	2303      	movs	r3, #3
 80016b2:	e104      	b.n	80018be <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80016b4:	4b40      	ldr	r3, [pc, #256]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 80016b6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016b8:	2380      	movs	r3, #128	; 0x80
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	4013      	ands	r3, r2
 80016be:	d1ef      	bne.n	80016a0 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016c0:	2327      	movs	r3, #39	; 0x27
 80016c2:	18fb      	adds	r3, r7, r3
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d105      	bne.n	80016d6 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016ca:	4b3b      	ldr	r3, [pc, #236]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 80016cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80016ce:	4b3a      	ldr	r3, [pc, #232]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 80016d0:	493e      	ldr	r1, [pc, #248]	; (80017cc <HAL_RCC_OscConfig+0x680>)
 80016d2:	400a      	ands	r2, r1
 80016d4:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2220      	movs	r2, #32
 80016dc:	4013      	ands	r3, r2
 80016de:	d049      	beq.n	8001774 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d026      	beq.n	8001736 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80016e8:	4b33      	ldr	r3, [pc, #204]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 80016ea:	689a      	ldr	r2, [r3, #8]
 80016ec:	4b32      	ldr	r3, [pc, #200]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 80016ee:	2101      	movs	r1, #1
 80016f0:	430a      	orrs	r2, r1
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	4b30      	ldr	r3, [pc, #192]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 80016f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016f8:	4b2f      	ldr	r3, [pc, #188]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 80016fa:	2101      	movs	r1, #1
 80016fc:	430a      	orrs	r2, r1
 80016fe:	635a      	str	r2, [r3, #52]	; 0x34
 8001700:	4b33      	ldr	r3, [pc, #204]	; (80017d0 <HAL_RCC_OscConfig+0x684>)
 8001702:	6a1a      	ldr	r2, [r3, #32]
 8001704:	4b32      	ldr	r3, [pc, #200]	; (80017d0 <HAL_RCC_OscConfig+0x684>)
 8001706:	2180      	movs	r1, #128	; 0x80
 8001708:	0189      	lsls	r1, r1, #6
 800170a:	430a      	orrs	r2, r1
 800170c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800170e:	f7ff fa35 	bl	8000b7c <HAL_GetTick>
 8001712:	0003      	movs	r3, r0
 8001714:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001716:	e008      	b.n	800172a <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001718:	f7ff fa30 	bl	8000b7c <HAL_GetTick>
 800171c:	0002      	movs	r2, r0
 800171e:	69bb      	ldr	r3, [r7, #24]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b02      	cmp	r3, #2
 8001724:	d901      	bls.n	800172a <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e0c9      	b.n	80018be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800172a:	4b23      	ldr	r3, [pc, #140]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	2202      	movs	r2, #2
 8001730:	4013      	ands	r3, r2
 8001732:	d0f1      	beq.n	8001718 <HAL_RCC_OscConfig+0x5cc>
 8001734:	e01e      	b.n	8001774 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001736:	4b20      	ldr	r3, [pc, #128]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 8001738:	689a      	ldr	r2, [r3, #8]
 800173a:	4b1f      	ldr	r3, [pc, #124]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 800173c:	2101      	movs	r1, #1
 800173e:	438a      	bics	r2, r1
 8001740:	609a      	str	r2, [r3, #8]
 8001742:	4b23      	ldr	r3, [pc, #140]	; (80017d0 <HAL_RCC_OscConfig+0x684>)
 8001744:	6a1a      	ldr	r2, [r3, #32]
 8001746:	4b22      	ldr	r3, [pc, #136]	; (80017d0 <HAL_RCC_OscConfig+0x684>)
 8001748:	4922      	ldr	r1, [pc, #136]	; (80017d4 <HAL_RCC_OscConfig+0x688>)
 800174a:	400a      	ands	r2, r1
 800174c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800174e:	f7ff fa15 	bl	8000b7c <HAL_GetTick>
 8001752:	0003      	movs	r3, r0
 8001754:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001756:	e008      	b.n	800176a <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001758:	f7ff fa10 	bl	8000b7c <HAL_GetTick>
 800175c:	0002      	movs	r2, r0
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	2b02      	cmp	r3, #2
 8001764:	d901      	bls.n	800176a <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e0a9      	b.n	80018be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800176a:	4b13      	ldr	r3, [pc, #76]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	2202      	movs	r2, #2
 8001770:	4013      	ands	r3, r2
 8001772:	d1f1      	bne.n	8001758 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001778:	2b00      	cmp	r3, #0
 800177a:	d100      	bne.n	800177e <HAL_RCC_OscConfig+0x632>
 800177c:	e09e      	b.n	80018bc <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800177e:	6a3b      	ldr	r3, [r7, #32]
 8001780:	2b0c      	cmp	r3, #12
 8001782:	d100      	bne.n	8001786 <HAL_RCC_OscConfig+0x63a>
 8001784:	e077      	b.n	8001876 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800178a:	2b02      	cmp	r3, #2
 800178c:	d158      	bne.n	8001840 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800178e:	4b0a      	ldr	r3, [pc, #40]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <HAL_RCC_OscConfig+0x66c>)
 8001794:	4910      	ldr	r1, [pc, #64]	; (80017d8 <HAL_RCC_OscConfig+0x68c>)
 8001796:	400a      	ands	r2, r1
 8001798:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800179a:	f7ff f9ef 	bl	8000b7c <HAL_GetTick>
 800179e:	0003      	movs	r3, r0
 80017a0:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80017a2:	e01b      	b.n	80017dc <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017a4:	f7ff f9ea 	bl	8000b7c <HAL_GetTick>
 80017a8:	0002      	movs	r2, r0
 80017aa:	69bb      	ldr	r3, [r7, #24]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d914      	bls.n	80017dc <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e083      	b.n	80018be <HAL_RCC_OscConfig+0x772>
 80017b6:	46c0      	nop			; (mov r8, r8)
 80017b8:	40021000 	.word	0x40021000
 80017bc:	fffffeff 	.word	0xfffffeff
 80017c0:	40007000 	.word	0x40007000
 80017c4:	fffffbff 	.word	0xfffffbff
 80017c8:	00001388 	.word	0x00001388
 80017cc:	efffffff 	.word	0xefffffff
 80017d0:	40010000 	.word	0x40010000
 80017d4:	ffffdfff 	.word	0xffffdfff
 80017d8:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80017dc:	4b3a      	ldr	r3, [pc, #232]	; (80018c8 <HAL_RCC_OscConfig+0x77c>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	2380      	movs	r3, #128	; 0x80
 80017e2:	049b      	lsls	r3, r3, #18
 80017e4:	4013      	ands	r3, r2
 80017e6:	d1dd      	bne.n	80017a4 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017e8:	4b37      	ldr	r3, [pc, #220]	; (80018c8 <HAL_RCC_OscConfig+0x77c>)
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	4a37      	ldr	r2, [pc, #220]	; (80018cc <HAL_RCC_OscConfig+0x780>)
 80017ee:	4013      	ands	r3, r2
 80017f0:	0019      	movs	r1, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fa:	431a      	orrs	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001800:	431a      	orrs	r2, r3
 8001802:	4b31      	ldr	r3, [pc, #196]	; (80018c8 <HAL_RCC_OscConfig+0x77c>)
 8001804:	430a      	orrs	r2, r1
 8001806:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001808:	4b2f      	ldr	r3, [pc, #188]	; (80018c8 <HAL_RCC_OscConfig+0x77c>)
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	4b2e      	ldr	r3, [pc, #184]	; (80018c8 <HAL_RCC_OscConfig+0x77c>)
 800180e:	2180      	movs	r1, #128	; 0x80
 8001810:	0449      	lsls	r1, r1, #17
 8001812:	430a      	orrs	r2, r1
 8001814:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001816:	f7ff f9b1 	bl	8000b7c <HAL_GetTick>
 800181a:	0003      	movs	r3, r0
 800181c:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800181e:	e008      	b.n	8001832 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001820:	f7ff f9ac 	bl	8000b7c <HAL_GetTick>
 8001824:	0002      	movs	r2, r0
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b02      	cmp	r3, #2
 800182c:	d901      	bls.n	8001832 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	e045      	b.n	80018be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001832:	4b25      	ldr	r3, [pc, #148]	; (80018c8 <HAL_RCC_OscConfig+0x77c>)
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	2380      	movs	r3, #128	; 0x80
 8001838:	049b      	lsls	r3, r3, #18
 800183a:	4013      	ands	r3, r2
 800183c:	d0f0      	beq.n	8001820 <HAL_RCC_OscConfig+0x6d4>
 800183e:	e03d      	b.n	80018bc <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001840:	4b21      	ldr	r3, [pc, #132]	; (80018c8 <HAL_RCC_OscConfig+0x77c>)
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	4b20      	ldr	r3, [pc, #128]	; (80018c8 <HAL_RCC_OscConfig+0x77c>)
 8001846:	4922      	ldr	r1, [pc, #136]	; (80018d0 <HAL_RCC_OscConfig+0x784>)
 8001848:	400a      	ands	r2, r1
 800184a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800184c:	f7ff f996 	bl	8000b7c <HAL_GetTick>
 8001850:	0003      	movs	r3, r0
 8001852:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001854:	e008      	b.n	8001868 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001856:	f7ff f991 	bl	8000b7c <HAL_GetTick>
 800185a:	0002      	movs	r2, r0
 800185c:	69bb      	ldr	r3, [r7, #24]
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	2b02      	cmp	r3, #2
 8001862:	d901      	bls.n	8001868 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001864:	2303      	movs	r3, #3
 8001866:	e02a      	b.n	80018be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001868:	4b17      	ldr	r3, [pc, #92]	; (80018c8 <HAL_RCC_OscConfig+0x77c>)
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	2380      	movs	r3, #128	; 0x80
 800186e:	049b      	lsls	r3, r3, #18
 8001870:	4013      	ands	r3, r2
 8001872:	d1f0      	bne.n	8001856 <HAL_RCC_OscConfig+0x70a>
 8001874:	e022      	b.n	80018bc <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800187a:	2b01      	cmp	r3, #1
 800187c:	d101      	bne.n	8001882 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e01d      	b.n	80018be <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001882:	4b11      	ldr	r3, [pc, #68]	; (80018c8 <HAL_RCC_OscConfig+0x77c>)
 8001884:	68db      	ldr	r3, [r3, #12]
 8001886:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001888:	69fa      	ldr	r2, [r7, #28]
 800188a:	2380      	movs	r3, #128	; 0x80
 800188c:	025b      	lsls	r3, r3, #9
 800188e:	401a      	ands	r2, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001894:	429a      	cmp	r2, r3
 8001896:	d10f      	bne.n	80018b8 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001898:	69fa      	ldr	r2, [r7, #28]
 800189a:	23f0      	movs	r3, #240	; 0xf0
 800189c:	039b      	lsls	r3, r3, #14
 800189e:	401a      	ands	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d107      	bne.n	80018b8 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80018a8:	69fa      	ldr	r2, [r7, #28]
 80018aa:	23c0      	movs	r3, #192	; 0xc0
 80018ac:	041b      	lsls	r3, r3, #16
 80018ae:	401a      	ands	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d001      	beq.n	80018bc <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e000      	b.n	80018be <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 80018bc:	2300      	movs	r3, #0
}
 80018be:	0018      	movs	r0, r3
 80018c0:	46bd      	mov	sp, r7
 80018c2:	b00a      	add	sp, #40	; 0x28
 80018c4:	bdb0      	pop	{r4, r5, r7, pc}
 80018c6:	46c0      	nop			; (mov r8, r8)
 80018c8:	40021000 	.word	0x40021000
 80018cc:	ff02ffff 	.word	0xff02ffff
 80018d0:	feffffff 	.word	0xfeffffff

080018d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018d4:	b5b0      	push	{r4, r5, r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d101      	bne.n	80018e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e128      	b.n	8001b3a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018e8:	4b96      	ldr	r3, [pc, #600]	; (8001b44 <HAL_RCC_ClockConfig+0x270>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2201      	movs	r2, #1
 80018ee:	4013      	ands	r3, r2
 80018f0:	683a      	ldr	r2, [r7, #0]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d91e      	bls.n	8001934 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018f6:	4b93      	ldr	r3, [pc, #588]	; (8001b44 <HAL_RCC_ClockConfig+0x270>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2201      	movs	r2, #1
 80018fc:	4393      	bics	r3, r2
 80018fe:	0019      	movs	r1, r3
 8001900:	4b90      	ldr	r3, [pc, #576]	; (8001b44 <HAL_RCC_ClockConfig+0x270>)
 8001902:	683a      	ldr	r2, [r7, #0]
 8001904:	430a      	orrs	r2, r1
 8001906:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001908:	f7ff f938 	bl	8000b7c <HAL_GetTick>
 800190c:	0003      	movs	r3, r0
 800190e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001910:	e009      	b.n	8001926 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001912:	f7ff f933 	bl	8000b7c <HAL_GetTick>
 8001916:	0002      	movs	r2, r0
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	4a8a      	ldr	r2, [pc, #552]	; (8001b48 <HAL_RCC_ClockConfig+0x274>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d901      	bls.n	8001926 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e109      	b.n	8001b3a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001926:	4b87      	ldr	r3, [pc, #540]	; (8001b44 <HAL_RCC_ClockConfig+0x270>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2201      	movs	r2, #1
 800192c:	4013      	ands	r3, r2
 800192e:	683a      	ldr	r2, [r7, #0]
 8001930:	429a      	cmp	r2, r3
 8001932:	d1ee      	bne.n	8001912 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2202      	movs	r2, #2
 800193a:	4013      	ands	r3, r2
 800193c:	d009      	beq.n	8001952 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800193e:	4b83      	ldr	r3, [pc, #524]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 8001940:	68db      	ldr	r3, [r3, #12]
 8001942:	22f0      	movs	r2, #240	; 0xf0
 8001944:	4393      	bics	r3, r2
 8001946:	0019      	movs	r1, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	689a      	ldr	r2, [r3, #8]
 800194c:	4b7f      	ldr	r3, [pc, #508]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 800194e:	430a      	orrs	r2, r1
 8001950:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	2201      	movs	r2, #1
 8001958:	4013      	ands	r3, r2
 800195a:	d100      	bne.n	800195e <HAL_RCC_ClockConfig+0x8a>
 800195c:	e089      	b.n	8001a72 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	2b02      	cmp	r3, #2
 8001964:	d107      	bne.n	8001976 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001966:	4b79      	ldr	r3, [pc, #484]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	2380      	movs	r3, #128	; 0x80
 800196c:	029b      	lsls	r3, r3, #10
 800196e:	4013      	ands	r3, r2
 8001970:	d120      	bne.n	80019b4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e0e1      	b.n	8001b3a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	2b03      	cmp	r3, #3
 800197c:	d107      	bne.n	800198e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800197e:	4b73      	ldr	r3, [pc, #460]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	2380      	movs	r3, #128	; 0x80
 8001984:	049b      	lsls	r3, r3, #18
 8001986:	4013      	ands	r3, r2
 8001988:	d114      	bne.n	80019b4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e0d5      	b.n	8001b3a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d106      	bne.n	80019a4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001996:	4b6d      	ldr	r3, [pc, #436]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	2204      	movs	r2, #4
 800199c:	4013      	ands	r3, r2
 800199e:	d109      	bne.n	80019b4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019a0:	2301      	movs	r3, #1
 80019a2:	e0ca      	b.n	8001b3a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80019a4:	4b69      	ldr	r3, [pc, #420]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	2380      	movs	r3, #128	; 0x80
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	4013      	ands	r3, r2
 80019ae:	d101      	bne.n	80019b4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e0c2      	b.n	8001b3a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019b4:	4b65      	ldr	r3, [pc, #404]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	2203      	movs	r2, #3
 80019ba:	4393      	bics	r3, r2
 80019bc:	0019      	movs	r1, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	685a      	ldr	r2, [r3, #4]
 80019c2:	4b62      	ldr	r3, [pc, #392]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 80019c4:	430a      	orrs	r2, r1
 80019c6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019c8:	f7ff f8d8 	bl	8000b7c <HAL_GetTick>
 80019cc:	0003      	movs	r3, r0
 80019ce:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d111      	bne.n	80019fc <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80019d8:	e009      	b.n	80019ee <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019da:	f7ff f8cf 	bl	8000b7c <HAL_GetTick>
 80019de:	0002      	movs	r2, r0
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	4a58      	ldr	r2, [pc, #352]	; (8001b48 <HAL_RCC_ClockConfig+0x274>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e0a5      	b.n	8001b3a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80019ee:	4b57      	ldr	r3, [pc, #348]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 80019f0:	68db      	ldr	r3, [r3, #12]
 80019f2:	220c      	movs	r2, #12
 80019f4:	4013      	ands	r3, r2
 80019f6:	2b08      	cmp	r3, #8
 80019f8:	d1ef      	bne.n	80019da <HAL_RCC_ClockConfig+0x106>
 80019fa:	e03a      	b.n	8001a72 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	2b03      	cmp	r3, #3
 8001a02:	d111      	bne.n	8001a28 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a04:	e009      	b.n	8001a1a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a06:	f7ff f8b9 	bl	8000b7c <HAL_GetTick>
 8001a0a:	0002      	movs	r2, r0
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	4a4d      	ldr	r2, [pc, #308]	; (8001b48 <HAL_RCC_ClockConfig+0x274>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d901      	bls.n	8001a1a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e08f      	b.n	8001b3a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a1a:	4b4c      	ldr	r3, [pc, #304]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 8001a1c:	68db      	ldr	r3, [r3, #12]
 8001a1e:	220c      	movs	r2, #12
 8001a20:	4013      	ands	r3, r2
 8001a22:	2b0c      	cmp	r3, #12
 8001a24:	d1ef      	bne.n	8001a06 <HAL_RCC_ClockConfig+0x132>
 8001a26:	e024      	b.n	8001a72 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d11b      	bne.n	8001a68 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a30:	e009      	b.n	8001a46 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a32:	f7ff f8a3 	bl	8000b7c <HAL_GetTick>
 8001a36:	0002      	movs	r2, r0
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	4a42      	ldr	r2, [pc, #264]	; (8001b48 <HAL_RCC_ClockConfig+0x274>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e079      	b.n	8001b3a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a46:	4b41      	ldr	r3, [pc, #260]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 8001a48:	68db      	ldr	r3, [r3, #12]
 8001a4a:	220c      	movs	r2, #12
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	2b04      	cmp	r3, #4
 8001a50:	d1ef      	bne.n	8001a32 <HAL_RCC_ClockConfig+0x15e>
 8001a52:	e00e      	b.n	8001a72 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a54:	f7ff f892 	bl	8000b7c <HAL_GetTick>
 8001a58:	0002      	movs	r2, r0
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	4a3a      	ldr	r2, [pc, #232]	; (8001b48 <HAL_RCC_ClockConfig+0x274>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e068      	b.n	8001b3a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001a68:	4b38      	ldr	r3, [pc, #224]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	220c      	movs	r2, #12
 8001a6e:	4013      	ands	r3, r2
 8001a70:	d1f0      	bne.n	8001a54 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a72:	4b34      	ldr	r3, [pc, #208]	; (8001b44 <HAL_RCC_ClockConfig+0x270>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	2201      	movs	r2, #1
 8001a78:	4013      	ands	r3, r2
 8001a7a:	683a      	ldr	r2, [r7, #0]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d21e      	bcs.n	8001abe <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a80:	4b30      	ldr	r3, [pc, #192]	; (8001b44 <HAL_RCC_ClockConfig+0x270>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2201      	movs	r2, #1
 8001a86:	4393      	bics	r3, r2
 8001a88:	0019      	movs	r1, r3
 8001a8a:	4b2e      	ldr	r3, [pc, #184]	; (8001b44 <HAL_RCC_ClockConfig+0x270>)
 8001a8c:	683a      	ldr	r2, [r7, #0]
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001a92:	f7ff f873 	bl	8000b7c <HAL_GetTick>
 8001a96:	0003      	movs	r3, r0
 8001a98:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a9a:	e009      	b.n	8001ab0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a9c:	f7ff f86e 	bl	8000b7c <HAL_GetTick>
 8001aa0:	0002      	movs	r2, r0
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	4a28      	ldr	r2, [pc, #160]	; (8001b48 <HAL_RCC_ClockConfig+0x274>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d901      	bls.n	8001ab0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001aac:	2303      	movs	r3, #3
 8001aae:	e044      	b.n	8001b3a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ab0:	4b24      	ldr	r3, [pc, #144]	; (8001b44 <HAL_RCC_ClockConfig+0x270>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d1ee      	bne.n	8001a9c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2204      	movs	r2, #4
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	d009      	beq.n	8001adc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ac8:	4b20      	ldr	r3, [pc, #128]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	4a20      	ldr	r2, [pc, #128]	; (8001b50 <HAL_RCC_ClockConfig+0x27c>)
 8001ace:	4013      	ands	r3, r2
 8001ad0:	0019      	movs	r1, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	68da      	ldr	r2, [r3, #12]
 8001ad6:	4b1d      	ldr	r3, [pc, #116]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	2208      	movs	r2, #8
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	d00a      	beq.n	8001afc <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ae6:	4b19      	ldr	r3, [pc, #100]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	4a1a      	ldr	r2, [pc, #104]	; (8001b54 <HAL_RCC_ClockConfig+0x280>)
 8001aec:	4013      	ands	r3, r2
 8001aee:	0019      	movs	r1, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	691b      	ldr	r3, [r3, #16]
 8001af4:	00da      	lsls	r2, r3, #3
 8001af6:	4b15      	ldr	r3, [pc, #84]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 8001af8:	430a      	orrs	r2, r1
 8001afa:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001afc:	f000 f832 	bl	8001b64 <HAL_RCC_GetSysClockFreq>
 8001b00:	0001      	movs	r1, r0
 8001b02:	4b12      	ldr	r3, [pc, #72]	; (8001b4c <HAL_RCC_ClockConfig+0x278>)
 8001b04:	68db      	ldr	r3, [r3, #12]
 8001b06:	091b      	lsrs	r3, r3, #4
 8001b08:	220f      	movs	r2, #15
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	4a12      	ldr	r2, [pc, #72]	; (8001b58 <HAL_RCC_ClockConfig+0x284>)
 8001b0e:	5cd3      	ldrb	r3, [r2, r3]
 8001b10:	000a      	movs	r2, r1
 8001b12:	40da      	lsrs	r2, r3
 8001b14:	4b11      	ldr	r3, [pc, #68]	; (8001b5c <HAL_RCC_ClockConfig+0x288>)
 8001b16:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b18:	4b11      	ldr	r3, [pc, #68]	; (8001b60 <HAL_RCC_ClockConfig+0x28c>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	250b      	movs	r5, #11
 8001b1e:	197c      	adds	r4, r7, r5
 8001b20:	0018      	movs	r0, r3
 8001b22:	f7fe ffe5 	bl	8000af0 <HAL_InitTick>
 8001b26:	0003      	movs	r3, r0
 8001b28:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001b2a:	197b      	adds	r3, r7, r5
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d002      	beq.n	8001b38 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001b32:	197b      	adds	r3, r7, r5
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	e000      	b.n	8001b3a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	0018      	movs	r0, r3
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	b004      	add	sp, #16
 8001b40:	bdb0      	pop	{r4, r5, r7, pc}
 8001b42:	46c0      	nop			; (mov r8, r8)
 8001b44:	40022000 	.word	0x40022000
 8001b48:	00001388 	.word	0x00001388
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	fffff8ff 	.word	0xfffff8ff
 8001b54:	ffffc7ff 	.word	0xffffc7ff
 8001b58:	08003e3c 	.word	0x08003e3c
 8001b5c:	20000014 	.word	0x20000014
 8001b60:	20000018 	.word	0x20000018

08001b64 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b64:	b5b0      	push	{r4, r5, r7, lr}
 8001b66:	b08e      	sub	sp, #56	; 0x38
 8001b68:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001b6a:	4b4c      	ldr	r3, [pc, #304]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x138>)
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b72:	230c      	movs	r3, #12
 8001b74:	4013      	ands	r3, r2
 8001b76:	2b0c      	cmp	r3, #12
 8001b78:	d014      	beq.n	8001ba4 <HAL_RCC_GetSysClockFreq+0x40>
 8001b7a:	d900      	bls.n	8001b7e <HAL_RCC_GetSysClockFreq+0x1a>
 8001b7c:	e07b      	b.n	8001c76 <HAL_RCC_GetSysClockFreq+0x112>
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	d002      	beq.n	8001b88 <HAL_RCC_GetSysClockFreq+0x24>
 8001b82:	2b08      	cmp	r3, #8
 8001b84:	d00b      	beq.n	8001b9e <HAL_RCC_GetSysClockFreq+0x3a>
 8001b86:	e076      	b.n	8001c76 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001b88:	4b44      	ldr	r3, [pc, #272]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x138>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2210      	movs	r2, #16
 8001b8e:	4013      	ands	r3, r2
 8001b90:	d002      	beq.n	8001b98 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001b92:	4b43      	ldr	r3, [pc, #268]	; (8001ca0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001b94:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001b96:	e07c      	b.n	8001c92 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001b98:	4b42      	ldr	r3, [pc, #264]	; (8001ca4 <HAL_RCC_GetSysClockFreq+0x140>)
 8001b9a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001b9c:	e079      	b.n	8001c92 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b9e:	4b42      	ldr	r3, [pc, #264]	; (8001ca8 <HAL_RCC_GetSysClockFreq+0x144>)
 8001ba0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ba2:	e076      	b.n	8001c92 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001ba4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ba6:	0c9a      	lsrs	r2, r3, #18
 8001ba8:	230f      	movs	r3, #15
 8001baa:	401a      	ands	r2, r3
 8001bac:	4b3f      	ldr	r3, [pc, #252]	; (8001cac <HAL_RCC_GetSysClockFreq+0x148>)
 8001bae:	5c9b      	ldrb	r3, [r3, r2]
 8001bb0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bb4:	0d9a      	lsrs	r2, r3, #22
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	4013      	ands	r3, r2
 8001bba:	3301      	adds	r3, #1
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bbe:	4b37      	ldr	r3, [pc, #220]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x138>)
 8001bc0:	68da      	ldr	r2, [r3, #12]
 8001bc2:	2380      	movs	r3, #128	; 0x80
 8001bc4:	025b      	lsls	r3, r3, #9
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	d01a      	beq.n	8001c00 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bcc:	61bb      	str	r3, [r7, #24]
 8001bce:	2300      	movs	r3, #0
 8001bd0:	61fb      	str	r3, [r7, #28]
 8001bd2:	4a35      	ldr	r2, [pc, #212]	; (8001ca8 <HAL_RCC_GetSysClockFreq+0x144>)
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	69b8      	ldr	r0, [r7, #24]
 8001bd8:	69f9      	ldr	r1, [r7, #28]
 8001bda:	f7fe fb41 	bl	8000260 <__aeabi_lmul>
 8001bde:	0002      	movs	r2, r0
 8001be0:	000b      	movs	r3, r1
 8001be2:	0010      	movs	r0, r2
 8001be4:	0019      	movs	r1, r3
 8001be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be8:	613b      	str	r3, [r7, #16]
 8001bea:	2300      	movs	r3, #0
 8001bec:	617b      	str	r3, [r7, #20]
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	f7fe fb15 	bl	8000220 <__aeabi_uldivmod>
 8001bf6:	0002      	movs	r2, r0
 8001bf8:	000b      	movs	r3, r1
 8001bfa:	0013      	movs	r3, r2
 8001bfc:	637b      	str	r3, [r7, #52]	; 0x34
 8001bfe:	e037      	b.n	8001c70 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001c00:	4b26      	ldr	r3, [pc, #152]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x138>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2210      	movs	r2, #16
 8001c06:	4013      	ands	r3, r2
 8001c08:	d01a      	beq.n	8001c40 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c0c:	60bb      	str	r3, [r7, #8]
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60fb      	str	r3, [r7, #12]
 8001c12:	4a23      	ldr	r2, [pc, #140]	; (8001ca0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001c14:	2300      	movs	r3, #0
 8001c16:	68b8      	ldr	r0, [r7, #8]
 8001c18:	68f9      	ldr	r1, [r7, #12]
 8001c1a:	f7fe fb21 	bl	8000260 <__aeabi_lmul>
 8001c1e:	0002      	movs	r2, r0
 8001c20:	000b      	movs	r3, r1
 8001c22:	0010      	movs	r0, r2
 8001c24:	0019      	movs	r1, r3
 8001c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c28:	603b      	str	r3, [r7, #0]
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	607b      	str	r3, [r7, #4]
 8001c2e:	683a      	ldr	r2, [r7, #0]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f7fe faf5 	bl	8000220 <__aeabi_uldivmod>
 8001c36:	0002      	movs	r2, r0
 8001c38:	000b      	movs	r3, r1
 8001c3a:	0013      	movs	r3, r2
 8001c3c:	637b      	str	r3, [r7, #52]	; 0x34
 8001c3e:	e017      	b.n	8001c70 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c42:	0018      	movs	r0, r3
 8001c44:	2300      	movs	r3, #0
 8001c46:	0019      	movs	r1, r3
 8001c48:	4a16      	ldr	r2, [pc, #88]	; (8001ca4 <HAL_RCC_GetSysClockFreq+0x140>)
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	f7fe fb08 	bl	8000260 <__aeabi_lmul>
 8001c50:	0002      	movs	r2, r0
 8001c52:	000b      	movs	r3, r1
 8001c54:	0010      	movs	r0, r2
 8001c56:	0019      	movs	r1, r3
 8001c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c5a:	001c      	movs	r4, r3
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	001d      	movs	r5, r3
 8001c60:	0022      	movs	r2, r4
 8001c62:	002b      	movs	r3, r5
 8001c64:	f7fe fadc 	bl	8000220 <__aeabi_uldivmod>
 8001c68:	0002      	movs	r2, r0
 8001c6a:	000b      	movs	r3, r1
 8001c6c:	0013      	movs	r3, r2
 8001c6e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001c70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c72:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c74:	e00d      	b.n	8001c92 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001c76:	4b09      	ldr	r3, [pc, #36]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x138>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	0b5b      	lsrs	r3, r3, #13
 8001c7c:	2207      	movs	r2, #7
 8001c7e:	4013      	ands	r3, r2
 8001c80:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001c82:	6a3b      	ldr	r3, [r7, #32]
 8001c84:	3301      	adds	r3, #1
 8001c86:	2280      	movs	r2, #128	; 0x80
 8001c88:	0212      	lsls	r2, r2, #8
 8001c8a:	409a      	lsls	r2, r3
 8001c8c:	0013      	movs	r3, r2
 8001c8e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c90:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001c94:	0018      	movs	r0, r3
 8001c96:	46bd      	mov	sp, r7
 8001c98:	b00e      	add	sp, #56	; 0x38
 8001c9a:	bdb0      	pop	{r4, r5, r7, pc}
 8001c9c:	40021000 	.word	0x40021000
 8001ca0:	003d0900 	.word	0x003d0900
 8001ca4:	00f42400 	.word	0x00f42400
 8001ca8:	007a1200 	.word	0x007a1200
 8001cac:	08003e54 	.word	0x08003e54

08001cb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cb4:	4b02      	ldr	r3, [pc, #8]	; (8001cc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
}
 8001cb8:	0018      	movs	r0, r3
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	46c0      	nop			; (mov r8, r8)
 8001cc0:	20000014 	.word	0x20000014

08001cc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001cc8:	f7ff fff2 	bl	8001cb0 <HAL_RCC_GetHCLKFreq>
 8001ccc:	0001      	movs	r1, r0
 8001cce:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cd0:	68db      	ldr	r3, [r3, #12]
 8001cd2:	0a1b      	lsrs	r3, r3, #8
 8001cd4:	2207      	movs	r2, #7
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	4a04      	ldr	r2, [pc, #16]	; (8001cec <HAL_RCC_GetPCLK1Freq+0x28>)
 8001cda:	5cd3      	ldrb	r3, [r2, r3]
 8001cdc:	40d9      	lsrs	r1, r3
 8001cde:	000b      	movs	r3, r1
}
 8001ce0:	0018      	movs	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	46c0      	nop			; (mov r8, r8)
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	08003e4c 	.word	0x08003e4c

08001cf0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001cf4:	f7ff ffdc 	bl	8001cb0 <HAL_RCC_GetHCLKFreq>
 8001cf8:	0001      	movs	r1, r0
 8001cfa:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cfc:	68db      	ldr	r3, [r3, #12]
 8001cfe:	0adb      	lsrs	r3, r3, #11
 8001d00:	2207      	movs	r2, #7
 8001d02:	4013      	ands	r3, r2
 8001d04:	4a04      	ldr	r2, [pc, #16]	; (8001d18 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d06:	5cd3      	ldrb	r3, [r2, r3]
 8001d08:	40d9      	lsrs	r1, r3
 8001d0a:	000b      	movs	r3, r1
}
 8001d0c:	0018      	movs	r0, r3
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	46c0      	nop			; (mov r8, r8)
 8001d14:	40021000 	.word	0x40021000
 8001d18:	08003e4c 	.word	0x08003e4c

08001d1c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001d24:	2317      	movs	r3, #23
 8001d26:	18fb      	adds	r3, r7, r3
 8001d28:	2200      	movs	r2, #0
 8001d2a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2220      	movs	r2, #32
 8001d32:	4013      	ands	r3, r2
 8001d34:	d106      	bne.n	8001d44 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	2380      	movs	r3, #128	; 0x80
 8001d3c:	011b      	lsls	r3, r3, #4
 8001d3e:	4013      	ands	r3, r2
 8001d40:	d100      	bne.n	8001d44 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001d42:	e104      	b.n	8001f4e <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d44:	4bb1      	ldr	r3, [pc, #708]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d48:	2380      	movs	r3, #128	; 0x80
 8001d4a:	055b      	lsls	r3, r3, #21
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	d10a      	bne.n	8001d66 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d50:	4bae      	ldr	r3, [pc, #696]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d54:	4bad      	ldr	r3, [pc, #692]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d56:	2180      	movs	r1, #128	; 0x80
 8001d58:	0549      	lsls	r1, r1, #21
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001d5e:	2317      	movs	r3, #23
 8001d60:	18fb      	adds	r3, r7, r3
 8001d62:	2201      	movs	r2, #1
 8001d64:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d66:	4baa      	ldr	r3, [pc, #680]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	2380      	movs	r3, #128	; 0x80
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	4013      	ands	r3, r2
 8001d70:	d11a      	bne.n	8001da8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d72:	4ba7      	ldr	r3, [pc, #668]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	4ba6      	ldr	r3, [pc, #664]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001d78:	2180      	movs	r1, #128	; 0x80
 8001d7a:	0049      	lsls	r1, r1, #1
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d80:	f7fe fefc 	bl	8000b7c <HAL_GetTick>
 8001d84:	0003      	movs	r3, r0
 8001d86:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d88:	e008      	b.n	8001d9c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d8a:	f7fe fef7 	bl	8000b7c <HAL_GetTick>
 8001d8e:	0002      	movs	r2, r0
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	2b64      	cmp	r3, #100	; 0x64
 8001d96:	d901      	bls.n	8001d9c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e133      	b.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d9c:	4b9c      	ldr	r3, [pc, #624]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	2380      	movs	r3, #128	; 0x80
 8001da2:	005b      	lsls	r3, r3, #1
 8001da4:	4013      	ands	r3, r2
 8001da6:	d0f0      	beq.n	8001d8a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001da8:	4b98      	ldr	r3, [pc, #608]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	23c0      	movs	r3, #192	; 0xc0
 8001dae:	039b      	lsls	r3, r3, #14
 8001db0:	4013      	ands	r3, r2
 8001db2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685a      	ldr	r2, [r3, #4]
 8001db8:	23c0      	movs	r3, #192	; 0xc0
 8001dba:	039b      	lsls	r3, r3, #14
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	68fa      	ldr	r2, [r7, #12]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d107      	bne.n	8001dd4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	689a      	ldr	r2, [r3, #8]
 8001dc8:	23c0      	movs	r3, #192	; 0xc0
 8001dca:	039b      	lsls	r3, r3, #14
 8001dcc:	4013      	ands	r3, r2
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d013      	beq.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685a      	ldr	r2, [r3, #4]
 8001dd8:	23c0      	movs	r3, #192	; 0xc0
 8001dda:	029b      	lsls	r3, r3, #10
 8001ddc:	401a      	ands	r2, r3
 8001dde:	23c0      	movs	r3, #192	; 0xc0
 8001de0:	029b      	lsls	r3, r3, #10
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d10a      	bne.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001de6:	4b89      	ldr	r3, [pc, #548]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	2380      	movs	r3, #128	; 0x80
 8001dec:	029b      	lsls	r3, r3, #10
 8001dee:	401a      	ands	r2, r3
 8001df0:	2380      	movs	r3, #128	; 0x80
 8001df2:	029b      	lsls	r3, r3, #10
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d101      	bne.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e103      	b.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001dfc:	4b83      	ldr	r3, [pc, #524]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001dfe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e00:	23c0      	movs	r3, #192	; 0xc0
 8001e02:	029b      	lsls	r3, r3, #10
 8001e04:	4013      	ands	r3, r2
 8001e06:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d049      	beq.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685a      	ldr	r2, [r3, #4]
 8001e12:	23c0      	movs	r3, #192	; 0xc0
 8001e14:	029b      	lsls	r3, r3, #10
 8001e16:	4013      	ands	r3, r2
 8001e18:	68fa      	ldr	r2, [r7, #12]
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d004      	beq.n	8001e28 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2220      	movs	r2, #32
 8001e24:	4013      	ands	r3, r2
 8001e26:	d10d      	bne.n	8001e44 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689a      	ldr	r2, [r3, #8]
 8001e2c:	23c0      	movs	r3, #192	; 0xc0
 8001e2e:	029b      	lsls	r3, r3, #10
 8001e30:	4013      	ands	r3, r2
 8001e32:	68fa      	ldr	r2, [r7, #12]
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d034      	beq.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	2380      	movs	r3, #128	; 0x80
 8001e3e:	011b      	lsls	r3, r3, #4
 8001e40:	4013      	ands	r3, r2
 8001e42:	d02e      	beq.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001e44:	4b71      	ldr	r3, [pc, #452]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e48:	4a72      	ldr	r2, [pc, #456]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e4e:	4b6f      	ldr	r3, [pc, #444]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e52:	4b6e      	ldr	r3, [pc, #440]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e54:	2180      	movs	r1, #128	; 0x80
 8001e56:	0309      	lsls	r1, r1, #12
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e5c:	4b6b      	ldr	r3, [pc, #428]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e5e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e60:	4b6a      	ldr	r3, [pc, #424]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e62:	496d      	ldr	r1, [pc, #436]	; (8002018 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001e64:	400a      	ands	r2, r1
 8001e66:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001e68:	4b68      	ldr	r3, [pc, #416]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e6a:	68fa      	ldr	r2, [r7, #12]
 8001e6c:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	2380      	movs	r3, #128	; 0x80
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	4013      	ands	r3, r2
 8001e76:	d014      	beq.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e78:	f7fe fe80 	bl	8000b7c <HAL_GetTick>
 8001e7c:	0003      	movs	r3, r0
 8001e7e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e80:	e009      	b.n	8001e96 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e82:	f7fe fe7b 	bl	8000b7c <HAL_GetTick>
 8001e86:	0002      	movs	r2, r0
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	1ad3      	subs	r3, r2, r3
 8001e8c:	4a63      	ldr	r2, [pc, #396]	; (800201c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e0b6      	b.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e96:	4b5d      	ldr	r3, [pc, #372]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e98:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e9a:	2380      	movs	r3, #128	; 0x80
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	d0ef      	beq.n	8001e82 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	2380      	movs	r3, #128	; 0x80
 8001ea8:	011b      	lsls	r3, r3, #4
 8001eaa:	4013      	ands	r3, r2
 8001eac:	d01f      	beq.n	8001eee <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	689a      	ldr	r2, [r3, #8]
 8001eb2:	23c0      	movs	r3, #192	; 0xc0
 8001eb4:	029b      	lsls	r3, r3, #10
 8001eb6:	401a      	ands	r2, r3
 8001eb8:	23c0      	movs	r3, #192	; 0xc0
 8001eba:	029b      	lsls	r3, r3, #10
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d10c      	bne.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8001ec0:	4b52      	ldr	r3, [pc, #328]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a56      	ldr	r2, [pc, #344]	; (8002020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	0019      	movs	r1, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	689a      	ldr	r2, [r3, #8]
 8001ece:	23c0      	movs	r3, #192	; 0xc0
 8001ed0:	039b      	lsls	r3, r3, #14
 8001ed2:	401a      	ands	r2, r3
 8001ed4:	4b4d      	ldr	r3, [pc, #308]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	4b4c      	ldr	r3, [pc, #304]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001edc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	689a      	ldr	r2, [r3, #8]
 8001ee2:	23c0      	movs	r3, #192	; 0xc0
 8001ee4:	029b      	lsls	r3, r3, #10
 8001ee6:	401a      	ands	r2, r3
 8001ee8:	4b48      	ldr	r3, [pc, #288]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001eea:	430a      	orrs	r2, r1
 8001eec:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2220      	movs	r2, #32
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	d01f      	beq.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	685a      	ldr	r2, [r3, #4]
 8001efc:	23c0      	movs	r3, #192	; 0xc0
 8001efe:	029b      	lsls	r3, r3, #10
 8001f00:	401a      	ands	r2, r3
 8001f02:	23c0      	movs	r3, #192	; 0xc0
 8001f04:	029b      	lsls	r3, r3, #10
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d10c      	bne.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8001f0a:	4b40      	ldr	r3, [pc, #256]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a44      	ldr	r2, [pc, #272]	; (8002020 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8001f10:	4013      	ands	r3, r2
 8001f12:	0019      	movs	r1, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	685a      	ldr	r2, [r3, #4]
 8001f18:	23c0      	movs	r3, #192	; 0xc0
 8001f1a:	039b      	lsls	r3, r3, #14
 8001f1c:	401a      	ands	r2, r3
 8001f1e:	4b3b      	ldr	r3, [pc, #236]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f20:	430a      	orrs	r2, r1
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	4b39      	ldr	r3, [pc, #228]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f26:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685a      	ldr	r2, [r3, #4]
 8001f2c:	23c0      	movs	r3, #192	; 0xc0
 8001f2e:	029b      	lsls	r3, r3, #10
 8001f30:	401a      	ands	r2, r3
 8001f32:	4b36      	ldr	r3, [pc, #216]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f34:	430a      	orrs	r2, r1
 8001f36:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f38:	2317      	movs	r3, #23
 8001f3a:	18fb      	adds	r3, r7, r3
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d105      	bne.n	8001f4e <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f42:	4b32      	ldr	r3, [pc, #200]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f46:	4b31      	ldr	r3, [pc, #196]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f48:	4936      	ldr	r1, [pc, #216]	; (8002024 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8001f4a:	400a      	ands	r2, r1
 8001f4c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	2201      	movs	r2, #1
 8001f54:	4013      	ands	r3, r2
 8001f56:	d009      	beq.n	8001f6c <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f58:	4b2c      	ldr	r3, [pc, #176]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f5c:	2203      	movs	r2, #3
 8001f5e:	4393      	bics	r3, r2
 8001f60:	0019      	movs	r1, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	68da      	ldr	r2, [r3, #12]
 8001f66:	4b29      	ldr	r3, [pc, #164]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2202      	movs	r2, #2
 8001f72:	4013      	ands	r3, r2
 8001f74:	d009      	beq.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001f76:	4b25      	ldr	r3, [pc, #148]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f7a:	220c      	movs	r2, #12
 8001f7c:	4393      	bics	r3, r2
 8001f7e:	0019      	movs	r1, r3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	691a      	ldr	r2, [r3, #16]
 8001f84:	4b21      	ldr	r3, [pc, #132]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f86:	430a      	orrs	r2, r1
 8001f88:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2204      	movs	r2, #4
 8001f90:	4013      	ands	r3, r2
 8001f92:	d009      	beq.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001f94:	4b1d      	ldr	r3, [pc, #116]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f98:	4a23      	ldr	r2, [pc, #140]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	0019      	movs	r1, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	695a      	ldr	r2, [r3, #20]
 8001fa2:	4b1a      	ldr	r3, [pc, #104]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2208      	movs	r2, #8
 8001fae:	4013      	ands	r3, r2
 8001fb0:	d009      	beq.n	8001fc6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001fb2:	4b16      	ldr	r3, [pc, #88]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fb6:	4a1d      	ldr	r2, [pc, #116]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001fb8:	4013      	ands	r3, r2
 8001fba:	0019      	movs	r1, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	699a      	ldr	r2, [r3, #24]
 8001fc0:	4b12      	ldr	r3, [pc, #72]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fc2:	430a      	orrs	r2, r1
 8001fc4:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2240      	movs	r2, #64	; 0x40
 8001fcc:	4013      	ands	r3, r2
 8001fce:	d009      	beq.n	8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001fd0:	4b0e      	ldr	r3, [pc, #56]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd4:	4a16      	ldr	r2, [pc, #88]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	0019      	movs	r1, r3
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6a1a      	ldr	r2, [r3, #32]
 8001fde:	4b0b      	ldr	r3, [pc, #44]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2280      	movs	r2, #128	; 0x80
 8001fea:	4013      	ands	r3, r2
 8001fec:	d009      	beq.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001fee:	4b07      	ldr	r3, [pc, #28]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ff2:	4a10      	ldr	r2, [pc, #64]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	0019      	movs	r1, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	69da      	ldr	r2, [r3, #28]
 8001ffc:	4b03      	ldr	r3, [pc, #12]	; (800200c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ffe:	430a      	orrs	r2, r1
 8002000:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002002:	2300      	movs	r3, #0
}
 8002004:	0018      	movs	r0, r3
 8002006:	46bd      	mov	sp, r7
 8002008:	b006      	add	sp, #24
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40021000 	.word	0x40021000
 8002010:	40007000 	.word	0x40007000
 8002014:	fffcffff 	.word	0xfffcffff
 8002018:	fff7ffff 	.word	0xfff7ffff
 800201c:	00001388 	.word	0x00001388
 8002020:	ffcfffff 	.word	0xffcfffff
 8002024:	efffffff 	.word	0xefffffff
 8002028:	fffff3ff 	.word	0xfffff3ff
 800202c:	ffffcfff 	.word	0xffffcfff
 8002030:	fbffffff 	.word	0xfbffffff
 8002034:	fff3ffff 	.word	0xfff3ffff

08002038 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d101      	bne.n	800204a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e083      	b.n	8002152 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800204e:	2b00      	cmp	r3, #0
 8002050:	d109      	bne.n	8002066 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685a      	ldr	r2, [r3, #4]
 8002056:	2382      	movs	r3, #130	; 0x82
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	429a      	cmp	r2, r3
 800205c:	d009      	beq.n	8002072 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	61da      	str	r2, [r3, #28]
 8002064:	e005      	b.n	8002072 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2251      	movs	r2, #81	; 0x51
 800207c:	5c9b      	ldrb	r3, [r3, r2]
 800207e:	b2db      	uxtb	r3, r3
 8002080:	2b00      	cmp	r3, #0
 8002082:	d107      	bne.n	8002094 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2250      	movs	r2, #80	; 0x50
 8002088:	2100      	movs	r1, #0
 800208a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	0018      	movs	r0, r3
 8002090:	f7fe fb7c 	bl	800078c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2251      	movs	r2, #81	; 0x51
 8002098:	2102      	movs	r1, #2
 800209a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2140      	movs	r1, #64	; 0x40
 80020a8:	438a      	bics	r2, r1
 80020aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685a      	ldr	r2, [r3, #4]
 80020b0:	2382      	movs	r3, #130	; 0x82
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	401a      	ands	r2, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6899      	ldr	r1, [r3, #8]
 80020ba:	2384      	movs	r3, #132	; 0x84
 80020bc:	021b      	lsls	r3, r3, #8
 80020be:	400b      	ands	r3, r1
 80020c0:	431a      	orrs	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	68d9      	ldr	r1, [r3, #12]
 80020c6:	2380      	movs	r3, #128	; 0x80
 80020c8:	011b      	lsls	r3, r3, #4
 80020ca:	400b      	ands	r3, r1
 80020cc:	431a      	orrs	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	2102      	movs	r1, #2
 80020d4:	400b      	ands	r3, r1
 80020d6:	431a      	orrs	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	695b      	ldr	r3, [r3, #20]
 80020dc:	2101      	movs	r1, #1
 80020de:	400b      	ands	r3, r1
 80020e0:	431a      	orrs	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6999      	ldr	r1, [r3, #24]
 80020e6:	2380      	movs	r3, #128	; 0x80
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	400b      	ands	r3, r1
 80020ec:	431a      	orrs	r2, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	2138      	movs	r1, #56	; 0x38
 80020f4:	400b      	ands	r3, r1
 80020f6:	431a      	orrs	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a1b      	ldr	r3, [r3, #32]
 80020fc:	2180      	movs	r1, #128	; 0x80
 80020fe:	400b      	ands	r3, r1
 8002100:	431a      	orrs	r2, r3
 8002102:	0011      	movs	r1, r2
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002108:	2380      	movs	r3, #128	; 0x80
 800210a:	019b      	lsls	r3, r3, #6
 800210c:	401a      	ands	r2, r3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	430a      	orrs	r2, r1
 8002114:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	0c1b      	lsrs	r3, r3, #16
 800211c:	2204      	movs	r2, #4
 800211e:	4013      	ands	r3, r2
 8002120:	0019      	movs	r1, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002126:	2210      	movs	r2, #16
 8002128:	401a      	ands	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	430a      	orrs	r2, r1
 8002130:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	69da      	ldr	r2, [r3, #28]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4907      	ldr	r1, [pc, #28]	; (800215c <HAL_SPI_Init+0x124>)
 800213e:	400a      	ands	r2, r1
 8002140:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2251      	movs	r2, #81	; 0x51
 800214c:	2101      	movs	r1, #1
 800214e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002150:	2300      	movs	r3, #0
}
 8002152:	0018      	movs	r0, r3
 8002154:	46bd      	mov	sp, r7
 8002156:	b002      	add	sp, #8
 8002158:	bd80      	pop	{r7, pc}
 800215a:	46c0      	nop			; (mov r8, r8)
 800215c:	fffff7ff 	.word	0xfffff7ff

08002160 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b086      	sub	sp, #24
 8002164:	af00      	add	r7, sp, #0
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	60b9      	str	r1, [r7, #8]
 800216a:	607a      	str	r2, [r7, #4]
 800216c:	001a      	movs	r2, r3
 800216e:	1cbb      	adds	r3, r7, #2
 8002170:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002172:	2317      	movs	r3, #23
 8002174:	18fb      	adds	r3, r7, r3
 8002176:	2200      	movs	r2, #0
 8002178:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2250      	movs	r2, #80	; 0x50
 800217e:	5c9b      	ldrb	r3, [r3, r2]
 8002180:	2b01      	cmp	r3, #1
 8002182:	d101      	bne.n	8002188 <HAL_SPI_TransmitReceive_IT+0x28>
 8002184:	2302      	movs	r3, #2
 8002186:	e086      	b.n	8002296 <HAL_SPI_TransmitReceive_IT+0x136>
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2250      	movs	r2, #80	; 0x50
 800218c:	2101      	movs	r1, #1
 800218e:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002190:	2016      	movs	r0, #22
 8002192:	183b      	adds	r3, r7, r0
 8002194:	68fa      	ldr	r2, [r7, #12]
 8002196:	2151      	movs	r1, #81	; 0x51
 8002198:	5c52      	ldrb	r2, [r2, r1]
 800219a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80021a2:	0001      	movs	r1, r0
 80021a4:	187b      	adds	r3, r7, r1
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d011      	beq.n	80021d0 <HAL_SPI_TransmitReceive_IT+0x70>
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	2382      	movs	r3, #130	; 0x82
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d107      	bne.n	80021c6 <HAL_SPI_TransmitReceive_IT+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d103      	bne.n	80021c6 <HAL_SPI_TransmitReceive_IT+0x66>
 80021be:	187b      	adds	r3, r7, r1
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	2b04      	cmp	r3, #4
 80021c4:	d004      	beq.n	80021d0 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_BUSY;
 80021c6:	2317      	movs	r3, #23
 80021c8:	18fb      	adds	r3, r7, r3
 80021ca:	2202      	movs	r2, #2
 80021cc:	701a      	strb	r2, [r3, #0]
    goto error;
 80021ce:	e05b      	b.n	8002288 <HAL_SPI_TransmitReceive_IT+0x128>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d006      	beq.n	80021e4 <HAL_SPI_TransmitReceive_IT+0x84>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d003      	beq.n	80021e4 <HAL_SPI_TransmitReceive_IT+0x84>
 80021dc:	1cbb      	adds	r3, r7, #2
 80021de:	881b      	ldrh	r3, [r3, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d104      	bne.n	80021ee <HAL_SPI_TransmitReceive_IT+0x8e>
  {
    errorcode = HAL_ERROR;
 80021e4:	2317      	movs	r3, #23
 80021e6:	18fb      	adds	r3, r7, r3
 80021e8:	2201      	movs	r2, #1
 80021ea:	701a      	strb	r2, [r3, #0]
    goto error;
 80021ec:	e04c      	b.n	8002288 <HAL_SPI_TransmitReceive_IT+0x128>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2251      	movs	r2, #81	; 0x51
 80021f2:	5c9b      	ldrb	r3, [r3, r2]
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	2b04      	cmp	r3, #4
 80021f8:	d003      	beq.n	8002202 <HAL_SPI_TransmitReceive_IT+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2251      	movs	r2, #81	; 0x51
 80021fe:	2105      	movs	r1, #5
 8002200:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2200      	movs	r2, #0
 8002206:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	68ba      	ldr	r2, [r7, #8]
 800220c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	1cba      	adds	r2, r7, #2
 8002212:	8812      	ldrh	r2, [r2, #0]
 8002214:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	1cba      	adds	r2, r7, #2
 800221a:	8812      	ldrh	r2, [r2, #0]
 800221c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	1cba      	adds	r2, r7, #2
 8002228:	8812      	ldrh	r2, [r2, #0]
 800222a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	1cba      	adds	r2, r7, #2
 8002230:	8812      	ldrh	r2, [r2, #0]
 8002232:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d006      	beq.n	800224a <HAL_SPI_TransmitReceive_IT+0xea>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	4a18      	ldr	r2, [pc, #96]	; (80022a0 <HAL_SPI_TransmitReceive_IT+0x140>)
 8002240:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	4a17      	ldr	r2, [pc, #92]	; (80022a4 <HAL_SPI_TransmitReceive_IT+0x144>)
 8002246:	645a      	str	r2, [r3, #68]	; 0x44
 8002248:	e005      	b.n	8002256 <HAL_SPI_TransmitReceive_IT+0xf6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	4a16      	ldr	r2, [pc, #88]	; (80022a8 <HAL_SPI_TransmitReceive_IT+0x148>)
 800224e:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	4a16      	ldr	r2, [pc, #88]	; (80022ac <HAL_SPI_TransmitReceive_IT+0x14c>)
 8002254:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	21e0      	movs	r1, #224	; 0xe0
 8002262:	430a      	orrs	r2, r1
 8002264:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2240      	movs	r2, #64	; 0x40
 800226e:	4013      	ands	r3, r2
 8002270:	2b40      	cmp	r3, #64	; 0x40
 8002272:	d008      	beq.n	8002286 <HAL_SPI_TransmitReceive_IT+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2140      	movs	r1, #64	; 0x40
 8002280:	430a      	orrs	r2, r1
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	e000      	b.n	8002288 <HAL_SPI_TransmitReceive_IT+0x128>
  }

error :
 8002286:	46c0      	nop			; (mov r8, r8)
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2250      	movs	r2, #80	; 0x50
 800228c:	2100      	movs	r1, #0
 800228e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002290:	2317      	movs	r3, #23
 8002292:	18fb      	adds	r3, r7, r3
 8002294:	781b      	ldrb	r3, [r3, #0]
}
 8002296:	0018      	movs	r0, r3
 8002298:	46bd      	mov	sp, r7
 800229a:	b006      	add	sp, #24
 800229c:	bd80      	pop	{r7, pc}
 800229e:	46c0      	nop			; (mov r8, r8)
 80022a0:	08002597 	.word	0x08002597
 80022a4:	080025f9 	.word	0x080025f9
 80022a8:	080024cf 	.word	0x080024cf
 80022ac:	08002535 	.word	0x08002535

080022b0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b088      	sub	sp, #32
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80022c8:	69bb      	ldr	r3, [r7, #24]
 80022ca:	2240      	movs	r2, #64	; 0x40
 80022cc:	4013      	ands	r3, r2
 80022ce:	d10d      	bne.n	80022ec <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	2201      	movs	r2, #1
 80022d4:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80022d6:	d009      	beq.n	80022ec <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	2240      	movs	r2, #64	; 0x40
 80022dc:	4013      	ands	r3, r2
 80022de:	d005      	beq.n	80022ec <HAL_SPI_IRQHandler+0x3c>
  {
    hspi->RxISR(hspi);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	0010      	movs	r0, r2
 80022e8:	4798      	blx	r3
    return;
 80022ea:	e0c5      	b.n	8002478 <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	2202      	movs	r2, #2
 80022f0:	4013      	ands	r3, r2
 80022f2:	d009      	beq.n	8002308 <HAL_SPI_IRQHandler+0x58>
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	2280      	movs	r2, #128	; 0x80
 80022f8:	4013      	ands	r3, r2
 80022fa:	d005      	beq.n	8002308 <HAL_SPI_IRQHandler+0x58>
  {
    hspi->TxISR(hspi);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	0010      	movs	r0, r2
 8002304:	4798      	blx	r3
    return;
 8002306:	e0b7      	b.n	8002478 <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	2220      	movs	r2, #32
 800230c:	4013      	ands	r3, r2
 800230e:	d109      	bne.n	8002324 <HAL_SPI_IRQHandler+0x74>
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	2240      	movs	r2, #64	; 0x40
 8002314:	4013      	ands	r3, r2
 8002316:	d105      	bne.n	8002324 <HAL_SPI_IRQHandler+0x74>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	2380      	movs	r3, #128	; 0x80
 800231c:	005b      	lsls	r3, r3, #1
 800231e:	4013      	ands	r3, r2
 8002320:	d100      	bne.n	8002324 <HAL_SPI_IRQHandler+0x74>
 8002322:	e0a9      	b.n	8002478 <HAL_SPI_IRQHandler+0x1c8>
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	2220      	movs	r2, #32
 8002328:	4013      	ands	r3, r2
 800232a:	d100      	bne.n	800232e <HAL_SPI_IRQHandler+0x7e>
 800232c:	e0a4      	b.n	8002478 <HAL_SPI_IRQHandler+0x1c8>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800232e:	69bb      	ldr	r3, [r7, #24]
 8002330:	2240      	movs	r2, #64	; 0x40
 8002332:	4013      	ands	r3, r2
 8002334:	d023      	beq.n	800237e <HAL_SPI_IRQHandler+0xce>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2251      	movs	r2, #81	; 0x51
 800233a:	5c9b      	ldrb	r3, [r3, r2]
 800233c:	b2db      	uxtb	r3, r3
 800233e:	2b03      	cmp	r3, #3
 8002340:	d011      	beq.n	8002366 <HAL_SPI_IRQHandler+0xb6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002346:	2204      	movs	r2, #4
 8002348:	431a      	orrs	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800234e:	2300      	movs	r3, #0
 8002350:	617b      	str	r3, [r7, #20]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	617b      	str	r3, [r7, #20]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	617b      	str	r3, [r7, #20]
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	e00b      	b.n	800237e <HAL_SPI_IRQHandler+0xce>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002366:	2300      	movs	r3, #0
 8002368:	613b      	str	r3, [r7, #16]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	613b      	str	r3, [r7, #16]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	613b      	str	r3, [r7, #16]
 800237a:	693b      	ldr	r3, [r7, #16]
        return;
 800237c:	e07c      	b.n	8002478 <HAL_SPI_IRQHandler+0x1c8>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	2220      	movs	r2, #32
 8002382:	4013      	ands	r3, r2
 8002384:	d014      	beq.n	80023b0 <HAL_SPI_IRQHandler+0x100>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800238a:	2201      	movs	r2, #1
 800238c:	431a      	orrs	r2, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002392:	2300      	movs	r3, #0
 8002394:	60fb      	str	r3, [r7, #12]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	60fb      	str	r3, [r7, #12]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2140      	movs	r1, #64	; 0x40
 80023aa:	438a      	bics	r2, r1
 80023ac:	601a      	str	r2, [r3, #0]
 80023ae:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80023b0:	69ba      	ldr	r2, [r7, #24]
 80023b2:	2380      	movs	r3, #128	; 0x80
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	4013      	ands	r3, r2
 80023b8:	d00c      	beq.n	80023d4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023be:	2208      	movs	r2, #8
 80023c0:	431a      	orrs	r2, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80023c6:	2300      	movs	r3, #0
 80023c8:	60bb      	str	r3, [r7, #8]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	60bb      	str	r3, [r7, #8]
 80023d2:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d04c      	beq.n	8002476 <HAL_SPI_IRQHandler+0x1c6>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	685a      	ldr	r2, [r3, #4]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	21e0      	movs	r1, #224	; 0xe0
 80023e8:	438a      	bics	r2, r1
 80023ea:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2251      	movs	r2, #81	; 0x51
 80023f0:	2101      	movs	r1, #1
 80023f2:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	2202      	movs	r2, #2
 80023f8:	4013      	ands	r3, r2
 80023fa:	d103      	bne.n	8002404 <HAL_SPI_IRQHandler+0x154>
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	2201      	movs	r2, #1
 8002400:	4013      	ands	r3, r2
 8002402:	d032      	beq.n	800246a <HAL_SPI_IRQHandler+0x1ba>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	685a      	ldr	r2, [r3, #4]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	2103      	movs	r1, #3
 8002410:	438a      	bics	r2, r1
 8002412:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002418:	2b00      	cmp	r3, #0
 800241a:	d010      	beq.n	800243e <HAL_SPI_IRQHandler+0x18e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002420:	4a17      	ldr	r2, [pc, #92]	; (8002480 <HAL_SPI_IRQHandler+0x1d0>)
 8002422:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002428:	0018      	movs	r0, r3
 800242a:	f7fe fcb3 	bl	8000d94 <HAL_DMA_Abort_IT>
 800242e:	1e03      	subs	r3, r0, #0
 8002430:	d005      	beq.n	800243e <HAL_SPI_IRQHandler+0x18e>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002436:	2240      	movs	r2, #64	; 0x40
 8002438:	431a      	orrs	r2, r3
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002442:	2b00      	cmp	r3, #0
 8002444:	d016      	beq.n	8002474 <HAL_SPI_IRQHandler+0x1c4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800244a:	4a0d      	ldr	r2, [pc, #52]	; (8002480 <HAL_SPI_IRQHandler+0x1d0>)
 800244c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002452:	0018      	movs	r0, r3
 8002454:	f7fe fc9e 	bl	8000d94 <HAL_DMA_Abort_IT>
 8002458:	1e03      	subs	r3, r0, #0
 800245a:	d00b      	beq.n	8002474 <HAL_SPI_IRQHandler+0x1c4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002460:	2240      	movs	r2, #64	; 0x40
 8002462:	431a      	orrs	r2, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8002468:	e004      	b.n	8002474 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	0018      	movs	r0, r3
 800246e:	f000 f811 	bl	8002494 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8002472:	e000      	b.n	8002476 <HAL_SPI_IRQHandler+0x1c6>
        if (hspi->hdmatx != NULL)
 8002474:	46c0      	nop			; (mov r8, r8)
    return;
 8002476:	46c0      	nop			; (mov r8, r8)
  }
}
 8002478:	46bd      	mov	sp, r7
 800247a:	b008      	add	sp, #32
 800247c:	bd80      	pop	{r7, pc}
 800247e:	46c0      	nop			; (mov r8, r8)
 8002480:	080024a5 	.word	0x080024a5

08002484 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800248c:	46c0      	nop			; (mov r8, r8)
 800248e:	46bd      	mov	sp, r7
 8002490:	b002      	add	sp, #8
 8002492:	bd80      	pop	{r7, pc}

08002494 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800249c:	46c0      	nop			; (mov r8, r8)
 800249e:	46bd      	mov	sp, r7
 80024a0:	b002      	add	sp, #8
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024b0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2200      	movs	r2, #0
 80024b6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2200      	movs	r2, #0
 80024bc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	0018      	movs	r0, r3
 80024c2:	f7ff ffe7 	bl	8002494 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80024c6:	46c0      	nop			; (mov r8, r8)
 80024c8:	46bd      	mov	sp, r7
 80024ca:	b004      	add	sp, #16
 80024cc:	bd80      	pop	{r7, pc}

080024ce <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b082      	sub	sp, #8
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	330c      	adds	r3, #12
 80024dc:	001a      	movs	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024e2:	7812      	ldrb	r2, [r2, #0]
 80024e4:	b2d2      	uxtb	r2, r2
 80024e6:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ec:	1c5a      	adds	r2, r3, #1
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	3b01      	subs	r3, #1
 80024fa:	b29a      	uxth	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002504:	b29b      	uxth	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d110      	bne.n	800252c <SPI_2linesRxISR_8BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	685a      	ldr	r2, [r3, #4]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2160      	movs	r1, #96	; 0x60
 8002516:	438a      	bics	r2, r1
 8002518:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800251e:	b29b      	uxth	r3, r3
 8002520:	2b00      	cmp	r3, #0
 8002522:	d103      	bne.n	800252c <SPI_2linesRxISR_8BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	0018      	movs	r0, r3
 8002528:	f000 f96a 	bl	8002800 <SPI_CloseRxTx_ISR>
    }
  }
}
 800252c:	46c0      	nop			; (mov r8, r8)
 800252e:	46bd      	mov	sp, r7
 8002530:	b002      	add	sp, #8
 8002532:	bd80      	pop	{r7, pc}

08002534 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	330c      	adds	r3, #12
 8002546:	7812      	ldrb	r2, [r2, #0]
 8002548:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254e:	1c5a      	adds	r2, r3, #1
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002558:	b29b      	uxth	r3, r3
 800255a:	3b01      	subs	r3, #1
 800255c:	b29a      	uxth	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002566:	b29b      	uxth	r3, r3
 8002568:	2b00      	cmp	r3, #0
 800256a:	d110      	bne.n	800258e <SPI_2linesTxISR_8BIT+0x5a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	685a      	ldr	r2, [r3, #4]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2180      	movs	r1, #128	; 0x80
 8002578:	438a      	bics	r2, r1
 800257a:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002580:	b29b      	uxth	r3, r3
 8002582:	2b00      	cmp	r3, #0
 8002584:	d103      	bne.n	800258e <SPI_2linesTxISR_8BIT+0x5a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	0018      	movs	r0, r3
 800258a:	f000 f939 	bl	8002800 <SPI_CloseRxTx_ISR>
    }
  }
}
 800258e:	46c0      	nop			; (mov r8, r8)
 8002590:	46bd      	mov	sp, r7
 8002592:	b002      	add	sp, #8
 8002594:	bd80      	pop	{r7, pc}

08002596 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b082      	sub	sp, #8
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68da      	ldr	r2, [r3, #12]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025a8:	b292      	uxth	r2, r2
 80025aa:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025b0:	1c9a      	adds	r2, r3, #2
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	3b01      	subs	r3, #1
 80025be:	b29a      	uxth	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025c8:	b29b      	uxth	r3, r3
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d110      	bne.n	80025f0 <SPI_2linesRxISR_16BIT+0x5a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	685a      	ldr	r2, [r3, #4]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2140      	movs	r1, #64	; 0x40
 80025da:	438a      	bics	r2, r1
 80025dc:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d103      	bne.n	80025f0 <SPI_2linesRxISR_16BIT+0x5a>
    {
      SPI_CloseRxTx_ISR(hspi);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	0018      	movs	r0, r3
 80025ec:	f000 f908 	bl	8002800 <SPI_CloseRxTx_ISR>
    }
  }
}
 80025f0:	46c0      	nop			; (mov r8, r8)
 80025f2:	46bd      	mov	sp, r7
 80025f4:	b002      	add	sp, #8
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002604:	881a      	ldrh	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002610:	1c9a      	adds	r2, r3, #2
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800261a:	b29b      	uxth	r3, r3
 800261c:	3b01      	subs	r3, #1
 800261e:	b29a      	uxth	r2, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002628:	b29b      	uxth	r3, r3
 800262a:	2b00      	cmp	r3, #0
 800262c:	d110      	bne.n	8002650 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	685a      	ldr	r2, [r3, #4]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2180      	movs	r1, #128	; 0x80
 800263a:	438a      	bics	r2, r1
 800263c:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002642:	b29b      	uxth	r3, r3
 8002644:	2b00      	cmp	r3, #0
 8002646:	d103      	bne.n	8002650 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	0018      	movs	r0, r3
 800264c:	f000 f8d8 	bl	8002800 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002650:	46c0      	nop			; (mov r8, r8)
 8002652:	46bd      	mov	sp, r7
 8002654:	b002      	add	sp, #8
 8002656:	bd80      	pop	{r7, pc}

08002658 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b088      	sub	sp, #32
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	603b      	str	r3, [r7, #0]
 8002664:	1dfb      	adds	r3, r7, #7
 8002666:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002668:	f7fe fa88 	bl	8000b7c <HAL_GetTick>
 800266c:	0002      	movs	r2, r0
 800266e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002670:	1a9b      	subs	r3, r3, r2
 8002672:	683a      	ldr	r2, [r7, #0]
 8002674:	18d3      	adds	r3, r2, r3
 8002676:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002678:	f7fe fa80 	bl	8000b7c <HAL_GetTick>
 800267c:	0003      	movs	r3, r0
 800267e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002680:	4b3a      	ldr	r3, [pc, #232]	; (800276c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	015b      	lsls	r3, r3, #5
 8002686:	0d1b      	lsrs	r3, r3, #20
 8002688:	69fa      	ldr	r2, [r7, #28]
 800268a:	4353      	muls	r3, r2
 800268c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800268e:	e058      	b.n	8002742 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	3301      	adds	r3, #1
 8002694:	d055      	beq.n	8002742 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002696:	f7fe fa71 	bl	8000b7c <HAL_GetTick>
 800269a:	0002      	movs	r2, r0
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	69fa      	ldr	r2, [r7, #28]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d902      	bls.n	80026ac <SPI_WaitFlagStateUntilTimeout+0x54>
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d142      	bne.n	8002732 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685a      	ldr	r2, [r3, #4]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	21e0      	movs	r1, #224	; 0xe0
 80026b8:	438a      	bics	r2, r1
 80026ba:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	2382      	movs	r3, #130	; 0x82
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d113      	bne.n	80026f0 <SPI_WaitFlagStateUntilTimeout+0x98>
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	689a      	ldr	r2, [r3, #8]
 80026cc:	2380      	movs	r3, #128	; 0x80
 80026ce:	021b      	lsls	r3, r3, #8
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d005      	beq.n	80026e0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	2380      	movs	r3, #128	; 0x80
 80026da:	00db      	lsls	r3, r3, #3
 80026dc:	429a      	cmp	r2, r3
 80026de:	d107      	bne.n	80026f0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2140      	movs	r1, #64	; 0x40
 80026ec:	438a      	bics	r2, r1
 80026ee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026f4:	2380      	movs	r3, #128	; 0x80
 80026f6:	019b      	lsls	r3, r3, #6
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d110      	bne.n	800271e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	491a      	ldr	r1, [pc, #104]	; (8002770 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002708:	400a      	ands	r2, r1
 800270a:	601a      	str	r2, [r3, #0]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	2180      	movs	r1, #128	; 0x80
 8002718:	0189      	lsls	r1, r1, #6
 800271a:	430a      	orrs	r2, r1
 800271c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2251      	movs	r2, #81	; 0x51
 8002722:	2101      	movs	r1, #1
 8002724:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2250      	movs	r2, #80	; 0x50
 800272a:	2100      	movs	r1, #0
 800272c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e017      	b.n	8002762 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d101      	bne.n	800273c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002738:	2300      	movs	r3, #0
 800273a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	3b01      	subs	r3, #1
 8002740:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	68ba      	ldr	r2, [r7, #8]
 800274a:	4013      	ands	r3, r2
 800274c:	68ba      	ldr	r2, [r7, #8]
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	425a      	negs	r2, r3
 8002752:	4153      	adcs	r3, r2
 8002754:	b2db      	uxtb	r3, r3
 8002756:	001a      	movs	r2, r3
 8002758:	1dfb      	adds	r3, r7, #7
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	429a      	cmp	r2, r3
 800275e:	d197      	bne.n	8002690 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002760:	2300      	movs	r3, #0
}
 8002762:	0018      	movs	r0, r3
 8002764:	46bd      	mov	sp, r7
 8002766:	b008      	add	sp, #32
 8002768:	bd80      	pop	{r7, pc}
 800276a:	46c0      	nop			; (mov r8, r8)
 800276c:	20000014 	.word	0x20000014
 8002770:	ffffdfff 	.word	0xffffdfff

08002774 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b088      	sub	sp, #32
 8002778:	af02      	add	r7, sp, #8
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002780:	4b1d      	ldr	r3, [pc, #116]	; (80027f8 <SPI_EndRxTxTransaction+0x84>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	491d      	ldr	r1, [pc, #116]	; (80027fc <SPI_EndRxTxTransaction+0x88>)
 8002786:	0018      	movs	r0, r3
 8002788:	f7fd fcbe 	bl	8000108 <__udivsi3>
 800278c:	0003      	movs	r3, r0
 800278e:	001a      	movs	r2, r3
 8002790:	0013      	movs	r3, r2
 8002792:	015b      	lsls	r3, r3, #5
 8002794:	1a9b      	subs	r3, r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	189b      	adds	r3, r3, r2
 800279a:	00db      	lsls	r3, r3, #3
 800279c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	685a      	ldr	r2, [r3, #4]
 80027a2:	2382      	movs	r3, #130	; 0x82
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d112      	bne.n	80027d0 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80027aa:	68ba      	ldr	r2, [r7, #8]
 80027ac:	68f8      	ldr	r0, [r7, #12]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	9300      	str	r3, [sp, #0]
 80027b2:	0013      	movs	r3, r2
 80027b4:	2200      	movs	r2, #0
 80027b6:	2180      	movs	r1, #128	; 0x80
 80027b8:	f7ff ff4e 	bl	8002658 <SPI_WaitFlagStateUntilTimeout>
 80027bc:	1e03      	subs	r3, r0, #0
 80027be:	d016      	beq.n	80027ee <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c4:	2220      	movs	r2, #32
 80027c6:	431a      	orrs	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e00f      	b.n	80027f0 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d00a      	beq.n	80027ec <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	3b01      	subs	r3, #1
 80027da:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2280      	movs	r2, #128	; 0x80
 80027e4:	4013      	ands	r3, r2
 80027e6:	2b80      	cmp	r3, #128	; 0x80
 80027e8:	d0f2      	beq.n	80027d0 <SPI_EndRxTxTransaction+0x5c>
 80027ea:	e000      	b.n	80027ee <SPI_EndRxTxTransaction+0x7a>
        break;
 80027ec:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	0018      	movs	r0, r3
 80027f2:	46bd      	mov	sp, r7
 80027f4:	b006      	add	sp, #24
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	20000014 	.word	0x20000014
 80027fc:	016e3600 	.word	0x016e3600

08002800 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b086      	sub	sp, #24
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8002808:	4b37      	ldr	r3, [pc, #220]	; (80028e8 <SPI_CloseRxTx_ISR+0xe8>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4937      	ldr	r1, [pc, #220]	; (80028ec <SPI_CloseRxTx_ISR+0xec>)
 800280e:	0018      	movs	r0, r3
 8002810:	f7fd fc7a 	bl	8000108 <__udivsi3>
 8002814:	0003      	movs	r3, r0
 8002816:	001a      	movs	r2, r3
 8002818:	2364      	movs	r3, #100	; 0x64
 800281a:	4353      	muls	r3, r2
 800281c:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800281e:	f7fe f9ad 	bl	8000b7c <HAL_GetTick>
 8002822:	0003      	movs	r3, r0
 8002824:	617b      	str	r3, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	685a      	ldr	r2, [r3, #4]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2120      	movs	r1, #32
 8002832:	438a      	bics	r2, r1
 8002834:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d106      	bne.n	800284a <SPI_CloseRxTx_ISR+0x4a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002840:	2220      	movs	r2, #32
 8002842:	431a      	orrs	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002848:	e008      	b.n	800285c <SPI_CloseRxTx_ISR+0x5c>
    }
    count--;
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	3b01      	subs	r3, #1
 800284e:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	2202      	movs	r2, #2
 8002858:	4013      	ands	r3, r2
 800285a:	d0ec      	beq.n	8002836 <SPI_CloseRxTx_ISR+0x36>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800285c:	697a      	ldr	r2, [r7, #20]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2164      	movs	r1, #100	; 0x64
 8002862:	0018      	movs	r0, r3
 8002864:	f7ff ff86 	bl	8002774 <SPI_EndRxTxTransaction>
 8002868:	1e03      	subs	r3, r0, #0
 800286a:	d005      	beq.n	8002878 <SPI_CloseRxTx_ISR+0x78>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002870:	2220      	movs	r2, #32
 8002872:	431a      	orrs	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d10a      	bne.n	8002896 <SPI_CloseRxTx_ISR+0x96>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002880:	2300      	movs	r3, #0
 8002882:	60fb      	str	r3, [r7, #12]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	60fb      	str	r3, [r7, #12]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	60fb      	str	r3, [r7, #12]
 8002894:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800289a:	2b00      	cmp	r3, #0
 800289c:	d117      	bne.n	80028ce <SPI_CloseRxTx_ISR+0xce>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2251      	movs	r2, #81	; 0x51
 80028a2:	5c9b      	ldrb	r3, [r3, r2]
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	2b04      	cmp	r3, #4
 80028a8:	d108      	bne.n	80028bc <SPI_CloseRxTx_ISR+0xbc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2251      	movs	r2, #81	; 0x51
 80028ae:	2101      	movs	r1, #1
 80028b0:	5499      	strb	r1, [r3, r2]
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	0018      	movs	r0, r3
 80028b6:	f7ff fde5 	bl	8002484 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80028ba:	e010      	b.n	80028de <SPI_CloseRxTx_ISR+0xde>
        hspi->State = HAL_SPI_STATE_READY;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2251      	movs	r2, #81	; 0x51
 80028c0:	2101      	movs	r1, #1
 80028c2:	5499      	strb	r1, [r3, r2]
        HAL_SPI_TxRxCpltCallback(hspi);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	0018      	movs	r0, r3
 80028c8:	f7fd ff30 	bl	800072c <HAL_SPI_TxRxCpltCallback>
}
 80028cc:	e007      	b.n	80028de <SPI_CloseRxTx_ISR+0xde>
      hspi->State = HAL_SPI_STATE_READY;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2251      	movs	r2, #81	; 0x51
 80028d2:	2101      	movs	r1, #1
 80028d4:	5499      	strb	r1, [r3, r2]
      HAL_SPI_ErrorCallback(hspi);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	0018      	movs	r0, r3
 80028da:	f7ff fddb 	bl	8002494 <HAL_SPI_ErrorCallback>
}
 80028de:	46c0      	nop			; (mov r8, r8)
 80028e0:	46bd      	mov	sp, r7
 80028e2:	b006      	add	sp, #24
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	46c0      	nop			; (mov r8, r8)
 80028e8:	20000014 	.word	0x20000014
 80028ec:	00005dc0 	.word	0x00005dc0

080028f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e044      	b.n	800298c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002906:	2b00      	cmp	r3, #0
 8002908:	d107      	bne.n	800291a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2278      	movs	r2, #120	; 0x78
 800290e:	2100      	movs	r1, #0
 8002910:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	0018      	movs	r0, r3
 8002916:	f7fd ff9d 	bl	8000854 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2224      	movs	r2, #36	; 0x24
 800291e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2101      	movs	r1, #1
 800292c:	438a      	bics	r2, r1
 800292e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	0018      	movs	r0, r3
 8002934:	f000 f8d0 	bl	8002ad8 <UART_SetConfig>
 8002938:	0003      	movs	r3, r0
 800293a:	2b01      	cmp	r3, #1
 800293c:	d101      	bne.n	8002942 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e024      	b.n	800298c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002946:	2b00      	cmp	r3, #0
 8002948:	d003      	beq.n	8002952 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	0018      	movs	r0, r3
 800294e:	f000 fb47 	bl	8002fe0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	490d      	ldr	r1, [pc, #52]	; (8002994 <HAL_UART_Init+0xa4>)
 800295e:	400a      	ands	r2, r1
 8002960:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	689a      	ldr	r2, [r3, #8]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	212a      	movs	r1, #42	; 0x2a
 800296e:	438a      	bics	r2, r1
 8002970:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2101      	movs	r1, #1
 800297e:	430a      	orrs	r2, r1
 8002980:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	0018      	movs	r0, r3
 8002986:	f000 fbdf 	bl	8003148 <UART_CheckIdleState>
 800298a:	0003      	movs	r3, r0
}
 800298c:	0018      	movs	r0, r3
 800298e:	46bd      	mov	sp, r7
 8002990:	b002      	add	sp, #8
 8002992:	bd80      	pop	{r7, pc}
 8002994:	ffffb7ff 	.word	0xffffb7ff

08002998 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b08a      	sub	sp, #40	; 0x28
 800299c:	af02      	add	r7, sp, #8
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	603b      	str	r3, [r7, #0]
 80029a4:	1dbb      	adds	r3, r7, #6
 80029a6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80029ac:	2b20      	cmp	r3, #32
 80029ae:	d000      	beq.n	80029b2 <HAL_UART_Transmit+0x1a>
 80029b0:	e08c      	b.n	8002acc <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d003      	beq.n	80029c0 <HAL_UART_Transmit+0x28>
 80029b8:	1dbb      	adds	r3, r7, #6
 80029ba:	881b      	ldrh	r3, [r3, #0]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d101      	bne.n	80029c4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e084      	b.n	8002ace <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	2380      	movs	r3, #128	; 0x80
 80029ca:	015b      	lsls	r3, r3, #5
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d109      	bne.n	80029e4 <HAL_UART_Transmit+0x4c>
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	691b      	ldr	r3, [r3, #16]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d105      	bne.n	80029e4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	2201      	movs	r2, #1
 80029dc:	4013      	ands	r3, r2
 80029de:	d001      	beq.n	80029e4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e074      	b.n	8002ace <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2284      	movs	r2, #132	; 0x84
 80029e8:	2100      	movs	r1, #0
 80029ea:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2221      	movs	r2, #33	; 0x21
 80029f0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80029f2:	f7fe f8c3 	bl	8000b7c <HAL_GetTick>
 80029f6:	0003      	movs	r3, r0
 80029f8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	1dba      	adds	r2, r7, #6
 80029fe:	2150      	movs	r1, #80	; 0x50
 8002a00:	8812      	ldrh	r2, [r2, #0]
 8002a02:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	1dba      	adds	r2, r7, #6
 8002a08:	2152      	movs	r1, #82	; 0x52
 8002a0a:	8812      	ldrh	r2, [r2, #0]
 8002a0c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	689a      	ldr	r2, [r3, #8]
 8002a12:	2380      	movs	r3, #128	; 0x80
 8002a14:	015b      	lsls	r3, r3, #5
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d108      	bne.n	8002a2c <HAL_UART_Transmit+0x94>
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	691b      	ldr	r3, [r3, #16]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d104      	bne.n	8002a2c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002a22:	2300      	movs	r3, #0
 8002a24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	61bb      	str	r3, [r7, #24]
 8002a2a:	e003      	b.n	8002a34 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a30:	2300      	movs	r3, #0
 8002a32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002a34:	e02f      	b.n	8002a96 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a36:	697a      	ldr	r2, [r7, #20]
 8002a38:	68f8      	ldr	r0, [r7, #12]
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	9300      	str	r3, [sp, #0]
 8002a3e:	0013      	movs	r3, r2
 8002a40:	2200      	movs	r2, #0
 8002a42:	2180      	movs	r1, #128	; 0x80
 8002a44:	f000 fc28 	bl	8003298 <UART_WaitOnFlagUntilTimeout>
 8002a48:	1e03      	subs	r3, r0, #0
 8002a4a:	d004      	beq.n	8002a56 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2220      	movs	r2, #32
 8002a50:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e03b      	b.n	8002ace <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d10b      	bne.n	8002a74 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	881b      	ldrh	r3, [r3, #0]
 8002a60:	001a      	movs	r2, r3
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	05d2      	lsls	r2, r2, #23
 8002a68:	0dd2      	lsrs	r2, r2, #23
 8002a6a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	3302      	adds	r3, #2
 8002a70:	61bb      	str	r3, [r7, #24]
 8002a72:	e007      	b.n	8002a84 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	781a      	ldrb	r2, [r3, #0]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	3301      	adds	r3, #1
 8002a82:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2252      	movs	r2, #82	; 0x52
 8002a88:	5a9b      	ldrh	r3, [r3, r2]
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	3b01      	subs	r3, #1
 8002a8e:	b299      	uxth	r1, r3
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2252      	movs	r2, #82	; 0x52
 8002a94:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2252      	movs	r2, #82	; 0x52
 8002a9a:	5a9b      	ldrh	r3, [r3, r2]
 8002a9c:	b29b      	uxth	r3, r3
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d1c9      	bne.n	8002a36 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002aa2:	697a      	ldr	r2, [r7, #20]
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	9300      	str	r3, [sp, #0]
 8002aaa:	0013      	movs	r3, r2
 8002aac:	2200      	movs	r2, #0
 8002aae:	2140      	movs	r1, #64	; 0x40
 8002ab0:	f000 fbf2 	bl	8003298 <UART_WaitOnFlagUntilTimeout>
 8002ab4:	1e03      	subs	r3, r0, #0
 8002ab6:	d004      	beq.n	8002ac2 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2220      	movs	r2, #32
 8002abc:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e005      	b.n	8002ace <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2220      	movs	r2, #32
 8002ac6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	e000      	b.n	8002ace <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002acc:	2302      	movs	r3, #2
  }
}
 8002ace:	0018      	movs	r0, r3
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	b008      	add	sp, #32
 8002ad4:	bd80      	pop	{r7, pc}
	...

08002ad8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ad8:	b5b0      	push	{r4, r5, r7, lr}
 8002ada:	b08e      	sub	sp, #56	; 0x38
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ae0:	231a      	movs	r3, #26
 8002ae2:	2218      	movs	r2, #24
 8002ae4:	189b      	adds	r3, r3, r2
 8002ae6:	19db      	adds	r3, r3, r7
 8002ae8:	2200      	movs	r2, #0
 8002aea:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	689a      	ldr	r2, [r3, #8]
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	431a      	orrs	r2, r3
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	695b      	ldr	r3, [r3, #20]
 8002afa:	431a      	orrs	r2, r3
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	69db      	ldr	r3, [r3, #28]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4ac6      	ldr	r2, [pc, #792]	; (8002e24 <UART_SetConfig+0x34c>)
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	0019      	movs	r1, r3
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b16:	430a      	orrs	r2, r1
 8002b18:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	4ac1      	ldr	r2, [pc, #772]	; (8002e28 <UART_SetConfig+0x350>)
 8002b22:	4013      	ands	r3, r2
 8002b24:	0019      	movs	r1, r3
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	68da      	ldr	r2, [r3, #12]
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	430a      	orrs	r2, r1
 8002b30:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	699b      	ldr	r3, [r3, #24]
 8002b36:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4abb      	ldr	r2, [pc, #748]	; (8002e2c <UART_SetConfig+0x354>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d004      	beq.n	8002b4c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	6a1b      	ldr	r3, [r3, #32]
 8002b46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	4ab7      	ldr	r2, [pc, #732]	; (8002e30 <UART_SetConfig+0x358>)
 8002b54:	4013      	ands	r3, r2
 8002b56:	0019      	movs	r1, r3
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4ab3      	ldr	r2, [pc, #716]	; (8002e34 <UART_SetConfig+0x35c>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d131      	bne.n	8002bd0 <UART_SetConfig+0xf8>
 8002b6c:	4bb2      	ldr	r3, [pc, #712]	; (8002e38 <UART_SetConfig+0x360>)
 8002b6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b70:	2203      	movs	r2, #3
 8002b72:	4013      	ands	r3, r2
 8002b74:	2b03      	cmp	r3, #3
 8002b76:	d01d      	beq.n	8002bb4 <UART_SetConfig+0xdc>
 8002b78:	d823      	bhi.n	8002bc2 <UART_SetConfig+0xea>
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d00c      	beq.n	8002b98 <UART_SetConfig+0xc0>
 8002b7e:	d820      	bhi.n	8002bc2 <UART_SetConfig+0xea>
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d002      	beq.n	8002b8a <UART_SetConfig+0xb2>
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d00e      	beq.n	8002ba6 <UART_SetConfig+0xce>
 8002b88:	e01b      	b.n	8002bc2 <UART_SetConfig+0xea>
 8002b8a:	231b      	movs	r3, #27
 8002b8c:	2218      	movs	r2, #24
 8002b8e:	189b      	adds	r3, r3, r2
 8002b90:	19db      	adds	r3, r3, r7
 8002b92:	2201      	movs	r2, #1
 8002b94:	701a      	strb	r2, [r3, #0]
 8002b96:	e09c      	b.n	8002cd2 <UART_SetConfig+0x1fa>
 8002b98:	231b      	movs	r3, #27
 8002b9a:	2218      	movs	r2, #24
 8002b9c:	189b      	adds	r3, r3, r2
 8002b9e:	19db      	adds	r3, r3, r7
 8002ba0:	2202      	movs	r2, #2
 8002ba2:	701a      	strb	r2, [r3, #0]
 8002ba4:	e095      	b.n	8002cd2 <UART_SetConfig+0x1fa>
 8002ba6:	231b      	movs	r3, #27
 8002ba8:	2218      	movs	r2, #24
 8002baa:	189b      	adds	r3, r3, r2
 8002bac:	19db      	adds	r3, r3, r7
 8002bae:	2204      	movs	r2, #4
 8002bb0:	701a      	strb	r2, [r3, #0]
 8002bb2:	e08e      	b.n	8002cd2 <UART_SetConfig+0x1fa>
 8002bb4:	231b      	movs	r3, #27
 8002bb6:	2218      	movs	r2, #24
 8002bb8:	189b      	adds	r3, r3, r2
 8002bba:	19db      	adds	r3, r3, r7
 8002bbc:	2208      	movs	r2, #8
 8002bbe:	701a      	strb	r2, [r3, #0]
 8002bc0:	e087      	b.n	8002cd2 <UART_SetConfig+0x1fa>
 8002bc2:	231b      	movs	r3, #27
 8002bc4:	2218      	movs	r2, #24
 8002bc6:	189b      	adds	r3, r3, r2
 8002bc8:	19db      	adds	r3, r3, r7
 8002bca:	2210      	movs	r2, #16
 8002bcc:	701a      	strb	r2, [r3, #0]
 8002bce:	e080      	b.n	8002cd2 <UART_SetConfig+0x1fa>
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a99      	ldr	r2, [pc, #612]	; (8002e3c <UART_SetConfig+0x364>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d131      	bne.n	8002c3e <UART_SetConfig+0x166>
 8002bda:	4b97      	ldr	r3, [pc, #604]	; (8002e38 <UART_SetConfig+0x360>)
 8002bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bde:	220c      	movs	r2, #12
 8002be0:	4013      	ands	r3, r2
 8002be2:	2b0c      	cmp	r3, #12
 8002be4:	d01d      	beq.n	8002c22 <UART_SetConfig+0x14a>
 8002be6:	d823      	bhi.n	8002c30 <UART_SetConfig+0x158>
 8002be8:	2b08      	cmp	r3, #8
 8002bea:	d00c      	beq.n	8002c06 <UART_SetConfig+0x12e>
 8002bec:	d820      	bhi.n	8002c30 <UART_SetConfig+0x158>
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d002      	beq.n	8002bf8 <UART_SetConfig+0x120>
 8002bf2:	2b04      	cmp	r3, #4
 8002bf4:	d00e      	beq.n	8002c14 <UART_SetConfig+0x13c>
 8002bf6:	e01b      	b.n	8002c30 <UART_SetConfig+0x158>
 8002bf8:	231b      	movs	r3, #27
 8002bfa:	2218      	movs	r2, #24
 8002bfc:	189b      	adds	r3, r3, r2
 8002bfe:	19db      	adds	r3, r3, r7
 8002c00:	2200      	movs	r2, #0
 8002c02:	701a      	strb	r2, [r3, #0]
 8002c04:	e065      	b.n	8002cd2 <UART_SetConfig+0x1fa>
 8002c06:	231b      	movs	r3, #27
 8002c08:	2218      	movs	r2, #24
 8002c0a:	189b      	adds	r3, r3, r2
 8002c0c:	19db      	adds	r3, r3, r7
 8002c0e:	2202      	movs	r2, #2
 8002c10:	701a      	strb	r2, [r3, #0]
 8002c12:	e05e      	b.n	8002cd2 <UART_SetConfig+0x1fa>
 8002c14:	231b      	movs	r3, #27
 8002c16:	2218      	movs	r2, #24
 8002c18:	189b      	adds	r3, r3, r2
 8002c1a:	19db      	adds	r3, r3, r7
 8002c1c:	2204      	movs	r2, #4
 8002c1e:	701a      	strb	r2, [r3, #0]
 8002c20:	e057      	b.n	8002cd2 <UART_SetConfig+0x1fa>
 8002c22:	231b      	movs	r3, #27
 8002c24:	2218      	movs	r2, #24
 8002c26:	189b      	adds	r3, r3, r2
 8002c28:	19db      	adds	r3, r3, r7
 8002c2a:	2208      	movs	r2, #8
 8002c2c:	701a      	strb	r2, [r3, #0]
 8002c2e:	e050      	b.n	8002cd2 <UART_SetConfig+0x1fa>
 8002c30:	231b      	movs	r3, #27
 8002c32:	2218      	movs	r2, #24
 8002c34:	189b      	adds	r3, r3, r2
 8002c36:	19db      	adds	r3, r3, r7
 8002c38:	2210      	movs	r2, #16
 8002c3a:	701a      	strb	r2, [r3, #0]
 8002c3c:	e049      	b.n	8002cd2 <UART_SetConfig+0x1fa>
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a7a      	ldr	r2, [pc, #488]	; (8002e2c <UART_SetConfig+0x354>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d13e      	bne.n	8002cc6 <UART_SetConfig+0x1ee>
 8002c48:	4b7b      	ldr	r3, [pc, #492]	; (8002e38 <UART_SetConfig+0x360>)
 8002c4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c4c:	23c0      	movs	r3, #192	; 0xc0
 8002c4e:	011b      	lsls	r3, r3, #4
 8002c50:	4013      	ands	r3, r2
 8002c52:	22c0      	movs	r2, #192	; 0xc0
 8002c54:	0112      	lsls	r2, r2, #4
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d027      	beq.n	8002caa <UART_SetConfig+0x1d2>
 8002c5a:	22c0      	movs	r2, #192	; 0xc0
 8002c5c:	0112      	lsls	r2, r2, #4
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d82a      	bhi.n	8002cb8 <UART_SetConfig+0x1e0>
 8002c62:	2280      	movs	r2, #128	; 0x80
 8002c64:	0112      	lsls	r2, r2, #4
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d011      	beq.n	8002c8e <UART_SetConfig+0x1b6>
 8002c6a:	2280      	movs	r2, #128	; 0x80
 8002c6c:	0112      	lsls	r2, r2, #4
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d822      	bhi.n	8002cb8 <UART_SetConfig+0x1e0>
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d004      	beq.n	8002c80 <UART_SetConfig+0x1a8>
 8002c76:	2280      	movs	r2, #128	; 0x80
 8002c78:	00d2      	lsls	r2, r2, #3
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d00e      	beq.n	8002c9c <UART_SetConfig+0x1c4>
 8002c7e:	e01b      	b.n	8002cb8 <UART_SetConfig+0x1e0>
 8002c80:	231b      	movs	r3, #27
 8002c82:	2218      	movs	r2, #24
 8002c84:	189b      	adds	r3, r3, r2
 8002c86:	19db      	adds	r3, r3, r7
 8002c88:	2200      	movs	r2, #0
 8002c8a:	701a      	strb	r2, [r3, #0]
 8002c8c:	e021      	b.n	8002cd2 <UART_SetConfig+0x1fa>
 8002c8e:	231b      	movs	r3, #27
 8002c90:	2218      	movs	r2, #24
 8002c92:	189b      	adds	r3, r3, r2
 8002c94:	19db      	adds	r3, r3, r7
 8002c96:	2202      	movs	r2, #2
 8002c98:	701a      	strb	r2, [r3, #0]
 8002c9a:	e01a      	b.n	8002cd2 <UART_SetConfig+0x1fa>
 8002c9c:	231b      	movs	r3, #27
 8002c9e:	2218      	movs	r2, #24
 8002ca0:	189b      	adds	r3, r3, r2
 8002ca2:	19db      	adds	r3, r3, r7
 8002ca4:	2204      	movs	r2, #4
 8002ca6:	701a      	strb	r2, [r3, #0]
 8002ca8:	e013      	b.n	8002cd2 <UART_SetConfig+0x1fa>
 8002caa:	231b      	movs	r3, #27
 8002cac:	2218      	movs	r2, #24
 8002cae:	189b      	adds	r3, r3, r2
 8002cb0:	19db      	adds	r3, r3, r7
 8002cb2:	2208      	movs	r2, #8
 8002cb4:	701a      	strb	r2, [r3, #0]
 8002cb6:	e00c      	b.n	8002cd2 <UART_SetConfig+0x1fa>
 8002cb8:	231b      	movs	r3, #27
 8002cba:	2218      	movs	r2, #24
 8002cbc:	189b      	adds	r3, r3, r2
 8002cbe:	19db      	adds	r3, r3, r7
 8002cc0:	2210      	movs	r2, #16
 8002cc2:	701a      	strb	r2, [r3, #0]
 8002cc4:	e005      	b.n	8002cd2 <UART_SetConfig+0x1fa>
 8002cc6:	231b      	movs	r3, #27
 8002cc8:	2218      	movs	r2, #24
 8002cca:	189b      	adds	r3, r3, r2
 8002ccc:	19db      	adds	r3, r3, r7
 8002cce:	2210      	movs	r2, #16
 8002cd0:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a55      	ldr	r2, [pc, #340]	; (8002e2c <UART_SetConfig+0x354>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d000      	beq.n	8002cde <UART_SetConfig+0x206>
 8002cdc:	e084      	b.n	8002de8 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002cde:	231b      	movs	r3, #27
 8002ce0:	2218      	movs	r2, #24
 8002ce2:	189b      	adds	r3, r3, r2
 8002ce4:	19db      	adds	r3, r3, r7
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	2b08      	cmp	r3, #8
 8002cea:	d01d      	beq.n	8002d28 <UART_SetConfig+0x250>
 8002cec:	dc20      	bgt.n	8002d30 <UART_SetConfig+0x258>
 8002cee:	2b04      	cmp	r3, #4
 8002cf0:	d015      	beq.n	8002d1e <UART_SetConfig+0x246>
 8002cf2:	dc1d      	bgt.n	8002d30 <UART_SetConfig+0x258>
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d002      	beq.n	8002cfe <UART_SetConfig+0x226>
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	d005      	beq.n	8002d08 <UART_SetConfig+0x230>
 8002cfc:	e018      	b.n	8002d30 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cfe:	f7fe ffe1 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 8002d02:	0003      	movs	r3, r0
 8002d04:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d06:	e01c      	b.n	8002d42 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d08:	4b4b      	ldr	r3, [pc, #300]	; (8002e38 <UART_SetConfig+0x360>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2210      	movs	r2, #16
 8002d0e:	4013      	ands	r3, r2
 8002d10:	d002      	beq.n	8002d18 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002d12:	4b4b      	ldr	r3, [pc, #300]	; (8002e40 <UART_SetConfig+0x368>)
 8002d14:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002d16:	e014      	b.n	8002d42 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8002d18:	4b4a      	ldr	r3, [pc, #296]	; (8002e44 <UART_SetConfig+0x36c>)
 8002d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d1c:	e011      	b.n	8002d42 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d1e:	f7fe ff21 	bl	8001b64 <HAL_RCC_GetSysClockFreq>
 8002d22:	0003      	movs	r3, r0
 8002d24:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d26:	e00c      	b.n	8002d42 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d28:	2380      	movs	r3, #128	; 0x80
 8002d2a:	021b      	lsls	r3, r3, #8
 8002d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d2e:	e008      	b.n	8002d42 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8002d30:	2300      	movs	r3, #0
 8002d32:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002d34:	231a      	movs	r3, #26
 8002d36:	2218      	movs	r2, #24
 8002d38:	189b      	adds	r3, r3, r2
 8002d3a:	19db      	adds	r3, r3, r7
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	701a      	strb	r2, [r3, #0]
        break;
 8002d40:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d100      	bne.n	8002d4a <UART_SetConfig+0x272>
 8002d48:	e132      	b.n	8002fb0 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	685a      	ldr	r2, [r3, #4]
 8002d4e:	0013      	movs	r3, r2
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	189b      	adds	r3, r3, r2
 8002d54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d305      	bcc.n	8002d66 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002d60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d906      	bls.n	8002d74 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8002d66:	231a      	movs	r3, #26
 8002d68:	2218      	movs	r2, #24
 8002d6a:	189b      	adds	r3, r3, r2
 8002d6c:	19db      	adds	r3, r3, r7
 8002d6e:	2201      	movs	r2, #1
 8002d70:	701a      	strb	r2, [r3, #0]
 8002d72:	e11d      	b.n	8002fb0 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d76:	613b      	str	r3, [r7, #16]
 8002d78:	2300      	movs	r3, #0
 8002d7a:	617b      	str	r3, [r7, #20]
 8002d7c:	6939      	ldr	r1, [r7, #16]
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	000b      	movs	r3, r1
 8002d82:	0e1b      	lsrs	r3, r3, #24
 8002d84:	0010      	movs	r0, r2
 8002d86:	0205      	lsls	r5, r0, #8
 8002d88:	431d      	orrs	r5, r3
 8002d8a:	000b      	movs	r3, r1
 8002d8c:	021c      	lsls	r4, r3, #8
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	085b      	lsrs	r3, r3, #1
 8002d94:	60bb      	str	r3, [r7, #8]
 8002d96:	2300      	movs	r3, #0
 8002d98:	60fb      	str	r3, [r7, #12]
 8002d9a:	68b8      	ldr	r0, [r7, #8]
 8002d9c:	68f9      	ldr	r1, [r7, #12]
 8002d9e:	1900      	adds	r0, r0, r4
 8002da0:	4169      	adcs	r1, r5
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	603b      	str	r3, [r7, #0]
 8002da8:	2300      	movs	r3, #0
 8002daa:	607b      	str	r3, [r7, #4]
 8002dac:	683a      	ldr	r2, [r7, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f7fd fa36 	bl	8000220 <__aeabi_uldivmod>
 8002db4:	0002      	movs	r2, r0
 8002db6:	000b      	movs	r3, r1
 8002db8:	0013      	movs	r3, r2
 8002dba:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002dbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002dbe:	23c0      	movs	r3, #192	; 0xc0
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d309      	bcc.n	8002dda <UART_SetConfig+0x302>
 8002dc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002dc8:	2380      	movs	r3, #128	; 0x80
 8002dca:	035b      	lsls	r3, r3, #13
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d204      	bcs.n	8002dda <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002dd6:	60da      	str	r2, [r3, #12]
 8002dd8:	e0ea      	b.n	8002fb0 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8002dda:	231a      	movs	r3, #26
 8002ddc:	2218      	movs	r2, #24
 8002dde:	189b      	adds	r3, r3, r2
 8002de0:	19db      	adds	r3, r3, r7
 8002de2:	2201      	movs	r2, #1
 8002de4:	701a      	strb	r2, [r3, #0]
 8002de6:	e0e3      	b.n	8002fb0 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	69da      	ldr	r2, [r3, #28]
 8002dec:	2380      	movs	r3, #128	; 0x80
 8002dee:	021b      	lsls	r3, r3, #8
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d000      	beq.n	8002df6 <UART_SetConfig+0x31e>
 8002df4:	e085      	b.n	8002f02 <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8002df6:	231b      	movs	r3, #27
 8002df8:	2218      	movs	r2, #24
 8002dfa:	189b      	adds	r3, r3, r2
 8002dfc:	19db      	adds	r3, r3, r7
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	2b08      	cmp	r3, #8
 8002e02:	d837      	bhi.n	8002e74 <UART_SetConfig+0x39c>
 8002e04:	009a      	lsls	r2, r3, #2
 8002e06:	4b10      	ldr	r3, [pc, #64]	; (8002e48 <UART_SetConfig+0x370>)
 8002e08:	18d3      	adds	r3, r2, r3
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e0e:	f7fe ff59 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 8002e12:	0003      	movs	r3, r0
 8002e14:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e16:	e036      	b.n	8002e86 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e18:	f7fe ff6a 	bl	8001cf0 <HAL_RCC_GetPCLK2Freq>
 8002e1c:	0003      	movs	r3, r0
 8002e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e20:	e031      	b.n	8002e86 <UART_SetConfig+0x3ae>
 8002e22:	46c0      	nop			; (mov r8, r8)
 8002e24:	efff69f3 	.word	0xefff69f3
 8002e28:	ffffcfff 	.word	0xffffcfff
 8002e2c:	40004800 	.word	0x40004800
 8002e30:	fffff4ff 	.word	0xfffff4ff
 8002e34:	40013800 	.word	0x40013800
 8002e38:	40021000 	.word	0x40021000
 8002e3c:	40004400 	.word	0x40004400
 8002e40:	003d0900 	.word	0x003d0900
 8002e44:	00f42400 	.word	0x00f42400
 8002e48:	08003e60 	.word	0x08003e60
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e4c:	4b60      	ldr	r3, [pc, #384]	; (8002fd0 <UART_SetConfig+0x4f8>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2210      	movs	r2, #16
 8002e52:	4013      	ands	r3, r2
 8002e54:	d002      	beq.n	8002e5c <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002e56:	4b5f      	ldr	r3, [pc, #380]	; (8002fd4 <UART_SetConfig+0x4fc>)
 8002e58:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002e5a:	e014      	b.n	8002e86 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8002e5c:	4b5e      	ldr	r3, [pc, #376]	; (8002fd8 <UART_SetConfig+0x500>)
 8002e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e60:	e011      	b.n	8002e86 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e62:	f7fe fe7f 	bl	8001b64 <HAL_RCC_GetSysClockFreq>
 8002e66:	0003      	movs	r3, r0
 8002e68:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e6a:	e00c      	b.n	8002e86 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e6c:	2380      	movs	r3, #128	; 0x80
 8002e6e:	021b      	lsls	r3, r3, #8
 8002e70:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e72:	e008      	b.n	8002e86 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8002e74:	2300      	movs	r3, #0
 8002e76:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002e78:	231a      	movs	r3, #26
 8002e7a:	2218      	movs	r2, #24
 8002e7c:	189b      	adds	r3, r3, r2
 8002e7e:	19db      	adds	r3, r3, r7
 8002e80:	2201      	movs	r2, #1
 8002e82:	701a      	strb	r2, [r3, #0]
        break;
 8002e84:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d100      	bne.n	8002e8e <UART_SetConfig+0x3b6>
 8002e8c:	e090      	b.n	8002fb0 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e90:	005a      	lsls	r2, r3, #1
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	085b      	lsrs	r3, r3, #1
 8002e98:	18d2      	adds	r2, r2, r3
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	0019      	movs	r1, r3
 8002ea0:	0010      	movs	r0, r2
 8002ea2:	f7fd f931 	bl	8000108 <__udivsi3>
 8002ea6:	0003      	movs	r3, r0
 8002ea8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eac:	2b0f      	cmp	r3, #15
 8002eae:	d921      	bls.n	8002ef4 <UART_SetConfig+0x41c>
 8002eb0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002eb2:	2380      	movs	r3, #128	; 0x80
 8002eb4:	025b      	lsls	r3, r3, #9
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d21c      	bcs.n	8002ef4 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ebc:	b29a      	uxth	r2, r3
 8002ebe:	200e      	movs	r0, #14
 8002ec0:	2418      	movs	r4, #24
 8002ec2:	1903      	adds	r3, r0, r4
 8002ec4:	19db      	adds	r3, r3, r7
 8002ec6:	210f      	movs	r1, #15
 8002ec8:	438a      	bics	r2, r1
 8002eca:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ece:	085b      	lsrs	r3, r3, #1
 8002ed0:	b29b      	uxth	r3, r3
 8002ed2:	2207      	movs	r2, #7
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	b299      	uxth	r1, r3
 8002ed8:	1903      	adds	r3, r0, r4
 8002eda:	19db      	adds	r3, r3, r7
 8002edc:	1902      	adds	r2, r0, r4
 8002ede:	19d2      	adds	r2, r2, r7
 8002ee0:	8812      	ldrh	r2, [r2, #0]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	1902      	adds	r2, r0, r4
 8002eec:	19d2      	adds	r2, r2, r7
 8002eee:	8812      	ldrh	r2, [r2, #0]
 8002ef0:	60da      	str	r2, [r3, #12]
 8002ef2:	e05d      	b.n	8002fb0 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8002ef4:	231a      	movs	r3, #26
 8002ef6:	2218      	movs	r2, #24
 8002ef8:	189b      	adds	r3, r3, r2
 8002efa:	19db      	adds	r3, r3, r7
 8002efc:	2201      	movs	r2, #1
 8002efe:	701a      	strb	r2, [r3, #0]
 8002f00:	e056      	b.n	8002fb0 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002f02:	231b      	movs	r3, #27
 8002f04:	2218      	movs	r2, #24
 8002f06:	189b      	adds	r3, r3, r2
 8002f08:	19db      	adds	r3, r3, r7
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	2b08      	cmp	r3, #8
 8002f0e:	d822      	bhi.n	8002f56 <UART_SetConfig+0x47e>
 8002f10:	009a      	lsls	r2, r3, #2
 8002f12:	4b32      	ldr	r3, [pc, #200]	; (8002fdc <UART_SetConfig+0x504>)
 8002f14:	18d3      	adds	r3, r2, r3
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f1a:	f7fe fed3 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 8002f1e:	0003      	movs	r3, r0
 8002f20:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f22:	e021      	b.n	8002f68 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f24:	f7fe fee4 	bl	8001cf0 <HAL_RCC_GetPCLK2Freq>
 8002f28:	0003      	movs	r3, r0
 8002f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f2c:	e01c      	b.n	8002f68 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f2e:	4b28      	ldr	r3, [pc, #160]	; (8002fd0 <UART_SetConfig+0x4f8>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	2210      	movs	r2, #16
 8002f34:	4013      	ands	r3, r2
 8002f36:	d002      	beq.n	8002f3e <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002f38:	4b26      	ldr	r3, [pc, #152]	; (8002fd4 <UART_SetConfig+0x4fc>)
 8002f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002f3c:	e014      	b.n	8002f68 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 8002f3e:	4b26      	ldr	r3, [pc, #152]	; (8002fd8 <UART_SetConfig+0x500>)
 8002f40:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f42:	e011      	b.n	8002f68 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f44:	f7fe fe0e 	bl	8001b64 <HAL_RCC_GetSysClockFreq>
 8002f48:	0003      	movs	r3, r0
 8002f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f4c:	e00c      	b.n	8002f68 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f4e:	2380      	movs	r3, #128	; 0x80
 8002f50:	021b      	lsls	r3, r3, #8
 8002f52:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f54:	e008      	b.n	8002f68 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 8002f56:	2300      	movs	r3, #0
 8002f58:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002f5a:	231a      	movs	r3, #26
 8002f5c:	2218      	movs	r2, #24
 8002f5e:	189b      	adds	r3, r3, r2
 8002f60:	19db      	adds	r3, r3, r7
 8002f62:	2201      	movs	r2, #1
 8002f64:	701a      	strb	r2, [r3, #0]
        break;
 8002f66:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d020      	beq.n	8002fb0 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	085a      	lsrs	r2, r3, #1
 8002f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f76:	18d2      	adds	r2, r2, r3
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	0019      	movs	r1, r3
 8002f7e:	0010      	movs	r0, r2
 8002f80:	f7fd f8c2 	bl	8000108 <__udivsi3>
 8002f84:	0003      	movs	r3, r0
 8002f86:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f8a:	2b0f      	cmp	r3, #15
 8002f8c:	d90a      	bls.n	8002fa4 <UART_SetConfig+0x4cc>
 8002f8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f90:	2380      	movs	r3, #128	; 0x80
 8002f92:	025b      	lsls	r3, r3, #9
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d205      	bcs.n	8002fa4 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	60da      	str	r2, [r3, #12]
 8002fa2:	e005      	b.n	8002fb0 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8002fa4:	231a      	movs	r3, #26
 8002fa6:	2218      	movs	r2, #24
 8002fa8:	189b      	adds	r3, r3, r2
 8002faa:	19db      	adds	r3, r3, r7
 8002fac:	2201      	movs	r2, #1
 8002fae:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002fbc:	231a      	movs	r3, #26
 8002fbe:	2218      	movs	r2, #24
 8002fc0:	189b      	adds	r3, r3, r2
 8002fc2:	19db      	adds	r3, r3, r7
 8002fc4:	781b      	ldrb	r3, [r3, #0]
}
 8002fc6:	0018      	movs	r0, r3
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	b00e      	add	sp, #56	; 0x38
 8002fcc:	bdb0      	pop	{r4, r5, r7, pc}
 8002fce:	46c0      	nop			; (mov r8, r8)
 8002fd0:	40021000 	.word	0x40021000
 8002fd4:	003d0900 	.word	0x003d0900
 8002fd8:	00f42400 	.word	0x00f42400
 8002fdc:	08003e84 	.word	0x08003e84

08002fe0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fec:	2201      	movs	r2, #1
 8002fee:	4013      	ands	r3, r2
 8002ff0:	d00b      	beq.n	800300a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	4a4a      	ldr	r2, [pc, #296]	; (8003124 <UART_AdvFeatureConfig+0x144>)
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	0019      	movs	r1, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	430a      	orrs	r2, r1
 8003008:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300e:	2202      	movs	r2, #2
 8003010:	4013      	ands	r3, r2
 8003012:	d00b      	beq.n	800302c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	4a43      	ldr	r2, [pc, #268]	; (8003128 <UART_AdvFeatureConfig+0x148>)
 800301c:	4013      	ands	r3, r2
 800301e:	0019      	movs	r1, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	430a      	orrs	r2, r1
 800302a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003030:	2204      	movs	r2, #4
 8003032:	4013      	ands	r3, r2
 8003034:	d00b      	beq.n	800304e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	4a3b      	ldr	r2, [pc, #236]	; (800312c <UART_AdvFeatureConfig+0x14c>)
 800303e:	4013      	ands	r3, r2
 8003040:	0019      	movs	r1, r3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	430a      	orrs	r2, r1
 800304c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003052:	2208      	movs	r2, #8
 8003054:	4013      	ands	r3, r2
 8003056:	d00b      	beq.n	8003070 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	4a34      	ldr	r2, [pc, #208]	; (8003130 <UART_AdvFeatureConfig+0x150>)
 8003060:	4013      	ands	r3, r2
 8003062:	0019      	movs	r1, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	430a      	orrs	r2, r1
 800306e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003074:	2210      	movs	r2, #16
 8003076:	4013      	ands	r3, r2
 8003078:	d00b      	beq.n	8003092 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	4a2c      	ldr	r2, [pc, #176]	; (8003134 <UART_AdvFeatureConfig+0x154>)
 8003082:	4013      	ands	r3, r2
 8003084:	0019      	movs	r1, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	430a      	orrs	r2, r1
 8003090:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003096:	2220      	movs	r2, #32
 8003098:	4013      	ands	r3, r2
 800309a:	d00b      	beq.n	80030b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	4a25      	ldr	r2, [pc, #148]	; (8003138 <UART_AdvFeatureConfig+0x158>)
 80030a4:	4013      	ands	r3, r2
 80030a6:	0019      	movs	r1, r3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	430a      	orrs	r2, r1
 80030b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b8:	2240      	movs	r2, #64	; 0x40
 80030ba:	4013      	ands	r3, r2
 80030bc:	d01d      	beq.n	80030fa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	4a1d      	ldr	r2, [pc, #116]	; (800313c <UART_AdvFeatureConfig+0x15c>)
 80030c6:	4013      	ands	r3, r2
 80030c8:	0019      	movs	r1, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	430a      	orrs	r2, r1
 80030d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030da:	2380      	movs	r3, #128	; 0x80
 80030dc:	035b      	lsls	r3, r3, #13
 80030de:	429a      	cmp	r2, r3
 80030e0:	d10b      	bne.n	80030fa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	4a15      	ldr	r2, [pc, #84]	; (8003140 <UART_AdvFeatureConfig+0x160>)
 80030ea:	4013      	ands	r3, r2
 80030ec:	0019      	movs	r1, r3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	430a      	orrs	r2, r1
 80030f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030fe:	2280      	movs	r2, #128	; 0x80
 8003100:	4013      	ands	r3, r2
 8003102:	d00b      	beq.n	800311c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	4a0e      	ldr	r2, [pc, #56]	; (8003144 <UART_AdvFeatureConfig+0x164>)
 800310c:	4013      	ands	r3, r2
 800310e:	0019      	movs	r1, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	430a      	orrs	r2, r1
 800311a:	605a      	str	r2, [r3, #4]
  }
}
 800311c:	46c0      	nop			; (mov r8, r8)
 800311e:	46bd      	mov	sp, r7
 8003120:	b002      	add	sp, #8
 8003122:	bd80      	pop	{r7, pc}
 8003124:	fffdffff 	.word	0xfffdffff
 8003128:	fffeffff 	.word	0xfffeffff
 800312c:	fffbffff 	.word	0xfffbffff
 8003130:	ffff7fff 	.word	0xffff7fff
 8003134:	ffffefff 	.word	0xffffefff
 8003138:	ffffdfff 	.word	0xffffdfff
 800313c:	ffefffff 	.word	0xffefffff
 8003140:	ff9fffff 	.word	0xff9fffff
 8003144:	fff7ffff 	.word	0xfff7ffff

08003148 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b092      	sub	sp, #72	; 0x48
 800314c:	af02      	add	r7, sp, #8
 800314e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2284      	movs	r2, #132	; 0x84
 8003154:	2100      	movs	r1, #0
 8003156:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003158:	f7fd fd10 	bl	8000b7c <HAL_GetTick>
 800315c:	0003      	movs	r3, r0
 800315e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	2208      	movs	r2, #8
 8003168:	4013      	ands	r3, r2
 800316a:	2b08      	cmp	r3, #8
 800316c:	d12c      	bne.n	80031c8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800316e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003170:	2280      	movs	r2, #128	; 0x80
 8003172:	0391      	lsls	r1, r2, #14
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	4a46      	ldr	r2, [pc, #280]	; (8003290 <UART_CheckIdleState+0x148>)
 8003178:	9200      	str	r2, [sp, #0]
 800317a:	2200      	movs	r2, #0
 800317c:	f000 f88c 	bl	8003298 <UART_WaitOnFlagUntilTimeout>
 8003180:	1e03      	subs	r3, r0, #0
 8003182:	d021      	beq.n	80031c8 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003184:	f3ef 8310 	mrs	r3, PRIMASK
 8003188:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800318a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800318c:	63bb      	str	r3, [r7, #56]	; 0x38
 800318e:	2301      	movs	r3, #1
 8003190:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003194:	f383 8810 	msr	PRIMASK, r3
}
 8003198:	46c0      	nop			; (mov r8, r8)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2180      	movs	r1, #128	; 0x80
 80031a6:	438a      	bics	r2, r1
 80031a8:	601a      	str	r2, [r3, #0]
 80031aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031b0:	f383 8810 	msr	PRIMASK, r3
}
 80031b4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2220      	movs	r2, #32
 80031ba:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2278      	movs	r2, #120	; 0x78
 80031c0:	2100      	movs	r1, #0
 80031c2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e05f      	b.n	8003288 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2204      	movs	r2, #4
 80031d0:	4013      	ands	r3, r2
 80031d2:	2b04      	cmp	r3, #4
 80031d4:	d146      	bne.n	8003264 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031d8:	2280      	movs	r2, #128	; 0x80
 80031da:	03d1      	lsls	r1, r2, #15
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	4a2c      	ldr	r2, [pc, #176]	; (8003290 <UART_CheckIdleState+0x148>)
 80031e0:	9200      	str	r2, [sp, #0]
 80031e2:	2200      	movs	r2, #0
 80031e4:	f000 f858 	bl	8003298 <UART_WaitOnFlagUntilTimeout>
 80031e8:	1e03      	subs	r3, r0, #0
 80031ea:	d03b      	beq.n	8003264 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031ec:	f3ef 8310 	mrs	r3, PRIMASK
 80031f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80031f2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031f4:	637b      	str	r3, [r7, #52]	; 0x34
 80031f6:	2301      	movs	r3, #1
 80031f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	f383 8810 	msr	PRIMASK, r3
}
 8003200:	46c0      	nop			; (mov r8, r8)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4921      	ldr	r1, [pc, #132]	; (8003294 <UART_CheckIdleState+0x14c>)
 800320e:	400a      	ands	r2, r1
 8003210:	601a      	str	r2, [r3, #0]
 8003212:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003214:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	f383 8810 	msr	PRIMASK, r3
}
 800321c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800321e:	f3ef 8310 	mrs	r3, PRIMASK
 8003222:	61bb      	str	r3, [r7, #24]
  return(result);
 8003224:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003226:	633b      	str	r3, [r7, #48]	; 0x30
 8003228:	2301      	movs	r3, #1
 800322a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	f383 8810 	msr	PRIMASK, r3
}
 8003232:	46c0      	nop			; (mov r8, r8)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	689a      	ldr	r2, [r3, #8]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2101      	movs	r1, #1
 8003240:	438a      	bics	r2, r1
 8003242:	609a      	str	r2, [r3, #8]
 8003244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003246:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003248:	6a3b      	ldr	r3, [r7, #32]
 800324a:	f383 8810 	msr	PRIMASK, r3
}
 800324e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2280      	movs	r2, #128	; 0x80
 8003254:	2120      	movs	r1, #32
 8003256:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2278      	movs	r2, #120	; 0x78
 800325c:	2100      	movs	r1, #0
 800325e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e011      	b.n	8003288 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2220      	movs	r2, #32
 8003268:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2280      	movs	r2, #128	; 0x80
 800326e:	2120      	movs	r1, #32
 8003270:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2200      	movs	r2, #0
 800327c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2278      	movs	r2, #120	; 0x78
 8003282:	2100      	movs	r1, #0
 8003284:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003286:	2300      	movs	r3, #0
}
 8003288:	0018      	movs	r0, r3
 800328a:	46bd      	mov	sp, r7
 800328c:	b010      	add	sp, #64	; 0x40
 800328e:	bd80      	pop	{r7, pc}
 8003290:	01ffffff 	.word	0x01ffffff
 8003294:	fffffedf 	.word	0xfffffedf

08003298 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	603b      	str	r3, [r7, #0]
 80032a4:	1dfb      	adds	r3, r7, #7
 80032a6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032a8:	e04b      	b.n	8003342 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	3301      	adds	r3, #1
 80032ae:	d048      	beq.n	8003342 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032b0:	f7fd fc64 	bl	8000b7c <HAL_GetTick>
 80032b4:	0002      	movs	r2, r0
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d302      	bcc.n	80032c6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80032c0:	69bb      	ldr	r3, [r7, #24]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d101      	bne.n	80032ca <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e04b      	b.n	8003362 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2204      	movs	r2, #4
 80032d2:	4013      	ands	r3, r2
 80032d4:	d035      	beq.n	8003342 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	69db      	ldr	r3, [r3, #28]
 80032dc:	2208      	movs	r2, #8
 80032de:	4013      	ands	r3, r2
 80032e0:	2b08      	cmp	r3, #8
 80032e2:	d111      	bne.n	8003308 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2208      	movs	r2, #8
 80032ea:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	0018      	movs	r0, r3
 80032f0:	f000 f83c 	bl	800336c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2284      	movs	r2, #132	; 0x84
 80032f8:	2108      	movs	r1, #8
 80032fa:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2278      	movs	r2, #120	; 0x78
 8003300:	2100      	movs	r1, #0
 8003302:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e02c      	b.n	8003362 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	69da      	ldr	r2, [r3, #28]
 800330e:	2380      	movs	r3, #128	; 0x80
 8003310:	011b      	lsls	r3, r3, #4
 8003312:	401a      	ands	r2, r3
 8003314:	2380      	movs	r3, #128	; 0x80
 8003316:	011b      	lsls	r3, r3, #4
 8003318:	429a      	cmp	r2, r3
 800331a:	d112      	bne.n	8003342 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2280      	movs	r2, #128	; 0x80
 8003322:	0112      	lsls	r2, r2, #4
 8003324:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	0018      	movs	r0, r3
 800332a:	f000 f81f 	bl	800336c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2284      	movs	r2, #132	; 0x84
 8003332:	2120      	movs	r1, #32
 8003334:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2278      	movs	r2, #120	; 0x78
 800333a:	2100      	movs	r1, #0
 800333c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800333e:	2303      	movs	r3, #3
 8003340:	e00f      	b.n	8003362 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	69db      	ldr	r3, [r3, #28]
 8003348:	68ba      	ldr	r2, [r7, #8]
 800334a:	4013      	ands	r3, r2
 800334c:	68ba      	ldr	r2, [r7, #8]
 800334e:	1ad3      	subs	r3, r2, r3
 8003350:	425a      	negs	r2, r3
 8003352:	4153      	adcs	r3, r2
 8003354:	b2db      	uxtb	r3, r3
 8003356:	001a      	movs	r2, r3
 8003358:	1dfb      	adds	r3, r7, #7
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	429a      	cmp	r2, r3
 800335e:	d0a4      	beq.n	80032aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003360:	2300      	movs	r3, #0
}
 8003362:	0018      	movs	r0, r3
 8003364:	46bd      	mov	sp, r7
 8003366:	b004      	add	sp, #16
 8003368:	bd80      	pop	{r7, pc}
	...

0800336c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b08e      	sub	sp, #56	; 0x38
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003374:	f3ef 8310 	mrs	r3, PRIMASK
 8003378:	617b      	str	r3, [r7, #20]
  return(result);
 800337a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800337c:	637b      	str	r3, [r7, #52]	; 0x34
 800337e:	2301      	movs	r3, #1
 8003380:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	f383 8810 	msr	PRIMASK, r3
}
 8003388:	46c0      	nop			; (mov r8, r8)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4926      	ldr	r1, [pc, #152]	; (8003430 <UART_EndRxTransfer+0xc4>)
 8003396:	400a      	ands	r2, r1
 8003398:	601a      	str	r2, [r3, #0]
 800339a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800339c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	f383 8810 	msr	PRIMASK, r3
}
 80033a4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033a6:	f3ef 8310 	mrs	r3, PRIMASK
 80033aa:	623b      	str	r3, [r7, #32]
  return(result);
 80033ac:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033ae:	633b      	str	r3, [r7, #48]	; 0x30
 80033b0:	2301      	movs	r3, #1
 80033b2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b6:	f383 8810 	msr	PRIMASK, r3
}
 80033ba:	46c0      	nop			; (mov r8, r8)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	689a      	ldr	r2, [r3, #8]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2101      	movs	r1, #1
 80033c8:	438a      	bics	r2, r1
 80033ca:	609a      	str	r2, [r3, #8]
 80033cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ce:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033d2:	f383 8810 	msr	PRIMASK, r3
}
 80033d6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d118      	bne.n	8003412 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033e0:	f3ef 8310 	mrs	r3, PRIMASK
 80033e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80033e6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80033ea:	2301      	movs	r3, #1
 80033ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	f383 8810 	msr	PRIMASK, r3
}
 80033f4:	46c0      	nop			; (mov r8, r8)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2110      	movs	r1, #16
 8003402:	438a      	bics	r2, r1
 8003404:	601a      	str	r2, [r3, #0]
 8003406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003408:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	f383 8810 	msr	PRIMASK, r3
}
 8003410:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2280      	movs	r2, #128	; 0x80
 8003416:	2120      	movs	r1, #32
 8003418:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003426:	46c0      	nop			; (mov r8, r8)
 8003428:	46bd      	mov	sp, r7
 800342a:	b00e      	add	sp, #56	; 0x38
 800342c:	bd80      	pop	{r7, pc}
 800342e:	46c0      	nop			; (mov r8, r8)
 8003430:	fffffedf 	.word	0xfffffedf

08003434 <std>:
 8003434:	2300      	movs	r3, #0
 8003436:	b510      	push	{r4, lr}
 8003438:	0004      	movs	r4, r0
 800343a:	6003      	str	r3, [r0, #0]
 800343c:	6043      	str	r3, [r0, #4]
 800343e:	6083      	str	r3, [r0, #8]
 8003440:	8181      	strh	r1, [r0, #12]
 8003442:	6643      	str	r3, [r0, #100]	; 0x64
 8003444:	81c2      	strh	r2, [r0, #14]
 8003446:	6103      	str	r3, [r0, #16]
 8003448:	6143      	str	r3, [r0, #20]
 800344a:	6183      	str	r3, [r0, #24]
 800344c:	0019      	movs	r1, r3
 800344e:	2208      	movs	r2, #8
 8003450:	305c      	adds	r0, #92	; 0x5c
 8003452:	f000 fa05 	bl	8003860 <memset>
 8003456:	4b0b      	ldr	r3, [pc, #44]	; (8003484 <std+0x50>)
 8003458:	6224      	str	r4, [r4, #32]
 800345a:	6263      	str	r3, [r4, #36]	; 0x24
 800345c:	4b0a      	ldr	r3, [pc, #40]	; (8003488 <std+0x54>)
 800345e:	62a3      	str	r3, [r4, #40]	; 0x28
 8003460:	4b0a      	ldr	r3, [pc, #40]	; (800348c <std+0x58>)
 8003462:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003464:	4b0a      	ldr	r3, [pc, #40]	; (8003490 <std+0x5c>)
 8003466:	6323      	str	r3, [r4, #48]	; 0x30
 8003468:	4b0a      	ldr	r3, [pc, #40]	; (8003494 <std+0x60>)
 800346a:	429c      	cmp	r4, r3
 800346c:	d005      	beq.n	800347a <std+0x46>
 800346e:	4b0a      	ldr	r3, [pc, #40]	; (8003498 <std+0x64>)
 8003470:	429c      	cmp	r4, r3
 8003472:	d002      	beq.n	800347a <std+0x46>
 8003474:	4b09      	ldr	r3, [pc, #36]	; (800349c <std+0x68>)
 8003476:	429c      	cmp	r4, r3
 8003478:	d103      	bne.n	8003482 <std+0x4e>
 800347a:	0020      	movs	r0, r4
 800347c:	3058      	adds	r0, #88	; 0x58
 800347e:	f000 fa6f 	bl	8003960 <__retarget_lock_init_recursive>
 8003482:	bd10      	pop	{r4, pc}
 8003484:	0800367d 	.word	0x0800367d
 8003488:	080036a5 	.word	0x080036a5
 800348c:	080036dd 	.word	0x080036dd
 8003490:	08003709 	.word	0x08003709
 8003494:	20000194 	.word	0x20000194
 8003498:	200001fc 	.word	0x200001fc
 800349c:	20000264 	.word	0x20000264

080034a0 <stdio_exit_handler>:
 80034a0:	b510      	push	{r4, lr}
 80034a2:	4a03      	ldr	r2, [pc, #12]	; (80034b0 <stdio_exit_handler+0x10>)
 80034a4:	4903      	ldr	r1, [pc, #12]	; (80034b4 <stdio_exit_handler+0x14>)
 80034a6:	4804      	ldr	r0, [pc, #16]	; (80034b8 <stdio_exit_handler+0x18>)
 80034a8:	f000 f86c 	bl	8003584 <_fwalk_sglue>
 80034ac:	bd10      	pop	{r4, pc}
 80034ae:	46c0      	nop			; (mov r8, r8)
 80034b0:	20000020 	.word	0x20000020
 80034b4:	08003c79 	.word	0x08003c79
 80034b8:	2000002c 	.word	0x2000002c

080034bc <cleanup_stdio>:
 80034bc:	6841      	ldr	r1, [r0, #4]
 80034be:	4b0b      	ldr	r3, [pc, #44]	; (80034ec <cleanup_stdio+0x30>)
 80034c0:	b510      	push	{r4, lr}
 80034c2:	0004      	movs	r4, r0
 80034c4:	4299      	cmp	r1, r3
 80034c6:	d001      	beq.n	80034cc <cleanup_stdio+0x10>
 80034c8:	f000 fbd6 	bl	8003c78 <_fflush_r>
 80034cc:	68a1      	ldr	r1, [r4, #8]
 80034ce:	4b08      	ldr	r3, [pc, #32]	; (80034f0 <cleanup_stdio+0x34>)
 80034d0:	4299      	cmp	r1, r3
 80034d2:	d002      	beq.n	80034da <cleanup_stdio+0x1e>
 80034d4:	0020      	movs	r0, r4
 80034d6:	f000 fbcf 	bl	8003c78 <_fflush_r>
 80034da:	68e1      	ldr	r1, [r4, #12]
 80034dc:	4b05      	ldr	r3, [pc, #20]	; (80034f4 <cleanup_stdio+0x38>)
 80034de:	4299      	cmp	r1, r3
 80034e0:	d002      	beq.n	80034e8 <cleanup_stdio+0x2c>
 80034e2:	0020      	movs	r0, r4
 80034e4:	f000 fbc8 	bl	8003c78 <_fflush_r>
 80034e8:	bd10      	pop	{r4, pc}
 80034ea:	46c0      	nop			; (mov r8, r8)
 80034ec:	20000194 	.word	0x20000194
 80034f0:	200001fc 	.word	0x200001fc
 80034f4:	20000264 	.word	0x20000264

080034f8 <global_stdio_init.part.0>:
 80034f8:	b510      	push	{r4, lr}
 80034fa:	4b09      	ldr	r3, [pc, #36]	; (8003520 <global_stdio_init.part.0+0x28>)
 80034fc:	4a09      	ldr	r2, [pc, #36]	; (8003524 <global_stdio_init.part.0+0x2c>)
 80034fe:	2104      	movs	r1, #4
 8003500:	601a      	str	r2, [r3, #0]
 8003502:	4809      	ldr	r0, [pc, #36]	; (8003528 <global_stdio_init.part.0+0x30>)
 8003504:	2200      	movs	r2, #0
 8003506:	f7ff ff95 	bl	8003434 <std>
 800350a:	2201      	movs	r2, #1
 800350c:	2109      	movs	r1, #9
 800350e:	4807      	ldr	r0, [pc, #28]	; (800352c <global_stdio_init.part.0+0x34>)
 8003510:	f7ff ff90 	bl	8003434 <std>
 8003514:	2202      	movs	r2, #2
 8003516:	2112      	movs	r1, #18
 8003518:	4805      	ldr	r0, [pc, #20]	; (8003530 <global_stdio_init.part.0+0x38>)
 800351a:	f7ff ff8b 	bl	8003434 <std>
 800351e:	bd10      	pop	{r4, pc}
 8003520:	200002cc 	.word	0x200002cc
 8003524:	080034a1 	.word	0x080034a1
 8003528:	20000194 	.word	0x20000194
 800352c:	200001fc 	.word	0x200001fc
 8003530:	20000264 	.word	0x20000264

08003534 <__sfp_lock_acquire>:
 8003534:	b510      	push	{r4, lr}
 8003536:	4802      	ldr	r0, [pc, #8]	; (8003540 <__sfp_lock_acquire+0xc>)
 8003538:	f000 fa13 	bl	8003962 <__retarget_lock_acquire_recursive>
 800353c:	bd10      	pop	{r4, pc}
 800353e:	46c0      	nop			; (mov r8, r8)
 8003540:	200002d5 	.word	0x200002d5

08003544 <__sfp_lock_release>:
 8003544:	b510      	push	{r4, lr}
 8003546:	4802      	ldr	r0, [pc, #8]	; (8003550 <__sfp_lock_release+0xc>)
 8003548:	f000 fa0c 	bl	8003964 <__retarget_lock_release_recursive>
 800354c:	bd10      	pop	{r4, pc}
 800354e:	46c0      	nop			; (mov r8, r8)
 8003550:	200002d5 	.word	0x200002d5

08003554 <__sinit>:
 8003554:	b510      	push	{r4, lr}
 8003556:	0004      	movs	r4, r0
 8003558:	f7ff ffec 	bl	8003534 <__sfp_lock_acquire>
 800355c:	6a23      	ldr	r3, [r4, #32]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d002      	beq.n	8003568 <__sinit+0x14>
 8003562:	f7ff ffef 	bl	8003544 <__sfp_lock_release>
 8003566:	bd10      	pop	{r4, pc}
 8003568:	4b04      	ldr	r3, [pc, #16]	; (800357c <__sinit+0x28>)
 800356a:	6223      	str	r3, [r4, #32]
 800356c:	4b04      	ldr	r3, [pc, #16]	; (8003580 <__sinit+0x2c>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d1f6      	bne.n	8003562 <__sinit+0xe>
 8003574:	f7ff ffc0 	bl	80034f8 <global_stdio_init.part.0>
 8003578:	e7f3      	b.n	8003562 <__sinit+0xe>
 800357a:	46c0      	nop			; (mov r8, r8)
 800357c:	080034bd 	.word	0x080034bd
 8003580:	200002cc 	.word	0x200002cc

08003584 <_fwalk_sglue>:
 8003584:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003586:	0014      	movs	r4, r2
 8003588:	2600      	movs	r6, #0
 800358a:	9000      	str	r0, [sp, #0]
 800358c:	9101      	str	r1, [sp, #4]
 800358e:	68a5      	ldr	r5, [r4, #8]
 8003590:	6867      	ldr	r7, [r4, #4]
 8003592:	3f01      	subs	r7, #1
 8003594:	d504      	bpl.n	80035a0 <_fwalk_sglue+0x1c>
 8003596:	6824      	ldr	r4, [r4, #0]
 8003598:	2c00      	cmp	r4, #0
 800359a:	d1f8      	bne.n	800358e <_fwalk_sglue+0xa>
 800359c:	0030      	movs	r0, r6
 800359e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80035a0:	89ab      	ldrh	r3, [r5, #12]
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d908      	bls.n	80035b8 <_fwalk_sglue+0x34>
 80035a6:	220e      	movs	r2, #14
 80035a8:	5eab      	ldrsh	r3, [r5, r2]
 80035aa:	3301      	adds	r3, #1
 80035ac:	d004      	beq.n	80035b8 <_fwalk_sglue+0x34>
 80035ae:	0029      	movs	r1, r5
 80035b0:	9800      	ldr	r0, [sp, #0]
 80035b2:	9b01      	ldr	r3, [sp, #4]
 80035b4:	4798      	blx	r3
 80035b6:	4306      	orrs	r6, r0
 80035b8:	3568      	adds	r5, #104	; 0x68
 80035ba:	e7ea      	b.n	8003592 <_fwalk_sglue+0xe>

080035bc <_puts_r>:
 80035bc:	6a03      	ldr	r3, [r0, #32]
 80035be:	b570      	push	{r4, r5, r6, lr}
 80035c0:	0005      	movs	r5, r0
 80035c2:	000e      	movs	r6, r1
 80035c4:	6884      	ldr	r4, [r0, #8]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d101      	bne.n	80035ce <_puts_r+0x12>
 80035ca:	f7ff ffc3 	bl	8003554 <__sinit>
 80035ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80035d0:	07db      	lsls	r3, r3, #31
 80035d2:	d405      	bmi.n	80035e0 <_puts_r+0x24>
 80035d4:	89a3      	ldrh	r3, [r4, #12]
 80035d6:	059b      	lsls	r3, r3, #22
 80035d8:	d402      	bmi.n	80035e0 <_puts_r+0x24>
 80035da:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80035dc:	f000 f9c1 	bl	8003962 <__retarget_lock_acquire_recursive>
 80035e0:	89a3      	ldrh	r3, [r4, #12]
 80035e2:	071b      	lsls	r3, r3, #28
 80035e4:	d502      	bpl.n	80035ec <_puts_r+0x30>
 80035e6:	6923      	ldr	r3, [r4, #16]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d11f      	bne.n	800362c <_puts_r+0x70>
 80035ec:	0021      	movs	r1, r4
 80035ee:	0028      	movs	r0, r5
 80035f0:	f000 f8d2 	bl	8003798 <__swsetup_r>
 80035f4:	2800      	cmp	r0, #0
 80035f6:	d019      	beq.n	800362c <_puts_r+0x70>
 80035f8:	2501      	movs	r5, #1
 80035fa:	426d      	negs	r5, r5
 80035fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80035fe:	07db      	lsls	r3, r3, #31
 8003600:	d405      	bmi.n	800360e <_puts_r+0x52>
 8003602:	89a3      	ldrh	r3, [r4, #12]
 8003604:	059b      	lsls	r3, r3, #22
 8003606:	d402      	bmi.n	800360e <_puts_r+0x52>
 8003608:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800360a:	f000 f9ab 	bl	8003964 <__retarget_lock_release_recursive>
 800360e:	0028      	movs	r0, r5
 8003610:	bd70      	pop	{r4, r5, r6, pc}
 8003612:	3601      	adds	r6, #1
 8003614:	60a3      	str	r3, [r4, #8]
 8003616:	2b00      	cmp	r3, #0
 8003618:	da04      	bge.n	8003624 <_puts_r+0x68>
 800361a:	69a2      	ldr	r2, [r4, #24]
 800361c:	429a      	cmp	r2, r3
 800361e:	dc16      	bgt.n	800364e <_puts_r+0x92>
 8003620:	290a      	cmp	r1, #10
 8003622:	d014      	beq.n	800364e <_puts_r+0x92>
 8003624:	6823      	ldr	r3, [r4, #0]
 8003626:	1c5a      	adds	r2, r3, #1
 8003628:	6022      	str	r2, [r4, #0]
 800362a:	7019      	strb	r1, [r3, #0]
 800362c:	68a3      	ldr	r3, [r4, #8]
 800362e:	7831      	ldrb	r1, [r6, #0]
 8003630:	3b01      	subs	r3, #1
 8003632:	2900      	cmp	r1, #0
 8003634:	d1ed      	bne.n	8003612 <_puts_r+0x56>
 8003636:	60a3      	str	r3, [r4, #8]
 8003638:	2b00      	cmp	r3, #0
 800363a:	da0f      	bge.n	800365c <_puts_r+0xa0>
 800363c:	0028      	movs	r0, r5
 800363e:	0022      	movs	r2, r4
 8003640:	310a      	adds	r1, #10
 8003642:	f000 f867 	bl	8003714 <__swbuf_r>
 8003646:	250a      	movs	r5, #10
 8003648:	3001      	adds	r0, #1
 800364a:	d1d7      	bne.n	80035fc <_puts_r+0x40>
 800364c:	e7d4      	b.n	80035f8 <_puts_r+0x3c>
 800364e:	0022      	movs	r2, r4
 8003650:	0028      	movs	r0, r5
 8003652:	f000 f85f 	bl	8003714 <__swbuf_r>
 8003656:	3001      	adds	r0, #1
 8003658:	d1e8      	bne.n	800362c <_puts_r+0x70>
 800365a:	e7cd      	b.n	80035f8 <_puts_r+0x3c>
 800365c:	250a      	movs	r5, #10
 800365e:	6823      	ldr	r3, [r4, #0]
 8003660:	1c5a      	adds	r2, r3, #1
 8003662:	6022      	str	r2, [r4, #0]
 8003664:	701d      	strb	r5, [r3, #0]
 8003666:	e7c9      	b.n	80035fc <_puts_r+0x40>

08003668 <puts>:
 8003668:	b510      	push	{r4, lr}
 800366a:	4b03      	ldr	r3, [pc, #12]	; (8003678 <puts+0x10>)
 800366c:	0001      	movs	r1, r0
 800366e:	6818      	ldr	r0, [r3, #0]
 8003670:	f7ff ffa4 	bl	80035bc <_puts_r>
 8003674:	bd10      	pop	{r4, pc}
 8003676:	46c0      	nop			; (mov r8, r8)
 8003678:	20000078 	.word	0x20000078

0800367c <__sread>:
 800367c:	b570      	push	{r4, r5, r6, lr}
 800367e:	000c      	movs	r4, r1
 8003680:	250e      	movs	r5, #14
 8003682:	5f49      	ldrsh	r1, [r1, r5]
 8003684:	f000 f91a 	bl	80038bc <_read_r>
 8003688:	2800      	cmp	r0, #0
 800368a:	db03      	blt.n	8003694 <__sread+0x18>
 800368c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800368e:	181b      	adds	r3, r3, r0
 8003690:	6563      	str	r3, [r4, #84]	; 0x54
 8003692:	bd70      	pop	{r4, r5, r6, pc}
 8003694:	89a3      	ldrh	r3, [r4, #12]
 8003696:	4a02      	ldr	r2, [pc, #8]	; (80036a0 <__sread+0x24>)
 8003698:	4013      	ands	r3, r2
 800369a:	81a3      	strh	r3, [r4, #12]
 800369c:	e7f9      	b.n	8003692 <__sread+0x16>
 800369e:	46c0      	nop			; (mov r8, r8)
 80036a0:	ffffefff 	.word	0xffffefff

080036a4 <__swrite>:
 80036a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036a6:	001f      	movs	r7, r3
 80036a8:	898b      	ldrh	r3, [r1, #12]
 80036aa:	0005      	movs	r5, r0
 80036ac:	000c      	movs	r4, r1
 80036ae:	0016      	movs	r6, r2
 80036b0:	05db      	lsls	r3, r3, #23
 80036b2:	d505      	bpl.n	80036c0 <__swrite+0x1c>
 80036b4:	230e      	movs	r3, #14
 80036b6:	5ec9      	ldrsh	r1, [r1, r3]
 80036b8:	2200      	movs	r2, #0
 80036ba:	2302      	movs	r3, #2
 80036bc:	f000 f8ea 	bl	8003894 <_lseek_r>
 80036c0:	89a3      	ldrh	r3, [r4, #12]
 80036c2:	4a05      	ldr	r2, [pc, #20]	; (80036d8 <__swrite+0x34>)
 80036c4:	0028      	movs	r0, r5
 80036c6:	4013      	ands	r3, r2
 80036c8:	81a3      	strh	r3, [r4, #12]
 80036ca:	0032      	movs	r2, r6
 80036cc:	230e      	movs	r3, #14
 80036ce:	5ee1      	ldrsh	r1, [r4, r3]
 80036d0:	003b      	movs	r3, r7
 80036d2:	f000 f907 	bl	80038e4 <_write_r>
 80036d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80036d8:	ffffefff 	.word	0xffffefff

080036dc <__sseek>:
 80036dc:	b570      	push	{r4, r5, r6, lr}
 80036de:	000c      	movs	r4, r1
 80036e0:	250e      	movs	r5, #14
 80036e2:	5f49      	ldrsh	r1, [r1, r5]
 80036e4:	f000 f8d6 	bl	8003894 <_lseek_r>
 80036e8:	89a3      	ldrh	r3, [r4, #12]
 80036ea:	1c42      	adds	r2, r0, #1
 80036ec:	d103      	bne.n	80036f6 <__sseek+0x1a>
 80036ee:	4a05      	ldr	r2, [pc, #20]	; (8003704 <__sseek+0x28>)
 80036f0:	4013      	ands	r3, r2
 80036f2:	81a3      	strh	r3, [r4, #12]
 80036f4:	bd70      	pop	{r4, r5, r6, pc}
 80036f6:	2280      	movs	r2, #128	; 0x80
 80036f8:	0152      	lsls	r2, r2, #5
 80036fa:	4313      	orrs	r3, r2
 80036fc:	81a3      	strh	r3, [r4, #12]
 80036fe:	6560      	str	r0, [r4, #84]	; 0x54
 8003700:	e7f8      	b.n	80036f4 <__sseek+0x18>
 8003702:	46c0      	nop			; (mov r8, r8)
 8003704:	ffffefff 	.word	0xffffefff

08003708 <__sclose>:
 8003708:	b510      	push	{r4, lr}
 800370a:	230e      	movs	r3, #14
 800370c:	5ec9      	ldrsh	r1, [r1, r3]
 800370e:	f000 f8af 	bl	8003870 <_close_r>
 8003712:	bd10      	pop	{r4, pc}

08003714 <__swbuf_r>:
 8003714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003716:	0006      	movs	r6, r0
 8003718:	000d      	movs	r5, r1
 800371a:	0014      	movs	r4, r2
 800371c:	2800      	cmp	r0, #0
 800371e:	d004      	beq.n	800372a <__swbuf_r+0x16>
 8003720:	6a03      	ldr	r3, [r0, #32]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d101      	bne.n	800372a <__swbuf_r+0x16>
 8003726:	f7ff ff15 	bl	8003554 <__sinit>
 800372a:	69a3      	ldr	r3, [r4, #24]
 800372c:	60a3      	str	r3, [r4, #8]
 800372e:	89a3      	ldrh	r3, [r4, #12]
 8003730:	071b      	lsls	r3, r3, #28
 8003732:	d528      	bpl.n	8003786 <__swbuf_r+0x72>
 8003734:	6923      	ldr	r3, [r4, #16]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d025      	beq.n	8003786 <__swbuf_r+0x72>
 800373a:	6923      	ldr	r3, [r4, #16]
 800373c:	6820      	ldr	r0, [r4, #0]
 800373e:	b2ef      	uxtb	r7, r5
 8003740:	1ac0      	subs	r0, r0, r3
 8003742:	6963      	ldr	r3, [r4, #20]
 8003744:	b2ed      	uxtb	r5, r5
 8003746:	4283      	cmp	r3, r0
 8003748:	dc05      	bgt.n	8003756 <__swbuf_r+0x42>
 800374a:	0021      	movs	r1, r4
 800374c:	0030      	movs	r0, r6
 800374e:	f000 fa93 	bl	8003c78 <_fflush_r>
 8003752:	2800      	cmp	r0, #0
 8003754:	d11d      	bne.n	8003792 <__swbuf_r+0x7e>
 8003756:	68a3      	ldr	r3, [r4, #8]
 8003758:	3001      	adds	r0, #1
 800375a:	3b01      	subs	r3, #1
 800375c:	60a3      	str	r3, [r4, #8]
 800375e:	6823      	ldr	r3, [r4, #0]
 8003760:	1c5a      	adds	r2, r3, #1
 8003762:	6022      	str	r2, [r4, #0]
 8003764:	701f      	strb	r7, [r3, #0]
 8003766:	6963      	ldr	r3, [r4, #20]
 8003768:	4283      	cmp	r3, r0
 800376a:	d004      	beq.n	8003776 <__swbuf_r+0x62>
 800376c:	89a3      	ldrh	r3, [r4, #12]
 800376e:	07db      	lsls	r3, r3, #31
 8003770:	d507      	bpl.n	8003782 <__swbuf_r+0x6e>
 8003772:	2d0a      	cmp	r5, #10
 8003774:	d105      	bne.n	8003782 <__swbuf_r+0x6e>
 8003776:	0021      	movs	r1, r4
 8003778:	0030      	movs	r0, r6
 800377a:	f000 fa7d 	bl	8003c78 <_fflush_r>
 800377e:	2800      	cmp	r0, #0
 8003780:	d107      	bne.n	8003792 <__swbuf_r+0x7e>
 8003782:	0028      	movs	r0, r5
 8003784:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003786:	0021      	movs	r1, r4
 8003788:	0030      	movs	r0, r6
 800378a:	f000 f805 	bl	8003798 <__swsetup_r>
 800378e:	2800      	cmp	r0, #0
 8003790:	d0d3      	beq.n	800373a <__swbuf_r+0x26>
 8003792:	2501      	movs	r5, #1
 8003794:	426d      	negs	r5, r5
 8003796:	e7f4      	b.n	8003782 <__swbuf_r+0x6e>

08003798 <__swsetup_r>:
 8003798:	4b30      	ldr	r3, [pc, #192]	; (800385c <__swsetup_r+0xc4>)
 800379a:	b570      	push	{r4, r5, r6, lr}
 800379c:	0005      	movs	r5, r0
 800379e:	6818      	ldr	r0, [r3, #0]
 80037a0:	000c      	movs	r4, r1
 80037a2:	2800      	cmp	r0, #0
 80037a4:	d004      	beq.n	80037b0 <__swsetup_r+0x18>
 80037a6:	6a03      	ldr	r3, [r0, #32]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d101      	bne.n	80037b0 <__swsetup_r+0x18>
 80037ac:	f7ff fed2 	bl	8003554 <__sinit>
 80037b0:	230c      	movs	r3, #12
 80037b2:	5ee2      	ldrsh	r2, [r4, r3]
 80037b4:	b293      	uxth	r3, r2
 80037b6:	0711      	lsls	r1, r2, #28
 80037b8:	d423      	bmi.n	8003802 <__swsetup_r+0x6a>
 80037ba:	06d9      	lsls	r1, r3, #27
 80037bc:	d407      	bmi.n	80037ce <__swsetup_r+0x36>
 80037be:	2309      	movs	r3, #9
 80037c0:	2001      	movs	r0, #1
 80037c2:	602b      	str	r3, [r5, #0]
 80037c4:	3337      	adds	r3, #55	; 0x37
 80037c6:	4313      	orrs	r3, r2
 80037c8:	81a3      	strh	r3, [r4, #12]
 80037ca:	4240      	negs	r0, r0
 80037cc:	bd70      	pop	{r4, r5, r6, pc}
 80037ce:	075b      	lsls	r3, r3, #29
 80037d0:	d513      	bpl.n	80037fa <__swsetup_r+0x62>
 80037d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80037d4:	2900      	cmp	r1, #0
 80037d6:	d008      	beq.n	80037ea <__swsetup_r+0x52>
 80037d8:	0023      	movs	r3, r4
 80037da:	3344      	adds	r3, #68	; 0x44
 80037dc:	4299      	cmp	r1, r3
 80037de:	d002      	beq.n	80037e6 <__swsetup_r+0x4e>
 80037e0:	0028      	movs	r0, r5
 80037e2:	f000 f8c1 	bl	8003968 <_free_r>
 80037e6:	2300      	movs	r3, #0
 80037e8:	6363      	str	r3, [r4, #52]	; 0x34
 80037ea:	2224      	movs	r2, #36	; 0x24
 80037ec:	89a3      	ldrh	r3, [r4, #12]
 80037ee:	4393      	bics	r3, r2
 80037f0:	81a3      	strh	r3, [r4, #12]
 80037f2:	2300      	movs	r3, #0
 80037f4:	6063      	str	r3, [r4, #4]
 80037f6:	6923      	ldr	r3, [r4, #16]
 80037f8:	6023      	str	r3, [r4, #0]
 80037fa:	2308      	movs	r3, #8
 80037fc:	89a2      	ldrh	r2, [r4, #12]
 80037fe:	4313      	orrs	r3, r2
 8003800:	81a3      	strh	r3, [r4, #12]
 8003802:	6923      	ldr	r3, [r4, #16]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d10b      	bne.n	8003820 <__swsetup_r+0x88>
 8003808:	21a0      	movs	r1, #160	; 0xa0
 800380a:	2280      	movs	r2, #128	; 0x80
 800380c:	89a3      	ldrh	r3, [r4, #12]
 800380e:	0089      	lsls	r1, r1, #2
 8003810:	0092      	lsls	r2, r2, #2
 8003812:	400b      	ands	r3, r1
 8003814:	4293      	cmp	r3, r2
 8003816:	d003      	beq.n	8003820 <__swsetup_r+0x88>
 8003818:	0021      	movs	r1, r4
 800381a:	0028      	movs	r0, r5
 800381c:	f000 fa80 	bl	8003d20 <__smakebuf_r>
 8003820:	220c      	movs	r2, #12
 8003822:	5ea3      	ldrsh	r3, [r4, r2]
 8003824:	2001      	movs	r0, #1
 8003826:	001a      	movs	r2, r3
 8003828:	b299      	uxth	r1, r3
 800382a:	4002      	ands	r2, r0
 800382c:	4203      	tst	r3, r0
 800382e:	d00f      	beq.n	8003850 <__swsetup_r+0xb8>
 8003830:	2200      	movs	r2, #0
 8003832:	60a2      	str	r2, [r4, #8]
 8003834:	6962      	ldr	r2, [r4, #20]
 8003836:	4252      	negs	r2, r2
 8003838:	61a2      	str	r2, [r4, #24]
 800383a:	2000      	movs	r0, #0
 800383c:	6922      	ldr	r2, [r4, #16]
 800383e:	4282      	cmp	r2, r0
 8003840:	d1c4      	bne.n	80037cc <__swsetup_r+0x34>
 8003842:	0609      	lsls	r1, r1, #24
 8003844:	d5c2      	bpl.n	80037cc <__swsetup_r+0x34>
 8003846:	2240      	movs	r2, #64	; 0x40
 8003848:	4313      	orrs	r3, r2
 800384a:	81a3      	strh	r3, [r4, #12]
 800384c:	3801      	subs	r0, #1
 800384e:	e7bd      	b.n	80037cc <__swsetup_r+0x34>
 8003850:	0788      	lsls	r0, r1, #30
 8003852:	d400      	bmi.n	8003856 <__swsetup_r+0xbe>
 8003854:	6962      	ldr	r2, [r4, #20]
 8003856:	60a2      	str	r2, [r4, #8]
 8003858:	e7ef      	b.n	800383a <__swsetup_r+0xa2>
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	20000078 	.word	0x20000078

08003860 <memset>:
 8003860:	0003      	movs	r3, r0
 8003862:	1882      	adds	r2, r0, r2
 8003864:	4293      	cmp	r3, r2
 8003866:	d100      	bne.n	800386a <memset+0xa>
 8003868:	4770      	bx	lr
 800386a:	7019      	strb	r1, [r3, #0]
 800386c:	3301      	adds	r3, #1
 800386e:	e7f9      	b.n	8003864 <memset+0x4>

08003870 <_close_r>:
 8003870:	2300      	movs	r3, #0
 8003872:	b570      	push	{r4, r5, r6, lr}
 8003874:	4d06      	ldr	r5, [pc, #24]	; (8003890 <_close_r+0x20>)
 8003876:	0004      	movs	r4, r0
 8003878:	0008      	movs	r0, r1
 800387a:	602b      	str	r3, [r5, #0]
 800387c:	f7fd f886 	bl	800098c <_close>
 8003880:	1c43      	adds	r3, r0, #1
 8003882:	d103      	bne.n	800388c <_close_r+0x1c>
 8003884:	682b      	ldr	r3, [r5, #0]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d000      	beq.n	800388c <_close_r+0x1c>
 800388a:	6023      	str	r3, [r4, #0]
 800388c:	bd70      	pop	{r4, r5, r6, pc}
 800388e:	46c0      	nop			; (mov r8, r8)
 8003890:	200002d0 	.word	0x200002d0

08003894 <_lseek_r>:
 8003894:	b570      	push	{r4, r5, r6, lr}
 8003896:	0004      	movs	r4, r0
 8003898:	0008      	movs	r0, r1
 800389a:	0011      	movs	r1, r2
 800389c:	001a      	movs	r2, r3
 800389e:	2300      	movs	r3, #0
 80038a0:	4d05      	ldr	r5, [pc, #20]	; (80038b8 <_lseek_r+0x24>)
 80038a2:	602b      	str	r3, [r5, #0]
 80038a4:	f7fd f893 	bl	80009ce <_lseek>
 80038a8:	1c43      	adds	r3, r0, #1
 80038aa:	d103      	bne.n	80038b4 <_lseek_r+0x20>
 80038ac:	682b      	ldr	r3, [r5, #0]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d000      	beq.n	80038b4 <_lseek_r+0x20>
 80038b2:	6023      	str	r3, [r4, #0]
 80038b4:	bd70      	pop	{r4, r5, r6, pc}
 80038b6:	46c0      	nop			; (mov r8, r8)
 80038b8:	200002d0 	.word	0x200002d0

080038bc <_read_r>:
 80038bc:	b570      	push	{r4, r5, r6, lr}
 80038be:	0004      	movs	r4, r0
 80038c0:	0008      	movs	r0, r1
 80038c2:	0011      	movs	r1, r2
 80038c4:	001a      	movs	r2, r3
 80038c6:	2300      	movs	r3, #0
 80038c8:	4d05      	ldr	r5, [pc, #20]	; (80038e0 <_read_r+0x24>)
 80038ca:	602b      	str	r3, [r5, #0]
 80038cc:	f7fd f82a 	bl	8000924 <_read>
 80038d0:	1c43      	adds	r3, r0, #1
 80038d2:	d103      	bne.n	80038dc <_read_r+0x20>
 80038d4:	682b      	ldr	r3, [r5, #0]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d000      	beq.n	80038dc <_read_r+0x20>
 80038da:	6023      	str	r3, [r4, #0]
 80038dc:	bd70      	pop	{r4, r5, r6, pc}
 80038de:	46c0      	nop			; (mov r8, r8)
 80038e0:	200002d0 	.word	0x200002d0

080038e4 <_write_r>:
 80038e4:	b570      	push	{r4, r5, r6, lr}
 80038e6:	0004      	movs	r4, r0
 80038e8:	0008      	movs	r0, r1
 80038ea:	0011      	movs	r1, r2
 80038ec:	001a      	movs	r2, r3
 80038ee:	2300      	movs	r3, #0
 80038f0:	4d05      	ldr	r5, [pc, #20]	; (8003908 <_write_r+0x24>)
 80038f2:	602b      	str	r3, [r5, #0]
 80038f4:	f7fd f834 	bl	8000960 <_write>
 80038f8:	1c43      	adds	r3, r0, #1
 80038fa:	d103      	bne.n	8003904 <_write_r+0x20>
 80038fc:	682b      	ldr	r3, [r5, #0]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d000      	beq.n	8003904 <_write_r+0x20>
 8003902:	6023      	str	r3, [r4, #0]
 8003904:	bd70      	pop	{r4, r5, r6, pc}
 8003906:	46c0      	nop			; (mov r8, r8)
 8003908:	200002d0 	.word	0x200002d0

0800390c <__errno>:
 800390c:	4b01      	ldr	r3, [pc, #4]	; (8003914 <__errno+0x8>)
 800390e:	6818      	ldr	r0, [r3, #0]
 8003910:	4770      	bx	lr
 8003912:	46c0      	nop			; (mov r8, r8)
 8003914:	20000078 	.word	0x20000078

08003918 <__libc_init_array>:
 8003918:	b570      	push	{r4, r5, r6, lr}
 800391a:	2600      	movs	r6, #0
 800391c:	4c0c      	ldr	r4, [pc, #48]	; (8003950 <__libc_init_array+0x38>)
 800391e:	4d0d      	ldr	r5, [pc, #52]	; (8003954 <__libc_init_array+0x3c>)
 8003920:	1b64      	subs	r4, r4, r5
 8003922:	10a4      	asrs	r4, r4, #2
 8003924:	42a6      	cmp	r6, r4
 8003926:	d109      	bne.n	800393c <__libc_init_array+0x24>
 8003928:	2600      	movs	r6, #0
 800392a:	f000 fa6d 	bl	8003e08 <_init>
 800392e:	4c0a      	ldr	r4, [pc, #40]	; (8003958 <__libc_init_array+0x40>)
 8003930:	4d0a      	ldr	r5, [pc, #40]	; (800395c <__libc_init_array+0x44>)
 8003932:	1b64      	subs	r4, r4, r5
 8003934:	10a4      	asrs	r4, r4, #2
 8003936:	42a6      	cmp	r6, r4
 8003938:	d105      	bne.n	8003946 <__libc_init_array+0x2e>
 800393a:	bd70      	pop	{r4, r5, r6, pc}
 800393c:	00b3      	lsls	r3, r6, #2
 800393e:	58eb      	ldr	r3, [r5, r3]
 8003940:	4798      	blx	r3
 8003942:	3601      	adds	r6, #1
 8003944:	e7ee      	b.n	8003924 <__libc_init_array+0xc>
 8003946:	00b3      	lsls	r3, r6, #2
 8003948:	58eb      	ldr	r3, [r5, r3]
 800394a:	4798      	blx	r3
 800394c:	3601      	adds	r6, #1
 800394e:	e7f2      	b.n	8003936 <__libc_init_array+0x1e>
 8003950:	08003eb0 	.word	0x08003eb0
 8003954:	08003eb0 	.word	0x08003eb0
 8003958:	08003eb4 	.word	0x08003eb4
 800395c:	08003eb0 	.word	0x08003eb0

08003960 <__retarget_lock_init_recursive>:
 8003960:	4770      	bx	lr

08003962 <__retarget_lock_acquire_recursive>:
 8003962:	4770      	bx	lr

08003964 <__retarget_lock_release_recursive>:
 8003964:	4770      	bx	lr
	...

08003968 <_free_r>:
 8003968:	b570      	push	{r4, r5, r6, lr}
 800396a:	0005      	movs	r5, r0
 800396c:	2900      	cmp	r1, #0
 800396e:	d010      	beq.n	8003992 <_free_r+0x2a>
 8003970:	1f0c      	subs	r4, r1, #4
 8003972:	6823      	ldr	r3, [r4, #0]
 8003974:	2b00      	cmp	r3, #0
 8003976:	da00      	bge.n	800397a <_free_r+0x12>
 8003978:	18e4      	adds	r4, r4, r3
 800397a:	0028      	movs	r0, r5
 800397c:	f000 f8e2 	bl	8003b44 <__malloc_lock>
 8003980:	4a1d      	ldr	r2, [pc, #116]	; (80039f8 <_free_r+0x90>)
 8003982:	6813      	ldr	r3, [r2, #0]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d105      	bne.n	8003994 <_free_r+0x2c>
 8003988:	6063      	str	r3, [r4, #4]
 800398a:	6014      	str	r4, [r2, #0]
 800398c:	0028      	movs	r0, r5
 800398e:	f000 f8e1 	bl	8003b54 <__malloc_unlock>
 8003992:	bd70      	pop	{r4, r5, r6, pc}
 8003994:	42a3      	cmp	r3, r4
 8003996:	d908      	bls.n	80039aa <_free_r+0x42>
 8003998:	6820      	ldr	r0, [r4, #0]
 800399a:	1821      	adds	r1, r4, r0
 800399c:	428b      	cmp	r3, r1
 800399e:	d1f3      	bne.n	8003988 <_free_r+0x20>
 80039a0:	6819      	ldr	r1, [r3, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	1809      	adds	r1, r1, r0
 80039a6:	6021      	str	r1, [r4, #0]
 80039a8:	e7ee      	b.n	8003988 <_free_r+0x20>
 80039aa:	001a      	movs	r2, r3
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <_free_r+0x4e>
 80039b2:	42a3      	cmp	r3, r4
 80039b4:	d9f9      	bls.n	80039aa <_free_r+0x42>
 80039b6:	6811      	ldr	r1, [r2, #0]
 80039b8:	1850      	adds	r0, r2, r1
 80039ba:	42a0      	cmp	r0, r4
 80039bc:	d10b      	bne.n	80039d6 <_free_r+0x6e>
 80039be:	6820      	ldr	r0, [r4, #0]
 80039c0:	1809      	adds	r1, r1, r0
 80039c2:	1850      	adds	r0, r2, r1
 80039c4:	6011      	str	r1, [r2, #0]
 80039c6:	4283      	cmp	r3, r0
 80039c8:	d1e0      	bne.n	800398c <_free_r+0x24>
 80039ca:	6818      	ldr	r0, [r3, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	1841      	adds	r1, r0, r1
 80039d0:	6011      	str	r1, [r2, #0]
 80039d2:	6053      	str	r3, [r2, #4]
 80039d4:	e7da      	b.n	800398c <_free_r+0x24>
 80039d6:	42a0      	cmp	r0, r4
 80039d8:	d902      	bls.n	80039e0 <_free_r+0x78>
 80039da:	230c      	movs	r3, #12
 80039dc:	602b      	str	r3, [r5, #0]
 80039de:	e7d5      	b.n	800398c <_free_r+0x24>
 80039e0:	6820      	ldr	r0, [r4, #0]
 80039e2:	1821      	adds	r1, r4, r0
 80039e4:	428b      	cmp	r3, r1
 80039e6:	d103      	bne.n	80039f0 <_free_r+0x88>
 80039e8:	6819      	ldr	r1, [r3, #0]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	1809      	adds	r1, r1, r0
 80039ee:	6021      	str	r1, [r4, #0]
 80039f0:	6063      	str	r3, [r4, #4]
 80039f2:	6054      	str	r4, [r2, #4]
 80039f4:	e7ca      	b.n	800398c <_free_r+0x24>
 80039f6:	46c0      	nop			; (mov r8, r8)
 80039f8:	200002d8 	.word	0x200002d8

080039fc <sbrk_aligned>:
 80039fc:	b570      	push	{r4, r5, r6, lr}
 80039fe:	4e0f      	ldr	r6, [pc, #60]	; (8003a3c <sbrk_aligned+0x40>)
 8003a00:	000d      	movs	r5, r1
 8003a02:	6831      	ldr	r1, [r6, #0]
 8003a04:	0004      	movs	r4, r0
 8003a06:	2900      	cmp	r1, #0
 8003a08:	d102      	bne.n	8003a10 <sbrk_aligned+0x14>
 8003a0a:	f000 f9eb 	bl	8003de4 <_sbrk_r>
 8003a0e:	6030      	str	r0, [r6, #0]
 8003a10:	0029      	movs	r1, r5
 8003a12:	0020      	movs	r0, r4
 8003a14:	f000 f9e6 	bl	8003de4 <_sbrk_r>
 8003a18:	1c43      	adds	r3, r0, #1
 8003a1a:	d00a      	beq.n	8003a32 <sbrk_aligned+0x36>
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	1cc5      	adds	r5, r0, #3
 8003a20:	439d      	bics	r5, r3
 8003a22:	42a8      	cmp	r0, r5
 8003a24:	d007      	beq.n	8003a36 <sbrk_aligned+0x3a>
 8003a26:	1a29      	subs	r1, r5, r0
 8003a28:	0020      	movs	r0, r4
 8003a2a:	f000 f9db 	bl	8003de4 <_sbrk_r>
 8003a2e:	3001      	adds	r0, #1
 8003a30:	d101      	bne.n	8003a36 <sbrk_aligned+0x3a>
 8003a32:	2501      	movs	r5, #1
 8003a34:	426d      	negs	r5, r5
 8003a36:	0028      	movs	r0, r5
 8003a38:	bd70      	pop	{r4, r5, r6, pc}
 8003a3a:	46c0      	nop			; (mov r8, r8)
 8003a3c:	200002dc 	.word	0x200002dc

08003a40 <_malloc_r>:
 8003a40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a42:	2203      	movs	r2, #3
 8003a44:	1ccb      	adds	r3, r1, #3
 8003a46:	4393      	bics	r3, r2
 8003a48:	3308      	adds	r3, #8
 8003a4a:	0006      	movs	r6, r0
 8003a4c:	001f      	movs	r7, r3
 8003a4e:	2b0c      	cmp	r3, #12
 8003a50:	d238      	bcs.n	8003ac4 <_malloc_r+0x84>
 8003a52:	270c      	movs	r7, #12
 8003a54:	42b9      	cmp	r1, r7
 8003a56:	d837      	bhi.n	8003ac8 <_malloc_r+0x88>
 8003a58:	0030      	movs	r0, r6
 8003a5a:	f000 f873 	bl	8003b44 <__malloc_lock>
 8003a5e:	4b38      	ldr	r3, [pc, #224]	; (8003b40 <_malloc_r+0x100>)
 8003a60:	9300      	str	r3, [sp, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	001c      	movs	r4, r3
 8003a66:	2c00      	cmp	r4, #0
 8003a68:	d133      	bne.n	8003ad2 <_malloc_r+0x92>
 8003a6a:	0039      	movs	r1, r7
 8003a6c:	0030      	movs	r0, r6
 8003a6e:	f7ff ffc5 	bl	80039fc <sbrk_aligned>
 8003a72:	0004      	movs	r4, r0
 8003a74:	1c43      	adds	r3, r0, #1
 8003a76:	d15e      	bne.n	8003b36 <_malloc_r+0xf6>
 8003a78:	9b00      	ldr	r3, [sp, #0]
 8003a7a:	681c      	ldr	r4, [r3, #0]
 8003a7c:	0025      	movs	r5, r4
 8003a7e:	2d00      	cmp	r5, #0
 8003a80:	d14e      	bne.n	8003b20 <_malloc_r+0xe0>
 8003a82:	2c00      	cmp	r4, #0
 8003a84:	d051      	beq.n	8003b2a <_malloc_r+0xea>
 8003a86:	6823      	ldr	r3, [r4, #0]
 8003a88:	0029      	movs	r1, r5
 8003a8a:	18e3      	adds	r3, r4, r3
 8003a8c:	0030      	movs	r0, r6
 8003a8e:	9301      	str	r3, [sp, #4]
 8003a90:	f000 f9a8 	bl	8003de4 <_sbrk_r>
 8003a94:	9b01      	ldr	r3, [sp, #4]
 8003a96:	4283      	cmp	r3, r0
 8003a98:	d147      	bne.n	8003b2a <_malloc_r+0xea>
 8003a9a:	6823      	ldr	r3, [r4, #0]
 8003a9c:	0030      	movs	r0, r6
 8003a9e:	1aff      	subs	r7, r7, r3
 8003aa0:	0039      	movs	r1, r7
 8003aa2:	f7ff ffab 	bl	80039fc <sbrk_aligned>
 8003aa6:	3001      	adds	r0, #1
 8003aa8:	d03f      	beq.n	8003b2a <_malloc_r+0xea>
 8003aaa:	6823      	ldr	r3, [r4, #0]
 8003aac:	19db      	adds	r3, r3, r7
 8003aae:	6023      	str	r3, [r4, #0]
 8003ab0:	9b00      	ldr	r3, [sp, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d040      	beq.n	8003b3a <_malloc_r+0xfa>
 8003ab8:	685a      	ldr	r2, [r3, #4]
 8003aba:	42a2      	cmp	r2, r4
 8003abc:	d133      	bne.n	8003b26 <_malloc_r+0xe6>
 8003abe:	2200      	movs	r2, #0
 8003ac0:	605a      	str	r2, [r3, #4]
 8003ac2:	e014      	b.n	8003aee <_malloc_r+0xae>
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	dac5      	bge.n	8003a54 <_malloc_r+0x14>
 8003ac8:	230c      	movs	r3, #12
 8003aca:	2500      	movs	r5, #0
 8003acc:	6033      	str	r3, [r6, #0]
 8003ace:	0028      	movs	r0, r5
 8003ad0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003ad2:	6821      	ldr	r1, [r4, #0]
 8003ad4:	1bc9      	subs	r1, r1, r7
 8003ad6:	d420      	bmi.n	8003b1a <_malloc_r+0xda>
 8003ad8:	290b      	cmp	r1, #11
 8003ada:	d918      	bls.n	8003b0e <_malloc_r+0xce>
 8003adc:	19e2      	adds	r2, r4, r7
 8003ade:	6027      	str	r7, [r4, #0]
 8003ae0:	42a3      	cmp	r3, r4
 8003ae2:	d112      	bne.n	8003b0a <_malloc_r+0xca>
 8003ae4:	9b00      	ldr	r3, [sp, #0]
 8003ae6:	601a      	str	r2, [r3, #0]
 8003ae8:	6863      	ldr	r3, [r4, #4]
 8003aea:	6011      	str	r1, [r2, #0]
 8003aec:	6053      	str	r3, [r2, #4]
 8003aee:	0030      	movs	r0, r6
 8003af0:	0025      	movs	r5, r4
 8003af2:	f000 f82f 	bl	8003b54 <__malloc_unlock>
 8003af6:	2207      	movs	r2, #7
 8003af8:	350b      	adds	r5, #11
 8003afa:	1d23      	adds	r3, r4, #4
 8003afc:	4395      	bics	r5, r2
 8003afe:	1aea      	subs	r2, r5, r3
 8003b00:	429d      	cmp	r5, r3
 8003b02:	d0e4      	beq.n	8003ace <_malloc_r+0x8e>
 8003b04:	1b5b      	subs	r3, r3, r5
 8003b06:	50a3      	str	r3, [r4, r2]
 8003b08:	e7e1      	b.n	8003ace <_malloc_r+0x8e>
 8003b0a:	605a      	str	r2, [r3, #4]
 8003b0c:	e7ec      	b.n	8003ae8 <_malloc_r+0xa8>
 8003b0e:	6862      	ldr	r2, [r4, #4]
 8003b10:	42a3      	cmp	r3, r4
 8003b12:	d1d5      	bne.n	8003ac0 <_malloc_r+0x80>
 8003b14:	9b00      	ldr	r3, [sp, #0]
 8003b16:	601a      	str	r2, [r3, #0]
 8003b18:	e7e9      	b.n	8003aee <_malloc_r+0xae>
 8003b1a:	0023      	movs	r3, r4
 8003b1c:	6864      	ldr	r4, [r4, #4]
 8003b1e:	e7a2      	b.n	8003a66 <_malloc_r+0x26>
 8003b20:	002c      	movs	r4, r5
 8003b22:	686d      	ldr	r5, [r5, #4]
 8003b24:	e7ab      	b.n	8003a7e <_malloc_r+0x3e>
 8003b26:	0013      	movs	r3, r2
 8003b28:	e7c4      	b.n	8003ab4 <_malloc_r+0x74>
 8003b2a:	230c      	movs	r3, #12
 8003b2c:	0030      	movs	r0, r6
 8003b2e:	6033      	str	r3, [r6, #0]
 8003b30:	f000 f810 	bl	8003b54 <__malloc_unlock>
 8003b34:	e7cb      	b.n	8003ace <_malloc_r+0x8e>
 8003b36:	6027      	str	r7, [r4, #0]
 8003b38:	e7d9      	b.n	8003aee <_malloc_r+0xae>
 8003b3a:	605b      	str	r3, [r3, #4]
 8003b3c:	deff      	udf	#255	; 0xff
 8003b3e:	46c0      	nop			; (mov r8, r8)
 8003b40:	200002d8 	.word	0x200002d8

08003b44 <__malloc_lock>:
 8003b44:	b510      	push	{r4, lr}
 8003b46:	4802      	ldr	r0, [pc, #8]	; (8003b50 <__malloc_lock+0xc>)
 8003b48:	f7ff ff0b 	bl	8003962 <__retarget_lock_acquire_recursive>
 8003b4c:	bd10      	pop	{r4, pc}
 8003b4e:	46c0      	nop			; (mov r8, r8)
 8003b50:	200002d4 	.word	0x200002d4

08003b54 <__malloc_unlock>:
 8003b54:	b510      	push	{r4, lr}
 8003b56:	4802      	ldr	r0, [pc, #8]	; (8003b60 <__malloc_unlock+0xc>)
 8003b58:	f7ff ff04 	bl	8003964 <__retarget_lock_release_recursive>
 8003b5c:	bd10      	pop	{r4, pc}
 8003b5e:	46c0      	nop			; (mov r8, r8)
 8003b60:	200002d4 	.word	0x200002d4

08003b64 <__sflush_r>:
 8003b64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b66:	898b      	ldrh	r3, [r1, #12]
 8003b68:	0005      	movs	r5, r0
 8003b6a:	000c      	movs	r4, r1
 8003b6c:	071a      	lsls	r2, r3, #28
 8003b6e:	d45c      	bmi.n	8003c2a <__sflush_r+0xc6>
 8003b70:	684a      	ldr	r2, [r1, #4]
 8003b72:	2a00      	cmp	r2, #0
 8003b74:	dc04      	bgt.n	8003b80 <__sflush_r+0x1c>
 8003b76:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8003b78:	2a00      	cmp	r2, #0
 8003b7a:	dc01      	bgt.n	8003b80 <__sflush_r+0x1c>
 8003b7c:	2000      	movs	r0, #0
 8003b7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003b80:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003b82:	2f00      	cmp	r7, #0
 8003b84:	d0fa      	beq.n	8003b7c <__sflush_r+0x18>
 8003b86:	2200      	movs	r2, #0
 8003b88:	2080      	movs	r0, #128	; 0x80
 8003b8a:	682e      	ldr	r6, [r5, #0]
 8003b8c:	602a      	str	r2, [r5, #0]
 8003b8e:	001a      	movs	r2, r3
 8003b90:	0140      	lsls	r0, r0, #5
 8003b92:	6a21      	ldr	r1, [r4, #32]
 8003b94:	4002      	ands	r2, r0
 8003b96:	4203      	tst	r3, r0
 8003b98:	d034      	beq.n	8003c04 <__sflush_r+0xa0>
 8003b9a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003b9c:	89a3      	ldrh	r3, [r4, #12]
 8003b9e:	075b      	lsls	r3, r3, #29
 8003ba0:	d506      	bpl.n	8003bb0 <__sflush_r+0x4c>
 8003ba2:	6863      	ldr	r3, [r4, #4]
 8003ba4:	1ac0      	subs	r0, r0, r3
 8003ba6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d001      	beq.n	8003bb0 <__sflush_r+0x4c>
 8003bac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003bae:	1ac0      	subs	r0, r0, r3
 8003bb0:	0002      	movs	r2, r0
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	0028      	movs	r0, r5
 8003bb6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003bb8:	6a21      	ldr	r1, [r4, #32]
 8003bba:	47b8      	blx	r7
 8003bbc:	89a2      	ldrh	r2, [r4, #12]
 8003bbe:	1c43      	adds	r3, r0, #1
 8003bc0:	d106      	bne.n	8003bd0 <__sflush_r+0x6c>
 8003bc2:	6829      	ldr	r1, [r5, #0]
 8003bc4:	291d      	cmp	r1, #29
 8003bc6:	d82c      	bhi.n	8003c22 <__sflush_r+0xbe>
 8003bc8:	4b2a      	ldr	r3, [pc, #168]	; (8003c74 <__sflush_r+0x110>)
 8003bca:	410b      	asrs	r3, r1
 8003bcc:	07db      	lsls	r3, r3, #31
 8003bce:	d428      	bmi.n	8003c22 <__sflush_r+0xbe>
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	6063      	str	r3, [r4, #4]
 8003bd4:	6923      	ldr	r3, [r4, #16]
 8003bd6:	6023      	str	r3, [r4, #0]
 8003bd8:	04d2      	lsls	r2, r2, #19
 8003bda:	d505      	bpl.n	8003be8 <__sflush_r+0x84>
 8003bdc:	1c43      	adds	r3, r0, #1
 8003bde:	d102      	bne.n	8003be6 <__sflush_r+0x82>
 8003be0:	682b      	ldr	r3, [r5, #0]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d100      	bne.n	8003be8 <__sflush_r+0x84>
 8003be6:	6560      	str	r0, [r4, #84]	; 0x54
 8003be8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003bea:	602e      	str	r6, [r5, #0]
 8003bec:	2900      	cmp	r1, #0
 8003bee:	d0c5      	beq.n	8003b7c <__sflush_r+0x18>
 8003bf0:	0023      	movs	r3, r4
 8003bf2:	3344      	adds	r3, #68	; 0x44
 8003bf4:	4299      	cmp	r1, r3
 8003bf6:	d002      	beq.n	8003bfe <__sflush_r+0x9a>
 8003bf8:	0028      	movs	r0, r5
 8003bfa:	f7ff feb5 	bl	8003968 <_free_r>
 8003bfe:	2000      	movs	r0, #0
 8003c00:	6360      	str	r0, [r4, #52]	; 0x34
 8003c02:	e7bc      	b.n	8003b7e <__sflush_r+0x1a>
 8003c04:	2301      	movs	r3, #1
 8003c06:	0028      	movs	r0, r5
 8003c08:	47b8      	blx	r7
 8003c0a:	1c43      	adds	r3, r0, #1
 8003c0c:	d1c6      	bne.n	8003b9c <__sflush_r+0x38>
 8003c0e:	682b      	ldr	r3, [r5, #0]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d0c3      	beq.n	8003b9c <__sflush_r+0x38>
 8003c14:	2b1d      	cmp	r3, #29
 8003c16:	d001      	beq.n	8003c1c <__sflush_r+0xb8>
 8003c18:	2b16      	cmp	r3, #22
 8003c1a:	d101      	bne.n	8003c20 <__sflush_r+0xbc>
 8003c1c:	602e      	str	r6, [r5, #0]
 8003c1e:	e7ad      	b.n	8003b7c <__sflush_r+0x18>
 8003c20:	89a2      	ldrh	r2, [r4, #12]
 8003c22:	2340      	movs	r3, #64	; 0x40
 8003c24:	4313      	orrs	r3, r2
 8003c26:	81a3      	strh	r3, [r4, #12]
 8003c28:	e7a9      	b.n	8003b7e <__sflush_r+0x1a>
 8003c2a:	690e      	ldr	r6, [r1, #16]
 8003c2c:	2e00      	cmp	r6, #0
 8003c2e:	d0a5      	beq.n	8003b7c <__sflush_r+0x18>
 8003c30:	680f      	ldr	r7, [r1, #0]
 8003c32:	600e      	str	r6, [r1, #0]
 8003c34:	1bba      	subs	r2, r7, r6
 8003c36:	9201      	str	r2, [sp, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	079b      	lsls	r3, r3, #30
 8003c3c:	d100      	bne.n	8003c40 <__sflush_r+0xdc>
 8003c3e:	694a      	ldr	r2, [r1, #20]
 8003c40:	60a2      	str	r2, [r4, #8]
 8003c42:	9b01      	ldr	r3, [sp, #4]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	dd99      	ble.n	8003b7c <__sflush_r+0x18>
 8003c48:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003c4a:	0032      	movs	r2, r6
 8003c4c:	001f      	movs	r7, r3
 8003c4e:	0028      	movs	r0, r5
 8003c50:	9b01      	ldr	r3, [sp, #4]
 8003c52:	6a21      	ldr	r1, [r4, #32]
 8003c54:	47b8      	blx	r7
 8003c56:	2800      	cmp	r0, #0
 8003c58:	dc06      	bgt.n	8003c68 <__sflush_r+0x104>
 8003c5a:	2340      	movs	r3, #64	; 0x40
 8003c5c:	2001      	movs	r0, #1
 8003c5e:	89a2      	ldrh	r2, [r4, #12]
 8003c60:	4240      	negs	r0, r0
 8003c62:	4313      	orrs	r3, r2
 8003c64:	81a3      	strh	r3, [r4, #12]
 8003c66:	e78a      	b.n	8003b7e <__sflush_r+0x1a>
 8003c68:	9b01      	ldr	r3, [sp, #4]
 8003c6a:	1836      	adds	r6, r6, r0
 8003c6c:	1a1b      	subs	r3, r3, r0
 8003c6e:	9301      	str	r3, [sp, #4]
 8003c70:	e7e7      	b.n	8003c42 <__sflush_r+0xde>
 8003c72:	46c0      	nop			; (mov r8, r8)
 8003c74:	dfbffffe 	.word	0xdfbffffe

08003c78 <_fflush_r>:
 8003c78:	690b      	ldr	r3, [r1, #16]
 8003c7a:	b570      	push	{r4, r5, r6, lr}
 8003c7c:	0005      	movs	r5, r0
 8003c7e:	000c      	movs	r4, r1
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d102      	bne.n	8003c8a <_fflush_r+0x12>
 8003c84:	2500      	movs	r5, #0
 8003c86:	0028      	movs	r0, r5
 8003c88:	bd70      	pop	{r4, r5, r6, pc}
 8003c8a:	2800      	cmp	r0, #0
 8003c8c:	d004      	beq.n	8003c98 <_fflush_r+0x20>
 8003c8e:	6a03      	ldr	r3, [r0, #32]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d101      	bne.n	8003c98 <_fflush_r+0x20>
 8003c94:	f7ff fc5e 	bl	8003554 <__sinit>
 8003c98:	220c      	movs	r2, #12
 8003c9a:	5ea3      	ldrsh	r3, [r4, r2]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d0f1      	beq.n	8003c84 <_fflush_r+0xc>
 8003ca0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003ca2:	07d2      	lsls	r2, r2, #31
 8003ca4:	d404      	bmi.n	8003cb0 <_fflush_r+0x38>
 8003ca6:	059b      	lsls	r3, r3, #22
 8003ca8:	d402      	bmi.n	8003cb0 <_fflush_r+0x38>
 8003caa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003cac:	f7ff fe59 	bl	8003962 <__retarget_lock_acquire_recursive>
 8003cb0:	0028      	movs	r0, r5
 8003cb2:	0021      	movs	r1, r4
 8003cb4:	f7ff ff56 	bl	8003b64 <__sflush_r>
 8003cb8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003cba:	0005      	movs	r5, r0
 8003cbc:	07db      	lsls	r3, r3, #31
 8003cbe:	d4e2      	bmi.n	8003c86 <_fflush_r+0xe>
 8003cc0:	89a3      	ldrh	r3, [r4, #12]
 8003cc2:	059b      	lsls	r3, r3, #22
 8003cc4:	d4df      	bmi.n	8003c86 <_fflush_r+0xe>
 8003cc6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003cc8:	f7ff fe4c 	bl	8003964 <__retarget_lock_release_recursive>
 8003ccc:	e7db      	b.n	8003c86 <_fflush_r+0xe>
	...

08003cd0 <__swhatbuf_r>:
 8003cd0:	b570      	push	{r4, r5, r6, lr}
 8003cd2:	000e      	movs	r6, r1
 8003cd4:	001d      	movs	r5, r3
 8003cd6:	230e      	movs	r3, #14
 8003cd8:	5ec9      	ldrsh	r1, [r1, r3]
 8003cda:	0014      	movs	r4, r2
 8003cdc:	b096      	sub	sp, #88	; 0x58
 8003cde:	2900      	cmp	r1, #0
 8003ce0:	da0c      	bge.n	8003cfc <__swhatbuf_r+0x2c>
 8003ce2:	89b2      	ldrh	r2, [r6, #12]
 8003ce4:	2380      	movs	r3, #128	; 0x80
 8003ce6:	0011      	movs	r1, r2
 8003ce8:	4019      	ands	r1, r3
 8003cea:	421a      	tst	r2, r3
 8003cec:	d013      	beq.n	8003d16 <__swhatbuf_r+0x46>
 8003cee:	2100      	movs	r1, #0
 8003cf0:	3b40      	subs	r3, #64	; 0x40
 8003cf2:	2000      	movs	r0, #0
 8003cf4:	6029      	str	r1, [r5, #0]
 8003cf6:	6023      	str	r3, [r4, #0]
 8003cf8:	b016      	add	sp, #88	; 0x58
 8003cfa:	bd70      	pop	{r4, r5, r6, pc}
 8003cfc:	466a      	mov	r2, sp
 8003cfe:	f000 f84d 	bl	8003d9c <_fstat_r>
 8003d02:	2800      	cmp	r0, #0
 8003d04:	dbed      	blt.n	8003ce2 <__swhatbuf_r+0x12>
 8003d06:	23f0      	movs	r3, #240	; 0xf0
 8003d08:	9901      	ldr	r1, [sp, #4]
 8003d0a:	021b      	lsls	r3, r3, #8
 8003d0c:	4019      	ands	r1, r3
 8003d0e:	4b03      	ldr	r3, [pc, #12]	; (8003d1c <__swhatbuf_r+0x4c>)
 8003d10:	18c9      	adds	r1, r1, r3
 8003d12:	424b      	negs	r3, r1
 8003d14:	4159      	adcs	r1, r3
 8003d16:	2380      	movs	r3, #128	; 0x80
 8003d18:	00db      	lsls	r3, r3, #3
 8003d1a:	e7ea      	b.n	8003cf2 <__swhatbuf_r+0x22>
 8003d1c:	ffffe000 	.word	0xffffe000

08003d20 <__smakebuf_r>:
 8003d20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d22:	2602      	movs	r6, #2
 8003d24:	898b      	ldrh	r3, [r1, #12]
 8003d26:	0005      	movs	r5, r0
 8003d28:	000c      	movs	r4, r1
 8003d2a:	4233      	tst	r3, r6
 8003d2c:	d006      	beq.n	8003d3c <__smakebuf_r+0x1c>
 8003d2e:	0023      	movs	r3, r4
 8003d30:	3347      	adds	r3, #71	; 0x47
 8003d32:	6023      	str	r3, [r4, #0]
 8003d34:	6123      	str	r3, [r4, #16]
 8003d36:	2301      	movs	r3, #1
 8003d38:	6163      	str	r3, [r4, #20]
 8003d3a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8003d3c:	466a      	mov	r2, sp
 8003d3e:	ab01      	add	r3, sp, #4
 8003d40:	f7ff ffc6 	bl	8003cd0 <__swhatbuf_r>
 8003d44:	9900      	ldr	r1, [sp, #0]
 8003d46:	0007      	movs	r7, r0
 8003d48:	0028      	movs	r0, r5
 8003d4a:	f7ff fe79 	bl	8003a40 <_malloc_r>
 8003d4e:	2800      	cmp	r0, #0
 8003d50:	d108      	bne.n	8003d64 <__smakebuf_r+0x44>
 8003d52:	220c      	movs	r2, #12
 8003d54:	5ea3      	ldrsh	r3, [r4, r2]
 8003d56:	059a      	lsls	r2, r3, #22
 8003d58:	d4ef      	bmi.n	8003d3a <__smakebuf_r+0x1a>
 8003d5a:	2203      	movs	r2, #3
 8003d5c:	4393      	bics	r3, r2
 8003d5e:	431e      	orrs	r6, r3
 8003d60:	81a6      	strh	r6, [r4, #12]
 8003d62:	e7e4      	b.n	8003d2e <__smakebuf_r+0xe>
 8003d64:	2380      	movs	r3, #128	; 0x80
 8003d66:	89a2      	ldrh	r2, [r4, #12]
 8003d68:	6020      	str	r0, [r4, #0]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	81a3      	strh	r3, [r4, #12]
 8003d6e:	9b00      	ldr	r3, [sp, #0]
 8003d70:	6120      	str	r0, [r4, #16]
 8003d72:	6163      	str	r3, [r4, #20]
 8003d74:	9b01      	ldr	r3, [sp, #4]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00c      	beq.n	8003d94 <__smakebuf_r+0x74>
 8003d7a:	0028      	movs	r0, r5
 8003d7c:	230e      	movs	r3, #14
 8003d7e:	5ee1      	ldrsh	r1, [r4, r3]
 8003d80:	f000 f81e 	bl	8003dc0 <_isatty_r>
 8003d84:	2800      	cmp	r0, #0
 8003d86:	d005      	beq.n	8003d94 <__smakebuf_r+0x74>
 8003d88:	2303      	movs	r3, #3
 8003d8a:	89a2      	ldrh	r2, [r4, #12]
 8003d8c:	439a      	bics	r2, r3
 8003d8e:	3b02      	subs	r3, #2
 8003d90:	4313      	orrs	r3, r2
 8003d92:	81a3      	strh	r3, [r4, #12]
 8003d94:	89a3      	ldrh	r3, [r4, #12]
 8003d96:	433b      	orrs	r3, r7
 8003d98:	81a3      	strh	r3, [r4, #12]
 8003d9a:	e7ce      	b.n	8003d3a <__smakebuf_r+0x1a>

08003d9c <_fstat_r>:
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	b570      	push	{r4, r5, r6, lr}
 8003da0:	4d06      	ldr	r5, [pc, #24]	; (8003dbc <_fstat_r+0x20>)
 8003da2:	0004      	movs	r4, r0
 8003da4:	0008      	movs	r0, r1
 8003da6:	0011      	movs	r1, r2
 8003da8:	602b      	str	r3, [r5, #0]
 8003daa:	f7fc fdf9 	bl	80009a0 <_fstat>
 8003dae:	1c43      	adds	r3, r0, #1
 8003db0:	d103      	bne.n	8003dba <_fstat_r+0x1e>
 8003db2:	682b      	ldr	r3, [r5, #0]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d000      	beq.n	8003dba <_fstat_r+0x1e>
 8003db8:	6023      	str	r3, [r4, #0]
 8003dba:	bd70      	pop	{r4, r5, r6, pc}
 8003dbc:	200002d0 	.word	0x200002d0

08003dc0 <_isatty_r>:
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	b570      	push	{r4, r5, r6, lr}
 8003dc4:	4d06      	ldr	r5, [pc, #24]	; (8003de0 <_isatty_r+0x20>)
 8003dc6:	0004      	movs	r4, r0
 8003dc8:	0008      	movs	r0, r1
 8003dca:	602b      	str	r3, [r5, #0]
 8003dcc:	f7fc fdf6 	bl	80009bc <_isatty>
 8003dd0:	1c43      	adds	r3, r0, #1
 8003dd2:	d103      	bne.n	8003ddc <_isatty_r+0x1c>
 8003dd4:	682b      	ldr	r3, [r5, #0]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d000      	beq.n	8003ddc <_isatty_r+0x1c>
 8003dda:	6023      	str	r3, [r4, #0]
 8003ddc:	bd70      	pop	{r4, r5, r6, pc}
 8003dde:	46c0      	nop			; (mov r8, r8)
 8003de0:	200002d0 	.word	0x200002d0

08003de4 <_sbrk_r>:
 8003de4:	2300      	movs	r3, #0
 8003de6:	b570      	push	{r4, r5, r6, lr}
 8003de8:	4d06      	ldr	r5, [pc, #24]	; (8003e04 <_sbrk_r+0x20>)
 8003dea:	0004      	movs	r4, r0
 8003dec:	0008      	movs	r0, r1
 8003dee:	602b      	str	r3, [r5, #0]
 8003df0:	f7fc fdf8 	bl	80009e4 <_sbrk>
 8003df4:	1c43      	adds	r3, r0, #1
 8003df6:	d103      	bne.n	8003e00 <_sbrk_r+0x1c>
 8003df8:	682b      	ldr	r3, [r5, #0]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d000      	beq.n	8003e00 <_sbrk_r+0x1c>
 8003dfe:	6023      	str	r3, [r4, #0]
 8003e00:	bd70      	pop	{r4, r5, r6, pc}
 8003e02:	46c0      	nop			; (mov r8, r8)
 8003e04:	200002d0 	.word	0x200002d0

08003e08 <_init>:
 8003e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e0a:	46c0      	nop			; (mov r8, r8)
 8003e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e0e:	bc08      	pop	{r3}
 8003e10:	469e      	mov	lr, r3
 8003e12:	4770      	bx	lr

08003e14 <_fini>:
 8003e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e16:	46c0      	nop			; (mov r8, r8)
 8003e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e1a:	bc08      	pop	{r3}
 8003e1c:	469e      	mov	lr, r3
 8003e1e:	4770      	bx	lr
