// Seed: 128034772
module module_0 #(
    parameter id_3 = 32'd33,
    parameter id_4 = 32'd99
) (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  defparam id_3.id_4 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri   id_1
    , id_5,
    output uwire id_2,
    output wire  id_3
);
  assign id_3 = id_1;
  and primCall (id_3, id_0, id_5, id_1);
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_4 = 0;
  assign id_4 = 1;
  wire id_5, id_6;
endmodule
