#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Nov 26 22:35:57 2018
# Process ID: 29959
# Current directory: /home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.runs/synth_1
# Command line: vivado -log openmips_min_sopc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source openmips_min_sopc.tcl
# Log file: /home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.runs/synth_1/openmips_min_sopc.vds
# Journal file: /home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source openmips_min_sopc.tcl -notrace
Command: synth_design -top openmips_min_sopc -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30251 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1373.852 ; gain = 70.992 ; free physical = 1802 ; free virtual = 19847
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'openmips_min_sopc' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips_min_sopc.v:24]
INFO: [Synth 8-6157] synthesizing module 'openmips' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v:24]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ctrl.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (1#1) [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/pc_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (2#1) [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/pc_reg.v:24]
INFO: [Synth 8-6157] synthesizing module 'hilo_reg' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/hilo_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'hilo_reg' (3#1) [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/hilo_reg.v:24]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/regfile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/regfile.v:24]
INFO: [Synth 8-6157] synthesizing module 'if_id' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/if_id.v:24]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (5#1) [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/if_id.v:24]
INFO: [Synth 8-6157] synthesizing module 'id' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id.v:24]
WARNING: [Synth 8-151] case item 6'b000001 is unreachable [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id.v:391]
INFO: [Synth 8-6155] done synthesizing module 'id' (6#1) [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id.v:24]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id_ex.v:24]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (7#1) [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id_ex.v:24]
INFO: [Synth 8-6157] synthesizing module 'ex' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ex' (8#1) [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex.v:24]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex_mem.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (9#1) [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex_mem.v:24]
INFO: [Synth 8-6157] synthesizing module 'mem' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/mem.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mem' (10#1) [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/mem.v:24]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (11#1) [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'openmips' (12#1) [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v:24]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.runs/synth_1/.Xil/Vivado-29959-shawn-All-Series/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (13#1) [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.runs/synth_1/.Xil/Vivado-29959-shawn-All-Series/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'openmips_min_sopc' (14#1) [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips_min_sopc.v:24]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[0]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[31]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[30]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[29]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[28]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[27]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[26]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[25]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[24]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[23]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[22]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[21]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[20]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[19]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[18]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[17]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[16]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[15]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[14]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[13]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[12]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[11]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[10]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[9]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[8]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[7]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[6]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[5]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[4]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[3]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[2]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[1]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[0]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[3]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[0]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1417.461 ; gain = 114.602 ; free physical = 1809 ; free virtual = 19855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1417.461 ; gain = 114.602 ; free physical = 1811 ; free virtual = 19857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1417.461 ; gain = 114.602 ; free physical = 1811 ; free virtual = 19857
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/ip/inst_rom/inst_rom/inst_rom_in_context.xdc] for cell 'inst_rom0'
Finished Parsing XDC File [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/ip/inst_rom/inst_rom/inst_rom_in_context.xdc] for cell 'inst_rom0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1724.281 ; gain = 0.000 ; free physical = 1564 ; free virtual = 19600
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1724.281 ; gain = 421.422 ; free physical = 1631 ; free virtual = 19668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1724.281 ; gain = 421.422 ; free physical = 1631 ; free virtual = 19668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst_rom0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1724.281 ; gain = 421.422 ; free physical = 1633 ; free virtual = 19670
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg2_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg2_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "aluop_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alusel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wreg_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "wreg_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg2_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg2_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "aluop_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alusel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wreg_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "wreg_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "whilo_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "hilo_temp_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stallreq_for_madd_msub" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp1_reg' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex.v:247]
WARNING: [Synth 8-327] inferring latch for variable 'stallreq_for_madd_msub_reg' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex.v:239]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp_o_reg' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex.v:237]
WARNING: [Synth 8-327] inferring latch for variable 'cnt_o_reg' [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex.v:238]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1724.281 ; gain = 421.422 ; free physical = 1626 ; free virtual = 19663
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 42    
	   4 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	  24 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 48    
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	  24 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 26    
	  24 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	  23 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module pc_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module hilo_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module id 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   7 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	  24 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  24 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
	  23 Input      1 Bit        Muxes := 1     
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 26    
	   4 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 48    
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 3     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element openmips0/if_id0/id_pc_reg was removed.  [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/if_id.v:37]
INFO: [Synth 8-5546] ROM "openmips0/id0/aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "openmips0/id0/wreg_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[63]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[62]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[61]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[60]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[59]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[58]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[57]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[56]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[55]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[54]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[53]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[52]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[51]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[50]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[49]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[48]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[47]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[46]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[45]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[44]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[43]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[42]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[41]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[40]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[39]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[38]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[37]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[36]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[35]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[34]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[33]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[32]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[31]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[30]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[29]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[28]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[27]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[26]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[25]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[24]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[23]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[22]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[21]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[20]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[19]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[18]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[17]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[16]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[15]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[14]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[13]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[12]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[11]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[10]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[9]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[8]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[7]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[6]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[5]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[4]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[3]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[2]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[1]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[0]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[63]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[62]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[61]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[60]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[59]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[58]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[57]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[56]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[55]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[54]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[53]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[52]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[51]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[50]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[49]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[48]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[47]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[46]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[45]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[44]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[43]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[42]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[41]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[40]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[39]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[38]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[37]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[36]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[35]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[34]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[33]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[32]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[31]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[30]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[29]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp_o_reg[28]) is unused and will be removed from module ex.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1724.281 ; gain = 421.422 ; free physical = 1614 ; free virtual = 19653
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1724.281 ; gain = 421.422 ; free physical = 1492 ; free virtual = 19531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1724.281 ; gain = 421.422 ; free physical = 1492 ; free virtual = 19531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1724.281 ; gain = 421.422 ; free physical = 1490 ; free virtual = 19530
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1724.281 ; gain = 421.422 ; free physical = 1490 ; free virtual = 19529
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1724.281 ; gain = 421.422 ; free physical = 1490 ; free virtual = 19529
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1724.281 ; gain = 421.422 ; free physical = 1490 ; free virtual = 19529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1724.281 ; gain = 421.422 ; free physical = 1490 ; free virtual = 19529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1724.281 ; gain = 421.422 ; free physical = 1490 ; free virtual = 19529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1724.281 ; gain = 421.422 ; free physical = 1490 ; free virtual = 19529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |inst_rom      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |inst_rom |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |     8|
|4     |LUT1     |     4|
|5     |LUT2     |     8|
|6     |LUT3     |     8|
|7     |LUT4     |     7|
|8     |LUT5     |    18|
|9     |LUT6     |    28|
|10    |FDRE     |    63|
|11    |LDC      |     3|
|12    |IBUF     |     2|
+------+---------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   182|
|2     |  openmips0 |openmips |   147|
|3     |    ex0     |ex       |     5|
|4     |    ex_mem0 |ex_mem   |     6|
|5     |    id_ex0  |id_ex    |    10|
|6     |    if_id0  |if_id    |    84|
|7     |    pc_reg0 |pc_reg   |    42|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1724.281 ; gain = 421.422 ; free physical = 1490 ; free virtual = 19529
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 550 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1724.281 ; gain = 114.602 ; free physical = 1542 ; free virtual = 19583
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1724.289 ; gain = 421.422 ; free physical = 1542 ; free virtual = 19583
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LDC => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 159 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 1724.289 ; gain = 480.906 ; free physical = 1539 ; free virtual = 19580
INFO: [Common 17-1381] The checkpoint '/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.runs/synth_1/openmips_min_sopc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file openmips_min_sopc_utilization_synth.rpt -pb openmips_min_sopc_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1748.293 ; gain = 0.000 ; free physical = 1540 ; free virtual = 19581
INFO: [Common 17-206] Exiting Vivado at Mon Nov 26 22:36:51 2018...
