msgid ""
msgstr ""
"Project-Id-Version: \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-02-10 09:32+0000\n"
"PO-Revision-Date: \n"
"Last-Translator: \n"
"Language-Team: \n"
"Language: es_ES\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Plural-Forms: nplurals=2; plural=(n != 1);\n"
"X-Generator: Poedit 3.0.1\n"
"X-Poedit-Basepath: ..\n"
"X-Poedit-SearchPath-0: translation.js\n"

#: translation.js:10 translation.js:499
msgid "Regs"
msgstr "Regs"

#: translation.js:11
msgid "SRegs"
msgstr "SRegs"

#: translation.js:12
msgid "SRegs-ld"
msgstr "SRegs-ld"

#: translation.js:13 translation.js:502
msgid "02-bits"
msgstr "02-bits"

#: translation.js:14 translation.js:503
#, fuzzy
msgid "03-bits"
msgstr "02-bits"

#: translation.js:15 translation.js:504
msgid "04-bits"
msgstr "04-bits"

#: translation.js:16 translation.js:505
#, fuzzy
msgid "05-bits"
msgstr "02-bits"

#: translation.js:17 translation.js:506
#, fuzzy
msgid "06-bits"
msgstr "16-bits"

#: translation.js:18 translation.js:507
#, fuzzy
msgid "07-bits"
msgstr "02-bits"

#: translation.js:19 translation.js:508
msgid "08-bits"
msgstr "08-bits"

#: translation.js:20 translation.js:509
#, fuzzy
msgid "09-bits"
msgstr "02-bits"

#: translation.js:21 translation.js:510
#, fuzzy
msgid "10-bits"
msgstr "02-bits"

#: translation.js:22 translation.js:511
#, fuzzy
msgid "11-bits"
msgstr "02-bits"

#: translation.js:23 translation.js:512
#, fuzzy
msgid "12-bits"
msgstr "02-bits"

#: translation.js:24 translation.js:513
#, fuzzy
msgid "13-bits"
msgstr "02-bits"

#: translation.js:25 translation.js:514
#, fuzzy
msgid "14-bits"
msgstr "04-bits"

#: translation.js:26 translation.js:515
#, fuzzy
msgid "15-bits"
msgstr "02-bits"

#: translation.js:27 translation.js:516
msgid "16-bits"
msgstr "16-bits"

#: translation.js:28 translation.js:517
#, fuzzy
msgid "17-bits"
msgstr "02-bits"

#: translation.js:29 translation.js:518
#, fuzzy
msgid "18-bits"
msgstr "08-bits"

#: translation.js:30 translation.js:519
#, fuzzy
msgid "19-bits"
msgstr "02-bits"

#: translation.js:31 translation.js:520
#, fuzzy
msgid "20-bits"
msgstr "02-bits"

#: translation.js:32 translation.js:521
#, fuzzy
msgid "21-bits"
msgstr "02-bits"

#: translation.js:33 translation.js:522
#, fuzzy
msgid "22-bits"
msgstr "02-bits"

#: translation.js:34 translation.js:523
#, fuzzy
msgid "23-bits"
msgstr "02-bits"

#: translation.js:35 translation.js:524
#, fuzzy
msgid "24-bits"
msgstr "04-bits"

#: translation.js:36 translation.js:525
#, fuzzy
msgid "25-bits"
msgstr "02-bits"

#: translation.js:37 translation.js:526
#, fuzzy
msgid "26-bits"
msgstr "16-bits"

#: translation.js:38 translation.js:527
#, fuzzy
msgid "27-bits"
msgstr "02-bits"

#: translation.js:39 translation.js:528
#, fuzzy
msgid "28-bits"
msgstr "08-bits"

#: translation.js:40 translation.js:529
#, fuzzy
msgid "29-bits"
msgstr "02-bits"

#: translation.js:41 translation.js:530
#, fuzzy
msgid "30-bits"
msgstr "02-bits"

#: translation.js:42 translation.js:531
#, fuzzy
msgid "31-bits"
msgstr "02-bits"

#: translation.js:43 translation.js:532
msgid "32-bits"
msgstr "32-bits"

#: translation.js:44 translation.js:84 translation.js:110 translation.js:152
#: translation.js:226
msgid "Blocks"
msgstr ""

#: translation.js:45
msgid "Reg-rst-verilog"
msgstr ""

#: translation.js:46
msgid ""
"Reg-rst-02-verilog: Two bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""

#: translation.js:47
msgid "Reg-verilog"
msgstr ""

#: translation.js:48
msgid ""
"Reg-02-verilog: Two bits Register with load input. Verilog implementation"
msgstr ""

#: translation.js:49 translation.js:78 translation.js:80 translation.js:85
#: translation.js:94 translation.js:98 translation.js:102 translation.js:106
#: translation.js:111 translation.js:120 translation.js:124 translation.js:128
#: translation.js:132 translation.js:136 translation.js:140 translation.js:144
#: translation.js:148 translation.js:155 translation.js:162 translation.js:165
#: translation.js:169 translation.js:173 translation.js:177 translation.js:181
#: translation.js:185 translation.js:189 translation.js:193 translation.js:197
#: translation.js:201 translation.js:205 translation.js:209 translation.js:213
#: translation.js:217 translation.js:223 translation.js:229 translation.js:243
#: translation.js:537 translation.js:883 translation.js:895 translation.js:911
msgid "Sys-reg-rst"
msgstr ""

#: translation.js:50
msgid ""
"Sys-reg-rst-02-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""

#: translation.js:51 translation.js:82 translation.js:87 translation.js:100
#: translation.js:104 translation.js:108 translation.js:113 translation.js:126
#: translation.js:130 translation.js:134 translation.js:138 translation.js:142
#: translation.js:146 translation.js:150 translation.js:157 translation.js:167
#: translation.js:171 translation.js:175 translation.js:179 translation.js:183
#: translation.js:187 translation.js:191 translation.js:195 translation.js:199
#: translation.js:203 translation.js:207 translation.js:211 translation.js:215
#: translation.js:219 translation.js:224 translation.js:231 translation.js:535
#: translation.js:875 translation.js:882 translation.js:894 translation.js:910
msgid "Sys-reg"
msgstr ""

#: translation.js:52
msgid "Sys-reg-02: Two bits system register"
msgstr ""

#: translation.js:53 translation.js:233 translation.js:534 translation.js:909
msgid "Reg-rst"
msgstr "Reg-rst"

#: translation.js:54
msgid "Reg-rst-02: Two bits Register with load and reset inputs"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:55
msgid "2-to-1 Multplexer (2-bit channels)"
msgstr ""

#: translation.js:56
msgid "2-to-1 Multplexer (1-bit channels)"
msgstr ""

#: translation.js:57
msgid "OR2: Two bits input OR gate"
msgstr ""

#: translation.js:58
msgid "Two bits input And gate"
msgstr ""

#: translation.js:59
msgid "NOT gate (Verilog implementation)"
msgstr ""

#: translation.js:60
msgid "Bus2-Join-all: Joint two wires into a 2-bits Bus"
msgstr ""

#: translation.js:61
msgid "Bus2-Split-all: Split the 2-bits bus into two wires"
msgstr ""

#: translation.js:62
msgid "Sys-reg-rst-02: Two bits system register with reset"
msgstr ""

#: translation.js:63
msgid "Generic: 2-bits generic constant (0,1,2,3)"
msgstr ""

#: translation.js:64
msgid "Channel A"
msgstr ""

#: translation.js:65
msgid "Channel B"
msgstr ""

#: translation.js:66
msgid "Input"
msgstr ""

#: translation.js:67
msgid "Output"
msgstr ""

#: translation.js:68 translation.js:89 translation.js:115 translation.js:153
#: translation.js:159 translation.js:221 translation.js:227 translation.js:240
#: translation.js:533 translation.js:579 translation.js:624 translation.js:720
#: translation.js:893 translation.js:908
msgid "Reg"
msgstr ""

#: translation.js:69
msgid "Reg-02: Two bits Register with load input"
msgstr ""

#: translation.js:70 translation.js:536
msgid "Sys-reg-dff"
msgstr ""

#: translation.js:71
msgid ""
"Sys-reg-dff-02: Two bits system register implemented directly from two D "
"Flip-Flops"
msgstr ""

#: translation.js:72
msgid ""
"System - D Flip-flop. Capture data every system clock cycle. Verilog "
"implementation"
msgstr ""

#: translation.js:73
msgid "Parameter: Initial value"
msgstr ""

#: translation.js:74
msgid "System clock"
msgstr ""

#: translation.js:75
msgid "Input data"
msgstr ""

#: translation.js:76
msgid ""
"# D Flip-Flop  (system)\n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""

#: translation.js:77
msgid "Not connected"
msgstr ""

#: translation.js:79
msgid "2-to-1 Multplexer (2-bit channels). Verilog implementation"
msgstr ""

#: translation.js:81
msgid ""
"Sys-reg-rst-03-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""

#: translation.js:83
msgid "Sys-reg-3: 3 bits system register"
msgstr ""

#: translation.js:86
msgid ""
"Sys-reg-rst-04-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""

#: translation.js:88
msgid "Sys-reg-4: 4 bits system register"
msgstr ""

#: translation.js:90
msgid "Reg-4: 4 bits Register with load input"
msgstr ""

#: translation.js:91
msgid "2-to-1 Multplexer (4-bit channels)"
msgstr ""

#: translation.js:92
msgid "Bus4-Join-all: Join all the wires into a 4-bits Bus"
msgstr ""

#: translation.js:93
msgid "Bus4-Split-all: Split the 4-bits bus into its wires"
msgstr ""

#: translation.js:95
#, fuzzy
msgid "Sys-reg-rst-04: Two bits system register with reset"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:96
msgid "2-to-1 Multplexer (4-bit channels). Verilog implementation"
msgstr ""

#: translation.js:97
msgid "Generic: 4-bits generic constant (0-15)"
msgstr ""

#: translation.js:99
#, fuzzy
msgid ""
"Sys-reg-rst-5-verilog: 5 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:101
msgid "Sys-reg-5: 5 bits system register"
msgstr ""

#: translation.js:103
#, fuzzy
msgid ""
"Sys-reg-rst-6-verilog: 6 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:105
msgid "Sys-reg-6: 6 bits system register"
msgstr ""

#: translation.js:107
#, fuzzy
msgid ""
"Sys-reg-rst-7-verilog: 7 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:109
msgid "Sys-reg-7: 7 bits system register"
msgstr ""

#: translation.js:112
#, fuzzy
msgid ""
"Sys-reg-rst-08-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:114
msgid "Sys-reg-8: 8 bits system register"
msgstr ""

#: translation.js:116
msgid "Reg-8: 8 bits Register with load input"
msgstr ""

#: translation.js:117
msgid "2-to-1 Multplexer (8-bit channels)"
msgstr ""

#: translation.js:118
msgid "Bus8-Join-half: Join the two same halves into an 8-bits Bus"
msgstr ""

#: translation.js:119
msgid "Bus8-Split-half: Split the 8-bits bus into two buses of the same size"
msgstr ""

#: translation.js:121
#, fuzzy
msgid "Sys-reg-rst-8: 8 bits system register with reset"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:122
msgid "2-to-1 Multplexer (8-bit channels). Verilog implementation"
msgstr ""

#: translation.js:123
msgid "Generic: 8-bits generic constant (0-255)"
msgstr ""

#: translation.js:125
#, fuzzy
msgid ""
"Sys-reg-rst-9-verilog: 9 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:127
msgid "Sys-reg-9: 9 bits system register"
msgstr ""

#: translation.js:129
#, fuzzy
msgid ""
"Sys-reg-rst-10-verilog: 10 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:131
msgid "Sys-reg-10: 10 bits system register"
msgstr ""

#: translation.js:133
#, fuzzy
msgid ""
"Sys-reg-rst-11-verilog: 11 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:135
msgid "Sys-reg-11: 11 bits system register"
msgstr ""

#: translation.js:137
#, fuzzy
msgid ""
"Sys-reg-rst-12-verilog: 12 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:139
msgid "Sys-reg-12: 12 bits system register"
msgstr ""

#: translation.js:141
#, fuzzy
msgid ""
"Sys-reg-rst-13-verilog: 13 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:143
msgid "Sys-reg-13: 13 bits system register"
msgstr ""

#: translation.js:145
#, fuzzy
msgid ""
"Sys-reg-rst-14-verilog: 14 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:147
msgid "Sys-reg-14: 14 bits system register"
msgstr ""

#: translation.js:149
#, fuzzy
msgid ""
"Sys-reg-rst-15-verilog: 15 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:151
msgid "Sys-reg-15: 15 bits system register"
msgstr ""

#: translation.js:154
#, fuzzy
msgid ""
"Reg-16-verilog: 16 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:156
#, fuzzy
msgid ""
"Sys-reg-rst-16-verilog: 16 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:158
msgid "Sys-reg-16: 16 bits system register"
msgstr ""

#: translation.js:160
msgid "Reg-16: 16 bits Register with load input"
msgstr ""

#: translation.js:161
msgid "2-to-1 Multplexer (16-bit channels). Verilog implementation"
msgstr ""

#: translation.js:163
#, fuzzy
msgid "Sys-reg-rst-16: 16 bits system register with reset"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:164
msgid "Generic: 16-bits generic constant"
msgstr ""

#: translation.js:166
#, fuzzy
msgid ""
"Sys-reg-rst-17-verilog: 17 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:168
msgid "Sys-reg-17: 17 bits system register"
msgstr ""

#: translation.js:170
#, fuzzy
msgid ""
"Sys-reg-rst-18-verilog: 18 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:172
msgid "Sys-reg-18: 18 bits system register"
msgstr ""

#: translation.js:174
#, fuzzy
msgid ""
"Sys-reg-rst-19-verilog: 19 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:176
msgid "Sys-reg-19: 19 bits system register"
msgstr ""

#: translation.js:178
#, fuzzy
msgid ""
"Sys-reg-rst-20-verilog: 20 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:180
msgid "Sys-reg-20: 20 bits system register"
msgstr ""

#: translation.js:182
#, fuzzy
msgid ""
"Sys-reg-rst-21-verilog: 21 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:184
msgid "Sys-reg-21: 21 bits system register"
msgstr ""

#: translation.js:186
#, fuzzy
msgid ""
"Sys-reg-rst-22-verilog: 22 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:188
msgid "Sys-reg-22: 22 bits system register"
msgstr ""

#: translation.js:190
#, fuzzy
msgid ""
"Sys-reg-rst-23-verilog: 23 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:192
msgid "Sys-reg-23: 23 bits system register"
msgstr ""

#: translation.js:194
#, fuzzy
msgid ""
"Sys-reg-rst-24-verilog: 24 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:196
msgid "Sys-reg-24: 24 bits system register"
msgstr ""

#: translation.js:198
#, fuzzy
msgid ""
"Sys-reg-rst-25-verilog: 25 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:200
msgid "Sys-reg-25: 25 bits system register"
msgstr ""

#: translation.js:202
#, fuzzy
msgid ""
"Sys-reg-rst-26-verilog: 26 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:204
msgid "Sys-reg-26: 26 bits system register"
msgstr ""

#: translation.js:206
#, fuzzy
msgid ""
"Sys-reg-rst-27-verilog: 27 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:208
msgid "Sys-reg-27: 27 bits system register"
msgstr ""

#: translation.js:210
#, fuzzy
msgid ""
"Sys-reg-rst-28-verilog: 28 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:212
msgid "Sys-reg-28: 28 bits system register"
msgstr ""

#: translation.js:214
#, fuzzy
msgid ""
"Sys-reg-rst-29-verilog: 29 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:216
msgid "Sys-reg-29: 29 bits system register"
msgstr ""

#: translation.js:218
#, fuzzy
msgid ""
"Sys-reg-rst-30-verilog: 30 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:220
msgid "Sys-reg-30: 30 bits system register"
msgstr ""

#: translation.js:222
#, fuzzy
msgid ""
"Reg-31-verilog: 31 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:225
msgid "Sys-reg-31: 31 bits system register"
msgstr ""

#: translation.js:228
#, fuzzy
msgid ""
"Reg-03-verilog: 32 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:230
#, fuzzy
msgid ""
"Sys-reg-rst-32-verilog: 32 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:232
msgid "Sys-reg-32: 32 bits system register"
msgstr ""

#: translation.js:234
msgid "Reg-rst-32: 32 bits Register with load and reset inputs"
msgstr ""

#: translation.js:235
msgid "Sys-reg-rst-32: 32 bits system register with reset"
msgstr ""

#: translation.js:236
msgid "2-to-1 Multplexer (32-bit channels)"
msgstr ""

#: translation.js:237
msgid "Bus32-Join-quarter: Join the four buses into an 32-bits Bus"
msgstr ""

#: translation.js:238
msgid "Bus32-Split-quarter: Split the 32-bits bus into four buses of 8 wires"
msgstr ""

#: translation.js:239
msgid "Generic: 32-bits generic constant"
msgstr ""

#: translation.js:241
msgid "Reg-32: 32 bits Register with load input"
msgstr ""

#: translation.js:242
msgid "2-to-1 Multplexer (32-bit channels). Verilog implementation"
msgstr ""

#: translation.js:244 translation.js:245 translation.js:925 translation.js:926
msgid "02-Bits"
msgstr ""

#: translation.js:246 translation.js:293 translation.js:927 translation.js:971
msgid "Left"
msgstr ""

#: translation.js:247 translation.js:294 translation.js:928 translation.js:972
msgid "Right"
msgstr ""

#: translation.js:248 translation.js:275 translation.js:295 translation.js:312
msgid "Verilog"
msgstr "Verilog"

#: translation.js:249 translation.js:930
msgid "SregL-ld-rst"
msgstr ""

#: translation.js:250
msgid ""
"SregL-ld-rst-02: Two bits Shift register to the left with load and reset "
"inputs"
msgstr ""

#: translation.js:251
msgid "SL1: Shift  a 2-bit value one bit left. LSB is filled with "
msgstr ""

#: translation.js:252
msgid ""
"Combinational  \n"
"Shift-right"
msgstr ""

#: translation.js:253 translation.js:929
msgid "SregL-ld"
msgstr ""

#: translation.js:254
msgid "SregL-ld-02: Two bits Shift register to the left with load input"
msgstr ""

#: translation.js:255
msgid ""
"Combinational  \n"
"Shift-left"
msgstr ""

#: translation.js:256 translation.js:932
msgid "Sys-SregL-ld-rst"
msgstr ""

#: translation.js:257
msgid ""
"Sys-SregL-ld-rst-02: Two bits System Shift register to the left, with load "
"and reset"
msgstr ""

#: translation.js:258
msgid ""
"Data to load from the  \n"
"outside"
msgstr ""

#: translation.js:259
msgid "Shifted internal data"
msgstr ""

#: translation.js:260
msgid "Mux-2-1"
msgstr ""

#: translation.js:261
msgid ""
"Selects which data to load  \n"
"into the register:  \n"
"* load=0: Shifted data\n"
"* load=1: External data"
msgstr ""

#: translation.js:262
msgid "Load external data"
msgstr ""

#: translation.js:263
msgid "External data"
msgstr ""

#: translation.js:264
msgid "Serial input"
msgstr ""

#: translation.js:265 translation.js:931
msgid "Sys-SregL-ld"
msgstr ""

#: translation.js:266
msgid "Sys-SregL-ld-02: Two bits System Shift register to the left, with load"
msgstr ""

#: translation.js:267
msgid "SregL-ld-rst-verilog"
msgstr ""

#: translation.js:268
msgid ""
"SregL-ld-rst-02-verilog: Two bits Shift register to the left with load and "
"reset inputs. Verilog implementation"
msgstr ""

#: translation.js:269
msgid "SregL-ld-verilog"
msgstr ""

#: translation.js:270
msgid ""
"SregL-ld-02-verilog: Two bits Shift register to the left with load input. "
"Verilog implementation"
msgstr ""

#: translation.js:271
msgid "Sys-SregL-ld-rst-verilog"
msgstr ""

#: translation.js:272
msgid ""
"Sys-SregL-ld-02-verilog: Two bits System Shift register to the left, with "
"load and reset. Verilog implementation"
msgstr ""

#: translation.js:273
msgid "Sys-SregL-ld-verilog"
msgstr ""

#: translation.js:274
msgid ""
"Sys-SregL-ld-02-verilog: Two bits System Shift register to the left, with "
"load. Verilog implementation"
msgstr ""

#: translation.js:276 translation.js:955
msgid "SregR-ld-rst"
msgstr ""

#: translation.js:277
msgid ""
"SregR-ld-rst-02: Two bits Shift register to the right with load and reset "
"inputs"
msgstr ""

#: translation.js:278
msgid "SR1: Shift  a 2-bit value one bit right. MSB is filled with in"
msgstr ""

#: translation.js:279 translation.js:954
msgid "SregR-ld"
msgstr ""

#: translation.js:280
msgid "SregR-ld-02: Two bits Shift register to the right with load input"
msgstr ""

#: translation.js:281 translation.js:957
msgid "Sys-SregR-ld-rst"
msgstr ""

#: translation.js:282
msgid ""
"Sys-SregR-ld-rst-02: Two bits System Shift register to the right, with reset "
"and load"
msgstr ""

#: translation.js:283 translation.js:956
msgid "Sys-SregR-ld"
msgstr ""

#: translation.js:284
msgid "Sys-SregR-ld-02: Two bits System Shift register to the right, with load"
msgstr ""

#: translation.js:285
msgid "SregR-ld-rst-verilog"
msgstr ""

#: translation.js:286
msgid ""
"SregR-ld-rst-02-verilog: Two bits Shift register to the right with load and "
"reset inputs. Verilog implementation"
msgstr ""

#: translation.js:287
msgid "SregR-ld-verilog"
msgstr ""

#: translation.js:288
msgid ""
"SregR-ld-rst-02-verilog: Two bits Shift register to the right with load "
"input. Verilog implementation"
msgstr ""

#: translation.js:289
msgid "Sys-SregR-ld-rst-verilog"
msgstr ""

#: translation.js:290
msgid ""
"Sys-SregR-ld-rst-02-verilog: Two bits System Shift register to the right, "
"with reset and load. Verilog implementation"
msgstr ""

#: translation.js:291
msgid "Sys-SregR-ld-verilog"
msgstr ""

#: translation.js:292
msgid ""
"Sys-SregR-ld-02-verilog: Two bits System Shift register to the right, with "
"load. Verilog implementation"
msgstr ""

#: translation.js:296 translation.js:974
msgid "SregL-rst"
msgstr ""

#: translation.js:297
msgid "SregL-rst-02: Two bits Shift register to the left, with reset"
msgstr ""

#: translation.js:298 translation.js:973
msgid "SregL"
msgstr ""

#: translation.js:299
msgid "SregL-02: Two bits Shift register to the left"
msgstr ""

#: translation.js:300
msgid "Sys-SregL-rst"
msgstr ""

#: translation.js:301
msgid ""
"Sys-SregL-rst-02: Two bits System Shift register to the left, with reset"
msgstr ""

#: translation.js:302
msgid "Sys-SregL"
msgstr ""

#: translation.js:303
msgid "Sys-SregL-02: Two bits System Shift register to the left"
msgstr ""

#: translation.js:304
msgid "SregL-rst-verilog"
msgstr ""

#: translation.js:305
msgid ""
"SregL-rst-02-verilog: Two bits Shift register to the left, with reset. "
"Verilog implementation"
msgstr ""

#: translation.js:306
msgid "SregL-verilog"
msgstr ""

#: translation.js:307
msgid ""
"SregL-02-verilog: Two bits Shift register to the left. Verilog iplementation"
msgstr ""

#: translation.js:308
msgid "Sys-SregL-rst-verilog"
msgstr ""

#: translation.js:309
msgid ""
"Sys-SregL-rst-02-verilog: Two bits System Shift register to the left, with "
"reset. Verilog implementation"
msgstr ""

#: translation.js:310
msgid "Sys-SregL-verilog"
msgstr ""

#: translation.js:311
msgid ""
"Sys-SregL-02: Two bits System Shift register to the left. Verilog "
"implementation"
msgstr ""

#: translation.js:313 translation.js:990
msgid "SregR-rst"
msgstr ""

#: translation.js:314
msgid "SregR-rst-02: Two bits Shift register to the right, with reset"
msgstr ""

#: translation.js:315 translation.js:989
msgid "SregR"
msgstr ""

#: translation.js:316
msgid "SregR-02: Two bits Shift register to the right"
msgstr ""

#: translation.js:317
msgid "Sys-SregR-rst"
msgstr ""

#: translation.js:318
msgid ""
"Sys-SregR-rst-02: Two bits System Shift register to the right, with reset"
msgstr ""

#: translation.js:319
msgid "Sys-SregR"
msgstr ""

#: translation.js:320
msgid "Sys-SregR-02: Two bits System Shift register to the right"
msgstr ""

#: translation.js:321
msgid "SregR-rst-verilog"
msgstr ""

#: translation.js:322
msgid ""
"SregR-rst-02-verilog: Two bits Shift register to the right, with reset. "
"Verilog implementation"
msgstr ""

#: translation.js:323
msgid "SregR-verilog"
msgstr ""

#: translation.js:324
msgid ""
"SregR-02-verilog: Two bits Shift register to the right. Verilog "
"implementation"
msgstr ""

#: translation.js:325
msgid "Sys-SregR-rst-verilog"
msgstr ""

#: translation.js:326
msgid ""
"Sys-SregR-rst-02-verilog: Two bits System Shift register to the right, with "
"reset. Verilog implementation"
msgstr ""

#: translation.js:327
msgid "Sys-SregR-verilog"
msgstr ""

#: translation.js:328
msgid ""
"Sys-SregR-02-verilog: Two bits System Shift register to the right. Verilog "
"implementation"
msgstr ""

#: translation.js:329
msgid "TESTs"
msgstr ""

#: translation.js:330
msgid "00-Index"
msgstr ""

#: translation.js:331
msgid "System - D Flip-flop. Capture data every system clock cycle"
msgstr ""

#: translation.js:332
msgid "# INDEX: IceRegs Collection"
msgstr ""

#: translation.js:333
msgid "## Regs"
msgstr ""

#: translation.js:334
msgid "### 2-bits"
msgstr ""

#: translation.js:335
msgid "## SRegs"
msgstr ""

#: translation.js:336
msgid "### 3-bits"
msgstr ""

#: translation.js:337
msgid "### 4-bits"
msgstr ""

#: translation.js:338
msgid "### 5-bits"
msgstr ""

#: translation.js:339
msgid "### 6-bits"
msgstr ""

#: translation.js:340
msgid "### 7-bits"
msgstr ""

#: translation.js:341
msgid "### 16-bits"
msgstr ""

#: translation.js:342
msgid "### 8-bits"
msgstr ""

#: translation.js:343
msgid "### 32-bits"
msgstr ""

#: translation.js:344
msgid ""
"Sys-reg-dff  \n"
"(Didactic purposes)"
msgstr ""

#: translation.js:345
msgid "## SRegs-ld"
msgstr ""

#: translation.js:346
#, fuzzy
msgid "### 12-bits"
msgstr "02-bits"

#: translation.js:347
#, fuzzy
msgid "### 20-bits"
msgstr "02-bits"

#: translation.js:348
#, fuzzy
msgid "### 24-bits"
msgstr "02-bits"

#: translation.js:349
#, fuzzy
msgid "### 28-bits"
msgstr "02-bits"

#: translation.js:350
#, fuzzy
msgid "### 31-bits"
msgstr "02-bits"

#: translation.js:351
#, fuzzy
msgid "### 30-bits"
msgstr "02-bits"

#: translation.js:352
#, fuzzy
msgid "### 29-bits"
msgstr "02-bits"

#: translation.js:353
#, fuzzy
msgid "### 27-bits"
msgstr "02-bits"

#: translation.js:354
#, fuzzy
msgid "### 26-bits"
msgstr "02-bits"

#: translation.js:355
#, fuzzy
msgid "### 25-bits"
msgstr "02-bits"

#: translation.js:356
#, fuzzy
msgid "### 23-bits"
msgstr "02-bits"

#: translation.js:357
#, fuzzy
msgid "### 22-bits"
msgstr "02-bits"

#: translation.js:358
#, fuzzy
msgid "### 21-bits"
msgstr "02-bits"

#: translation.js:359
#, fuzzy
msgid "### 19-bits"
msgstr "02-bits"

#: translation.js:360
#, fuzzy
msgid "### 18-bits"
msgstr "02-bits"

#: translation.js:361
#, fuzzy
msgid "### 17-bits"
msgstr "02-bits"

#: translation.js:362
#, fuzzy
msgid "### 15-bits"
msgstr "02-bits"

#: translation.js:363
#, fuzzy
msgid "### 14-bits"
msgstr "02-bits"

#: translation.js:364
#, fuzzy
msgid "### 13-bits"
msgstr "02-bits"

#: translation.js:365
#, fuzzy
msgid "### 11-bits"
msgstr "02-bits"

#: translation.js:366
#, fuzzy
msgid "### 10-bits"
msgstr "02-bits"

#: translation.js:367
#, fuzzy
msgid "### 9-bits"
msgstr "02-bits"

#: translation.js:368
msgid "01-Sys-Regs-two-values"
msgstr ""

#: translation.js:369
msgid "Button-tic: Configurable button that emits a tic when it is pressed"
msgstr ""

#: translation.js:370
msgid ""
"Rising-edge detector. It generates a 1-period pulse (tic) when a rising edge "
"is detected on the input"
msgstr ""

#: translation.js:371
msgid "D Flip-flop (verilog implementation)"
msgstr ""

#: translation.js:372
msgid "Configurable button (pull-up on/off. Not on/off)"
msgstr ""

#: translation.js:373
msgid "FPGA internal pull-up configuration on the input port"
msgstr ""

#: translation.js:374
msgid "Remove the rebound on a mechanical switch"
msgstr ""

#: translation.js:375
msgid "1bit register (implemented in verilog)"
msgstr ""

#: translation.js:376
msgid "16-bits Syscounter with reset"
msgstr ""

#: translation.js:377
msgid "DFF-rst-x16: 16 D flip-flops in paralell with reset"
msgstr ""

#: translation.js:378
msgid "DFF-rst-x04: Three D flip-flops in paralell with reset"
msgstr ""

#: translation.js:379
msgid "DFF-rst-x01: D Flip flop with reset input. When rst=1, the DFF is 0"
msgstr ""

#: translation.js:380
msgid ""
"Bus16-Split-quarter: Split the 16-bits bus into four buses of the same size"
msgstr ""

#: translation.js:381
msgid "Bus16-Join-quarter: Join the four same buses into an 16-bits Bus"
msgstr ""

#: translation.js:382
msgid "Inc1-16bit: Increment a 16-bits number by one"
msgstr ""

#: translation.js:383
msgid "AdderK-16bit: Adder of 16-bit operand and 16-bit constant"
msgstr ""

#: translation.js:384
msgid "Adder-16bits: Adder of two operands of 16 bits"
msgstr ""

#: translation.js:385
msgid "Bus16-Split-half: Split the 16-bits bus into two buses of the same size"
msgstr ""

#: translation.js:386
msgid "Adder-8bits: Adder of two operands of 8 bits"
msgstr ""

#: translation.js:387
msgid "Adder-4bits: Adder of two operands of 4 bits"
msgstr ""

#: translation.js:388
msgid "Adder-1bit: Adder of two operands of 1 bit"
msgstr ""

#: translation.js:389
msgid "AdderC-1bit: Adder of two operands of 1 bit plus the carry in"
msgstr ""

#: translation.js:390
msgid "XOR gate: two bits input xor gate"
msgstr ""

#: translation.js:391
msgid "Constant bit 0"
msgstr ""

#: translation.js:392
msgid "AdderC-4bits: Adder of two operands of 4 bits and Carry in"
msgstr ""

#: translation.js:393
msgid "AdderC-8bits: Adder of two operands of 8 bits and Carry in"
msgstr ""

#: translation.js:394
msgid "Bus16-Join-half: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:395
msgid ""
"Edges detector. It generates a 1-period pulse (tic) when either a rising "
"edge or a falling edge is detected on the input"
msgstr ""

#: translation.js:396
msgid "Sync 1-bit input with the system clock domain"
msgstr ""

#: translation.js:397
msgid ""
"Select positive or negative logic for the input (0=positive, 1=negative)"
msgstr ""

#: translation.js:398
msgid "1-bit generic constant (0/1)"
msgstr ""

#: translation.js:399
msgid ""
"Data Ledoscope. 2 samples of 2bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:400
msgid "Generic component with clk input"
msgstr ""

#: translation.js:401
msgid "Reg: 1-Bit register"
msgstr ""

#: translation.js:402
msgid "2-to-1 Multplexer (1-bit channels). Fippled version"
msgstr ""

#: translation.js:403
msgid ""
"System TFF with toggle input: It toogles on every system cycle if the input "
"is active"
msgstr ""

#: translation.js:404
msgid "RS-FF-set. RS Flip-flop with priority set"
msgstr ""

#: translation.js:405
msgid "Constant bit 1"
msgstr ""

#: translation.js:406
msgid ""
"## Example. Sys-Reg: Two values\n"
"\n"
"This circuit generates two values of 2-bts: 2 and 1. The first value (1)  is "
"generated at cycle 0 and the  \n"
"second value (2) at cycle 1 \n"
"The two captured values can be observed with the Data LEDOscope"
msgstr ""

#: translation.js:407
msgid "Initial value: cycle 0"
msgstr ""

#: translation.js:408
msgid "2-bits Sys-Reg"
msgstr ""

#: translation.js:409
msgid ""
"## Meassure with LEDOSCOPE-data\n"
"\n"
"It stores two samples taken at the first two cycles  \n"
"(cycle 0 and cycle 1)"
msgstr ""

#: translation.js:410
msgid ""
"Select the 2-bit sample to show  \n"
"on the LEDs (sample 0 or sample 1)"
msgstr ""

#: translation.js:411
msgid "Showing the sample 0"
msgstr ""

#: translation.js:412
msgid "Value for cycles >= 1"
msgstr ""

#: translation.js:413
msgid "Button state signal"
msgstr ""

#: translation.js:414
msgid "Tic: button pressed"
msgstr ""

#: translation.js:415
msgid "Rising edge detector"
msgstr ""

#: translation.js:416
msgid "Pull up on/off"
msgstr ""

#: translation.js:417
msgid "Not on/off"
msgstr ""

#: translation.js:418
msgid ""
"## Rising edge detector\n"
"\n"
"It generates a 1-period pulse (tic) when a rising edge is detected on the  \n"
"input signal"
msgstr ""

#: translation.js:419
msgid "Input signal"
msgstr ""

#: translation.js:420
msgid ""
"Current signal  \n"
"state"
msgstr ""

#: translation.js:421
msgid ""
"Signal state in the previous  \n"
"clock cycle"
msgstr ""

#: translation.js:422
msgid ""
"If the current signal is 1 and its value in  \n"
"the previous clock cycle was 0, it means  \n"
"that a rising edge has been detected!  \n"
"The output es 1\n"
"\n"
"In any other case the output is 0"
msgstr ""

#: translation.js:423
msgid ""
"**Delay**: 0 clock cycles \n"
"\n"
"There is no delay between the arrival of a rising edge  \n"
"and its detection"
msgstr ""

#: translation.js:424
msgid ""
"# D Flip-Flop  \n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""

#: translation.js:425
msgid ""
"Internal pull-up  \n"
"* 0: OFF\n"
"* 1: ON"
msgstr ""

#: translation.js:426
msgid "Synchronization stage"
msgstr ""

#: translation.js:427
msgid ""
"Normalization stage\n"
"\n"
"* 0: Wire\n"
"* 1: signal inverted"
msgstr ""

#: translation.js:428
msgid "Debouncing stage"
msgstr ""

#: translation.js:429
msgid ""
"### Pull-up parameter:\n"
"\n"
"0: No pull-up  \n"
"1: Pull-up activated"
msgstr ""

#: translation.js:430
msgid ""
"Only an FPGA pin can  \n"
"be connected here!!!"
msgstr ""

#: translation.js:431
msgid ""
"The pull-up is connected  \n"
"by default"
msgstr ""

#: translation.js:432
msgid "Edge detector"
msgstr ""

#: translation.js:433
msgid ""
"Whenever there is a change in  \n"
"the input, the counter is started"
msgstr ""

#: translation.js:434
msgid ""
"If the counter reaches it maximum  \n"
"value, the input is considered stable  \n"
"and it is captured"
msgstr ""

#: translation.js:435
msgid ""
"### Time calculation\n"
"\n"
"For CLK=12MHZ, a 16-bit counter reaches its  \n"
"maximum every 2 ** 16 * 1/F = 5.5ms aprox  \n"
"IF more time is needed for debouncing,  \n"
"use a counter with more bits (17, 18...)"
msgstr ""

#: translation.js:436
msgid ""
"## Debouncer  \n"
"\n"
"A value is considered stable when  \n"
"there is no changes during 5.5ms  \n"
"aprox. When a value is stable it is  \n"
"captured on the output flip-flop"
msgstr ""

#: translation.js:437
msgid "Stable output"
msgstr ""

#: translation.js:438
msgid "Counter"
msgstr ""

#: translation.js:439
msgid "Initial value"
msgstr ""

#: translation.js:440
msgid ""
"Reset input: Active high  \n"
"When rst = 1, the DFF is reset to 0"
msgstr ""

#: translation.js:441
msgid "Data input"
msgstr ""

#: translation.js:442
msgid ""
"Initial default  \n"
"value: 0"
msgstr ""

#: translation.js:443
msgid ""
"## Edges detector\n"
"\n"
"It generates a 1-period pulse (tic) when an edge (Rising or falling) is "
"detected on the  \n"
"input signal"
msgstr ""

#: translation.js:444
msgid ""
"The output is 1 if the current value is 1 and the  \n"
"previous 0, or if the current value is 0 and the  \n"
"previous 1\n"
msgstr ""

#: translation.js:445
msgid "In any other case the output is 0"
msgstr ""

#: translation.js:446
msgid ""
"When k=0, it works like a wire  \n"
"(The output is equal to the input)  \n"
"When k=1, it act as a not gate\n"
"(The output is the inverse of the input)"
msgstr ""

#: translation.js:447
msgid ""
"### Truth table for XOR\n"
"\n"
"| k | input | output | function |\n"
"|---|-------|--------|----------|\n"
"| 0 | 0     |  0     | wire     |\n"
"| 0 | 1     |  1     | wire     |\n"
"| 1 | 0     |  1     | Not      |\n"
"| 1 | 1     |  0     | Not      |"
msgstr ""

#: translation.js:448
msgid ""
"Select which sample is shown  \n"
"on the LEDs"
msgstr ""

#: translation.js:449
msgid "Sample 0"
msgstr ""

#: translation.js:450
msgid ""
"The first two samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 to 1)"
msgstr ""

#: translation.js:451
msgid "Enable the capture "
msgstr ""

#: translation.js:452
msgid "This signal is 1 initially"
msgstr ""

#: translation.js:453
msgid "RS-flip-flop"
msgstr ""

#: translation.js:454
msgid "Cycle number: 0-1"
msgstr ""

#: translation.js:455
msgid ""
"The Flip-flips is reset  \n"
"at the end of cycle 3"
msgstr ""

#: translation.js:456
msgid "4-cycles with pulse"
msgstr ""

#: translation.js:457
msgid "Sample 1"
msgstr ""

#: translation.js:458
msgid ""
"Sample number currently  \n"
"displayed"
msgstr ""

#: translation.js:459
msgid "Mux 2-1"
msgstr ""

#: translation.js:460
msgid ""
"D Flip-flip\n"
"(System)"
msgstr ""

#: translation.js:461
msgid "Priority on set"
msgstr ""

#: translation.js:462 translation.js:595
msgid "02-Sys-Regs-four-values"
msgstr ""

#: translation.js:463
msgid ""
"Data Ledoscope. 4 samples of 8bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:464
msgid "Reg-x08: 8-bits register"
msgstr ""

#: translation.js:465
msgid "Reg-x04: 4-bits register"
msgstr ""

#: translation.js:466
msgid "2-bits Syscounter"
msgstr ""

#: translation.js:467
msgid "Inc1-2bit: Increment a 2-bits number by one"
msgstr ""

#: translation.js:468
msgid "AdderK-2bit: Adder of 2-bit operand and 2-bit constant"
msgstr ""

#: translation.js:469
msgid "Adder-2bits: Adder of two operands of 2 bits"
msgstr ""

#: translation.js:470
msgid "DFF-02: Two D flip-flops in paralell"
msgstr ""

#: translation.js:471
msgid "4-to-1 Multplexer (8-bit channels)"
msgstr ""

#: translation.js:472
msgid "Counter-x02: 2-bits counter"
msgstr ""

#: translation.js:473
msgid "OR-BUS2: OR gate with 2-bits bus input"
msgstr ""

#: translation.js:474
msgid ""
"## Example. Sys-Reg: Four values\n"
"\n"
"This circuit generates four values of 8-bts: 0x80, 0x20, 0x08, and 0x02 in "
"the cycles 0,1,2 and 3 respectivelly\n"
"The four captured values can be observed with the Data LEDOscope block"
msgstr ""

#: translation.js:475
msgid "8-bits Sys-Reg"
msgstr ""

#: translation.js:476
msgid ""
"## Meassure with LEDOSCOPE-data\n"
"\n"
"It stores four samples taken at the first four cycles  \n"
"(cycle 0 - cycle 3)"
msgstr ""

#: translation.js:477
msgid ""
"Select the 8-bit sample to show  \n"
"on the LEDs"
msgstr ""

#: translation.js:478
msgid "Value for cycles >= 3"
msgstr ""

#: translation.js:479
msgid ""
"Show the stable value  \n"
"(permanent regime)"
msgstr ""

#: translation.js:480
msgid ""
"The first four samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 to 3)"
msgstr ""

#: translation.js:481
msgid "Cycle number: 0-3"
msgstr ""

#: translation.js:482
msgid "Sample 2"
msgstr ""

#: translation.js:483
msgid "Sample 3"
msgstr ""

#: translation.js:484
msgid "Priority for the set"
msgstr ""

#: translation.js:485
msgid "03-Sys-Regs-rst-two-values"
msgstr ""

#: translation.js:486
msgid ""
"start: Start signal: It goes from 1 to 0 when the system clock starts. 1 "
"cycle pulse witch"
msgstr ""

#: translation.js:487
msgid ""
"## Example 3: Stream of two 8-bit values with reset\n"
"\n"
"A string of two values, 0x55 and 0xAA is generated. Then the register  \n"
"is **reset** to its initial value (0x55) and the sequence is generated again"
msgstr ""

#: translation.js:488
msgid "Cycle 1"
msgstr ""

#: translation.js:489
msgid "Cycle 0"
msgstr ""

#: translation.js:490
msgid "Rst=1 in cycle 1"
msgstr ""

#: translation.js:491
msgid ""
"LEDOscope  \n"
"(4 samples)"
msgstr ""

#: translation.js:492
msgid ""
"Showing sample 0  \n"
"on the LEDs"
msgstr ""

#: translation.js:493
msgid ""
"The sequence is restared  \n"
"in cycle 2"
msgstr ""

#: translation.js:494
msgid ""
"| cycle 0 | cycle 1 | cycle 2 | cycle 3 |\n"
"|---------|---------|---------|---------|\n"
"|  55     |   AA    |   55    |   AA    |"
msgstr ""

#: translation.js:495
msgid "Reset"
msgstr ""

#: translation.js:496
msgid "Initial value: 1"
msgstr ""

#: translation.js:497
msgid "Initial value: 0"
msgstr ""

#: translation.js:498
msgid "Falling edge"
msgstr ""

#: translation.js:500
msgid "SReg"
msgstr ""

#: translation.js:501
msgid "SReg-ld"
msgstr ""

#: translation.js:538 translation.js:539 translation.js:545 translation.js:546
#: translation.js:550 translation.js:558 translation.js:559 translation.js:582
#: translation.js:585 translation.js:586 translation.js:593 translation.js:594
#: translation.js:615 translation.js:616 translation.js:627 translation.js:630
#: translation.js:631 translation.js:638 translation.js:639 translation.js:655
#: translation.js:656 translation.js:666 translation.js:667 translation.js:678
#: translation.js:679 translation.js:689 translation.js:690 translation.js:700
#: translation.js:701 translation.js:711 translation.js:712 translation.js:723
#: translation.js:726 translation.js:727 translation.js:734 translation.js:735
#: translation.js:750 translation.js:751 translation.js:762 translation.js:763
#: translation.js:774 translation.js:775 translation.js:786 translation.js:787
#: translation.js:798 translation.js:799 translation.js:810 translation.js:811
#: translation.js:822 translation.js:823 translation.js:834 translation.js:835
#: translation.js:845 translation.js:855 translation.js:856 translation.js:866
#: translation.js:867 translation.js:876 translation.js:884 translation.js:885
#: translation.js:896 translation.js:902 translation.js:903 translation.js:912
#: translation.js:913 translation.js:919 translation.js:920 translation.js:933
#: translation.js:934 translation.js:939 translation.js:940 translation.js:958
#: translation.js:959 translation.js:964 translation.js:965 translation.js:977
#: translation.js:978 translation.js:983 translation.js:984 translation.js:993
#: translation.js:994
msgid "Alhambra-II"
msgstr ""

#: translation.js:540 translation.js:543 translation.js:547 translation.js:551
#: translation.js:554 translation.js:560 translation.js:576 translation.js:583
#: translation.js:587 translation.js:589 translation.js:601 translation.js:606
#: translation.js:611 translation.js:617 translation.js:622 translation.js:628
#: translation.js:632 translation.js:634 translation.js:640 translation.js:648
#: translation.js:657 translation.js:662 translation.js:668 translation.js:674
#: translation.js:680 translation.js:685 translation.js:691 translation.js:696
#: translation.js:702 translation.js:707 translation.js:713 translation.js:718
#: translation.js:724 translation.js:728 translation.js:730 translation.js:736
#: translation.js:743 translation.js:752 translation.js:758 translation.js:764
#: translation.js:770 translation.js:776 translation.js:782 translation.js:788
#: translation.js:794 translation.js:800 translation.js:806 translation.js:812
#: translation.js:818 translation.js:824 translation.js:830 translation.js:836
#: translation.js:841 translation.js:846 translation.js:851 translation.js:857
#: translation.js:862 translation.js:868 translation.js:873 translation.js:877
#: translation.js:886 translation.js:888 translation.js:897 translation.js:904
#: translation.js:906 translation.js:914 translation.js:917 translation.js:921
#: translation.js:923 translation.js:935 translation.js:937 translation.js:941
#: translation.js:952 translation.js:960 translation.js:962 translation.js:966
#: translation.js:969 translation.js:979 translation.js:981 translation.js:985
#: translation.js:987 translation.js:995 translation.js:997 translation.js:999
#: translation.js:1001
msgid "01-manual-test"
msgstr ""

#: translation.js:541
msgid ""
"# TEST: 2-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:542
msgid "Next"
msgstr ""

#: translation.js:544
msgid ""
"# TEST: 2-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:548
msgid "2bits constant value: 0"
msgstr ""

#: translation.js:549
msgid ""
"# TEST: 2-bits Sys-reg-dff: Manual testing\n"
"\n"
msgstr ""

#: translation.js:552
msgid "2bits constant value: 3"
msgstr ""

#: translation.js:553
msgid ""
"# TEST: 2-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:555
msgid ""
"# TEST: 2-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:556 translation.js:580 translation.js:591 translation.js:604
#: translation.js:613 translation.js:625 translation.js:636 translation.js:653
#: translation.js:664 translation.js:676 translation.js:687 translation.js:698
#: translation.js:709 translation.js:721 translation.js:732 translation.js:748
#: translation.js:760 translation.js:772 translation.js:784 translation.js:796
#: translation.js:808 translation.js:820 translation.js:832 translation.js:843
#: translation.js:853 translation.js:864
msgid "Sys-Reg"
msgstr ""

#: translation.js:557 translation.js:581 translation.js:592 translation.js:605
#: translation.js:614 translation.js:637 translation.js:654 translation.js:665
#: translation.js:677 translation.js:688 translation.js:699 translation.js:710
#: translation.js:722 translation.js:733 translation.js:749 translation.js:761
#: translation.js:773 translation.js:785 translation.js:797 translation.js:809
#: translation.js:821 translation.js:833 translation.js:844 translation.js:854
#: translation.js:865
#, fuzzy
msgid "Sys-Reg-rst"
msgstr "Reg-rst"

#: translation.js:561
msgid ""
"Data Ledoscope. 2 samples of 4bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:562
msgid "System TFF: It toogles its output on every system cycle"
msgstr ""

#: translation.js:563
msgid "Counter-x01: 1-bit counter"
msgstr ""

#: translation.js:564
msgid "UINT8-4bits:  Extend a 4-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:565
msgid "4bits constant value: 0"
msgstr ""

#: translation.js:566
msgid "UINT4-3bit:  Extend a 3-bit unsigned integer to 4-bits "
msgstr ""

#: translation.js:567
msgid "Bus4-Join-1-3: Join the two buses into a 4-bits Bus"
msgstr ""

#: translation.js:568
msgid "3bits constant value: 7"
msgstr ""

#: translation.js:569
msgid "Generic: 3-bits generic constant (0-7)"
msgstr ""

#: translation.js:570
msgid ""
"# TEST: 3-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:571
msgid ""
"The first two samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 and 1)"
msgstr ""

#: translation.js:572
msgid "T flip-flop"
msgstr ""

#: translation.js:573
msgid "Cycle number: 0 and 1"
msgstr ""

#: translation.js:574
msgid ""
"The Flip-flips is reset  \n"
"at the end of cycle 1"
msgstr ""

#: translation.js:575
msgid "2-cycles with pulse"
msgstr ""

#: translation.js:577
msgid "Bus4-Split-1-3: Split the 4-bits bus into two: 1-bit and 3-bits buses"
msgstr ""

#: translation.js:578
msgid ""
"# TEST: 3-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:584
msgid ""
"# TEST: 4-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:588
msgid ""
"# TEST: 4-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:590
msgid ""
"# TEST: 4-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:596
msgid "Generic: 5-bits generic constant (0-31)"
msgstr ""

#: translation.js:597
msgid "UINT8-5bits:  Extend a 5-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:598
msgid "Bus8-Join-3-5: Join the two buses into an 8-bits Bus"
msgstr ""

#: translation.js:599
msgid "3bits constant value: 0"
msgstr ""

#: translation.js:600
msgid ""
"# TEST: 5-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:602
msgid ""
"Data Ledoscope. 2 samples of 8bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:603
msgid ""
"# TEST: 5-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:607
msgid "Generic: 6-bits generic constant (0-63)"
msgstr ""

#: translation.js:608
msgid "UINT8-6bits:  Extend a 6-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:609
msgid "Bus8-Join-2-6: Join the two buses into an 8-bits Bus"
msgstr ""

#: translation.js:610
msgid ""
"# TEST: 6-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:612
msgid ""
"# TEST: 6-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:618
msgid "UINT8-7bits:  Extend a 7-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:619
msgid "Bus7-Join-1-7: Join the two buses into an 8-bits Bus"
msgstr ""

#: translation.js:620
msgid "Generic: 7-bits generic constant (0-127)"
msgstr ""

#: translation.js:621
msgid ""
"# TEST: 7-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:623
msgid ""
"# TEST: 7-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:626
#, fuzzy
msgid "Sys-Reg-Rst"
msgstr "Reg-rst"

#: translation.js:629
msgid ""
"# TEST: 8-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:633
msgid ""
"# TEST: 8-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:635
msgid ""
"# TEST: 8-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:641
msgid ""
"Display16-8: Display a 16-bits value on an  8-LEDs. The sel input selects "
"the byte to display "
msgstr ""

#: translation.js:642
msgid "UINT16-9bits:  Extend a 9-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:643
msgid "7bits constant value: 0"
msgstr ""

#: translation.js:644
msgid "Bus16-Join-7-9: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:645
msgid "Generic: 9-bits generic constant"
msgstr ""

#: translation.js:646
msgid ""
"# TEST: 9-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:647
msgid ""
"Byte 0  \n"
"(least significant)  "
msgstr ""

#: translation.js:649
msgid ""
"Data Ledoscope. 2 samples of 16bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:650
msgid "Reg-x16: 16bits register"
msgstr ""

#: translation.js:651
msgid "2-to-1 Multplexer (16-bit channels)"
msgstr ""

#: translation.js:652
msgid ""
"# TEST: 9-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:658
msgid "UINT16-10bits:  Extend a 10-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:659
msgid "6bits constant value: 0"
msgstr ""

#: translation.js:660
msgid "Bus16-Join-6-10: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:661
msgid ""
"# TEST: 10-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:663
msgid ""
"# TEST: 10-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:669
msgid "UINT16-11bits:  Extend a 11-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:670
msgid "Bus16-Join-5-11: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:671
msgid "5bits constant value: 0"
msgstr ""

#: translation.js:672
msgid "Generic: 11-bits generic constant"
msgstr ""

#: translation.js:673
msgid ""
"# TEST: 11-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:675
msgid ""
"# TEST: 11-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:681
msgid "UINT16-12bits:  Extend a 12-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:682
msgid "Bus16-Join-4-12: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:683
msgid "Generic: 12-bits generic constant (0-4095)"
msgstr ""

#: translation.js:684
msgid ""
"# TEST: 12-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:686
msgid ""
"# TEST: 12-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:692
msgid "UINT16-13bits:  Extend a 13-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:693
msgid "Bus16-Join-3-13: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:694
msgid "Generic: 13-bits generic constant"
msgstr ""

#: translation.js:695
msgid ""
"# TEST: 13-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:697
msgid ""
"# TEST: 13-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:703
msgid "UINT16-14bits:  Extend a 14-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:704
msgid "Bus16-Join-2-14: Join the two buses into a 16-bits Bus"
msgstr ""

#: translation.js:705
msgid "Generic: 14-bits generic constant"
msgstr ""

#: translation.js:706
msgid ""
"# TEST: 14-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:708
msgid ""
"# TEST: 14-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:714
msgid "UINT16-15bits:  Extend a 12-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:715
msgid "Bus16-Join-1-15: Join the two buses into a 16-bits Bus"
msgstr ""

#: translation.js:716
msgid "Generic: 15-bits generic constant"
msgstr ""

#: translation.js:717
msgid ""
"# TEST: 15-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:719
msgid ""
"# TEST: 15-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:725
msgid ""
"# TEST: 16-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:729
msgid ""
"# TEST: 16-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:731
msgid ""
"# TEST: 16-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:737
msgid ""
"Display32-8: Display a 32-bits value on an  8-LEDs. The sel input selects "
"the byte to display "
msgstr ""

#: translation.js:738
msgid "UINT32-17bits:  Extend a 17-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:739
msgid "Bus32-Join-15-17: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:740
msgid "15bits constant value: 0"
msgstr ""

#: translation.js:741
msgid "Generic: 17-bits generic constant"
msgstr ""

#: translation.js:742
msgid ""
"# TEST: 17-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:744
msgid ""
"Data Ledoscope. 2 samples of 32bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:745
msgid "Reg-x32: 32bits register"
msgstr ""

#: translation.js:746
msgid ""
"# TEST: 17-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:747
msgid ""
"It is 1 if the sample 0 is  \n"
"the current sample"
msgstr ""

#: translation.js:753
msgid "UINT32-18bits:  Extend a 18-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:754
msgid "Bus32-Join-14-18: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:755
msgid "14bits constant value: 0"
msgstr ""

#: translation.js:756
msgid "Generic: 18-bits generic constant"
msgstr ""

#: translation.js:757
msgid ""
"# TEST: 18-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:759
msgid ""
"# TEST: 18-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:765
msgid "UINT32-19bits:  Extend a 19-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:766
msgid "Bus32-Join-13-19: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:767
msgid "13bits constant value: 0"
msgstr ""

#: translation.js:768
msgid "Generic: 19-bits generic constant"
msgstr ""

#: translation.js:769
msgid ""
"# TEST: 19-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:771
msgid ""
"# TEST: 19-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:777
msgid "UINT32-20bits:  Extend a 20-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:778
msgid "Bus32-Join-12-20: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:779
msgid "12bits constant value: 0"
msgstr ""

#: translation.js:780
msgid "Generic: 20-bits generic constant"
msgstr ""

#: translation.js:781
msgid ""
"# TEST: 20-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:783
msgid ""
"# TEST: 20-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:789
msgid "Generic: 21-bits generic constant"
msgstr ""

#: translation.js:790
msgid "UINT32-21bits:  Extend a 21-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:791
msgid "Bus32-Join-11-21: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:792
msgid "11bits constant value: 0"
msgstr ""

#: translation.js:793
msgid ""
"# TEST: 21-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:795
msgid ""
"# TEST: 21-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:801
msgid "UINT32-22bits:  Extend a 22-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:802
msgid "Bus32-Join-10-22: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:803
msgid "10bits constant value: 0"
msgstr ""

#: translation.js:804
msgid "Generic: 22-bits generic constant"
msgstr ""

#: translation.js:805
msgid ""
"# TEST: 22-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:807
msgid ""
"# TEST: 22-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:813
msgid "Generic: 23-bits generic constant"
msgstr ""

#: translation.js:814
msgid "UINT32-23bits:  Extend a 23-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:815
msgid "Bus32-Join-9-23: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:816
msgid "9bits constant value: 0"
msgstr ""

#: translation.js:817
msgid ""
"# TEST: 23-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:819
msgid ""
"# TEST: 23-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:825
msgid "Generic: 24-bits generic constant"
msgstr ""

#: translation.js:826
msgid "UINT32-24bits:  Extend a 24-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:827
msgid "Bus32-Join-8-24: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:828
msgid "8bits constant value: 0"
msgstr ""

#: translation.js:829
msgid ""
"# TEST: 24-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:831
msgid ""
"# TEST: 24-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:837
msgid "Generic: 25-bits generic constant"
msgstr ""

#: translation.js:838
msgid "UINT32-25bits:  Extend a 25-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:839
msgid "Bus32-Join-7-25: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:840
msgid ""
"# TEST: 25-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:842
msgid ""
"# TEST: 25-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:847
msgid "Generic: 26-bits generic constant"
msgstr ""

#: translation.js:848
msgid "UINT32-26bits:  Extend a 26-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:849
msgid "Bus32-Join-6-26: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:850
msgid ""
"# TEST: 26-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:852
msgid ""
"# TEST: 26-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:858
msgid "Generic: 27-bits generic constant"
msgstr ""

#: translation.js:859
msgid "UINT32-27bits:  Extend a 27-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:860
msgid "Bus32-Join-5-27: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:861
msgid ""
"# TEST: 27-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:863
msgid ""
"# TEST: 27-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:869
msgid "Generic: 28-bits generic constant"
msgstr ""

#: translation.js:870
msgid "UINT32-28bits:  Extend a 28-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:871
msgid "Bus32-Join-4-28: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:872
msgid ""
"# TEST: 28-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:874
msgid ""
"# TEST: 28-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:878
msgid "Generic: 29-bits generic constant"
msgstr ""

#: translation.js:879
msgid "UINT32-29bits:  Extend a 29-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:880
msgid "Bus32-Join-3-29: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:881
msgid ""
"# TEST: 29-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:887
msgid ""
"# TEST: 29-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:889
msgid "Generic: 30-bits generic constant"
msgstr ""

#: translation.js:890
msgid "UINT32-30bits:  Extend a 30-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:891
msgid "Bus32-Join-2-30: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:892
msgid ""
"# TEST: 30-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:898
msgid "UINT32-31bits:  Extend a 31-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:899
msgid "Bus32-Join-1-31: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:900
msgid "Generic: 31-bits generic constant"
msgstr ""

#: translation.js:901
msgid ""
"# TEST: 31-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:905
msgid ""
"# TEST: 31-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:907
msgid ""
"# TEST: 31-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:915
msgid ""
"Direct connection of a button. The button should not have any external "
"circuit"
msgstr ""

#: translation.js:916
msgid ""
"# TEST: 32-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:918
msgid ""
"# TEST: 32-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:922
msgid ""
"# TEST: 32-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:924
msgid ""
"# TEST: 32-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:936
msgid ""
"# TEST: 2-bits SRegL-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:938
msgid ""
"# TEST: 2-bits SRegL-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:942
msgid ""
"Ledoscope. Capture the input signal during the first 4 cycles after circuit "
"initialization"
msgstr ""

#: translation.js:943
msgid "SReg-right-x4: 4 bits Shift register (to the right)"
msgstr ""

#: translation.js:944
msgid ""
"# TEST: 2-bits Sys-SRegL-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:945
msgid "4-bits Shift register"
msgstr ""

#: translation.js:946
msgid ""
"The input channel is captured  \n"
"on the register. One bit per  \n"
"system clock"
msgstr ""

#: translation.js:947
msgid "RS FlipFlop initialized to 1"
msgstr ""

#: translation.js:948
msgid ""
"while 1, the shift register  \n"
"is capturing"
msgstr ""

#: translation.js:949
msgid "2-bits counter"
msgstr ""

#: translation.js:950
msgid ""
"After 4 cycles the Flip-Flop is  \n"
"reset and it stops capturing  \n"
"bits"
msgstr ""

#: translation.js:951
msgid ""
"As the 2-bits system counter is counting  \n"
"all the time, the done signal is only  \n"
"generated when the counter reaches the maximum  \n"
"value and the Ledoscope is on (busy)"
msgstr ""

#: translation.js:953
msgid ""
"# TEST: 2-bits Sys-SRegL-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:961
msgid ""
"# TEST: 2-bits SRegR-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:963
msgid ""
"# TEST: 2-bits SRegR-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:967
msgid ""
"Sys-SregR-load-02: Two bits System Shift register to the right, with reset "
"and load"
msgstr ""

#: translation.js:968
msgid ""
"# TEST: 2-bits Sys-SRegR-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:970
msgid ""
"# TEST: 2-bits Sys-SRegR-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:975
msgid "Sys-sregL"
msgstr ""

#: translation.js:976
msgid "Sys-sregL-rst"
msgstr ""

#: translation.js:980
msgid ""
"# TEST: 2-bits SRegL-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:982
msgid ""
"# TEST: 2-bits SRegL: Manual testing\n"
"\n"
msgstr ""

#: translation.js:986
msgid ""
"# TEST: 2-bits Sys-SRegL-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:988
msgid ""
"# TEST: 2-bits Sys-SRegL: Manual testing\n"
"\n"
msgstr ""

#: translation.js:991
msgid "Sys-sregR"
msgstr ""

#: translation.js:992
msgid "Sys-sregR-rst"
msgstr ""

#: translation.js:996
msgid ""
"# TEST: 2-bits SRegR-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:998
msgid ""
"# TEST: 2-bits SRegR: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1000
msgid ""
"# TEST: 2-bits Sys-SRegR: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1002
msgid ""
"# TEST: 2-bits Sys-SRegR-rst: Manual testing\n"
"\n"
msgstr ""
