
26-July 2021 - Dinesh.A - copied spi_master from  https://github.com/dineshannayya/yifive_r0

26-July 2021 - Dinesh A - Changed the spi_master interface towards Flash with standard signal name, removed hold fix buffer

26-July 2021 - Dinesh A - Added QDDR (0xED) mode

08-Jan  2021 - Dinesh A - Sync with respect the lates riscv project and changes the name to qspim,
                          clean up the rtl and synthesis scripts
                          created Makefile for rtl, gate and synthesis
 

