#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Mar 07 19:50:01 2018
# Process ID: 3700
# Log file: C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/vivado.log
# Journal file: C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.xpr
launch_simulation
open_wave_config C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg
source CPU_tb.tcl
run all
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_simulation -mode post-synthesis -type functional
open_wave_config C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg
source CPU_tb.tcl
restart
run all
