[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PatternAssignLogic/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 50
LIB: work
FILE: ${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv
n<> u<49> t<Top_level_rule> c<1> l<1:1> el<5:1>
  n<> u<1> t<Null_rule> p<49> s<48> l<1:1>
  n<> u<48> t<Source_text> p<49> c<47> l<1:1> el<4:10>
    n<> u<47> t<Description> p<48> c<46> l<1:1> el<4:10>
      n<> u<46> t<Module_declaration> p<47> c<7> l<1:1> el<4:10>
        n<> u<7> t<Module_nonansi_header> p<46> c<2> s<8> l<1:1> el<1:37>
          n<module> u<2> t<Module_keyword> p<7> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<7> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<7> s<5> l<1:11> el<1:11>
          n</*output logic[7:0] o*/> u<5> t<BLOCK_COMMENT> p<7> s<6> l<1:11> el<1:36>
          n<> u<6> t<Port_list> p<7> l<1:11> el<1:36>
        n<//assign o = '{default: 1};> u<8> t<LINE_COMMENT> p<46> s<44> l<2:4> el<2:31>
        n<> u<44> t<Module_item> p<46> c<43> s<45> l<3:4> el<3:43>
          n<> u<43> t<Non_port_module_item> p<44> c<42> l<3:4> el<3:43>
            n<> u<42> t<Module_or_generate_item> p<43> c<41> l<3:4> el<3:43>
              n<> u<41> t<Module_common_item> p<42> c<40> l<3:4> el<3:43>
                n<> u<40> t<Module_or_generate_item_declaration> p<41> c<39> l<3:4> el<3:43>
                  n<> u<39> t<Package_or_generate_item_declaration> p<40> c<38> l<3:4> el<3:43>
                    n<> u<38> t<Parameter_declaration> p<39> c<21> l<3:4> el<3:42>
                      n<> u<21> t<Data_type_or_implicit> p<38> c<20> s<37> l<3:14> el<3:24>
                        n<> u<20> t<Data_type> p<21> c<9> l<3:14> el<3:24>
                          n<> u<9> t<IntVec_TypeLogic> p<20> s<19> l<3:14> el<3:19>
                          n<> u<19> t<Packed_dimension> p<20> c<18> l<3:19> el<3:24>
                            n<> u<18> t<Constant_range> p<19> c<13> l<3:20> el<3:23>
                              n<> u<13> t<Constant_expression> p<18> c<12> s<17> l<3:20> el<3:21>
                                n<> u<12> t<Constant_primary> p<13> c<11> l<3:20> el<3:21>
                                  n<> u<11> t<Primary_literal> p<12> c<10> l<3:20> el<3:21>
                                    n<7> u<10> t<INT_CONST> p<11> l<3:20> el<3:21>
                              n<> u<17> t<Constant_expression> p<18> c<16> l<3:22> el<3:23>
                                n<> u<16> t<Constant_primary> p<17> c<15> l<3:22> el<3:23>
                                  n<> u<15> t<Primary_literal> p<16> c<14> l<3:22> el<3:23>
                                    n<0> u<14> t<INT_CONST> p<15> l<3:22> el<3:23>
                      n<> u<37> t<Param_assignment_list> p<38> c<36> l<3:25> el<3:42>
                        n<> u<36> t<Param_assignment> p<37> c<22> l<3:25> el<3:42>
                          n<P> u<22> t<STRING_CONST> p<36> s<35> l<3:25> el<3:26>
                          n<> u<35> t<Constant_param_expression> p<36> c<34> l<3:29> el<3:42>
                            n<> u<34> t<Constant_mintypmax_expression> p<35> c<33> l<3:29> el<3:42>
                              n<> u<33> t<Constant_expression> p<34> c<32> l<3:29> el<3:42>
                                n<> u<32> t<Constant_primary> p<33> c<31> l<3:29> el<3:42>
                                  n<> u<31> t<Constant_assignment_pattern_expression> p<32> c<30> l<3:29> el<3:42>
                                    n<> u<30> t<Assignment_pattern_expression> p<31> c<29> l<3:29> el<3:42>
                                      n<> u<29> t<Assignment_pattern> p<30> c<24> l<3:29> el<3:42>
                                        n<> u<24> t<Structure_pattern_key> p<29> c<23> s<28> l<3:31> el<3:38>
                                          n<> u<23> t<Assignment_pattern_key> p<24> l<3:31> el<3:38>
                                        n<> u<28> t<Expression> p<29> c<27> l<3:40> el<3:41>
                                          n<> u<27> t<Primary> p<28> c<26> l<3:40> el<3:41>
                                            n<> u<26> t<Primary_literal> p<27> c<25> l<3:40> el<3:41>
                                              n<1> u<25> t<INT_CONST> p<26> l<3:40> el<3:41>
        n<> u<45> t<ENDMODULE> p<46> l<4:1> el<4:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               3
Design                                                 1
Identifier                                             1
LogicTypespec                                          1
Module                                                 1
ModuleTypespec                                         1
Operation                                              1
ParamAssign                                            1
Parameter                                              1
Range                                                  1
RefTypespec                                            2
SourceFile                                             1
StringTypespec                                         1
TaggedPattern                                          1
------------------------------------------------------------
Total:                                                17
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PatternAssignLogic/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv, line:1:1, endln:4:10
    |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.P), line:3:25, endln:3:42
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_RefTypespec: (work@top.P), line:3:14, endln:3:24
      |vpiParent:
      \_Parameter: (work@top.P), line:3:25, endln:3:42
      |vpiFullName:work@top.P
      |vpiActual:
      \_LogicTypespec: , line:3:14, endln:3:19
    |vpiName:P
    |vpiFullName:work@top.P
  |vpiParamAssign:
  \_ParamAssign: , line:3:25, endln:3:42
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_Operation: , line:3:29, endln:3:42
      |vpiParent:
      \_ParamAssign: , line:3:25, endln:3:42
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:3:31, endln:3:41
        |vpiParent:
        \_Operation: , line:3:29, endln:3:42
        |vpiPattern:
        \_Constant: , line:3:40, endln:3:41
          |vpiParent:
          \_TaggedPattern: , line:3:31, endln:3:41
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@top), line:3:31, endln:3:38
          |vpiParent:
          \_TaggedPattern: , line:3:31, endln:3:41
          |vpiFullName:work@top
          |vpiActual:
          \_StringTypespec: , line:3:31, endln:3:38
    |vpiLhs:
    \_Parameter: (work@top.P), line:3:25, endln:3:42
  |vpiTypedef:
  \_LogicTypespec: , line:3:14, endln:3:19
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv, line:1:1, endln:4:10
    |vpiRange:
    \_Range: , line:3:19, endln:3:24
      |vpiParent:
      \_LogicTypespec: , line:3:14, endln:3:19
      |vpiLeftRange:
      \_Constant: , line:3:20, endln:3:21
        |vpiParent:
        \_Range: , line:3:19, endln:3:24
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:22, endln:3:23
        |vpiParent:
        \_Range: , line:3:19, endln:3:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_StringTypespec: , line:3:31, endln:3:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv, line:1:1, endln:4:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:14, endln:3:19
  |vpiImportTypespec:
  \_StringTypespec: , line:3:31, endln:3:38
  |vpiDefName:work@top
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv, line:1:1, endln:4:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
