// Seed: 3834138482
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  assign module_1.id_4 = 0;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    input wire id_2,
    output wire id_3,
    input wor id_4,
    input uwire id_5
);
  genvar id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_3 = -1;
  wire id_8;
endmodule
module module_2 (
    input tri0 id_0,
    output tri1 id_1,
    output supply1 id_2,
    output wand id_3,
    input tri1 id_4
);
  parameter id_6 = -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_2 = {1{1'h0}};
endmodule
