#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Feb 20 08:34:30 2025
# Process ID         : 109618
# Current directory  : /home/dtorres/Documents/work/PID_maze_navigator/vivado
# Command line       : vivado
# Log file           : /home/dtorres/Documents/work/PID_maze_navigator/vivado/vivado.log
# Journal file       : /home/dtorres/Documents/work/PID_maze_navigator/vivado/vivado.jou
# Running On         : dtorres-MS-7D46
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12400F
# CPU Frequency      : 4091.222 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16619 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20914 MB
# Available Virtual  : 15805 MB
#-----------------------------------------------------------
start_gui
open_project /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 7756.941 ; gain = 10.000 ; free physical = 4095 ; free virtual = 14289
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 7756.941 ; gain = 62.730 ; free physical = 4095 ; free virtual = 14289
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 7756.941 ; gain = 67.082 ; free physical = 4095 ; free virtual = 14289
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sources_1
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
i2c_master_tb_behav.wcfg
add_wave {{/i2c_master_tb/i_i2c_master/bit_count}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 7796.074 ; gain = 11.000 ; free physical = 4197 ; free virtual = 14299
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 7796.074 ; gain = 18.965 ; free physical = 4197 ; free virtual = 14299
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
save_wave_config {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7847.824 ; gain = 20.000 ; free physical = 3983 ; free virtual = 14242
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 7847.824 ; gain = 32.746 ; free physical = 3983 ; free virtual = 14242
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 7847.824 ; gain = 32.746 ; free physical = 3983 ; free virtual = 14242
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'scl_drive' might have multiple concurrent drivers [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7919.840 ; gain = 11.961 ; free physical = 3730 ; free virtual = 13740
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7919.840 ; gain = 11.961 ; free physical = 3730 ; free virtual = 13740
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 7919.840 ; gain = 11.961 ; free physical = 3730 ; free virtual = 13740
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'scl_drive' might have multiple concurrent drivers [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 7937.844 ; gain = 18.004 ; free physical = 3322 ; free virtual = 13752
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 7937.844 ; gain = 18.004 ; free physical = 3322 ; free virtual = 13752
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 7937.844 ; gain = 18.004 ; free physical = 3322 ; free virtual = 13752
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'scl_drive' might have multiple concurrent drivers [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 7966.844 ; gain = 20.000 ; free physical = 3592 ; free virtual = 13733
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 7966.844 ; gain = 29.000 ; free physical = 3592 ; free virtual = 13733
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 7966.844 ; gain = 29.000 ; free physical = 3592 ; free virtual = 13733
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {i2c_master_tb_behav.wcfg}
i2c_master_tb_behav.wcfg
add_wave {{/i2c_master_tb/i_i2c_master/sda_pin}} 
save_wave_config {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'scl_drive' might have multiple concurrent drivers [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 8047.859 ; gain = 12.957 ; free physical = 3462 ; free virtual = 13771
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 8047.859 ; gain = 12.957 ; free physical = 3462 ; free virtual = 13771
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 8047.859 ; gain = 12.957 ; free physical = 3462 ; free virtual = 13771
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'scl_drive' might have multiple concurrent drivers [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8107.879 ; gain = 27.969 ; free physical = 3334 ; free virtual = 13290
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8107.879 ; gain = 27.969 ; free physical = 3334 ; free virtual = 13290
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'scl_drive' might have multiple concurrent drivers [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8118.879 ; gain = 10.000 ; free physical = 3254 ; free virtual = 13250
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8118.879 ; gain = 11.000 ; free physical = 3254 ; free virtual = 13250
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 8118.879 ; gain = 11.000 ; free physical = 3254 ; free virtual = 13250
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'scl_drive' might have multiple concurrent drivers [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8130.875 ; gain = 11.996 ; free physical = 3408 ; free virtual = 13411
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8130.875 ; gain = 11.996 ; free physical = 3408 ; free virtual = 13411
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8130.875 ; gain = 11.996 ; free physical = 3408 ; free virtual = 13411
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'scl_drive' might have multiple concurrent drivers [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8137.879 ; gain = 7.004 ; free physical = 3418 ; free virtual = 13380
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8137.879 ; gain = 7.004 ; free physical = 3418 ; free virtual = 13380
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8147.879 ; gain = 9.965 ; free physical = 3482 ; free virtual = 13447
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8147.879 ; gain = 9.965 ; free physical = 3482 ; free virtual = 13447
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {i2c_master_tb_behav.wcfg}
i2c_master_tb_behav.wcfg
add_wave {{/i2c_master_tb/i_i2c_master/next_state}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8148.879 ; gain = 0.000 ; free physical = 3183 ; free virtual = 13175
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
save_wave_config {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8231.891 ; gain = 20.000 ; free physical = 2965 ; free virtual = 13120
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 8231.891 ; gain = 29.965 ; free physical = 2965 ; free virtual = 13120
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 8231.891 ; gain = 29.965 ; free physical = 2965 ; free virtual = 13120
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {i2c_master_tb_behav.wcfg}
i2c_master_tb_behav.wcfg
add_wave {{/i2c_master_tb/i_i2c_master/sda_in}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
save_wave_config {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8251.895 ; gain = 20.000 ; free physical = 2940 ; free virtual = 13104
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8251.895 ; gain = 20.004 ; free physical = 2940 ; free virtual = 13104
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 8251.895 ; gain = 20.004 ; free physical = 2940 ; free virtual = 13104
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8259.898 ; gain = 8.004 ; free physical = 3049 ; free virtual = 13129
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8259.898 ; gain = 8.004 ; free physical = 3049 ; free virtual = 13129
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8259.898 ; gain = 8.004 ; free physical = 3049 ; free virtual = 13129
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8329.918 ; gain = 20.000 ; free physical = 2973 ; free virtual = 13058
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8329.918 ; gain = 28.969 ; free physical = 2973 ; free virtual = 13058
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8329.918 ; gain = 28.969 ; free physical = 2973 ; free virtual = 13058
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8341.914 ; gain = 11.996 ; free physical = 2806 ; free virtual = 12946
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8341.914 ; gain = 11.996 ; free physical = 2806 ; free virtual = 12946
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8341.914 ; gain = 11.996 ; free physical = 2806 ; free virtual = 12946
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8369.918 ; gain = 20.000 ; free physical = 2837 ; free virtual = 12943
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8369.918 ; gain = 28.004 ; free physical = 2837 ; free virtual = 12943
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 8369.918 ; gain = 28.004 ; free physical = 2837 ; free virtual = 12943
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:36 ; elapsed = 00:01:36 . Memory (MB): peak = 8416.922 ; gain = 13.957 ; free physical = 346 ; free virtual = 12949
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:01:37 ; elapsed = 00:01:37 . Memory (MB): peak = 8416.922 ; gain = 13.957 ; free physical = 346 ; free virtual = 12949
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 8416.922 ; gain = 13.957 ; free physical = 346 ; free virtual = 12949
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 262324 KB (Peak: 319596 KB), Simulation CPU Usage: 47010 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8622.969 ; gain = 26.969 ; free physical = 5117 ; free virtual = 14612
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {i2c_master_tb_behav.wcfg}
i2c_master_tb_behav.wcfg
add_wave {{/i2c_master_tb/i_i2c_master/scl_out}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8622.969 ; gain = 0.000 ; free physical = 5144 ; free virtual = 14670
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
save_wave_config {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$finish called at time : 276684 ns : File "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_master_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8731.988 ; gain = 8.965 ; free physical = 4642 ; free virtual = 14471
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8731.988 ; gain = 8.965 ; free physical = 4642 ; free virtual = 14471
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 8731.988 ; gain = 8.965 ; free physical = 4642 ; free virtual = 14471
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8751.988 ; gain = 19.965 ; free physical = 4712 ; free virtual = 14455
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
WARNING: Simulation object /i2c_master_tb/scl_drive was not found in the design.
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$finish called at time : 276668 ns : File "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_master_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
WARNING: Simulation object /i2c_master_tb/scl_drive was not found in the design.
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$finish called at time : 276668 ns : File "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_master_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
WARNING: Simulation object /i2c_master_tb/scl_drive was not found in the design.
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$finish called at time : 413276 ns : File "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_master_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
WARNING: Simulation object /i2c_master_tb/scl_drive was not found in the design.
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$finish called at time : 463276 ns : File "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_master_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 13:58:47 2025...
