window.SIDEBAR_ITEMS = {"fn":["create_affine_for_to_gpu","create_affine_to_standard","create_amdgpu_to_rocdl","create_arith_to_llvm","create_arith_to_spirv","create_arm_neon_2_d_to_intr","create_async_to_llvm","create_bufferization_to_mem_ref","create_complex_to_libm","create_complex_to_llvm","create_complex_to_standard","create_control_flow_to_llvm","create_control_flow_to_spirv","create_finalize_mem_ref_to_llvm","create_func_to_llvm","create_func_to_spirv","create_gpu_launch_func_to_vulkan_launch_func","create_gpu_ops_to_nvvm_ops","create_gpu_ops_to_rocdl_ops","create_gpu_to_llvm","create_gpu_to_spirv","create_index_to_llvm","create_linalg_to_llvm","create_linalg_to_standard","create_lower_host_code_to_llvm","create_map_mem_ref_storage_class","create_math_to_funcs","create_math_to_libm","create_math_to_llvm","create_math_to_spirv","create_mem_ref_to_spirv","create_nvgpu_to_nvvm","create_open_acc_to_scf","create_open_mp_to_llvm","create_parallel_loop_to_gpu","create_pdl_to_pdl_interp","create_reconcile_unrealized_casts","create_scf_to_control_flow","create_scf_to_open_mp","create_scf_to_spirv","create_shape_constraints","create_shape_to_standard","create_spirv_to_llvm","create_tensor_to_linalg","create_tensor_to_spirv","create_tosa_to_arith","create_tosa_to_linalg","create_tosa_to_linalg_named","create_tosa_to_scf","create_tosa_to_tensor","create_vector_to_gpu","create_vector_to_llvm","create_vector_to_scf","create_vector_to_spirv","create_vulkan_launch_func_to_vulkan_calls","register_affine_for_to_gpu","register_affine_to_standard","register_amdgpu_to_rocdl","register_arith_to_llvm","register_arith_to_spirv","register_arm_neon_2_d_to_intr","register_async_to_llvm","register_bufferization_to_mem_ref","register_complex_to_libm","register_complex_to_llvm","register_complex_to_standard","register_control_flow_to_llvm","register_control_flow_to_spirv","register_finalize_mem_ref_to_llvm","register_func_to_llvm","register_func_to_spirv","register_gpu_launch_func_to_vulkan_launch_func","register_gpu_ops_to_nvvm_ops","register_gpu_ops_to_rocdl_ops","register_gpu_to_llvm","register_gpu_to_spirv","register_index_to_llvm","register_linalg_to_llvm","register_linalg_to_standard","register_lower_host_code_to_llvm","register_map_mem_ref_storage_class","register_math_to_funcs","register_math_to_libm","register_math_to_llvm","register_math_to_spirv","register_mem_ref_to_spirv","register_nvgpu_to_nvvm","register_open_acc_to_scf","register_open_mp_to_llvm","register_parallel_loop_to_gpu","register_pdl_to_pdl_interp","register_reconcile_unrealized_casts","register_scf_to_control_flow","register_scf_to_open_mp","register_scf_to_spirv","register_shape_constraints","register_shape_to_standard","register_spirv_to_llvm","register_tensor_to_linalg","register_tensor_to_spirv","register_tosa_to_arith","register_tosa_to_linalg","register_tosa_to_linalg_named","register_tosa_to_scf","register_tosa_to_tensor","register_vector_to_gpu","register_vector_to_llvm","register_vector_to_scf","register_vector_to_spirv","register_vulkan_launch_func_to_vulkan_calls"]};