I 000038 56 451 1533588613206 SLICE_1
(_unit SLICE_1
	(_specify
		(_modpath parallel unknown 0 259
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 260
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 261
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 262
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 263
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 264
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 909 1533588613208 SLICE_2
(_unit SLICE_2
	(_specify
		(_modpath parallel unknown 0 304
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 305
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 306
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 307
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 308
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 309
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 310
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 311
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 312
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 313
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 314
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 315
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 832 1533588613210 SLICE_3
(_unit SLICE_3
	(_specify
		(_modpath parallel unknown 0 343
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 344
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 345
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 346
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 347
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 348
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 349
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 350
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 351
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 352
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 353
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 563 1533588613212 SLICE_4
(_unit SLICE_4
	(_specify
		(_modpath parallel unknown 0 376
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 377
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 378
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 379
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 380
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 381
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 382
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 563 1533588613214 SLICE_5
(_unit SLICE_5
	(_specify
		(_modpath parallel unknown 0 405
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 406
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 407
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 408
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 409
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 410
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 411
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 563 1533588613216 SLICE_6
(_unit SLICE_6
	(_specify
		(_modpath parallel unknown 0 424
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 425
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 426
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 427
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 428
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 429
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 430
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 563 1533588613218 SLICE_7
(_unit SLICE_7
	(_specify
		(_modpath parallel unknown 0 443
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 444
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 445
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 446
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 447
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 448
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 449
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 563 1533588613220 SLICE_8
(_unit SLICE_8
	(_specify
		(_modpath parallel unknown 0 462
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 463
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 464
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 465
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 466
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 467
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 468
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 563 1533588613222 SLICE_9
(_unit SLICE_9
	(_specify
		(_modpath parallel unknown 0 481
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 482
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 483
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 484
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 485
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 486
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 487
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 564 1533588613224 SLICE_10
(_unit SLICE_10
	(_specify
		(_modpath parallel unknown 0 500
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 501
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 502
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 503
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 504
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 505
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 506
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 564 1533588613226 SLICE_11
(_unit SLICE_11
	(_specify
		(_modpath parallel unknown 0 519
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 520
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 521
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 522
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 523
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 524
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 525
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 640 1533588613228 SLICE_12
(_unit SLICE_12
	(_specify
		(_modpath parallel unknown 0 536
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 537
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 538
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 539
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 540
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 541
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 542
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 543
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 488 1533588613230 SLICE_13
(_unit SLICE_13
	(_specify
		(_modpath parallel unknown 0 566
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 567
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 568
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 569
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 570
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 571
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 600 1533588613232 SLICE_14
(_unit SLICE_14
	(_specify
		(_modpath parallel unknown 0 597
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 598
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 599
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 600
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 601
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 602
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 603
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 604
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 336 1533588613234 SLICE_15
(_unit SLICE_15
	(_specify
		(_modpath parallel unknown 0 622
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 623
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 624
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 625
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 336 1533588613236 SLICE_16
(_unit SLICE_16
	(_specify
		(_modpath parallel unknown 0 643
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 644
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 645
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 646
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 115 1533588613238 byte_en
(_unit byte_en
	(_specify
		(_modpath parallel unknown 0 658
			(_port IOLDO in )
			(_port byte_en out )
		)
	)
)
I 000044 56 306 1533588613240 byte_en_MGIOL
(_unit byte_en_MGIOL
	(_specify
		(_modpath parallel unknown 0 677
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 678
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 679
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 680
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 223 1533588613242 reset_n
(_unit reset_n
	(_specify
		(_modpath parallel unknown 0 696
			(_port reset_n in )
			(_port PADDI out )
		)
		(_tchk width 0 697
			(_port reset_n (posedge))
		)
		(_tchk width 0 698
			(_port reset_n (negedge))
		)
	)
)
I 000043 56 122 1533588613244 data_type_5_
(_unit data_type_5_
	(_specify
		(_modpath parallel unknown 0 715
			(_port PADDO in )
			(_port datatype5 out )
		)
	)
)
I 000043 56 122 1533588613246 data_type_4_
(_unit data_type_4_
	(_specify
		(_modpath parallel unknown 0 727
			(_port PADDO in )
			(_port datatype4 out )
		)
	)
)
I 000043 56 122 1533588613248 data_type_3_
(_unit data_type_3_
	(_specify
		(_modpath parallel unknown 0 739
			(_port PADDO in )
			(_port datatype3 out )
		)
	)
)
I 000043 56 122 1533588613250 data_type_2_
(_unit data_type_2_
	(_specify
		(_modpath parallel unknown 0 751
			(_port PADDO in )
			(_port datatype2 out )
		)
	)
)
I 000043 56 122 1533588613252 data_type_1_
(_unit data_type_1_
	(_specify
		(_modpath parallel unknown 0 763
			(_port PADDO in )
			(_port datatype1 out )
		)
	)
)
I 000043 56 122 1533588613254 data_type_0_
(_unit data_type_0_
	(_specify
		(_modpath parallel unknown 0 775
			(_port PADDO in )
			(_port datatype0 out )
		)
	)
)
I 000040 56 119 1533588613256 HSYNC_end
(_unit HSYNC_end
	(_specify
		(_modpath parallel unknown 0 787
			(_port PADDO in )
			(_port HSYNC_end out )
		)
	)
)
I 000042 56 123 1533588613258 HSYNC_start
(_unit HSYNC_start
	(_specify
		(_modpath parallel unknown 0 799
			(_port PADDO in )
			(_port HSYNC_start out )
		)
	)
)
I 000040 56 119 1533588613260 VSYNC_end
(_unit VSYNC_end
	(_specify
		(_modpath parallel unknown 0 811
			(_port PADDO in )
			(_port VSYNC_end out )
		)
	)
)
I 000042 56 123 1533588613262 VSYNC_start
(_unit VSYNC_start
	(_specify
		(_modpath parallel unknown 0 823
			(_port PADDO in )
			(_port VSYNC_start out )
		)
	)
)
I 000036 56 215 1533588613264 HSYNC
(_unit HSYNC
	(_specify
		(_modpath parallel unknown 0 833
			(_port HSYNC in )
			(_port PADDI out )
		)
		(_tchk width 0 834
			(_port HSYNC (posedge))
		)
		(_tchk width 0 835
			(_port HSYNC (negedge))
		)
	)
)
I 000042 56 299 1533588613266 HSYNC_MGIOL
(_unit HSYNC_MGIOL
	(_specify
		(_modpath parallel unknown 0 854
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 855
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 856
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 857
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 215 1533588613268 VSYNC
(_unit VSYNC
	(_specify
		(_modpath parallel unknown 0 873
			(_port VSYNC in )
			(_port PADDI out )
		)
		(_tchk width 0 874
			(_port VSYNC (posedge))
		)
		(_tchk width 0 875
			(_port VSYNC (negedge))
		)
	)
)
I 000042 56 299 1533588613270 VSYNC_MGIOL
(_unit VSYNC_MGIOL
	(_specify
		(_modpath parallel unknown 0 889
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 890
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 891
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 892
			(_port CLK_dly (negedge))
		)
	)
)
I 000044 56 124 1533588613272 byte_data_31_
(_unit byte_data_31_
	(_specify
		(_modpath parallel unknown 0 904
			(_port PADDO in )
			(_port bytedata31 out )
		)
	)
)
I 000044 56 124 1533588613274 byte_data_30_
(_unit byte_data_30_
	(_specify
		(_modpath parallel unknown 0 916
			(_port PADDO in )
			(_port bytedata30 out )
		)
	)
)
I 000044 56 124 1533588613276 byte_data_29_
(_unit byte_data_29_
	(_specify
		(_modpath parallel unknown 0 928
			(_port PADDO in )
			(_port bytedata29 out )
		)
	)
)
I 000044 56 124 1533588613278 byte_data_28_
(_unit byte_data_28_
	(_specify
		(_modpath parallel unknown 0 940
			(_port PADDO in )
			(_port bytedata28 out )
		)
	)
)
I 000044 56 124 1533588613280 byte_data_27_
(_unit byte_data_27_
	(_specify
		(_modpath parallel unknown 0 952
			(_port PADDO in )
			(_port bytedata27 out )
		)
	)
)
I 000044 56 124 1533588613282 byte_data_26_
(_unit byte_data_26_
	(_specify
		(_modpath parallel unknown 0 964
			(_port PADDO in )
			(_port bytedata26 out )
		)
	)
)
I 000044 56 124 1533588613284 byte_data_25_
(_unit byte_data_25_
	(_specify
		(_modpath parallel unknown 0 976
			(_port PADDO in )
			(_port bytedata25 out )
		)
	)
)
I 000044 56 124 1533588613286 byte_data_24_
(_unit byte_data_24_
	(_specify
		(_modpath parallel unknown 0 988
			(_port PADDO in )
			(_port bytedata24 out )
		)
	)
)
I 000044 56 125 1533588613288 byte_data_23_
(_unit byte_data_23_
	(_specify
		(_modpath parallel unknown 0 1000
			(_port PADDO in )
			(_port bytedata23 out )
		)
	)
)
I 000044 56 125 1533588613290 byte_data_22_
(_unit byte_data_22_
	(_specify
		(_modpath parallel unknown 0 1012
			(_port PADDO in )
			(_port bytedata22 out )
		)
	)
)
I 000044 56 125 1533588613292 byte_data_21_
(_unit byte_data_21_
	(_specify
		(_modpath parallel unknown 0 1024
			(_port PADDO in )
			(_port bytedata21 out )
		)
	)
)
I 000044 56 125 1533588613294 byte_data_20_
(_unit byte_data_20_
	(_specify
		(_modpath parallel unknown 0 1036
			(_port PADDO in )
			(_port bytedata20 out )
		)
	)
)
I 000044 56 125 1533588613296 byte_data_19_
(_unit byte_data_19_
	(_specify
		(_modpath parallel unknown 0 1048
			(_port PADDO in )
			(_port bytedata19 out )
		)
	)
)
I 000044 56 125 1533588613298 byte_data_18_
(_unit byte_data_18_
	(_specify
		(_modpath parallel unknown 0 1060
			(_port PADDO in )
			(_port bytedata18 out )
		)
	)
)
I 000044 56 125 1533588613300 byte_data_17_
(_unit byte_data_17_
	(_specify
		(_modpath parallel unknown 0 1072
			(_port PADDO in )
			(_port bytedata17 out )
		)
	)
)
I 000044 56 125 1533588613302 byte_data_16_
(_unit byte_data_16_
	(_specify
		(_modpath parallel unknown 0 1084
			(_port PADDO in )
			(_port bytedata16 out )
		)
	)
)
I 000044 56 125 1533588613304 byte_data_15_
(_unit byte_data_15_
	(_specify
		(_modpath parallel unknown 0 1096
			(_port PADDO in )
			(_port bytedata15 out )
		)
	)
)
I 000044 56 125 1533588613306 byte_data_14_
(_unit byte_data_14_
	(_specify
		(_modpath parallel unknown 0 1108
			(_port PADDO in )
			(_port bytedata14 out )
		)
	)
)
I 000044 56 125 1533588613308 byte_data_13_
(_unit byte_data_13_
	(_specify
		(_modpath parallel unknown 0 1120
			(_port PADDO in )
			(_port bytedata13 out )
		)
	)
)
I 000044 56 125 1533588613310 byte_data_12_
(_unit byte_data_12_
	(_specify
		(_modpath parallel unknown 0 1132
			(_port PADDO in )
			(_port bytedata12 out )
		)
	)
)
I 000044 56 125 1533588613312 byte_data_11_
(_unit byte_data_11_
	(_specify
		(_modpath parallel unknown 0 1144
			(_port PADDO in )
			(_port bytedata11 out )
		)
	)
)
I 000044 56 125 1533588613314 byte_data_10_
(_unit byte_data_10_
	(_specify
		(_modpath parallel unknown 0 1156
			(_port PADDO in )
			(_port bytedata10 out )
		)
	)
)
I 000043 56 123 1533588613316 byte_data_9_
(_unit byte_data_9_
	(_specify
		(_modpath parallel unknown 0 1168
			(_port PADDO in )
			(_port bytedata9 out )
		)
	)
)
I 000043 56 123 1533588613318 byte_data_8_
(_unit byte_data_8_
	(_specify
		(_modpath parallel unknown 0 1180
			(_port PADDO in )
			(_port bytedata8 out )
		)
	)
)
I 000043 56 123 1533588613320 byte_data_7_
(_unit byte_data_7_
	(_specify
		(_modpath parallel unknown 0 1192
			(_port IOLDO in )
			(_port bytedata7 out )
		)
	)
)
I 000049 56 315 1533588613322 byte_data_7__MGIOL
(_unit byte_data_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 1206
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1207
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1208
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1209
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588613324 byte_data_6_
(_unit byte_data_6_
	(_specify
		(_modpath parallel unknown 0 1221
			(_port IOLDO in )
			(_port bytedata6 out )
		)
	)
)
I 000049 56 315 1533588613326 byte_data_6__MGIOL
(_unit byte_data_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 1235
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1236
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1237
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1238
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588613328 byte_data_5_
(_unit byte_data_5_
	(_specify
		(_modpath parallel unknown 0 1250
			(_port IOLDO in )
			(_port bytedata5 out )
		)
	)
)
I 000049 56 315 1533588613330 byte_data_5__MGIOL
(_unit byte_data_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 1264
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1265
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1266
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1267
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588613332 byte_data_4_
(_unit byte_data_4_
	(_specify
		(_modpath parallel unknown 0 1279
			(_port IOLDO in )
			(_port bytedata4 out )
		)
	)
)
I 000049 56 315 1533588613334 byte_data_4__MGIOL
(_unit byte_data_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 1293
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1294
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1295
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1296
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588613336 byte_data_3_
(_unit byte_data_3_
	(_specify
		(_modpath parallel unknown 0 1308
			(_port IOLDO in )
			(_port bytedata3 out )
		)
	)
)
I 000049 56 315 1533588613338 byte_data_3__MGIOL
(_unit byte_data_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 1322
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1323
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1324
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1325
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588613340 byte_data_2_
(_unit byte_data_2_
	(_specify
		(_modpath parallel unknown 0 1337
			(_port IOLDO in )
			(_port bytedata2 out )
		)
	)
)
I 000049 56 315 1533588613342 byte_data_2__MGIOL
(_unit byte_data_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 1351
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1352
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1353
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1354
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588613344 byte_data_1_
(_unit byte_data_1_
	(_specify
		(_modpath parallel unknown 0 1366
			(_port IOLDO in )
			(_port bytedata1 out )
		)
	)
)
I 000049 56 315 1533588613346 byte_data_1__MGIOL
(_unit byte_data_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 1380
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1381
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1382
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1383
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588613348 byte_data_0_
(_unit byte_data_0_
	(_specify
		(_modpath parallel unknown 0 1395
			(_port IOLDO in )
			(_port bytedata0 out )
		)
	)
)
I 000049 56 315 1533588613350 byte_data_0__MGIOL
(_unit byte_data_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 1409
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1410
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1411
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1412
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 230 1533588613352 byte_clk
(_unit byte_clk
	(_specify
		(_modpath parallel unknown 0 1422
			(_port byte_clk in )
			(_port PADDI out )
		)
		(_tchk width 0 1423
			(_port byte_clk (posedge))
		)
		(_tchk width 0 1424
			(_port byte_clk (negedge))
		)
	)
)
I 000042 56 236 1533588613354 PIXDATA_23_
(_unit PIXDATA_23_
	(_specify
		(_modpath parallel unknown 0 1434
			(_port PIXDATA23 in )
			(_port PADDI out )
		)
		(_tchk width 0 1435
			(_port PIXDATA23 (posedge))
		)
		(_tchk width 0 1436
			(_port PIXDATA23 (negedge))
		)
	)
)
I 000042 56 236 1533588613356 PIXDATA_22_
(_unit PIXDATA_22_
	(_specify
		(_modpath parallel unknown 0 1446
			(_port PIXDATA22 in )
			(_port PADDI out )
		)
		(_tchk width 0 1447
			(_port PIXDATA22 (posedge))
		)
		(_tchk width 0 1448
			(_port PIXDATA22 (negedge))
		)
	)
)
I 000042 56 236 1533588613358 PIXDATA_21_
(_unit PIXDATA_21_
	(_specify
		(_modpath parallel unknown 0 1458
			(_port PIXDATA21 in )
			(_port PADDI out )
		)
		(_tchk width 0 1459
			(_port PIXDATA21 (posedge))
		)
		(_tchk width 0 1460
			(_port PIXDATA21 (negedge))
		)
	)
)
I 000042 56 236 1533588613360 PIXDATA_20_
(_unit PIXDATA_20_
	(_specify
		(_modpath parallel unknown 0 1470
			(_port PIXDATA20 in )
			(_port PADDI out )
		)
		(_tchk width 0 1471
			(_port PIXDATA20 (posedge))
		)
		(_tchk width 0 1472
			(_port PIXDATA20 (negedge))
		)
	)
)
I 000042 56 236 1533588613362 PIXDATA_19_
(_unit PIXDATA_19_
	(_specify
		(_modpath parallel unknown 0 1482
			(_port PIXDATA19 in )
			(_port PADDI out )
		)
		(_tchk width 0 1483
			(_port PIXDATA19 (posedge))
		)
		(_tchk width 0 1484
			(_port PIXDATA19 (negedge))
		)
	)
)
I 000042 56 236 1533588613364 PIXDATA_18_
(_unit PIXDATA_18_
	(_specify
		(_modpath parallel unknown 0 1494
			(_port PIXDATA18 in )
			(_port PADDI out )
		)
		(_tchk width 0 1495
			(_port PIXDATA18 (posedge))
		)
		(_tchk width 0 1496
			(_port PIXDATA18 (negedge))
		)
	)
)
I 000042 56 236 1533588613366 PIXDATA_17_
(_unit PIXDATA_17_
	(_specify
		(_modpath parallel unknown 0 1506
			(_port PIXDATA17 in )
			(_port PADDI out )
		)
		(_tchk width 0 1507
			(_port PIXDATA17 (posedge))
		)
		(_tchk width 0 1508
			(_port PIXDATA17 (negedge))
		)
	)
)
I 000042 56 236 1533588613368 PIXDATA_16_
(_unit PIXDATA_16_
	(_specify
		(_modpath parallel unknown 0 1518
			(_port PIXDATA16 in )
			(_port PADDI out )
		)
		(_tchk width 0 1519
			(_port PIXDATA16 (posedge))
		)
		(_tchk width 0 1520
			(_port PIXDATA16 (negedge))
		)
	)
)
I 000042 56 236 1533588613370 PIXDATA_15_
(_unit PIXDATA_15_
	(_specify
		(_modpath parallel unknown 0 1530
			(_port PIXDATA15 in )
			(_port PADDI out )
		)
		(_tchk width 0 1531
			(_port PIXDATA15 (posedge))
		)
		(_tchk width 0 1532
			(_port PIXDATA15 (negedge))
		)
	)
)
I 000042 56 236 1533588613372 PIXDATA_14_
(_unit PIXDATA_14_
	(_specify
		(_modpath parallel unknown 0 1542
			(_port PIXDATA14 in )
			(_port PADDI out )
		)
		(_tchk width 0 1543
			(_port PIXDATA14 (posedge))
		)
		(_tchk width 0 1544
			(_port PIXDATA14 (negedge))
		)
	)
)
I 000042 56 236 1533588613374 PIXDATA_13_
(_unit PIXDATA_13_
	(_specify
		(_modpath parallel unknown 0 1554
			(_port PIXDATA13 in )
			(_port PADDI out )
		)
		(_tchk width 0 1555
			(_port PIXDATA13 (posedge))
		)
		(_tchk width 0 1556
			(_port PIXDATA13 (negedge))
		)
	)
)
I 000042 56 236 1533588613376 PIXDATA_12_
(_unit PIXDATA_12_
	(_specify
		(_modpath parallel unknown 0 1566
			(_port PIXDATA12 in )
			(_port PADDI out )
		)
		(_tchk width 0 1567
			(_port PIXDATA12 (posedge))
		)
		(_tchk width 0 1568
			(_port PIXDATA12 (negedge))
		)
	)
)
I 000042 56 236 1533588613378 PIXDATA_11_
(_unit PIXDATA_11_
	(_specify
		(_modpath parallel unknown 0 1578
			(_port PIXDATA11 in )
			(_port PADDI out )
		)
		(_tchk width 0 1579
			(_port PIXDATA11 (posedge))
		)
		(_tchk width 0 1580
			(_port PIXDATA11 (negedge))
		)
	)
)
I 000042 56 236 1533588613380 PIXDATA_10_
(_unit PIXDATA_10_
	(_specify
		(_modpath parallel unknown 0 1590
			(_port PIXDATA10 in )
			(_port PADDI out )
		)
		(_tchk width 0 1591
			(_port PIXDATA10 (posedge))
		)
		(_tchk width 0 1592
			(_port PIXDATA10 (negedge))
		)
	)
)
I 000041 56 232 1533588613382 PIXDATA_9_
(_unit PIXDATA_9_
	(_specify
		(_modpath parallel unknown 0 1602
			(_port PIXDATA9 in )
			(_port PADDI out )
		)
		(_tchk width 0 1603
			(_port PIXDATA9 (posedge))
		)
		(_tchk width 0 1604
			(_port PIXDATA9 (negedge))
		)
	)
)
I 000041 56 232 1533588613384 PIXDATA_8_
(_unit PIXDATA_8_
	(_specify
		(_modpath parallel unknown 0 1614
			(_port PIXDATA8 in )
			(_port PADDI out )
		)
		(_tchk width 0 1615
			(_port PIXDATA8 (posedge))
		)
		(_tchk width 0 1616
			(_port PIXDATA8 (negedge))
		)
	)
)
I 000041 56 232 1533588613386 PIXDATA_7_
(_unit PIXDATA_7_
	(_specify
		(_modpath parallel unknown 0 1626
			(_port PIXDATA7 in )
			(_port PADDI out )
		)
		(_tchk width 0 1627
			(_port PIXDATA7 (posedge))
		)
		(_tchk width 0 1628
			(_port PIXDATA7 (negedge))
		)
	)
)
I 000041 56 232 1533588613388 PIXDATA_6_
(_unit PIXDATA_6_
	(_specify
		(_modpath parallel unknown 0 1638
			(_port PIXDATA6 in )
			(_port PADDI out )
		)
		(_tchk width 0 1639
			(_port PIXDATA6 (posedge))
		)
		(_tchk width 0 1640
			(_port PIXDATA6 (negedge))
		)
	)
)
I 000041 56 232 1533588613390 PIXDATA_5_
(_unit PIXDATA_5_
	(_specify
		(_modpath parallel unknown 0 1650
			(_port PIXDATA5 in )
			(_port PADDI out )
		)
		(_tchk width 0 1651
			(_port PIXDATA5 (posedge))
		)
		(_tchk width 0 1652
			(_port PIXDATA5 (negedge))
		)
	)
)
I 000041 56 232 1533588613392 PIXDATA_4_
(_unit PIXDATA_4_
	(_specify
		(_modpath parallel unknown 0 1662
			(_port PIXDATA4 in )
			(_port PADDI out )
		)
		(_tchk width 0 1663
			(_port PIXDATA4 (posedge))
		)
		(_tchk width 0 1664
			(_port PIXDATA4 (negedge))
		)
	)
)
I 000041 56 232 1533588613394 PIXDATA_3_
(_unit PIXDATA_3_
	(_specify
		(_modpath parallel unknown 0 1674
			(_port PIXDATA3 in )
			(_port PADDI out )
		)
		(_tchk width 0 1675
			(_port PIXDATA3 (posedge))
		)
		(_tchk width 0 1676
			(_port PIXDATA3 (negedge))
		)
	)
)
I 000041 56 232 1533588613396 PIXDATA_2_
(_unit PIXDATA_2_
	(_specify
		(_modpath parallel unknown 0 1686
			(_port PIXDATA2 in )
			(_port PADDI out )
		)
		(_tchk width 0 1687
			(_port PIXDATA2 (posedge))
		)
		(_tchk width 0 1688
			(_port PIXDATA2 (negedge))
		)
	)
)
I 000041 56 232 1533588613398 PIXDATA_1_
(_unit PIXDATA_1_
	(_specify
		(_modpath parallel unknown 0 1698
			(_port PIXDATA1 in )
			(_port PADDI out )
		)
		(_tchk width 0 1699
			(_port PIXDATA1 (posedge))
		)
		(_tchk width 0 1700
			(_port PIXDATA1 (negedge))
		)
	)
)
I 000041 56 232 1533588613400 PIXDATA_0_
(_unit PIXDATA_0_
	(_specify
		(_modpath parallel unknown 0 1710
			(_port PIXDATA0 in )
			(_port PADDI out )
		)
		(_tchk width 0 1711
			(_port PIXDATA0 (posedge))
		)
		(_tchk width 0 1712
			(_port PIXDATA0 (negedge))
		)
	)
)
I 000033 56 206 1533588613402 DE
(_unit DE
	(_specify
		(_modpath parallel unknown 0 1722
			(_port DE in )
			(_port PADDI out )
		)
		(_tchk width 0 1723
			(_port DE (posedge))
		)
		(_tchk width 0 1724
			(_port DE (negedge))
		)
	)
)
I 000037 56 222 1533588613404 PIXCLK
(_unit PIXCLK
	(_specify
		(_modpath parallel unknown 0 1734
			(_port PIXCLK in )
			(_port PADDI out )
		)
		(_tchk width 0 1735
			(_port PIXCLK (posedge))
		)
		(_tchk width 0 1736
			(_port PIXCLK (negedge))
		)
	)
)
I 000062 56 4167 1533588613406 u_fifo_7_0_pixel2byte_fifo_0_0
(_unit u_fifo_7_0_pixel2byte_fifo_0_0
	(_specify
		(_modpath parallel unknown 0 1766
			(_port RSTA in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1767
			(_port RSTA in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1768
			(_port RSTA in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1769
			(_port RSTA in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1770
			(_port RSTA in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1771
			(_port RSTA in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1772
			(_port RSTA in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1773
			(_port RSTA in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1774
			(_port RSTA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1775
			(_port RSTA in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1776
			(_port CLKA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1777
			(_port CLKB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1778
			(_port CLKB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1779
			(_port CLKB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1780
			(_port CLKB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1781
			(_port CLKB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1782
			(_port CLKB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1783
			(_port CLKB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1784
			(_port CLKB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1785
			(_port CLKB in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1786
			(_port RSTB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1787
			(_port RSTB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1788
			(_port RSTB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1789
			(_port RSTB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1790
			(_port RSTB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1791
			(_port RSTB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1792
			(_port RSTB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1793
			(_port RSTB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1794
			(_port RSTB in )
			(_port EF out )
		)
		(_tchk setuphold 0 1795
			(_port CLKA_dly (posedge))
			(_port DIA7_dly ())
		)
		(_tchk setuphold 0 1796
			(_port CLKA_dly (posedge))
			(_port DIA6_dly ())
		)
		(_tchk setuphold 0 1797
			(_port CLKA_dly (posedge))
			(_port DIA5_dly ())
		)
		(_tchk setuphold 0 1798
			(_port CLKA_dly (posedge))
			(_port DIA4_dly ())
		)
		(_tchk setuphold 0 1799
			(_port CLKA_dly (posedge))
			(_port DIA3_dly ())
		)
		(_tchk setuphold 0 1800
			(_port CLKA_dly (posedge))
			(_port DIA2_dly ())
		)
		(_tchk setuphold 0 1801
			(_port CLKA_dly (posedge))
			(_port DIA1_dly ())
		)
		(_tchk setuphold 0 1802
			(_port CLKA_dly (posedge))
			(_port DIA0_dly ())
		)
		(_tchk setuphold 0 1803
			(_port CLKA_dly (posedge))
			(_port CEA_dly ())
		)
		(_tchk setuphold 0 1804
			(_port CLKA_dly (posedge))
			(_port RSTA_dly ())
		)
		(_tchk setuphold 0 1805
			(_port CLKA_dly (posedge))
			(_port CSA2_dly ())
		)
		(_tchk setuphold 0 1806
			(_port CLKB_dly (posedge))
			(_port CSB2_dly ())
		)
		(_tchk setuphold 0 1807
			(_port CLKA_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1808
			(_port CLKB_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1809
			(_port CLKB_dly (posedge))
			(_port OCEB_dly ())
		)
		(_tchk setuphold 0 1810
			(_port CLKB_dly (posedge))
			(_port CEB_dly ())
		)
		(_tchk width 0 1811
			(_port RSTA_dly (posedge))
		)
		(_tchk width 0 1812
			(_port RSTA_dly (negedge))
		)
		(_tchk width 0 1813
			(_port CLKA_dly (posedge))
		)
		(_tchk width 0 1814
			(_port CLKA_dly (negedge))
		)
		(_tchk width 0 1815
			(_port CLKB_dly (posedge))
		)
		(_tchk width 0 1816
			(_port CLKB_dly (negedge))
		)
		(_tchk width 0 1817
			(_port RSTB_dly (posedge))
		)
		(_tchk width 0 1818
			(_port RSTB_dly (negedge))
		)
	)
)
I 000063 56 4168 1533588613408 u_fifo_15_8_pixel2byte_fifo_0_0
(_unit u_fifo_15_8_pixel2byte_fifo_0_0
	(_specify
		(_modpath parallel unknown 0 1885
			(_port RSTA in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1886
			(_port RSTA in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1887
			(_port RSTA in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1888
			(_port RSTA in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1889
			(_port RSTA in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1890
			(_port RSTA in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1891
			(_port RSTA in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1892
			(_port RSTA in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1893
			(_port RSTA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1894
			(_port RSTA in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1895
			(_port CLKA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1896
			(_port CLKB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1897
			(_port CLKB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1898
			(_port CLKB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1899
			(_port CLKB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1900
			(_port CLKB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1901
			(_port CLKB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1902
			(_port CLKB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1903
			(_port CLKB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1904
			(_port CLKB in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1905
			(_port RSTB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1906
			(_port RSTB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1907
			(_port RSTB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1908
			(_port RSTB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1909
			(_port RSTB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1910
			(_port RSTB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1911
			(_port RSTB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1912
			(_port RSTB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1913
			(_port RSTB in )
			(_port EF out )
		)
		(_tchk setuphold 0 1914
			(_port CLKA_dly (posedge))
			(_port DIA7_dly ())
		)
		(_tchk setuphold 0 1915
			(_port CLKA_dly (posedge))
			(_port DIA6_dly ())
		)
		(_tchk setuphold 0 1916
			(_port CLKA_dly (posedge))
			(_port DIA5_dly ())
		)
		(_tchk setuphold 0 1917
			(_port CLKA_dly (posedge))
			(_port DIA4_dly ())
		)
		(_tchk setuphold 0 1918
			(_port CLKA_dly (posedge))
			(_port DIA3_dly ())
		)
		(_tchk setuphold 0 1919
			(_port CLKA_dly (posedge))
			(_port DIA2_dly ())
		)
		(_tchk setuphold 0 1920
			(_port CLKA_dly (posedge))
			(_port DIA1_dly ())
		)
		(_tchk setuphold 0 1921
			(_port CLKA_dly (posedge))
			(_port DIA0_dly ())
		)
		(_tchk setuphold 0 1922
			(_port CLKA_dly (posedge))
			(_port CEA_dly ())
		)
		(_tchk setuphold 0 1923
			(_port CLKA_dly (posedge))
			(_port RSTA_dly ())
		)
		(_tchk setuphold 0 1924
			(_port CLKA_dly (posedge))
			(_port CSA2_dly ())
		)
		(_tchk setuphold 0 1925
			(_port CLKB_dly (posedge))
			(_port CSB2_dly ())
		)
		(_tchk setuphold 0 1926
			(_port CLKA_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1927
			(_port CLKB_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1928
			(_port CLKB_dly (posedge))
			(_port OCEB_dly ())
		)
		(_tchk setuphold 0 1929
			(_port CLKB_dly (posedge))
			(_port CEB_dly ())
		)
		(_tchk width 0 1930
			(_port RSTA_dly (posedge))
		)
		(_tchk width 0 1931
			(_port RSTA_dly (negedge))
		)
		(_tchk width 0 1932
			(_port CLKA_dly (posedge))
		)
		(_tchk width 0 1933
			(_port CLKA_dly (negedge))
		)
		(_tchk width 0 1934
			(_port CLKB_dly (posedge))
		)
		(_tchk width 0 1935
			(_port CLKB_dly (negedge))
		)
		(_tchk width 0 1936
			(_port RSTB_dly (posedge))
		)
		(_tchk width 0 1937
			(_port RSTB_dly (negedge))
		)
	)
)
I 000064 56 4169 1533588613410 u_fifo_23_16_pixel2byte_fifo_0_0
(_unit u_fifo_23_16_pixel2byte_fifo_0_0
	(_specify
		(_modpath parallel unknown 0 1999
			(_port RSTA in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 2000
			(_port RSTA in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 2001
			(_port RSTA in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 2002
			(_port RSTA in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 2003
			(_port RSTA in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 2004
			(_port RSTA in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 2005
			(_port RSTA in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 2006
			(_port RSTA in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 2007
			(_port RSTA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 2008
			(_port RSTA in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 2009
			(_port CLKA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 2010
			(_port CLKB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 2011
			(_port CLKB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 2012
			(_port CLKB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 2013
			(_port CLKB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 2014
			(_port CLKB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 2015
			(_port CLKB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 2016
			(_port CLKB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 2017
			(_port CLKB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 2018
			(_port CLKB in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 2019
			(_port RSTB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 2020
			(_port RSTB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 2021
			(_port RSTB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 2022
			(_port RSTB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 2023
			(_port RSTB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 2024
			(_port RSTB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 2025
			(_port RSTB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 2026
			(_port RSTB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 2027
			(_port RSTB in )
			(_port EF out )
		)
		(_tchk setuphold 0 2028
			(_port CLKA_dly (posedge))
			(_port DIA7_dly ())
		)
		(_tchk setuphold 0 2029
			(_port CLKA_dly (posedge))
			(_port DIA6_dly ())
		)
		(_tchk setuphold 0 2030
			(_port CLKA_dly (posedge))
			(_port DIA5_dly ())
		)
		(_tchk setuphold 0 2031
			(_port CLKA_dly (posedge))
			(_port DIA4_dly ())
		)
		(_tchk setuphold 0 2032
			(_port CLKA_dly (posedge))
			(_port DIA3_dly ())
		)
		(_tchk setuphold 0 2033
			(_port CLKA_dly (posedge))
			(_port DIA2_dly ())
		)
		(_tchk setuphold 0 2034
			(_port CLKA_dly (posedge))
			(_port DIA1_dly ())
		)
		(_tchk setuphold 0 2035
			(_port CLKA_dly (posedge))
			(_port DIA0_dly ())
		)
		(_tchk setuphold 0 2036
			(_port CLKA_dly (posedge))
			(_port CEA_dly ())
		)
		(_tchk setuphold 0 2037
			(_port CLKA_dly (posedge))
			(_port RSTA_dly ())
		)
		(_tchk setuphold 0 2038
			(_port CLKA_dly (posedge))
			(_port CSA2_dly ())
		)
		(_tchk setuphold 0 2039
			(_port CLKB_dly (posedge))
			(_port CSB2_dly ())
		)
		(_tchk setuphold 0 2040
			(_port CLKA_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 2041
			(_port CLKB_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 2042
			(_port CLKB_dly (posedge))
			(_port OCEB_dly ())
		)
		(_tchk setuphold 0 2043
			(_port CLKB_dly (posedge))
			(_port CEB_dly ())
		)
		(_tchk width 0 2044
			(_port RSTA_dly (posedge))
		)
		(_tchk width 0 2045
			(_port RSTA_dly (negedge))
		)
		(_tchk width 0 2046
			(_port CLKA_dly (posedge))
		)
		(_tchk width 0 2047
			(_port CLKA_dly (negedge))
		)
		(_tchk width 0 2048
			(_port CLKB_dly (posedge))
		)
		(_tchk width 0 2049
			(_port CLKB_dly (negedge))
		)
		(_tchk width 0 2050
			(_port RSTB_dly (posedge))
		)
		(_tchk width 0 2051
			(_port RSTB_dly (negedge))
		)
	)
)
I 000038 56 32 1533588613412 GSR_INST
(_unit GSR_INST
	(_specify
	)
)
I 000039 56 756 1533588614734 SLICEb_0
(_unit SLICEb_0
	(_specify
		(_modpath parallel unknown 0 955
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 956
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 957
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 958
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 959
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 960
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 961
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 962
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk width 0 963
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 964
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 1288 1533588614736 u_PH_DLY_FIFO_SLICEb_1
(_unit u_PH_DLY_FIFO_SLICEb_1
	(_specify
		(_modpath parallel unknown 0 1008
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1009
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1010
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1011
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1012
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1013
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1014
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1015
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1016
			(_port FCI in )
			(_port F1 out )
		)
		(_tchk setuphold 0 1017
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1018
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1019
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1020
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1021
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1022
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1023
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1024
			(_port CLK_dly (negedge))
		)
	)
)
I 000053 56 662 1533588614738 u_PH_DLY_FIFO_SLICEb_2
(_unit u_PH_DLY_FIFO_SLICEb_2
	(_specify
		(_modpath parallel unknown 0 1051
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1052
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1053
			(_port FCI in )
			(_port F0 out )
		)
		(_tchk setuphold 0 1054
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1055
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1056
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1057
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1058
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1059
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 1210 1533588614740 u_PH_DLY_FIFO_SLICEb_3
(_unit u_PH_DLY_FIFO_SLICEb_3
	(_specify
		(_modpath parallel unknown 0 1084
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1085
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1086
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1087
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1088
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1089
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1090
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1091
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1092
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1093
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1094
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1095
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1096
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1097
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1098
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1099
			(_port CLK_dly (negedge))
		)
	)
)
I 000052 56 46 1533588614742 u_PH_DLY_FIFO_SLICEb_4
(_unit u_PH_DLY_FIFO_SLICEb_4
	(_specify
	)
)
I 000054 56 1523 1533588614744 u_PH_DLY_FIFO_SLICEb_5
(_unit u_PH_DLY_FIFO_SLICEb_5
	(_specify
		(_modpath parallel unknown 0 1135
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1136
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1137
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1138
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1139
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1140
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1141
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1142
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1143
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1144
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1145
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1146
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1147
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1148
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1149
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1150
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1151
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1152
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1153
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1154
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 1288 1533588614746 u_PH_DLY_FIFO_SLICEb_6
(_unit u_PH_DLY_FIFO_SLICEb_6
	(_specify
		(_modpath parallel unknown 0 1178
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1179
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1180
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1181
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1182
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1183
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1184
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1185
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1186
			(_port FCI in )
			(_port F1 out )
		)
		(_tchk setuphold 0 1187
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1188
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1189
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1190
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1191
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1192
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1193
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1194
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 458 1533588614748 SLICEb_7
(_unit SLICEb_7
	(_specify
		(_modpath parallel unknown 0 1212
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1213
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 1214
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1215
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 1216
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1217
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 1523 1533588614750 u_PH_DLY_FIFO_SLICEb_8
(_unit u_PH_DLY_FIFO_SLICEb_8
	(_specify
		(_modpath parallel unknown 0 1235
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1236
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1237
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1238
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1239
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1240
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1241
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1242
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1243
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1244
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1245
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1246
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1247
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1248
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1249
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1250
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1251
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1252
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1253
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1254
			(_port CLK_dly (negedge))
		)
	)
)
I 000053 56 975 1533588614752 u_PH_DLY_FIFO_SLICEb_9
(_unit u_PH_DLY_FIFO_SLICEb_9
	(_specify
		(_modpath parallel unknown 0 1273
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1274
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1275
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1276
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1277
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1278
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 1279
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1280
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1281
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1282
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1283
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1284
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1285
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 663 1533588614754 u_PH_DLY_FIFO_SLICEb_10
(_unit u_PH_DLY_FIFO_SLICEb_10
	(_specify
		(_modpath parallel unknown 0 1301
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1302
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1303
			(_port FCI in )
			(_port F0 out )
		)
		(_tchk setuphold 0 1304
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1305
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1306
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1307
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1308
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1309
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 976 1533588614756 u_PH_DLY_FIFO_SLICEb_11
(_unit u_PH_DLY_FIFO_SLICEb_11
	(_specify
		(_modpath parallel unknown 0 1328
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1329
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1330
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1331
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1332
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1333
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 1334
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1335
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1336
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1337
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1338
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1339
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1340
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1211 1533588614758 u_PH_DLY_FIFO_SLICEb_12
(_unit u_PH_DLY_FIFO_SLICEb_12
	(_specify
		(_modpath parallel unknown 0 1359
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1360
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1361
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1362
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1363
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1364
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1365
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1366
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1367
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1368
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1369
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1370
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1371
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1372
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1373
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1374
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1211 1533588614760 u_PH_DLY_FIFO_SLICEb_13
(_unit u_PH_DLY_FIFO_SLICEb_13
	(_specify
		(_modpath parallel unknown 0 1393
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1394
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1395
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1396
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1397
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1398
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1399
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1400
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1401
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1402
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1403
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1404
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1405
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1406
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1407
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1408
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1211 1533588614762 u_PH_DLY_FIFO_SLICEb_14
(_unit u_PH_DLY_FIFO_SLICEb_14
	(_specify
		(_modpath parallel unknown 0 1427
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1428
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1429
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1430
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1431
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1432
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1433
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1434
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1435
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1436
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1437
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1438
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1439
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1440
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1441
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1442
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 497 1533588614764 SLICEb_15
(_unit SLICEb_15
	(_specify
		(_modpath parallel unknown 0 1456
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1457
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1458
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1459
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1460
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1461
			(_port FCI in )
			(_port F1 out )
		)
	)
)
I 000041 56 1042 1533588614766 SLICEb_16
(_unit SLICEb_16
	(_specify
		(_modpath parallel unknown 0 1485
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1486
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1487
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1488
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1489
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1490
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1491
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1492
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1493
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1494
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1495
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1496
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1497
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588614768 SLICEb_17
(_unit SLICEb_17
	(_specify
		(_modpath parallel unknown 0 1521
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1522
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1523
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1524
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1525
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1526
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1527
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1528
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1529
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1530
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1531
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1532
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1533
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588614770 SLICEb_18
(_unit SLICEb_18
	(_specify
		(_modpath parallel unknown 0 1547
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1548
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1549
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1550
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1551
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1552
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1553
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1554
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1555
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1556
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1557
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1558
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1559
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588614772 SLICEb_19
(_unit SLICEb_19
	(_specify
		(_modpath parallel unknown 0 1573
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1574
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1575
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1576
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1577
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1578
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1579
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1580
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1581
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1582
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1583
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1584
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1585
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588614774 SLICEb_20
(_unit SLICEb_20
	(_specify
		(_modpath parallel unknown 0 1599
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1600
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1601
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1602
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1603
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1604
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1605
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1606
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1607
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1608
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1609
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1610
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1611
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588614776 SLICEb_21
(_unit SLICEb_21
	(_specify
		(_modpath parallel unknown 0 1625
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1626
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1627
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1628
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1629
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1630
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1631
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1632
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1633
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1634
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1635
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1636
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1637
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588614778 SLICEb_22
(_unit SLICEb_22
	(_specify
		(_modpath parallel unknown 0 1651
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1652
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1653
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1654
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1655
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1656
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1657
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1658
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1659
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1660
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1661
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1662
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1663
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000040 56 189 1533588614780 SLICEb_23
(_unit SLICEb_23
	(_specify
		(_modpath parallel unknown 0 1677
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1678
			(_port A1 in )
			(_port FCO out )
		)
	)
)
I 000040 56 534 1533588614782 SLICEb_24
(_unit SLICEb_24
	(_specify
		(_modpath parallel unknown 0 1705
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1706
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1707
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1708
			(_port FCI in )
			(_port F0 out )
		)
		(_tchk setuphold 0 1709
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1710
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1711
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588614784 SLICEb_25
(_unit SLICEb_25
	(_specify
		(_modpath parallel unknown 0 1741
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1742
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1743
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1744
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1745
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1746
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1747
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1748
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1749
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1750
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1751
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1752
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1753
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1754
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1755
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1756
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1757
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1758
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1759
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588614786 SLICEb_26
(_unit SLICEb_26
	(_specify
		(_modpath parallel unknown 0 1789
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1790
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1791
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1792
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1793
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1794
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1795
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1796
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1797
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1798
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1799
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1800
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1801
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1802
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1803
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1804
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1805
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1806
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1807
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588614788 SLICEb_27
(_unit SLICEb_27
	(_specify
		(_modpath parallel unknown 0 1827
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1828
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1829
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1830
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1831
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1832
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1833
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1834
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1835
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1836
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1837
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1838
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1839
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1840
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1841
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1842
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1843
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1844
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1845
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588614790 SLICEb_28
(_unit SLICEb_28
	(_specify
		(_modpath parallel unknown 0 1865
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1866
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1867
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1868
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1869
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1870
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1871
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1872
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1873
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1874
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1875
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1876
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1877
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1878
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1879
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1880
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1881
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1882
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1883
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588614792 SLICEb_29
(_unit SLICEb_29
	(_specify
		(_modpath parallel unknown 0 1903
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1904
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1905
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1906
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1907
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1908
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1909
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1910
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1911
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1912
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1913
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1914
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1915
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1916
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1917
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1918
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1919
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1920
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1921
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588614794 SLICEb_30
(_unit SLICEb_30
	(_specify
		(_modpath parallel unknown 0 1941
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1942
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1943
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1944
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1945
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1946
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1947
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1948
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1949
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1950
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1951
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1952
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1953
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1954
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1955
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1956
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1957
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1958
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1959
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588614796 SLICEb_31
(_unit SLICEb_31
	(_specify
		(_modpath parallel unknown 0 1979
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1980
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1981
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1982
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1983
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1984
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1985
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1986
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1987
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1988
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1989
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1990
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1991
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1992
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1993
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1994
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1995
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1996
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1997
			(_port CLK_dly (negedge))
		)
	)
)
I 000062 56 531 1533588614798 q_byte_datab_CR31_ram_SLICEb_32
(_unit q_byte_datab_CR31_ram_SLICEb_32
	(_specify
		(_modpath parallel unknown 0 2017
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2018
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2019
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2020
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2021
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2022
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
I 000063 56 1119 1533588614800 q_byte_datab_CR31_ram_SLICEb_33
(_unit q_byte_datab_CR31_ram_SLICEb_33
	(_specify
		(_modpath parallel unknown 0 2045
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2046
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2047
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2048
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2049
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2050
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2051
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2052
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2053
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2054
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2055
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2056
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2057
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2058
			(_port WCK_dly (negedge))
		)
	)
)
I 000063 56 1119 1533588614802 q_byte_datab_CR31_ram_SLICEb_34
(_unit q_byte_datab_CR31_ram_SLICEb_34
	(_specify
		(_modpath parallel unknown 0 2087
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2088
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2089
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2090
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2091
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2092
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2093
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2094
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2095
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2096
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2097
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2098
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2099
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2100
			(_port WCK_dly (negedge))
		)
	)
)
I 000059 56 608 1533588614804 u_PH_DLY_FIFO_fifo_pfu_0_6_1
(_unit u_PH_DLY_FIFO_fifo_pfu_0_6_1
	(_specify
		(_modpath parallel unknown 0 2131
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2132
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2133
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2134
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2135
			(_port C0 in )
			(_port WADO2 out )
		)
		(_modpath parallel unknown 0 2136
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2137
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
I 000060 56 2206 1533588614806 u_PH_DLY_FIFO_fifo_pfu_0_6_0
(_unit u_PH_DLY_FIFO_fifo_pfu_0_6_0
	(_specify
		(_modpath parallel unknown 0 2160
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2161
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2162
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2163
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2164
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2165
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2166
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2167
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2168
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2169
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2170
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2171
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2172
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2173
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2174
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2175
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2176
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2177
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2178
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2179
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2180
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2181
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2182
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2183
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2184
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2185
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2186
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2187
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2188
			(_port CLK_dly (negedge))
		)
	)
)
I 000058 56 2204 1533588614808 u_PH_DLY_FIFO_fifo_pfu_0_6
(_unit u_PH_DLY_FIFO_fifo_pfu_0_6
	(_specify
		(_modpath parallel unknown 0 2211
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2212
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2213
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2214
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2215
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2216
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2217
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2218
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2219
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2220
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2221
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2222
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2223
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2224
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2225
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2226
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2227
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2228
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2229
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2230
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2231
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2232
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2233
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2234
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2235
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2236
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2237
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2238
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2239
			(_port CLK_dly (negedge))
		)
	)
)
I 000059 56 608 1533588614810 u_PH_DLY_FIFO_fifo_pfu_0_7_3
(_unit u_PH_DLY_FIFO_fifo_pfu_0_7_3
	(_specify
		(_modpath parallel unknown 0 2259
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2260
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2261
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2262
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2263
			(_port C0 in )
			(_port WADO2 out )
		)
		(_modpath parallel unknown 0 2264
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2265
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
I 000058 56 2204 1533588614812 u_PH_DLY_FIFO_fifo_pfu_0_7
(_unit u_PH_DLY_FIFO_fifo_pfu_0_7
	(_specify
		(_modpath parallel unknown 0 2288
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2289
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2290
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2291
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2292
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2293
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2294
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2295
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2296
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2297
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2298
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2299
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2300
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2301
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2302
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2303
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2304
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2305
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2306
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2307
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2308
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2309
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2310
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2311
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2312
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2313
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2314
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2315
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2316
			(_port CLK_dly (negedge))
		)
	)
)
I 000060 56 2206 1533588614814 u_PH_DLY_FIFO_fifo_pfu_0_7_2
(_unit u_PH_DLY_FIFO_fifo_pfu_0_7_2
	(_specify
		(_modpath parallel unknown 0 2339
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2340
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2341
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2342
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2343
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2344
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2345
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2346
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2347
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2348
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2349
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2350
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2351
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2352
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2353
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2354
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2355
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2356
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2357
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2358
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2359
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2360
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2361
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2362
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2363
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2364
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2365
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2366
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2367
			(_port CLK_dly (negedge))
		)
	)
)
I 000064 56 533 1533588614816 q_byte_datab_CR31_ram_0_SLICEb_41
(_unit q_byte_datab_CR31_ram_0_SLICEb_41
	(_specify
		(_modpath parallel unknown 0 2387
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2388
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2389
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2390
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2391
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2392
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
I 000065 56 1121 1533588614818 q_byte_datab_CR31_ram_0_SLICEb_42
(_unit q_byte_datab_CR31_ram_0_SLICEb_42
	(_specify
		(_modpath parallel unknown 0 2410
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2411
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2412
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2413
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2414
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2415
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2416
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2417
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2418
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2419
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2420
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2421
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2422
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2423
			(_port WCK_dly (negedge))
		)
	)
)
I 000065 56 1121 1533588614820 q_byte_datab_CR31_ram_0_SLICEb_43
(_unit q_byte_datab_CR31_ram_0_SLICEb_43
	(_specify
		(_modpath parallel unknown 0 2441
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2442
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2443
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2444
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2445
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2446
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2447
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2448
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2449
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2450
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2451
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2452
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2453
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2454
			(_port WCK_dly (negedge))
		)
	)
)
I 000040 56 610 1533588614822 SLICEb_44
(_unit SLICEb_44
	(_specify
		(_modpath parallel unknown 0 2469
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2470
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2471
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2472
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2473
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2474
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2475
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2476
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 610 1533588614824 SLICEb_45
(_unit SLICEb_45
	(_specify
		(_modpath parallel unknown 0 2496
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2497
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2498
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2499
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2500
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2501
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2502
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2503
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 999 1533588614826 SLICEb_46
(_unit SLICEb_46
	(_specify
		(_modpath parallel unknown 0 2527
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2528
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2529
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2530
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2531
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2532
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2533
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2534
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2535
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2536
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2537
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 2538
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2539
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 460 1533588614828 SLICEb_48
(_unit SLICEb_48
	(_specify
		(_modpath parallel unknown 0 2566
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2567
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2568
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2569
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 2570
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2571
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 921 1533588614830 SLICEb_50
(_unit SLICEb_50
	(_specify
		(_modpath parallel unknown 0 2593
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2594
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2595
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2596
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2597
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2598
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2599
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2600
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2601
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2602
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2603
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2604
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 769 1533588614832 SLICEb_51
(_unit SLICEb_51
	(_specify
		(_modpath parallel unknown 0 2632
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2633
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2634
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2635
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2636
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2637
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2638
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2639
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2640
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2641
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1000 1533588614834 SLICEb_52
(_unit SLICEb_52
	(_specify
		(_modpath parallel unknown 0 2670
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2671
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2672
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2673
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2674
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2675
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2676
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2677
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2678
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2679
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2680
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2681
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2682
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 768 1533588614836 SLICEb_53
(_unit SLICEb_53
	(_specify
		(_modpath parallel unknown 0 2709
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2710
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2711
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2712
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2713
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2714
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2715
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2716
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 2717
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2718
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 764 1533588614838 SLICEb_54
(_unit SLICEb_54
	(_specify
		(_modpath parallel unknown 0 2739
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2740
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2741
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2742
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2743
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2744
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2745
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2746
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2747
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2748
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 841 1533588614840 SLICEb_55
(_unit SLICEb_55
	(_specify
		(_modpath parallel unknown 0 2775
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2776
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2777
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2778
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2779
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2780
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2781
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2782
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2783
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2784
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2785
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 841 1533588614842 SLICEb_56
(_unit SLICEb_56
	(_specify
		(_modpath parallel unknown 0 2813
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2814
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2815
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2816
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2817
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2818
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2819
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2820
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2821
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2822
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2823
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 918 1533588614844 SLICEb_57
(_unit SLICEb_57
	(_specify
		(_modpath parallel unknown 0 2845
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2846
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2847
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2848
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2849
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2850
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2851
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2852
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2853
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2854
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2855
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2856
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 844 1533588614846 SLICEb_58
(_unit SLICEb_58
	(_specify
		(_modpath parallel unknown 0 2883
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2884
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2885
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2886
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2887
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2888
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2889
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2890
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2891
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2892
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2893
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1157 1533588614848 SLICEb_59
(_unit SLICEb_59
	(_specify
		(_modpath parallel unknown 0 2917
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2918
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2919
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2920
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2921
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2922
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2923
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2924
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2925
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2926
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2927
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2928
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2929
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2930
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2931
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1157 1533588614850 SLICEb_60
(_unit SLICEb_60
	(_specify
		(_modpath parallel unknown 0 2955
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2956
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2957
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2958
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2959
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2960
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2961
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2962
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2963
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2964
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2965
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2966
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2967
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2968
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2969
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1157 1533588614852 SLICEb_61
(_unit SLICEb_61
	(_specify
		(_modpath parallel unknown 0 2988
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2989
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2990
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2991
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2992
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2993
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2994
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2995
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2996
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2997
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2998
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2999
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3000
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 3001
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3002
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 690 1533588614854 SLICEb_65
(_unit SLICEb_65
	(_specify
		(_modpath parallel unknown 0 3019
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3020
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3021
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3022
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3023
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 3024
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3025
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 3026
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3027
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 692 1533588614856 SLICEb_66
(_unit SLICEb_66
	(_specify
		(_modpath parallel unknown 0 3057
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3058
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3059
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3060
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3061
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3062
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 3063
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 3064
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3065
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1210 1533588614858 u_PH_DLY_FIFO_SLICEb_67
(_unit u_PH_DLY_FIFO_SLICEb_67
	(_specify
		(_modpath parallel unknown 0 3089
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3090
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3091
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3092
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3093
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3094
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3095
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3096
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3097
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 3098
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3099
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3100
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3101
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3102
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3103
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3104
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1209 1533588614860 u_PH_DLY_FIFO_SLICEb_68
(_unit u_PH_DLY_FIFO_SLICEb_68
	(_specify
		(_modpath parallel unknown 0 3123
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3124
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3125
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3126
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3127
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3128
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3129
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3130
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3131
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3132
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3133
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3134
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3135
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3136
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3137
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3138
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1210 1533588614862 u_PH_DLY_FIFO_SLICEb_75
(_unit u_PH_DLY_FIFO_SLICEb_75
	(_specify
		(_modpath parallel unknown 0 3157
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3158
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3159
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3160
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3161
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3162
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3163
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3164
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3165
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 3166
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3167
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3168
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3169
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3170
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3171
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3172
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1209 1533588614864 u_PH_DLY_FIFO_SLICEb_76
(_unit u_PH_DLY_FIFO_SLICEb_76
	(_specify
		(_modpath parallel unknown 0 3191
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3192
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3193
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3194
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3195
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3196
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3197
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3198
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3199
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3200
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3201
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3202
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3203
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3204
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3205
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3206
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 886 1533588614866 SLICEb_81
(_unit SLICEb_81
	(_specify
		(_modpath parallel unknown 0 3223
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3224
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3225
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3226
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3227
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3228
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3229
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3230
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3231
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3232
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3233
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3234
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1348 1533588614868 SLICEb_82
(_unit SLICEb_82
	(_specify
		(_modpath parallel unknown 0 3258
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3259
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3260
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3261
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3262
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3263
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3264
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3265
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3266
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3267
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3268
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3269
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3270
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3271
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3272
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3273
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3274
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3275
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 572 1533588614870 SLICEb_83
(_unit SLICEb_83
	(_specify
		(_modpath parallel unknown 0 3288
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3289
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3290
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3291
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3292
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3293
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3294
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588614872 SLICEb_84
(_unit SLICEb_84
	(_specify
		(_modpath parallel unknown 0 3305
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3306
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3307
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3308
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3309
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3310
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3311
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3312
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 495 1533588614874 SLICEb_85
(_unit SLICEb_85
	(_specify
		(_modpath parallel unknown 0 3336
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3337
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3338
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3339
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3340
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3341
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588614876 SLICEb_86
(_unit SLICEb_86
	(_specify
		(_modpath parallel unknown 0 3360
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3361
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3362
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3363
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3364
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3365
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3366
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588614878 SLICEb_87
(_unit SLICEb_87
	(_specify
		(_modpath parallel unknown 0 3382
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3383
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3384
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3385
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3386
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3387
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3388
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3389
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588614880 SLICEb_88
(_unit SLICEb_88
	(_specify
		(_modpath parallel unknown 0 3412
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3413
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3414
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3415
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3416
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3417
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3418
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588614882 SLICEb_89
(_unit SLICEb_89
	(_specify
		(_modpath parallel unknown 0 3439
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3440
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3441
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3442
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3443
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3444
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3445
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3446
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588614884 SLICEb_90
(_unit SLICEb_90
	(_specify
		(_modpath parallel unknown 0 3464
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3465
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3466
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3467
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3468
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3469
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3470
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588614886 SLICEb_91
(_unit SLICEb_91
	(_specify
		(_modpath parallel unknown 0 3488
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3489
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3490
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3491
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3492
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3493
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3494
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588614888 SLICEb_92
(_unit SLICEb_92
	(_specify
		(_modpath parallel unknown 0 3505
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3506
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3507
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3508
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3509
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3510
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3511
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3512
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588614890 SLICEb_93
(_unit SLICEb_93
	(_specify
		(_modpath parallel unknown 0 3525
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3526
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3527
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3528
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3529
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3530
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3531
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588614892 SLICEb_94
(_unit SLICEb_94
	(_specify
		(_modpath parallel unknown 0 3547
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3548
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3549
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3550
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3551
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3552
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3553
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3554
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588614894 SLICEb_95
(_unit SLICEb_95
	(_specify
		(_modpath parallel unknown 0 3565
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3566
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3567
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3568
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3569
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3570
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3571
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3572
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588614896 SLICEb_96
(_unit SLICEb_96
	(_specify
		(_modpath parallel unknown 0 3596
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3597
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3598
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3599
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3600
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3601
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3602
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588614898 SLICEb_97
(_unit SLICEb_97
	(_specify
		(_modpath parallel unknown 0 3613
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3614
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3615
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3616
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3617
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3618
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3619
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3620
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 495 1533588614900 SLICEb_98
(_unit SLICEb_98
	(_specify
		(_modpath parallel unknown 0 3633
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3634
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3635
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3636
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3637
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3638
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 921 1533588614902 SLICEb_99
(_unit SLICEb_99
	(_specify
		(_modpath parallel unknown 0 3663
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3664
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3665
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3666
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3667
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3668
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3669
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3670
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3671
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3672
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 3673
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3674
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 496 1533588614904 SLICEb_100
(_unit SLICEb_100
	(_specify
		(_modpath parallel unknown 0 3687
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3688
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3689
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3690
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3691
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3692
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 573 1533588614906 SLICEb_101
(_unit SLICEb_101
	(_specify
		(_modpath parallel unknown 0 3707
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3708
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3709
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3710
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3711
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3712
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3713
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000056 56 1363 1533588614908 u_PH_DLY_FIFO_SLICEb_102
(_unit u_PH_DLY_FIFO_SLICEb_102
	(_specify
		(_modpath parallel unknown 0 3732
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3733
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3734
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3735
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3736
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3737
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3738
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3739
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3740
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3741
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3742
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3743
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3744
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3745
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3746
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3747
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3748
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3749
			(_port CLK_dly (negedge))
		)
	)
)
I 000056 56 1360 1533588614910 u_PH_DLY_FIFO_SLICEb_103
(_unit u_PH_DLY_FIFO_SLICEb_103
	(_specify
		(_modpath parallel unknown 0 3778
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3779
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3780
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3781
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3782
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3783
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3784
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3785
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3786
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3787
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3788
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3789
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3790
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3791
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3792
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3793
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3794
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3795
			(_port CLK_dly (negedge))
		)
	)
)
I 000056 56 1360 1533588614912 u_PH_DLY_FIFO_SLICEb_104
(_unit u_PH_DLY_FIFO_SLICEb_104
	(_specify
		(_modpath parallel unknown 0 3819
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3820
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3821
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3822
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3823
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3824
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3825
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3826
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3827
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3828
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3829
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3830
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3831
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3832
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3833
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3834
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3835
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3836
			(_port CLK_dly (negedge))
		)
	)
)
I 000056 56 1363 1533588614914 u_PH_DLY_FIFO_SLICEb_105
(_unit u_PH_DLY_FIFO_SLICEb_105
	(_specify
		(_modpath parallel unknown 0 3855
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3856
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3857
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3858
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3859
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3860
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3861
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3862
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3863
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3864
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3865
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3866
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3867
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3868
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3869
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3870
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3871
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3872
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 650 1533588614916 SLICEb_106
(_unit SLICEb_106
	(_specify
		(_modpath parallel unknown 0 3893
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3894
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3895
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3896
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3897
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3898
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3899
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3900
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588614918 SLICEb_107
(_unit SLICEb_107
	(_specify
		(_modpath parallel unknown 0 3911
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3912
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3913
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3914
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3915
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3916
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3917
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3918
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588614920 SLICEb_108
(_unit SLICEb_108
	(_specify
		(_modpath parallel unknown 0 3929
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3930
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3931
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3932
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3933
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3934
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3935
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3936
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 573 1533588614922 SLICEb_109
(_unit SLICEb_109
	(_specify
		(_modpath parallel unknown 0 3949
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3950
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3951
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3952
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3953
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3954
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3955
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 573 1533588614924 SLICEb_110
(_unit SLICEb_110
	(_specify
		(_modpath parallel unknown 0 3968
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3969
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3970
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3971
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3972
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3973
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3974
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588614926 SLICEb_111
(_unit SLICEb_111
	(_specify
		(_modpath parallel unknown 0 3985
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3986
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3987
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3988
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3989
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3990
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3991
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3992
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588614928 SLICEb_112
(_unit SLICEb_112
	(_specify
		(_modpath parallel unknown 0 4003
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4004
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4005
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4006
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4007
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4008
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4009
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4010
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588614930 SLICEb_113
(_unit SLICEb_113
	(_specify
		(_modpath parallel unknown 0 4021
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4022
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4023
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4024
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4025
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4026
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4027
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4028
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588614932 SLICEb_114
(_unit SLICEb_114
	(_specify
		(_modpath parallel unknown 0 4044
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4045
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4046
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4047
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4048
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4049
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4050
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4051
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588614934 SLICEb_115
(_unit SLICEb_115
	(_specify
		(_modpath parallel unknown 0 4062
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4063
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4064
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4065
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4066
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4067
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4068
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4069
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588614936 SLICEb_116
(_unit SLICEb_116
	(_specify
		(_modpath parallel unknown 0 4080
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4081
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4082
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4083
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4084
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4085
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4086
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4087
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 768 1533588614938 SLICEb_117
(_unit SLICEb_117
	(_specify
		(_modpath parallel unknown 0 4110
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4111
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4112
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4113
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4114
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 4115
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 4116
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 4117
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 4118
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4119
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 650 1533588614940 SLICEb_118
(_unit SLICEb_118
	(_specify
		(_modpath parallel unknown 0 4135
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4136
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4137
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4138
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4139
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4140
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4141
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4142
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588614942 SLICEb_119
(_unit SLICEb_119
	(_specify
		(_modpath parallel unknown 0 4154
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4155
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4156
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4157
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4158
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4159
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4160
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4161
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 573 1533588614944 SLICEb_120
(_unit SLICEb_120
	(_specify
		(_modpath parallel unknown 0 4179
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4180
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4181
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4182
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4183
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4184
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4185
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 419 1533588614946 SLICEb_121
(_unit SLICEb_121
	(_specify
		(_modpath parallel unknown 0 4198
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4199
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4200
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4201
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4202
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 342 1533588614948 SLICEb_122
(_unit SLICEb_122
	(_specify
		(_modpath parallel unknown 0 4215
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4216
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4217
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4218
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 342 1533588614950 SLICEb_123
(_unit SLICEb_123
	(_specify
		(_modpath parallel unknown 0 4231
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4232
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4233
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4234
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 342 1533588614952 SLICEb_124
(_unit SLICEb_124
	(_specify
		(_modpath parallel unknown 0 4247
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4248
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4249
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4250
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 342 1533588614954 SLICEb_125
(_unit SLICEb_125
	(_specify
		(_modpath parallel unknown 0 4263
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4264
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4265
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4266
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 496 1533588614956 SLICEb_126
(_unit SLICEb_126
	(_specify
		(_modpath parallel unknown 0 4281
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4282
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4283
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4284
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4285
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4286
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 573 1533588614958 SLICEb_127
(_unit SLICEb_127
	(_specify
		(_modpath parallel unknown 0 4300
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4301
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4302
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4303
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4304
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4305
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4306
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 122 1533588614960 bytepkt_en
(_unit bytepkt_en
	(_specify
		(_modpath parallel unknown 0 4318
			(_port PADDO in )
			(_port bytepkt_en out )
		)
	)
)
I 000039 56 227 1533588614962 reset_nb
(_unit reset_nb
	(_specify
		(_modpath parallel unknown 0 4333
			(_port reset_n in )
			(_port PADDI out )
		)
		(_tchk width 0 4334
			(_port reset_n (posedge))
		)
		(_tchk width 0 4335
			(_port reset_n (negedge))
		)
	)
)
I 000035 56 214 1533588614964 EoTp
(_unit EoTp
	(_specify
		(_modpath parallel unknown 0 4350
			(_port EoTp in )
			(_port PADDI out )
		)
		(_tchk width 0 4351
			(_port EoTp (posedge))
		)
		(_tchk width 0 4352
			(_port EoTp (negedge))
		)
	)
)
I 000042 56 122 1533588614966 bytepkt_31_
(_unit bytepkt_31_
	(_specify
		(_modpath parallel unknown 0 4369
			(_port PADDO in )
			(_port bytepkt31 out )
		)
	)
)
I 000042 56 122 1533588614968 bytepkt_30_
(_unit bytepkt_30_
	(_specify
		(_modpath parallel unknown 0 4381
			(_port PADDO in )
			(_port bytepkt30 out )
		)
	)
)
I 000042 56 122 1533588614970 bytepkt_29_
(_unit bytepkt_29_
	(_specify
		(_modpath parallel unknown 0 4393
			(_port PADDO in )
			(_port bytepkt29 out )
		)
	)
)
I 000042 56 122 1533588614972 bytepkt_28_
(_unit bytepkt_28_
	(_specify
		(_modpath parallel unknown 0 4405
			(_port PADDO in )
			(_port bytepkt28 out )
		)
	)
)
I 000042 56 122 1533588614974 bytepkt_27_
(_unit bytepkt_27_
	(_specify
		(_modpath parallel unknown 0 4417
			(_port PADDO in )
			(_port bytepkt27 out )
		)
	)
)
I 000042 56 122 1533588614976 bytepkt_26_
(_unit bytepkt_26_
	(_specify
		(_modpath parallel unknown 0 4429
			(_port PADDO in )
			(_port bytepkt26 out )
		)
	)
)
I 000042 56 122 1533588614978 bytepkt_25_
(_unit bytepkt_25_
	(_specify
		(_modpath parallel unknown 0 4441
			(_port PADDO in )
			(_port bytepkt25 out )
		)
	)
)
I 000042 56 122 1533588614980 bytepkt_24_
(_unit bytepkt_24_
	(_specify
		(_modpath parallel unknown 0 4453
			(_port PADDO in )
			(_port bytepkt24 out )
		)
	)
)
I 000042 56 122 1533588614982 bytepkt_23_
(_unit bytepkt_23_
	(_specify
		(_modpath parallel unknown 0 4465
			(_port PADDO in )
			(_port bytepkt23 out )
		)
	)
)
I 000042 56 122 1533588614984 bytepkt_22_
(_unit bytepkt_22_
	(_specify
		(_modpath parallel unknown 0 4477
			(_port PADDO in )
			(_port bytepkt22 out )
		)
	)
)
I 000042 56 122 1533588614986 bytepkt_21_
(_unit bytepkt_21_
	(_specify
		(_modpath parallel unknown 0 4489
			(_port PADDO in )
			(_port bytepkt21 out )
		)
	)
)
I 000042 56 122 1533588614988 bytepkt_20_
(_unit bytepkt_20_
	(_specify
		(_modpath parallel unknown 0 4501
			(_port PADDO in )
			(_port bytepkt20 out )
		)
	)
)
I 000042 56 122 1533588614990 bytepkt_19_
(_unit bytepkt_19_
	(_specify
		(_modpath parallel unknown 0 4513
			(_port PADDO in )
			(_port bytepkt19 out )
		)
	)
)
I 000042 56 122 1533588614992 bytepkt_18_
(_unit bytepkt_18_
	(_specify
		(_modpath parallel unknown 0 4525
			(_port PADDO in )
			(_port bytepkt18 out )
		)
	)
)
I 000042 56 122 1533588614994 bytepkt_17_
(_unit bytepkt_17_
	(_specify
		(_modpath parallel unknown 0 4537
			(_port PADDO in )
			(_port bytepkt17 out )
		)
	)
)
I 000042 56 122 1533588614996 bytepkt_16_
(_unit bytepkt_16_
	(_specify
		(_modpath parallel unknown 0 4549
			(_port PADDO in )
			(_port bytepkt16 out )
		)
	)
)
I 000042 56 122 1533588614998 bytepkt_15_
(_unit bytepkt_15_
	(_specify
		(_modpath parallel unknown 0 4561
			(_port PADDO in )
			(_port bytepkt15 out )
		)
	)
)
I 000042 56 122 1533588615000 bytepkt_14_
(_unit bytepkt_14_
	(_specify
		(_modpath parallel unknown 0 4573
			(_port PADDO in )
			(_port bytepkt14 out )
		)
	)
)
I 000042 56 122 1533588615002 bytepkt_13_
(_unit bytepkt_13_
	(_specify
		(_modpath parallel unknown 0 4585
			(_port PADDO in )
			(_port bytepkt13 out )
		)
	)
)
I 000042 56 122 1533588615004 bytepkt_12_
(_unit bytepkt_12_
	(_specify
		(_modpath parallel unknown 0 4597
			(_port PADDO in )
			(_port bytepkt12 out )
		)
	)
)
I 000042 56 122 1533588615006 bytepkt_11_
(_unit bytepkt_11_
	(_specify
		(_modpath parallel unknown 0 4609
			(_port PADDO in )
			(_port bytepkt11 out )
		)
	)
)
I 000042 56 122 1533588615008 bytepkt_10_
(_unit bytepkt_10_
	(_specify
		(_modpath parallel unknown 0 4621
			(_port PADDO in )
			(_port bytepkt10 out )
		)
	)
)
I 000041 56 120 1533588615010 bytepkt_9_
(_unit bytepkt_9_
	(_specify
		(_modpath parallel unknown 0 4633
			(_port PADDO in )
			(_port bytepkt9 out )
		)
	)
)
I 000041 56 120 1533588615012 bytepkt_8_
(_unit bytepkt_8_
	(_specify
		(_modpath parallel unknown 0 4645
			(_port PADDO in )
			(_port bytepkt8 out )
		)
	)
)
I 000041 56 120 1533588615014 bytepkt_7_
(_unit bytepkt_7_
	(_specify
		(_modpath parallel unknown 0 4657
			(_port IOLDO in )
			(_port bytepkt7 out )
		)
	)
)
I 000047 56 313 1533588615016 bytepkt_7__MGIOL
(_unit bytepkt_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 4671
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4672
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4673
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4674
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588615018 bytepkt_6_
(_unit bytepkt_6_
	(_specify
		(_modpath parallel unknown 0 4692
			(_port IOLDO in )
			(_port bytepkt6 out )
		)
	)
)
I 000047 56 313 1533588615020 bytepkt_6__MGIOL
(_unit bytepkt_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 4706
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4707
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4708
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4709
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588615022 bytepkt_5_
(_unit bytepkt_5_
	(_specify
		(_modpath parallel unknown 0 4721
			(_port IOLDO in )
			(_port bytepkt5 out )
		)
	)
)
I 000047 56 313 1533588615024 bytepkt_5__MGIOL
(_unit bytepkt_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 4735
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4736
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4737
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4738
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588615026 bytepkt_4_
(_unit bytepkt_4_
	(_specify
		(_modpath parallel unknown 0 4750
			(_port IOLDO in )
			(_port bytepkt4 out )
		)
	)
)
I 000047 56 313 1533588615028 bytepkt_4__MGIOL
(_unit bytepkt_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 4764
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4765
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4766
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4767
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588615030 bytepkt_3_
(_unit bytepkt_3_
	(_specify
		(_modpath parallel unknown 0 4779
			(_port IOLDO in )
			(_port bytepkt3 out )
		)
	)
)
I 000047 56 313 1533588615032 bytepkt_3__MGIOL
(_unit bytepkt_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 4793
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4794
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4795
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4796
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588615034 bytepkt_2_
(_unit bytepkt_2_
	(_specify
		(_modpath parallel unknown 0 4808
			(_port IOLDO in )
			(_port bytepkt2 out )
		)
	)
)
I 000047 56 313 1533588615036 bytepkt_2__MGIOL
(_unit bytepkt_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 4822
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4823
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4824
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4825
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588615038 bytepkt_1_
(_unit bytepkt_1_
	(_specify
		(_modpath parallel unknown 0 4837
			(_port IOLDO in )
			(_port bytepkt1 out )
		)
	)
)
I 000047 56 313 1533588615040 bytepkt_1__MGIOL
(_unit bytepkt_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 4851
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4852
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4853
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4854
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588615042 bytepkt_0_
(_unit bytepkt_0_
	(_specify
		(_modpath parallel unknown 0 4866
			(_port IOLDO in )
			(_port bytepkt0 out )
		)
	)
)
I 000047 56 313 1533588615044 bytepkt_0__MGIOL
(_unit bytepkt_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 4880
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4881
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4882
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4883
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588615046 chksum_15_
(_unit chksum_15_
	(_specify
		(_modpath parallel unknown 0 4893
			(_port chksum15 in )
			(_port PADDI out )
		)
		(_tchk width 0 4894
			(_port chksum15 (posedge))
		)
		(_tchk width 0 4895
			(_port chksum15 (negedge))
		)
	)
)
I 000047 56 388 1533588615048 chksum_15__MGIOL
(_unit chksum_15__MGIOL
	(_specify
		(_modpath parallel unknown 0 4908
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 4909
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 4910
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 4911
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4912
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588615050 chksum_14_
(_unit chksum_14_
	(_specify
		(_modpath parallel unknown 0 4928
			(_port chksum14 in )
			(_port PADDI out )
		)
		(_tchk width 0 4929
			(_port chksum14 (posedge))
		)
		(_tchk width 0 4930
			(_port chksum14 (negedge))
		)
	)
)
I 000047 56 388 1533588615052 chksum_14__MGIOL
(_unit chksum_14__MGIOL
	(_specify
		(_modpath parallel unknown 0 4943
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 4944
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 4945
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 4946
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4947
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588615054 chksum_13_
(_unit chksum_13_
	(_specify
		(_modpath parallel unknown 0 4957
			(_port chksum13 in )
			(_port PADDI out )
		)
		(_tchk width 0 4958
			(_port chksum13 (posedge))
		)
		(_tchk width 0 4959
			(_port chksum13 (negedge))
		)
	)
)
I 000047 56 388 1533588615056 chksum_13__MGIOL
(_unit chksum_13__MGIOL
	(_specify
		(_modpath parallel unknown 0 4972
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 4973
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 4974
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 4975
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4976
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588615058 chksum_12_
(_unit chksum_12_
	(_specify
		(_modpath parallel unknown 0 4986
			(_port chksum12 in )
			(_port PADDI out )
		)
		(_tchk width 0 4987
			(_port chksum12 (posedge))
		)
		(_tchk width 0 4988
			(_port chksum12 (negedge))
		)
	)
)
I 000047 56 388 1533588615060 chksum_12__MGIOL
(_unit chksum_12__MGIOL
	(_specify
		(_modpath parallel unknown 0 5001
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5002
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5003
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5004
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5005
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588615062 chksum_11_
(_unit chksum_11_
	(_specify
		(_modpath parallel unknown 0 5015
			(_port chksum11 in )
			(_port PADDI out )
		)
		(_tchk width 0 5016
			(_port chksum11 (posedge))
		)
		(_tchk width 0 5017
			(_port chksum11 (negedge))
		)
	)
)
I 000047 56 388 1533588615064 chksum_11__MGIOL
(_unit chksum_11__MGIOL
	(_specify
		(_modpath parallel unknown 0 5030
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5031
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5032
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5033
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5034
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588615066 chksum_10_
(_unit chksum_10_
	(_specify
		(_modpath parallel unknown 0 5044
			(_port chksum10 in )
			(_port PADDI out )
		)
		(_tchk width 0 5045
			(_port chksum10 (posedge))
		)
		(_tchk width 0 5046
			(_port chksum10 (negedge))
		)
	)
)
I 000047 56 388 1533588615068 chksum_10__MGIOL
(_unit chksum_10__MGIOL
	(_specify
		(_modpath parallel unknown 0 5059
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5060
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5061
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5062
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5063
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588615070 chksum_9_
(_unit chksum_9_
	(_specify
		(_modpath parallel unknown 0 5073
			(_port chksum9 in )
			(_port PADDI out )
		)
		(_tchk width 0 5074
			(_port chksum9 (posedge))
		)
		(_tchk width 0 5075
			(_port chksum9 (negedge))
		)
	)
)
I 000046 56 387 1533588615072 chksum_9__MGIOL
(_unit chksum_9__MGIOL
	(_specify
		(_modpath parallel unknown 0 5088
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5089
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5090
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5091
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5092
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588615074 chksum_8_
(_unit chksum_8_
	(_specify
		(_modpath parallel unknown 0 5102
			(_port chksum8 in )
			(_port PADDI out )
		)
		(_tchk width 0 5103
			(_port chksum8 (posedge))
		)
		(_tchk width 0 5104
			(_port chksum8 (negedge))
		)
	)
)
I 000046 56 387 1533588615076 chksum_8__MGIOL
(_unit chksum_8__MGIOL
	(_specify
		(_modpath parallel unknown 0 5117
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5118
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5119
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5120
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5121
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588615078 chksum_7_
(_unit chksum_7_
	(_specify
		(_modpath parallel unknown 0 5131
			(_port chksum7 in )
			(_port PADDI out )
		)
		(_tchk width 0 5132
			(_port chksum7 (posedge))
		)
		(_tchk width 0 5133
			(_port chksum7 (negedge))
		)
	)
)
I 000046 56 387 1533588615080 chksum_7__MGIOL
(_unit chksum_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 5146
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5147
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5148
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5149
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5150
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588615082 chksum_6_
(_unit chksum_6_
	(_specify
		(_modpath parallel unknown 0 5160
			(_port chksum6 in )
			(_port PADDI out )
		)
		(_tchk width 0 5161
			(_port chksum6 (posedge))
		)
		(_tchk width 0 5162
			(_port chksum6 (negedge))
		)
	)
)
I 000046 56 387 1533588615084 chksum_6__MGIOL
(_unit chksum_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 5175
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5176
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5177
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5178
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5179
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588615086 chksum_5_
(_unit chksum_5_
	(_specify
		(_modpath parallel unknown 0 5189
			(_port chksum5 in )
			(_port PADDI out )
		)
		(_tchk width 0 5190
			(_port chksum5 (posedge))
		)
		(_tchk width 0 5191
			(_port chksum5 (negedge))
		)
	)
)
I 000046 56 387 1533588615088 chksum_5__MGIOL
(_unit chksum_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 5204
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5205
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5206
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5207
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5208
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588615090 chksum_4_
(_unit chksum_4_
	(_specify
		(_modpath parallel unknown 0 5218
			(_port chksum4 in )
			(_port PADDI out )
		)
		(_tchk width 0 5219
			(_port chksum4 (posedge))
		)
		(_tchk width 0 5220
			(_port chksum4 (negedge))
		)
	)
)
I 000046 56 387 1533588615092 chksum_4__MGIOL
(_unit chksum_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 5233
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5234
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5235
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5236
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5237
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588615094 chksum_3_
(_unit chksum_3_
	(_specify
		(_modpath parallel unknown 0 5247
			(_port chksum3 in )
			(_port PADDI out )
		)
		(_tchk width 0 5248
			(_port chksum3 (posedge))
		)
		(_tchk width 0 5249
			(_port chksum3 (negedge))
		)
	)
)
I 000046 56 387 1533588615096 chksum_3__MGIOL
(_unit chksum_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 5262
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5263
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5264
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5265
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5266
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588615098 chksum_2_
(_unit chksum_2_
	(_specify
		(_modpath parallel unknown 0 5276
			(_port chksum2 in )
			(_port PADDI out )
		)
		(_tchk width 0 5277
			(_port chksum2 (posedge))
		)
		(_tchk width 0 5278
			(_port chksum2 (negedge))
		)
	)
)
I 000046 56 387 1533588615100 chksum_2__MGIOL
(_unit chksum_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 5291
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5292
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5293
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5294
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5295
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588615102 chksum_1_
(_unit chksum_1_
	(_specify
		(_modpath parallel unknown 0 5305
			(_port chksum1 in )
			(_port PADDI out )
		)
		(_tchk width 0 5306
			(_port chksum1 (posedge))
		)
		(_tchk width 0 5307
			(_port chksum1 (negedge))
		)
	)
)
I 000046 56 387 1533588615104 chksum_1__MGIOL
(_unit chksum_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 5320
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5321
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5322
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5323
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5324
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588615106 chksum_0_
(_unit chksum_0_
	(_specify
		(_modpath parallel unknown 0 5334
			(_port chksum0 in )
			(_port PADDI out )
		)
		(_tchk width 0 5335
			(_port chksum0 (posedge))
		)
		(_tchk width 0 5336
			(_port chksum0 (negedge))
		)
	)
)
I 000046 56 387 1533588615108 chksum_0__MGIOL
(_unit chksum_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 5349
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5350
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5351
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5352
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5353
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 238 1533588615110 chksum_rdy
(_unit chksum_rdy
	(_specify
		(_modpath parallel unknown 0 5363
			(_port chksum_rdy in )
			(_port PADDI out )
		)
		(_tchk width 0 5364
			(_port chksum_rdy (posedge))
		)
		(_tchk width 0 5365
			(_port chksum_rdy (negedge))
		)
	)
)
I 000037 56 216 1533588615112 wc_15_
(_unit wc_15_
	(_specify
		(_modpath parallel unknown 0 5375
			(_port wc15 in )
			(_port PADDI out )
		)
		(_tchk width 0 5376
			(_port wc15 (posedge))
		)
		(_tchk width 0 5377
			(_port wc15 (negedge))
		)
	)
)
I 000043 56 384 1533588615114 wc_15__MGIOL
(_unit wc_15__MGIOL
	(_specify
		(_modpath parallel unknown 0 5390
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5391
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5392
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5393
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5394
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 216 1533588615116 wc_14_
(_unit wc_14_
	(_specify
		(_modpath parallel unknown 0 5410
			(_port wc14 in )
			(_port PADDI out )
		)
		(_tchk width 0 5411
			(_port wc14 (posedge))
		)
		(_tchk width 0 5412
			(_port wc14 (negedge))
		)
	)
)
I 000043 56 384 1533588615118 wc_14__MGIOL
(_unit wc_14__MGIOL
	(_specify
		(_modpath parallel unknown 0 5425
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5426
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5427
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5428
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5429
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 216 1533588615120 wc_13_
(_unit wc_13_
	(_specify
		(_modpath parallel unknown 0 5439
			(_port wc13 in )
			(_port PADDI out )
		)
		(_tchk width 0 5440
			(_port wc13 (posedge))
		)
		(_tchk width 0 5441
			(_port wc13 (negedge))
		)
	)
)
I 000043 56 384 1533588615122 wc_13__MGIOL
(_unit wc_13__MGIOL
	(_specify
		(_modpath parallel unknown 0 5454
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5455
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5456
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5457
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5458
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 216 1533588615124 wc_12_
(_unit wc_12_
	(_specify
		(_modpath parallel unknown 0 5468
			(_port wc12 in )
			(_port PADDI out )
		)
		(_tchk width 0 5469
			(_port wc12 (posedge))
		)
		(_tchk width 0 5470
			(_port wc12 (negedge))
		)
	)
)
I 000043 56 384 1533588615126 wc_12__MGIOL
(_unit wc_12__MGIOL
	(_specify
		(_modpath parallel unknown 0 5483
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5484
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5485
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5486
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5487
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 216 1533588615128 wc_11_
(_unit wc_11_
	(_specify
		(_modpath parallel unknown 0 5497
			(_port wc11 in )
			(_port PADDI out )
		)
		(_tchk width 0 5498
			(_port wc11 (posedge))
		)
		(_tchk width 0 5499
			(_port wc11 (negedge))
		)
	)
)
I 000043 56 384 1533588615130 wc_11__MGIOL
(_unit wc_11__MGIOL
	(_specify
		(_modpath parallel unknown 0 5512
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5513
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5514
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5515
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5516
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 216 1533588615132 wc_10_
(_unit wc_10_
	(_specify
		(_modpath parallel unknown 0 5526
			(_port wc10 in )
			(_port PADDI out )
		)
		(_tchk width 0 5527
			(_port wc10 (posedge))
		)
		(_tchk width 0 5528
			(_port wc10 (negedge))
		)
	)
)
I 000043 56 384 1533588615134 wc_10__MGIOL
(_unit wc_10__MGIOL
	(_specify
		(_modpath parallel unknown 0 5541
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5542
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5543
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5544
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5545
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615136 wc_9_
(_unit wc_9_
	(_specify
		(_modpath parallel unknown 0 5555
			(_port wc9 in )
			(_port PADDI out )
		)
		(_tchk width 0 5556
			(_port wc9 (posedge))
		)
		(_tchk width 0 5557
			(_port wc9 (negedge))
		)
	)
)
I 000042 56 383 1533588615138 wc_9__MGIOL
(_unit wc_9__MGIOL
	(_specify
		(_modpath parallel unknown 0 5570
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5571
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5572
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5573
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5574
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615140 wc_8_
(_unit wc_8_
	(_specify
		(_modpath parallel unknown 0 5584
			(_port wc8 in )
			(_port PADDI out )
		)
		(_tchk width 0 5585
			(_port wc8 (posedge))
		)
		(_tchk width 0 5586
			(_port wc8 (negedge))
		)
	)
)
I 000042 56 383 1533588615142 wc_8__MGIOL
(_unit wc_8__MGIOL
	(_specify
		(_modpath parallel unknown 0 5599
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5600
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5601
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5602
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5603
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615144 wc_7_
(_unit wc_7_
	(_specify
		(_modpath parallel unknown 0 5613
			(_port wc7 in )
			(_port PADDI out )
		)
		(_tchk width 0 5614
			(_port wc7 (posedge))
		)
		(_tchk width 0 5615
			(_port wc7 (negedge))
		)
	)
)
I 000042 56 383 1533588615146 wc_7__MGIOL
(_unit wc_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 5628
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5629
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5630
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5631
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5632
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615148 wc_6_
(_unit wc_6_
	(_specify
		(_modpath parallel unknown 0 5642
			(_port wc6 in )
			(_port PADDI out )
		)
		(_tchk width 0 5643
			(_port wc6 (posedge))
		)
		(_tchk width 0 5644
			(_port wc6 (negedge))
		)
	)
)
I 000042 56 383 1533588615150 wc_6__MGIOL
(_unit wc_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 5657
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5658
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5659
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5660
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5661
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615152 wc_5_
(_unit wc_5_
	(_specify
		(_modpath parallel unknown 0 5671
			(_port wc5 in )
			(_port PADDI out )
		)
		(_tchk width 0 5672
			(_port wc5 (posedge))
		)
		(_tchk width 0 5673
			(_port wc5 (negedge))
		)
	)
)
I 000042 56 383 1533588615154 wc_5__MGIOL
(_unit wc_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 5686
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5687
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5688
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5689
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5690
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615156 wc_4_
(_unit wc_4_
	(_specify
		(_modpath parallel unknown 0 5700
			(_port wc4 in )
			(_port PADDI out )
		)
		(_tchk width 0 5701
			(_port wc4 (posedge))
		)
		(_tchk width 0 5702
			(_port wc4 (negedge))
		)
	)
)
I 000042 56 383 1533588615158 wc_4__MGIOL
(_unit wc_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 5715
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5716
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5717
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5718
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5719
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615160 wc_3_
(_unit wc_3_
	(_specify
		(_modpath parallel unknown 0 5729
			(_port wc3 in )
			(_port PADDI out )
		)
		(_tchk width 0 5730
			(_port wc3 (posedge))
		)
		(_tchk width 0 5731
			(_port wc3 (negedge))
		)
	)
)
I 000042 56 383 1533588615162 wc_3__MGIOL
(_unit wc_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 5744
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5745
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5746
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5747
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5748
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615164 wc_2_
(_unit wc_2_
	(_specify
		(_modpath parallel unknown 0 5758
			(_port wc2 in )
			(_port PADDI out )
		)
		(_tchk width 0 5759
			(_port wc2 (posedge))
		)
		(_tchk width 0 5760
			(_port wc2 (negedge))
		)
	)
)
I 000042 56 383 1533588615166 wc_2__MGIOL
(_unit wc_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 5773
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5774
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5775
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5776
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5777
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615168 wc_1_
(_unit wc_1_
	(_specify
		(_modpath parallel unknown 0 5787
			(_port wc1 in )
			(_port PADDI out )
		)
		(_tchk width 0 5788
			(_port wc1 (posedge))
		)
		(_tchk width 0 5789
			(_port wc1 (negedge))
		)
	)
)
I 000042 56 383 1533588615170 wc_1__MGIOL
(_unit wc_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 5802
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5803
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5804
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5805
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5806
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615172 wc_0_
(_unit wc_0_
	(_specify
		(_modpath parallel unknown 0 5816
			(_port wc0 in )
			(_port PADDI out )
		)
		(_tchk width 0 5817
			(_port wc0 (posedge))
		)
		(_tchk width 0 5818
			(_port wc0 (negedge))
		)
	)
)
I 000042 56 383 1533588615174 wc_0__MGIOL
(_unit wc_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 5831
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5832
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5833
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5834
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5835
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615176 dt_5_
(_unit dt_5_
	(_specify
		(_modpath parallel unknown 0 5845
			(_port dt5 in )
			(_port PADDI out )
		)
		(_tchk width 0 5846
			(_port dt5 (posedge))
		)
		(_tchk width 0 5847
			(_port dt5 (negedge))
		)
	)
)
I 000042 56 383 1533588615178 dt_5__MGIOL
(_unit dt_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 5860
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5861
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5862
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5863
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5864
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615180 dt_4_
(_unit dt_4_
	(_specify
		(_modpath parallel unknown 0 5874
			(_port dt4 in )
			(_port PADDI out )
		)
		(_tchk width 0 5875
			(_port dt4 (posedge))
		)
		(_tchk width 0 5876
			(_port dt4 (negedge))
		)
	)
)
I 000042 56 383 1533588615182 dt_4__MGIOL
(_unit dt_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 5889
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5890
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5891
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5892
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5893
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615184 dt_3_
(_unit dt_3_
	(_specify
		(_modpath parallel unknown 0 5903
			(_port dt3 in )
			(_port PADDI out )
		)
		(_tchk width 0 5904
			(_port dt3 (posedge))
		)
		(_tchk width 0 5905
			(_port dt3 (negedge))
		)
	)
)
I 000042 56 383 1533588615186 dt_3__MGIOL
(_unit dt_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 5918
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5919
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5920
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5921
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5922
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615188 dt_2_
(_unit dt_2_
	(_specify
		(_modpath parallel unknown 0 5932
			(_port dt2 in )
			(_port PADDI out )
		)
		(_tchk width 0 5933
			(_port dt2 (posedge))
		)
		(_tchk width 0 5934
			(_port dt2 (negedge))
		)
	)
)
I 000042 56 383 1533588615190 dt_2__MGIOL
(_unit dt_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 5947
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5948
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5949
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5950
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5951
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615192 dt_1_
(_unit dt_1_
	(_specify
		(_modpath parallel unknown 0 5961
			(_port dt1 in )
			(_port PADDI out )
		)
		(_tchk width 0 5962
			(_port dt1 (posedge))
		)
		(_tchk width 0 5963
			(_port dt1 (negedge))
		)
	)
)
I 000042 56 383 1533588615194 dt_1__MGIOL
(_unit dt_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 5976
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5977
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5978
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5979
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5980
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615196 dt_0_
(_unit dt_0_
	(_specify
		(_modpath parallel unknown 0 5990
			(_port dt0 in )
			(_port PADDI out )
		)
		(_tchk width 0 5991
			(_port dt0 (posedge))
		)
		(_tchk width 0 5992
			(_port dt0 (negedge))
		)
	)
)
I 000042 56 383 1533588615198 dt_0__MGIOL
(_unit dt_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 6005
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6006
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 6007
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 6008
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6009
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615200 vc_1_
(_unit vc_1_
	(_specify
		(_modpath parallel unknown 0 6019
			(_port vc1 in )
			(_port PADDI out )
		)
		(_tchk width 0 6020
			(_port vc1 (posedge))
		)
		(_tchk width 0 6021
			(_port vc1 (negedge))
		)
	)
)
I 000042 56 383 1533588615202 vc_1__MGIOL
(_unit vc_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 6034
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6035
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 6036
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 6037
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6038
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588615204 vc_0_
(_unit vc_0_
	(_specify
		(_modpath parallel unknown 0 6048
			(_port vc0 in )
			(_port PADDI out )
		)
		(_tchk width 0 6049
			(_port vc0 (posedge))
		)
		(_tchk width 0 6050
			(_port vc0 (negedge))
		)
	)
)
I 000042 56 383 1533588615206 vc_0__MGIOL
(_unit vc_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 6063
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6064
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 6065
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 6066
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6067
			(_port CLK_dly (negedge))
		)
	)
)
I 000044 56 238 1533588615208 byte_datab_7_
(_unit byte_datab_7_
	(_specify
		(_modpath parallel unknown 0 6077
			(_port bytedata7 in )
			(_port PADDI out )
		)
		(_tchk width 0 6078
			(_port bytedata7 (posedge))
		)
		(_tchk width 0 6079
			(_port bytedata7 (negedge))
		)
	)
)
I 000044 56 238 1533588615210 byte_datab_6_
(_unit byte_datab_6_
	(_specify
		(_modpath parallel unknown 0 6089
			(_port bytedata6 in )
			(_port PADDI out )
		)
		(_tchk width 0 6090
			(_port bytedata6 (posedge))
		)
		(_tchk width 0 6091
			(_port bytedata6 (negedge))
		)
	)
)
I 000044 56 238 1533588615212 byte_datab_5_
(_unit byte_datab_5_
	(_specify
		(_modpath parallel unknown 0 6101
			(_port bytedata5 in )
			(_port PADDI out )
		)
		(_tchk width 0 6102
			(_port bytedata5 (posedge))
		)
		(_tchk width 0 6103
			(_port bytedata5 (negedge))
		)
	)
)
I 000044 56 238 1533588615214 byte_datab_4_
(_unit byte_datab_4_
	(_specify
		(_modpath parallel unknown 0 6113
			(_port bytedata4 in )
			(_port PADDI out )
		)
		(_tchk width 0 6114
			(_port bytedata4 (posedge))
		)
		(_tchk width 0 6115
			(_port bytedata4 (negedge))
		)
	)
)
I 000044 56 238 1533588615216 byte_datab_3_
(_unit byte_datab_3_
	(_specify
		(_modpath parallel unknown 0 6125
			(_port bytedata3 in )
			(_port PADDI out )
		)
		(_tchk width 0 6126
			(_port bytedata3 (posedge))
		)
		(_tchk width 0 6127
			(_port bytedata3 (negedge))
		)
	)
)
I 000044 56 238 1533588615218 byte_datab_2_
(_unit byte_datab_2_
	(_specify
		(_modpath parallel unknown 0 6137
			(_port bytedata2 in )
			(_port PADDI out )
		)
		(_tchk width 0 6138
			(_port bytedata2 (posedge))
		)
		(_tchk width 0 6139
			(_port bytedata2 (negedge))
		)
	)
)
I 000044 56 238 1533588615220 byte_datab_1_
(_unit byte_datab_1_
	(_specify
		(_modpath parallel unknown 0 6149
			(_port bytedata1 in )
			(_port PADDI out )
		)
		(_tchk width 0 6150
			(_port bytedata1 (posedge))
		)
		(_tchk width 0 6151
			(_port bytedata1 (negedge))
		)
	)
)
I 000044 56 238 1533588615222 byte_datab_0_
(_unit byte_datab_0_
	(_specify
		(_modpath parallel unknown 0 6161
			(_port bytedata0 in )
			(_port PADDI out )
		)
		(_tchk width 0 6162
			(_port bytedata0 (posedge))
		)
		(_tchk width 0 6163
			(_port bytedata0 (negedge))
		)
	)
)
I 000040 56 231 1533588615224 byte_clkb
(_unit byte_clkb
	(_specify
		(_modpath parallel unknown 0 6173
			(_port byte_clk in )
			(_port PADDI out )
		)
		(_tchk width 0 6174
			(_port byte_clk (posedge))
		)
		(_tchk width 0 6175
			(_port byte_clk (negedge))
		)
	)
)
I 000038 56 226 1533588615226 long_en
(_unit long_en
	(_specify
		(_modpath parallel unknown 0 6185
			(_port long_en in )
			(_port PADDI out )
		)
		(_tchk width 0 6186
			(_port long_en (posedge))
		)
		(_tchk width 0 6187
			(_port long_en (negedge))
		)
	)
)
I 000044 56 305 1533588615228 long_en_MGIOL
(_unit long_en_MGIOL
	(_specify
		(_modpath parallel unknown 0 6201
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6202
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 6203
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6204
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 230 1533588615230 short_en
(_unit short_en
	(_specify
		(_modpath parallel unknown 0 6214
			(_port short_en in )
			(_port PADDI out )
		)
		(_tchk width 0 6215
			(_port short_en (posedge))
		)
		(_tchk width 0 6216
			(_port short_en (negedge))
		)
	)
)
I 000045 56 306 1533588615232 short_en_MGIOL
(_unit short_en_MGIOL
	(_specify
		(_modpath parallel unknown 0 6230
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6231
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 6232
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6233
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 33 1533588615234 GSR_INSTb
(_unit GSR_INSTb
	(_specify
	)
)
I 000039 56 837 1533588616075 slice_0a
(_unit slice_0a
	(_specify
		(_modpath parallel unknown 0 111
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 112
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 113
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 114
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 115
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 116
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 117
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 118
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 119
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 120
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 121
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 988 1533588616077 SLICE1a
(_unit SLICE1a
	(_specify
		(_modpath parallel unknown 0 161
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 162
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 163
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 164
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 165
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 166
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 167
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 168
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 169
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 170
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 171
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 172
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 173
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 988 1533588616079 SLICE2a
(_unit SLICE2a
	(_specify
		(_modpath parallel unknown 0 197
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 198
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 199
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 200
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 201
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 202
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 203
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 204
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 205
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 206
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 207
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 208
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 209
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 912 1533588616081 SLICE3a
(_unit SLICE3a
	(_specify
		(_modpath parallel unknown 0 233
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 234
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 235
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 236
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 237
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 238
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 239
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 240
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 241
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 242
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 243
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 244
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 988 1533588616083 SLICE4a
(_unit SLICE4a
	(_specify
		(_modpath parallel unknown 0 263
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 264
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 265
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 266
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 267
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 268
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 269
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 270
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 271
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 272
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 273
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 274
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 275
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 912 1533588616085 SLICE5a
(_unit SLICE5a
	(_specify
		(_modpath parallel unknown 0 294
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 295
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 296
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 297
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 298
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 299
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 300
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 301
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 302
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 303
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 304
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 305
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 1140 1533588616087 SLICE6a
(_unit SLICE6a
	(_specify
		(_modpath parallel unknown 0 324
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 325
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 326
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 327
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 328
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 329
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 330
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 331
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 332
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 333
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 334
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 335
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 336
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 337
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 338
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 1140 1533588616089 SLICE7a
(_unit SLICE7a
	(_specify
		(_modpath parallel unknown 0 357
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 358
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 359
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 360
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 361
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 362
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 363
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 364
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 365
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 366
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 367
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 368
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 369
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 370
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 371
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 31 1533588616091 SLICE8a
(_unit SLICE8a
	(_specify
	)
)
I 000036 56 111 1533588616093 ready
(_unit ready
	(_specify
		(_modpath parallel unknown 0 399
			(_port IOLDO in )
			(_port ready out )
		)
	)
)
I 000042 56 304 1533588616095 ready_MGIOL
(_unit ready_MGIOL
	(_specify
		(_modpath parallel unknown 0 418
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 419
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 420
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 421
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 215 1533588616097 reset
(_unit reset
	(_specify
		(_modpath parallel unknown 0 437
			(_port reset in )
			(_port PADDI out )
		)
		(_tchk width 0 438
			(_port reset (posedge))
		)
		(_tchk width 0 439
			(_port reset (negedge))
		)
	)
)
I 000038 56 113 1533588616099 crc_15_
(_unit crc_15_
	(_specify
		(_modpath parallel unknown 0 456
			(_port PADDO in )
			(_port crc15 out )
		)
	)
)
I 000038 56 113 1533588616101 crc_14_
(_unit crc_14_
	(_specify
		(_modpath parallel unknown 0 468
			(_port PADDO in )
			(_port crc14 out )
		)
	)
)
I 000038 56 113 1533588616103 crc_13_
(_unit crc_13_
	(_specify
		(_modpath parallel unknown 0 480
			(_port PADDO in )
			(_port crc13 out )
		)
	)
)
I 000038 56 113 1533588616105 crc_12_
(_unit crc_12_
	(_specify
		(_modpath parallel unknown 0 492
			(_port PADDO in )
			(_port crc12 out )
		)
	)
)
I 000038 56 113 1533588616107 crc_11_
(_unit crc_11_
	(_specify
		(_modpath parallel unknown 0 504
			(_port PADDO in )
			(_port crc11 out )
		)
	)
)
I 000038 56 113 1533588616109 crc_10_
(_unit crc_10_
	(_specify
		(_modpath parallel unknown 0 516
			(_port PADDO in )
			(_port crc10 out )
		)
	)
)
I 000037 56 111 1533588616111 crc_9_
(_unit crc_9_
	(_specify
		(_modpath parallel unknown 0 528
			(_port PADDO in )
			(_port crc9 out )
		)
	)
)
I 000037 56 111 1533588616113 crc_8_
(_unit crc_8_
	(_specify
		(_modpath parallel unknown 0 540
			(_port PADDO in )
			(_port crc8 out )
		)
	)
)
I 000037 56 111 1533588616115 crc_7_
(_unit crc_7_
	(_specify
		(_modpath parallel unknown 0 552
			(_port PADDO in )
			(_port crc7 out )
		)
	)
)
I 000037 56 111 1533588616117 crc_6_
(_unit crc_6_
	(_specify
		(_modpath parallel unknown 0 564
			(_port PADDO in )
			(_port crc6 out )
		)
	)
)
I 000037 56 111 1533588616119 crc_5_
(_unit crc_5_
	(_specify
		(_modpath parallel unknown 0 576
			(_port PADDO in )
			(_port crc5 out )
		)
	)
)
I 000037 56 111 1533588616121 crc_4_
(_unit crc_4_
	(_specify
		(_modpath parallel unknown 0 588
			(_port PADDO in )
			(_port crc4 out )
		)
	)
)
I 000037 56 111 1533588616123 crc_3_
(_unit crc_3_
	(_specify
		(_modpath parallel unknown 0 600
			(_port PADDO in )
			(_port crc3 out )
		)
	)
)
I 000037 56 111 1533588616125 crc_2_
(_unit crc_2_
	(_specify
		(_modpath parallel unknown 0 612
			(_port PADDO in )
			(_port crc2 out )
		)
	)
)
I 000037 56 111 1533588616127 crc_1_
(_unit crc_1_
	(_specify
		(_modpath parallel unknown 0 624
			(_port PADDO in )
			(_port crc1 out )
		)
	)
)
I 000037 56 111 1533588616129 crc_0_
(_unit crc_0_
	(_specify
		(_modpath parallel unknown 0 636
			(_port PADDO in )
			(_port crc0 out )
		)
	)
)
I 000038 56 217 1533588616131 data_7_
(_unit data_7_
	(_specify
		(_modpath parallel unknown 0 646
			(_port data7 in )
			(_port PADDI out )
		)
		(_tchk width 0 647
			(_port data7 (posedge))
		)
		(_tchk width 0 648
			(_port data7 (negedge))
		)
	)
)
I 000038 56 217 1533588616133 data_6_
(_unit data_6_
	(_specify
		(_modpath parallel unknown 0 658
			(_port data6 in )
			(_port PADDI out )
		)
		(_tchk width 0 659
			(_port data6 (posedge))
		)
		(_tchk width 0 660
			(_port data6 (negedge))
		)
	)
)
I 000038 56 217 1533588616135 data_5_
(_unit data_5_
	(_specify
		(_modpath parallel unknown 0 670
			(_port data5 in )
			(_port PADDI out )
		)
		(_tchk width 0 671
			(_port data5 (posedge))
		)
		(_tchk width 0 672
			(_port data5 (negedge))
		)
	)
)
I 000038 56 217 1533588616137 data_4_
(_unit data_4_
	(_specify
		(_modpath parallel unknown 0 682
			(_port data4 in )
			(_port PADDI out )
		)
		(_tchk width 0 683
			(_port data4 (posedge))
		)
		(_tchk width 0 684
			(_port data4 (negedge))
		)
	)
)
I 000038 56 217 1533588616139 data_3_
(_unit data_3_
	(_specify
		(_modpath parallel unknown 0 694
			(_port data3 in )
			(_port PADDI out )
		)
		(_tchk width 0 695
			(_port data3 (posedge))
		)
		(_tchk width 0 696
			(_port data3 (negedge))
		)
	)
)
I 000038 56 217 1533588616141 data_2_
(_unit data_2_
	(_specify
		(_modpath parallel unknown 0 706
			(_port data2 in )
			(_port PADDI out )
		)
		(_tchk width 0 707
			(_port data2 (posedge))
		)
		(_tchk width 0 708
			(_port data2 (negedge))
		)
	)
)
I 000038 56 217 1533588616143 data_1_
(_unit data_1_
	(_specify
		(_modpath parallel unknown 0 718
			(_port data1 in )
			(_port PADDI out )
		)
		(_tchk width 0 719
			(_port data1 (posedge))
		)
		(_tchk width 0 720
			(_port data1 (negedge))
		)
	)
)
I 000038 56 217 1533588616145 data_0_
(_unit data_0_
	(_specify
		(_modpath parallel unknown 0 730
			(_port data0 in )
			(_port PADDI out )
		)
		(_tchk width 0 731
			(_port data0 (posedge))
		)
		(_tchk width 0 732
			(_port data0 (negedge))
		)
	)
)
I 000037 56 219 1533588616147 enable
(_unit enable
	(_specify
		(_modpath parallel unknown 0 742
			(_port enable in )
			(_port PADDI out )
		)
		(_tchk width 0 743
			(_port enable (posedge))
		)
		(_tchk width 0 744
			(_port enable (negedge))
		)
	)
)
I 000034 56 207 1533588616149 clk
(_unit clk
	(_specify
		(_modpath parallel unknown 0 754
			(_port clk in )
			(_port PADDI out )
		)
		(_tchk width 0 755
			(_port clk (posedge))
		)
		(_tchk width 0 756
			(_port clk (negedge))
		)
	)
)
I 000039 56 33 1533588616151 GSR_INSTa
(_unit GSR_INSTa
	(_specify
	)
)
I 000038 56 451 1533588742861 SLICE_1
(_unit SLICE_1
	(_specify
		(_modpath parallel unknown 0 259
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 260
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 261
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 262
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 263
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 264
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 909 1533588742863 SLICE_2
(_unit SLICE_2
	(_specify
		(_modpath parallel unknown 0 304
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 305
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 306
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 307
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 308
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 309
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 310
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 311
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 312
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 313
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 314
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 315
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 832 1533588742865 SLICE_3
(_unit SLICE_3
	(_specify
		(_modpath parallel unknown 0 343
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 344
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 345
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 346
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 347
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 348
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 349
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 350
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 351
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 352
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 353
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 563 1533588742867 SLICE_4
(_unit SLICE_4
	(_specify
		(_modpath parallel unknown 0 376
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 377
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 378
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 379
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 380
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 381
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 382
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 563 1533588742869 SLICE_5
(_unit SLICE_5
	(_specify
		(_modpath parallel unknown 0 405
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 406
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 407
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 408
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 409
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 410
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 411
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 563 1533588742871 SLICE_6
(_unit SLICE_6
	(_specify
		(_modpath parallel unknown 0 424
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 425
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 426
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 427
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 428
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 429
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 430
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 563 1533588742873 SLICE_7
(_unit SLICE_7
	(_specify
		(_modpath parallel unknown 0 443
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 444
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 445
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 446
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 447
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 448
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 449
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 563 1533588742875 SLICE_8
(_unit SLICE_8
	(_specify
		(_modpath parallel unknown 0 462
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 463
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 464
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 465
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 466
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 467
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 468
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 563 1533588742877 SLICE_9
(_unit SLICE_9
	(_specify
		(_modpath parallel unknown 0 481
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 482
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 483
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 484
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 485
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 486
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 487
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 564 1533588742879 SLICE_10
(_unit SLICE_10
	(_specify
		(_modpath parallel unknown 0 500
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 501
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 502
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 503
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 504
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 505
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 506
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 564 1533588742881 SLICE_11
(_unit SLICE_11
	(_specify
		(_modpath parallel unknown 0 519
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 520
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 521
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 522
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 523
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 524
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 525
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 640 1533588742883 SLICE_12
(_unit SLICE_12
	(_specify
		(_modpath parallel unknown 0 536
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 537
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 538
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 539
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 540
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 541
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 542
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 543
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 488 1533588742885 SLICE_13
(_unit SLICE_13
	(_specify
		(_modpath parallel unknown 0 566
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 567
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 568
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 569
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 570
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 571
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 600 1533588742887 SLICE_14
(_unit SLICE_14
	(_specify
		(_modpath parallel unknown 0 597
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 598
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 599
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 600
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 601
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 602
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 603
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 604
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 336 1533588742889 SLICE_15
(_unit SLICE_15
	(_specify
		(_modpath parallel unknown 0 622
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 623
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 624
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 625
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 336 1533588742891 SLICE_16
(_unit SLICE_16
	(_specify
		(_modpath parallel unknown 0 643
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 644
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 645
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 646
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 115 1533588742893 byte_en
(_unit byte_en
	(_specify
		(_modpath parallel unknown 0 658
			(_port IOLDO in )
			(_port byte_en out )
		)
	)
)
I 000044 56 306 1533588742895 byte_en_MGIOL
(_unit byte_en_MGIOL
	(_specify
		(_modpath parallel unknown 0 677
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 678
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 679
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 680
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 223 1533588742897 reset_n
(_unit reset_n
	(_specify
		(_modpath parallel unknown 0 696
			(_port reset_n in )
			(_port PADDI out )
		)
		(_tchk width 0 697
			(_port reset_n (posedge))
		)
		(_tchk width 0 698
			(_port reset_n (negedge))
		)
	)
)
I 000043 56 122 1533588742899 data_type_5_
(_unit data_type_5_
	(_specify
		(_modpath parallel unknown 0 715
			(_port PADDO in )
			(_port datatype5 out )
		)
	)
)
I 000043 56 122 1533588742901 data_type_4_
(_unit data_type_4_
	(_specify
		(_modpath parallel unknown 0 727
			(_port PADDO in )
			(_port datatype4 out )
		)
	)
)
I 000043 56 122 1533588742903 data_type_3_
(_unit data_type_3_
	(_specify
		(_modpath parallel unknown 0 739
			(_port PADDO in )
			(_port datatype3 out )
		)
	)
)
I 000043 56 122 1533588742905 data_type_2_
(_unit data_type_2_
	(_specify
		(_modpath parallel unknown 0 751
			(_port PADDO in )
			(_port datatype2 out )
		)
	)
)
I 000043 56 122 1533588742907 data_type_1_
(_unit data_type_1_
	(_specify
		(_modpath parallel unknown 0 763
			(_port PADDO in )
			(_port datatype1 out )
		)
	)
)
I 000043 56 122 1533588742909 data_type_0_
(_unit data_type_0_
	(_specify
		(_modpath parallel unknown 0 775
			(_port PADDO in )
			(_port datatype0 out )
		)
	)
)
I 000040 56 119 1533588742911 HSYNC_end
(_unit HSYNC_end
	(_specify
		(_modpath parallel unknown 0 787
			(_port PADDO in )
			(_port HSYNC_end out )
		)
	)
)
I 000042 56 123 1533588742913 HSYNC_start
(_unit HSYNC_start
	(_specify
		(_modpath parallel unknown 0 799
			(_port PADDO in )
			(_port HSYNC_start out )
		)
	)
)
I 000040 56 119 1533588742915 VSYNC_end
(_unit VSYNC_end
	(_specify
		(_modpath parallel unknown 0 811
			(_port PADDO in )
			(_port VSYNC_end out )
		)
	)
)
I 000042 56 123 1533588742917 VSYNC_start
(_unit VSYNC_start
	(_specify
		(_modpath parallel unknown 0 823
			(_port PADDO in )
			(_port VSYNC_start out )
		)
	)
)
I 000036 56 215 1533588742919 HSYNC
(_unit HSYNC
	(_specify
		(_modpath parallel unknown 0 833
			(_port HSYNC in )
			(_port PADDI out )
		)
		(_tchk width 0 834
			(_port HSYNC (posedge))
		)
		(_tchk width 0 835
			(_port HSYNC (negedge))
		)
	)
)
I 000042 56 299 1533588742921 HSYNC_MGIOL
(_unit HSYNC_MGIOL
	(_specify
		(_modpath parallel unknown 0 854
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 855
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 856
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 857
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 215 1533588742923 VSYNC
(_unit VSYNC
	(_specify
		(_modpath parallel unknown 0 873
			(_port VSYNC in )
			(_port PADDI out )
		)
		(_tchk width 0 874
			(_port VSYNC (posedge))
		)
		(_tchk width 0 875
			(_port VSYNC (negedge))
		)
	)
)
I 000042 56 299 1533588742925 VSYNC_MGIOL
(_unit VSYNC_MGIOL
	(_specify
		(_modpath parallel unknown 0 889
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 890
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 891
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 892
			(_port CLK_dly (negedge))
		)
	)
)
I 000044 56 124 1533588742927 byte_data_31_
(_unit byte_data_31_
	(_specify
		(_modpath parallel unknown 0 904
			(_port PADDO in )
			(_port bytedata31 out )
		)
	)
)
I 000044 56 124 1533588742929 byte_data_30_
(_unit byte_data_30_
	(_specify
		(_modpath parallel unknown 0 916
			(_port PADDO in )
			(_port bytedata30 out )
		)
	)
)
I 000044 56 124 1533588742931 byte_data_29_
(_unit byte_data_29_
	(_specify
		(_modpath parallel unknown 0 928
			(_port PADDO in )
			(_port bytedata29 out )
		)
	)
)
I 000044 56 124 1533588742933 byte_data_28_
(_unit byte_data_28_
	(_specify
		(_modpath parallel unknown 0 940
			(_port PADDO in )
			(_port bytedata28 out )
		)
	)
)
I 000044 56 124 1533588742935 byte_data_27_
(_unit byte_data_27_
	(_specify
		(_modpath parallel unknown 0 952
			(_port PADDO in )
			(_port bytedata27 out )
		)
	)
)
I 000044 56 124 1533588742937 byte_data_26_
(_unit byte_data_26_
	(_specify
		(_modpath parallel unknown 0 964
			(_port PADDO in )
			(_port bytedata26 out )
		)
	)
)
I 000044 56 124 1533588742939 byte_data_25_
(_unit byte_data_25_
	(_specify
		(_modpath parallel unknown 0 976
			(_port PADDO in )
			(_port bytedata25 out )
		)
	)
)
I 000044 56 124 1533588742941 byte_data_24_
(_unit byte_data_24_
	(_specify
		(_modpath parallel unknown 0 988
			(_port PADDO in )
			(_port bytedata24 out )
		)
	)
)
I 000044 56 125 1533588742943 byte_data_23_
(_unit byte_data_23_
	(_specify
		(_modpath parallel unknown 0 1000
			(_port PADDO in )
			(_port bytedata23 out )
		)
	)
)
I 000044 56 125 1533588742945 byte_data_22_
(_unit byte_data_22_
	(_specify
		(_modpath parallel unknown 0 1012
			(_port PADDO in )
			(_port bytedata22 out )
		)
	)
)
I 000044 56 125 1533588742947 byte_data_21_
(_unit byte_data_21_
	(_specify
		(_modpath parallel unknown 0 1024
			(_port PADDO in )
			(_port bytedata21 out )
		)
	)
)
I 000044 56 125 1533588742949 byte_data_20_
(_unit byte_data_20_
	(_specify
		(_modpath parallel unknown 0 1036
			(_port PADDO in )
			(_port bytedata20 out )
		)
	)
)
I 000044 56 125 1533588742951 byte_data_19_
(_unit byte_data_19_
	(_specify
		(_modpath parallel unknown 0 1048
			(_port PADDO in )
			(_port bytedata19 out )
		)
	)
)
I 000044 56 125 1533588742953 byte_data_18_
(_unit byte_data_18_
	(_specify
		(_modpath parallel unknown 0 1060
			(_port PADDO in )
			(_port bytedata18 out )
		)
	)
)
I 000044 56 125 1533588742955 byte_data_17_
(_unit byte_data_17_
	(_specify
		(_modpath parallel unknown 0 1072
			(_port PADDO in )
			(_port bytedata17 out )
		)
	)
)
I 000044 56 125 1533588742957 byte_data_16_
(_unit byte_data_16_
	(_specify
		(_modpath parallel unknown 0 1084
			(_port PADDO in )
			(_port bytedata16 out )
		)
	)
)
I 000044 56 125 1533588742959 byte_data_15_
(_unit byte_data_15_
	(_specify
		(_modpath parallel unknown 0 1096
			(_port PADDO in )
			(_port bytedata15 out )
		)
	)
)
I 000044 56 125 1533588742961 byte_data_14_
(_unit byte_data_14_
	(_specify
		(_modpath parallel unknown 0 1108
			(_port PADDO in )
			(_port bytedata14 out )
		)
	)
)
I 000044 56 125 1533588742963 byte_data_13_
(_unit byte_data_13_
	(_specify
		(_modpath parallel unknown 0 1120
			(_port PADDO in )
			(_port bytedata13 out )
		)
	)
)
I 000044 56 125 1533588742965 byte_data_12_
(_unit byte_data_12_
	(_specify
		(_modpath parallel unknown 0 1132
			(_port PADDO in )
			(_port bytedata12 out )
		)
	)
)
I 000044 56 125 1533588742967 byte_data_11_
(_unit byte_data_11_
	(_specify
		(_modpath parallel unknown 0 1144
			(_port PADDO in )
			(_port bytedata11 out )
		)
	)
)
I 000044 56 125 1533588742969 byte_data_10_
(_unit byte_data_10_
	(_specify
		(_modpath parallel unknown 0 1156
			(_port PADDO in )
			(_port bytedata10 out )
		)
	)
)
I 000043 56 123 1533588742971 byte_data_9_
(_unit byte_data_9_
	(_specify
		(_modpath parallel unknown 0 1168
			(_port PADDO in )
			(_port bytedata9 out )
		)
	)
)
I 000043 56 123 1533588742973 byte_data_8_
(_unit byte_data_8_
	(_specify
		(_modpath parallel unknown 0 1180
			(_port PADDO in )
			(_port bytedata8 out )
		)
	)
)
I 000043 56 123 1533588742975 byte_data_7_
(_unit byte_data_7_
	(_specify
		(_modpath parallel unknown 0 1192
			(_port IOLDO in )
			(_port bytedata7 out )
		)
	)
)
I 000049 56 315 1533588742977 byte_data_7__MGIOL
(_unit byte_data_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 1206
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1207
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1208
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1209
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588742979 byte_data_6_
(_unit byte_data_6_
	(_specify
		(_modpath parallel unknown 0 1221
			(_port IOLDO in )
			(_port bytedata6 out )
		)
	)
)
I 000049 56 315 1533588742981 byte_data_6__MGIOL
(_unit byte_data_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 1235
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1236
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1237
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1238
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588742983 byte_data_5_
(_unit byte_data_5_
	(_specify
		(_modpath parallel unknown 0 1250
			(_port IOLDO in )
			(_port bytedata5 out )
		)
	)
)
I 000049 56 315 1533588742985 byte_data_5__MGIOL
(_unit byte_data_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 1264
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1265
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1266
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1267
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588742987 byte_data_4_
(_unit byte_data_4_
	(_specify
		(_modpath parallel unknown 0 1279
			(_port IOLDO in )
			(_port bytedata4 out )
		)
	)
)
I 000049 56 315 1533588742989 byte_data_4__MGIOL
(_unit byte_data_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 1293
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1294
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1295
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1296
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588742991 byte_data_3_
(_unit byte_data_3_
	(_specify
		(_modpath parallel unknown 0 1308
			(_port IOLDO in )
			(_port bytedata3 out )
		)
	)
)
I 000049 56 315 1533588742993 byte_data_3__MGIOL
(_unit byte_data_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 1322
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1323
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1324
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1325
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588742995 byte_data_2_
(_unit byte_data_2_
	(_specify
		(_modpath parallel unknown 0 1337
			(_port IOLDO in )
			(_port bytedata2 out )
		)
	)
)
I 000049 56 315 1533588742997 byte_data_2__MGIOL
(_unit byte_data_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 1351
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1352
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1353
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1354
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588742999 byte_data_1_
(_unit byte_data_1_
	(_specify
		(_modpath parallel unknown 0 1366
			(_port IOLDO in )
			(_port bytedata1 out )
		)
	)
)
I 000049 56 315 1533588743001 byte_data_1__MGIOL
(_unit byte_data_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 1380
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1381
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1382
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1383
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588743003 byte_data_0_
(_unit byte_data_0_
	(_specify
		(_modpath parallel unknown 0 1395
			(_port IOLDO in )
			(_port bytedata0 out )
		)
	)
)
I 000049 56 315 1533588743005 byte_data_0__MGIOL
(_unit byte_data_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 1409
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1410
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1411
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1412
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 230 1533588743007 byte_clk
(_unit byte_clk
	(_specify
		(_modpath parallel unknown 0 1422
			(_port byte_clk in )
			(_port PADDI out )
		)
		(_tchk width 0 1423
			(_port byte_clk (posedge))
		)
		(_tchk width 0 1424
			(_port byte_clk (negedge))
		)
	)
)
I 000042 56 236 1533588743009 PIXDATA_23_
(_unit PIXDATA_23_
	(_specify
		(_modpath parallel unknown 0 1434
			(_port PIXDATA23 in )
			(_port PADDI out )
		)
		(_tchk width 0 1435
			(_port PIXDATA23 (posedge))
		)
		(_tchk width 0 1436
			(_port PIXDATA23 (negedge))
		)
	)
)
I 000042 56 236 1533588743011 PIXDATA_22_
(_unit PIXDATA_22_
	(_specify
		(_modpath parallel unknown 0 1446
			(_port PIXDATA22 in )
			(_port PADDI out )
		)
		(_tchk width 0 1447
			(_port PIXDATA22 (posedge))
		)
		(_tchk width 0 1448
			(_port PIXDATA22 (negedge))
		)
	)
)
I 000042 56 236 1533588743013 PIXDATA_21_
(_unit PIXDATA_21_
	(_specify
		(_modpath parallel unknown 0 1458
			(_port PIXDATA21 in )
			(_port PADDI out )
		)
		(_tchk width 0 1459
			(_port PIXDATA21 (posedge))
		)
		(_tchk width 0 1460
			(_port PIXDATA21 (negedge))
		)
	)
)
I 000042 56 236 1533588743015 PIXDATA_20_
(_unit PIXDATA_20_
	(_specify
		(_modpath parallel unknown 0 1470
			(_port PIXDATA20 in )
			(_port PADDI out )
		)
		(_tchk width 0 1471
			(_port PIXDATA20 (posedge))
		)
		(_tchk width 0 1472
			(_port PIXDATA20 (negedge))
		)
	)
)
I 000042 56 236 1533588743017 PIXDATA_19_
(_unit PIXDATA_19_
	(_specify
		(_modpath parallel unknown 0 1482
			(_port PIXDATA19 in )
			(_port PADDI out )
		)
		(_tchk width 0 1483
			(_port PIXDATA19 (posedge))
		)
		(_tchk width 0 1484
			(_port PIXDATA19 (negedge))
		)
	)
)
I 000042 56 236 1533588743019 PIXDATA_18_
(_unit PIXDATA_18_
	(_specify
		(_modpath parallel unknown 0 1494
			(_port PIXDATA18 in )
			(_port PADDI out )
		)
		(_tchk width 0 1495
			(_port PIXDATA18 (posedge))
		)
		(_tchk width 0 1496
			(_port PIXDATA18 (negedge))
		)
	)
)
I 000042 56 236 1533588743021 PIXDATA_17_
(_unit PIXDATA_17_
	(_specify
		(_modpath parallel unknown 0 1506
			(_port PIXDATA17 in )
			(_port PADDI out )
		)
		(_tchk width 0 1507
			(_port PIXDATA17 (posedge))
		)
		(_tchk width 0 1508
			(_port PIXDATA17 (negedge))
		)
	)
)
I 000042 56 236 1533588743023 PIXDATA_16_
(_unit PIXDATA_16_
	(_specify
		(_modpath parallel unknown 0 1518
			(_port PIXDATA16 in )
			(_port PADDI out )
		)
		(_tchk width 0 1519
			(_port PIXDATA16 (posedge))
		)
		(_tchk width 0 1520
			(_port PIXDATA16 (negedge))
		)
	)
)
I 000042 56 236 1533588743025 PIXDATA_15_
(_unit PIXDATA_15_
	(_specify
		(_modpath parallel unknown 0 1530
			(_port PIXDATA15 in )
			(_port PADDI out )
		)
		(_tchk width 0 1531
			(_port PIXDATA15 (posedge))
		)
		(_tchk width 0 1532
			(_port PIXDATA15 (negedge))
		)
	)
)
I 000042 56 236 1533588743027 PIXDATA_14_
(_unit PIXDATA_14_
	(_specify
		(_modpath parallel unknown 0 1542
			(_port PIXDATA14 in )
			(_port PADDI out )
		)
		(_tchk width 0 1543
			(_port PIXDATA14 (posedge))
		)
		(_tchk width 0 1544
			(_port PIXDATA14 (negedge))
		)
	)
)
I 000042 56 236 1533588743029 PIXDATA_13_
(_unit PIXDATA_13_
	(_specify
		(_modpath parallel unknown 0 1554
			(_port PIXDATA13 in )
			(_port PADDI out )
		)
		(_tchk width 0 1555
			(_port PIXDATA13 (posedge))
		)
		(_tchk width 0 1556
			(_port PIXDATA13 (negedge))
		)
	)
)
I 000042 56 236 1533588743031 PIXDATA_12_
(_unit PIXDATA_12_
	(_specify
		(_modpath parallel unknown 0 1566
			(_port PIXDATA12 in )
			(_port PADDI out )
		)
		(_tchk width 0 1567
			(_port PIXDATA12 (posedge))
		)
		(_tchk width 0 1568
			(_port PIXDATA12 (negedge))
		)
	)
)
I 000042 56 236 1533588743033 PIXDATA_11_
(_unit PIXDATA_11_
	(_specify
		(_modpath parallel unknown 0 1578
			(_port PIXDATA11 in )
			(_port PADDI out )
		)
		(_tchk width 0 1579
			(_port PIXDATA11 (posedge))
		)
		(_tchk width 0 1580
			(_port PIXDATA11 (negedge))
		)
	)
)
I 000042 56 236 1533588743035 PIXDATA_10_
(_unit PIXDATA_10_
	(_specify
		(_modpath parallel unknown 0 1590
			(_port PIXDATA10 in )
			(_port PADDI out )
		)
		(_tchk width 0 1591
			(_port PIXDATA10 (posedge))
		)
		(_tchk width 0 1592
			(_port PIXDATA10 (negedge))
		)
	)
)
I 000041 56 232 1533588743037 PIXDATA_9_
(_unit PIXDATA_9_
	(_specify
		(_modpath parallel unknown 0 1602
			(_port PIXDATA9 in )
			(_port PADDI out )
		)
		(_tchk width 0 1603
			(_port PIXDATA9 (posedge))
		)
		(_tchk width 0 1604
			(_port PIXDATA9 (negedge))
		)
	)
)
I 000041 56 232 1533588743039 PIXDATA_8_
(_unit PIXDATA_8_
	(_specify
		(_modpath parallel unknown 0 1614
			(_port PIXDATA8 in )
			(_port PADDI out )
		)
		(_tchk width 0 1615
			(_port PIXDATA8 (posedge))
		)
		(_tchk width 0 1616
			(_port PIXDATA8 (negedge))
		)
	)
)
I 000041 56 232 1533588743041 PIXDATA_7_
(_unit PIXDATA_7_
	(_specify
		(_modpath parallel unknown 0 1626
			(_port PIXDATA7 in )
			(_port PADDI out )
		)
		(_tchk width 0 1627
			(_port PIXDATA7 (posedge))
		)
		(_tchk width 0 1628
			(_port PIXDATA7 (negedge))
		)
	)
)
I 000041 56 232 1533588743043 PIXDATA_6_
(_unit PIXDATA_6_
	(_specify
		(_modpath parallel unknown 0 1638
			(_port PIXDATA6 in )
			(_port PADDI out )
		)
		(_tchk width 0 1639
			(_port PIXDATA6 (posedge))
		)
		(_tchk width 0 1640
			(_port PIXDATA6 (negedge))
		)
	)
)
I 000041 56 232 1533588743045 PIXDATA_5_
(_unit PIXDATA_5_
	(_specify
		(_modpath parallel unknown 0 1650
			(_port PIXDATA5 in )
			(_port PADDI out )
		)
		(_tchk width 0 1651
			(_port PIXDATA5 (posedge))
		)
		(_tchk width 0 1652
			(_port PIXDATA5 (negedge))
		)
	)
)
I 000041 56 232 1533588743047 PIXDATA_4_
(_unit PIXDATA_4_
	(_specify
		(_modpath parallel unknown 0 1662
			(_port PIXDATA4 in )
			(_port PADDI out )
		)
		(_tchk width 0 1663
			(_port PIXDATA4 (posedge))
		)
		(_tchk width 0 1664
			(_port PIXDATA4 (negedge))
		)
	)
)
I 000041 56 232 1533588743049 PIXDATA_3_
(_unit PIXDATA_3_
	(_specify
		(_modpath parallel unknown 0 1674
			(_port PIXDATA3 in )
			(_port PADDI out )
		)
		(_tchk width 0 1675
			(_port PIXDATA3 (posedge))
		)
		(_tchk width 0 1676
			(_port PIXDATA3 (negedge))
		)
	)
)
I 000041 56 232 1533588743051 PIXDATA_2_
(_unit PIXDATA_2_
	(_specify
		(_modpath parallel unknown 0 1686
			(_port PIXDATA2 in )
			(_port PADDI out )
		)
		(_tchk width 0 1687
			(_port PIXDATA2 (posedge))
		)
		(_tchk width 0 1688
			(_port PIXDATA2 (negedge))
		)
	)
)
I 000041 56 232 1533588743053 PIXDATA_1_
(_unit PIXDATA_1_
	(_specify
		(_modpath parallel unknown 0 1698
			(_port PIXDATA1 in )
			(_port PADDI out )
		)
		(_tchk width 0 1699
			(_port PIXDATA1 (posedge))
		)
		(_tchk width 0 1700
			(_port PIXDATA1 (negedge))
		)
	)
)
I 000041 56 232 1533588743055 PIXDATA_0_
(_unit PIXDATA_0_
	(_specify
		(_modpath parallel unknown 0 1710
			(_port PIXDATA0 in )
			(_port PADDI out )
		)
		(_tchk width 0 1711
			(_port PIXDATA0 (posedge))
		)
		(_tchk width 0 1712
			(_port PIXDATA0 (negedge))
		)
	)
)
I 000033 56 206 1533588743057 DE
(_unit DE
	(_specify
		(_modpath parallel unknown 0 1722
			(_port DE in )
			(_port PADDI out )
		)
		(_tchk width 0 1723
			(_port DE (posedge))
		)
		(_tchk width 0 1724
			(_port DE (negedge))
		)
	)
)
I 000037 56 222 1533588743059 PIXCLK
(_unit PIXCLK
	(_specify
		(_modpath parallel unknown 0 1734
			(_port PIXCLK in )
			(_port PADDI out )
		)
		(_tchk width 0 1735
			(_port PIXCLK (posedge))
		)
		(_tchk width 0 1736
			(_port PIXCLK (negedge))
		)
	)
)
I 000062 56 4167 1533588743061 u_fifo_7_0_pixel2byte_fifo_0_0
(_unit u_fifo_7_0_pixel2byte_fifo_0_0
	(_specify
		(_modpath parallel unknown 0 1766
			(_port RSTA in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1767
			(_port RSTA in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1768
			(_port RSTA in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1769
			(_port RSTA in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1770
			(_port RSTA in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1771
			(_port RSTA in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1772
			(_port RSTA in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1773
			(_port RSTA in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1774
			(_port RSTA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1775
			(_port RSTA in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1776
			(_port CLKA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1777
			(_port CLKB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1778
			(_port CLKB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1779
			(_port CLKB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1780
			(_port CLKB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1781
			(_port CLKB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1782
			(_port CLKB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1783
			(_port CLKB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1784
			(_port CLKB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1785
			(_port CLKB in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1786
			(_port RSTB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1787
			(_port RSTB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1788
			(_port RSTB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1789
			(_port RSTB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1790
			(_port RSTB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1791
			(_port RSTB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1792
			(_port RSTB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1793
			(_port RSTB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1794
			(_port RSTB in )
			(_port EF out )
		)
		(_tchk setuphold 0 1795
			(_port CLKA_dly (posedge))
			(_port DIA7_dly ())
		)
		(_tchk setuphold 0 1796
			(_port CLKA_dly (posedge))
			(_port DIA6_dly ())
		)
		(_tchk setuphold 0 1797
			(_port CLKA_dly (posedge))
			(_port DIA5_dly ())
		)
		(_tchk setuphold 0 1798
			(_port CLKA_dly (posedge))
			(_port DIA4_dly ())
		)
		(_tchk setuphold 0 1799
			(_port CLKA_dly (posedge))
			(_port DIA3_dly ())
		)
		(_tchk setuphold 0 1800
			(_port CLKA_dly (posedge))
			(_port DIA2_dly ())
		)
		(_tchk setuphold 0 1801
			(_port CLKA_dly (posedge))
			(_port DIA1_dly ())
		)
		(_tchk setuphold 0 1802
			(_port CLKA_dly (posedge))
			(_port DIA0_dly ())
		)
		(_tchk setuphold 0 1803
			(_port CLKA_dly (posedge))
			(_port CEA_dly ())
		)
		(_tchk setuphold 0 1804
			(_port CLKA_dly (posedge))
			(_port RSTA_dly ())
		)
		(_tchk setuphold 0 1805
			(_port CLKA_dly (posedge))
			(_port CSA2_dly ())
		)
		(_tchk setuphold 0 1806
			(_port CLKB_dly (posedge))
			(_port CSB2_dly ())
		)
		(_tchk setuphold 0 1807
			(_port CLKA_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1808
			(_port CLKB_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1809
			(_port CLKB_dly (posedge))
			(_port OCEB_dly ())
		)
		(_tchk setuphold 0 1810
			(_port CLKB_dly (posedge))
			(_port CEB_dly ())
		)
		(_tchk width 0 1811
			(_port RSTA_dly (posedge))
		)
		(_tchk width 0 1812
			(_port RSTA_dly (negedge))
		)
		(_tchk width 0 1813
			(_port CLKA_dly (posedge))
		)
		(_tchk width 0 1814
			(_port CLKA_dly (negedge))
		)
		(_tchk width 0 1815
			(_port CLKB_dly (posedge))
		)
		(_tchk width 0 1816
			(_port CLKB_dly (negedge))
		)
		(_tchk width 0 1817
			(_port RSTB_dly (posedge))
		)
		(_tchk width 0 1818
			(_port RSTB_dly (negedge))
		)
	)
)
I 000063 56 4168 1533588743063 u_fifo_15_8_pixel2byte_fifo_0_0
(_unit u_fifo_15_8_pixel2byte_fifo_0_0
	(_specify
		(_modpath parallel unknown 0 1885
			(_port RSTA in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1886
			(_port RSTA in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1887
			(_port RSTA in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1888
			(_port RSTA in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1889
			(_port RSTA in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1890
			(_port RSTA in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1891
			(_port RSTA in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1892
			(_port RSTA in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1893
			(_port RSTA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1894
			(_port RSTA in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1895
			(_port CLKA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1896
			(_port CLKB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1897
			(_port CLKB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1898
			(_port CLKB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1899
			(_port CLKB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1900
			(_port CLKB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1901
			(_port CLKB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1902
			(_port CLKB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1903
			(_port CLKB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1904
			(_port CLKB in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1905
			(_port RSTB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1906
			(_port RSTB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1907
			(_port RSTB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1908
			(_port RSTB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1909
			(_port RSTB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1910
			(_port RSTB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1911
			(_port RSTB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1912
			(_port RSTB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1913
			(_port RSTB in )
			(_port EF out )
		)
		(_tchk setuphold 0 1914
			(_port CLKA_dly (posedge))
			(_port DIA7_dly ())
		)
		(_tchk setuphold 0 1915
			(_port CLKA_dly (posedge))
			(_port DIA6_dly ())
		)
		(_tchk setuphold 0 1916
			(_port CLKA_dly (posedge))
			(_port DIA5_dly ())
		)
		(_tchk setuphold 0 1917
			(_port CLKA_dly (posedge))
			(_port DIA4_dly ())
		)
		(_tchk setuphold 0 1918
			(_port CLKA_dly (posedge))
			(_port DIA3_dly ())
		)
		(_tchk setuphold 0 1919
			(_port CLKA_dly (posedge))
			(_port DIA2_dly ())
		)
		(_tchk setuphold 0 1920
			(_port CLKA_dly (posedge))
			(_port DIA1_dly ())
		)
		(_tchk setuphold 0 1921
			(_port CLKA_dly (posedge))
			(_port DIA0_dly ())
		)
		(_tchk setuphold 0 1922
			(_port CLKA_dly (posedge))
			(_port CEA_dly ())
		)
		(_tchk setuphold 0 1923
			(_port CLKA_dly (posedge))
			(_port RSTA_dly ())
		)
		(_tchk setuphold 0 1924
			(_port CLKA_dly (posedge))
			(_port CSA2_dly ())
		)
		(_tchk setuphold 0 1925
			(_port CLKB_dly (posedge))
			(_port CSB2_dly ())
		)
		(_tchk setuphold 0 1926
			(_port CLKA_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1927
			(_port CLKB_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1928
			(_port CLKB_dly (posedge))
			(_port OCEB_dly ())
		)
		(_tchk setuphold 0 1929
			(_port CLKB_dly (posedge))
			(_port CEB_dly ())
		)
		(_tchk width 0 1930
			(_port RSTA_dly (posedge))
		)
		(_tchk width 0 1931
			(_port RSTA_dly (negedge))
		)
		(_tchk width 0 1932
			(_port CLKA_dly (posedge))
		)
		(_tchk width 0 1933
			(_port CLKA_dly (negedge))
		)
		(_tchk width 0 1934
			(_port CLKB_dly (posedge))
		)
		(_tchk width 0 1935
			(_port CLKB_dly (negedge))
		)
		(_tchk width 0 1936
			(_port RSTB_dly (posedge))
		)
		(_tchk width 0 1937
			(_port RSTB_dly (negedge))
		)
	)
)
I 000064 56 4169 1533588743065 u_fifo_23_16_pixel2byte_fifo_0_0
(_unit u_fifo_23_16_pixel2byte_fifo_0_0
	(_specify
		(_modpath parallel unknown 0 1999
			(_port RSTA in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 2000
			(_port RSTA in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 2001
			(_port RSTA in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 2002
			(_port RSTA in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 2003
			(_port RSTA in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 2004
			(_port RSTA in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 2005
			(_port RSTA in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 2006
			(_port RSTA in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 2007
			(_port RSTA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 2008
			(_port RSTA in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 2009
			(_port CLKA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 2010
			(_port CLKB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 2011
			(_port CLKB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 2012
			(_port CLKB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 2013
			(_port CLKB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 2014
			(_port CLKB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 2015
			(_port CLKB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 2016
			(_port CLKB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 2017
			(_port CLKB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 2018
			(_port CLKB in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 2019
			(_port RSTB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 2020
			(_port RSTB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 2021
			(_port RSTB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 2022
			(_port RSTB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 2023
			(_port RSTB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 2024
			(_port RSTB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 2025
			(_port RSTB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 2026
			(_port RSTB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 2027
			(_port RSTB in )
			(_port EF out )
		)
		(_tchk setuphold 0 2028
			(_port CLKA_dly (posedge))
			(_port DIA7_dly ())
		)
		(_tchk setuphold 0 2029
			(_port CLKA_dly (posedge))
			(_port DIA6_dly ())
		)
		(_tchk setuphold 0 2030
			(_port CLKA_dly (posedge))
			(_port DIA5_dly ())
		)
		(_tchk setuphold 0 2031
			(_port CLKA_dly (posedge))
			(_port DIA4_dly ())
		)
		(_tchk setuphold 0 2032
			(_port CLKA_dly (posedge))
			(_port DIA3_dly ())
		)
		(_tchk setuphold 0 2033
			(_port CLKA_dly (posedge))
			(_port DIA2_dly ())
		)
		(_tchk setuphold 0 2034
			(_port CLKA_dly (posedge))
			(_port DIA1_dly ())
		)
		(_tchk setuphold 0 2035
			(_port CLKA_dly (posedge))
			(_port DIA0_dly ())
		)
		(_tchk setuphold 0 2036
			(_port CLKA_dly (posedge))
			(_port CEA_dly ())
		)
		(_tchk setuphold 0 2037
			(_port CLKA_dly (posedge))
			(_port RSTA_dly ())
		)
		(_tchk setuphold 0 2038
			(_port CLKA_dly (posedge))
			(_port CSA2_dly ())
		)
		(_tchk setuphold 0 2039
			(_port CLKB_dly (posedge))
			(_port CSB2_dly ())
		)
		(_tchk setuphold 0 2040
			(_port CLKA_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 2041
			(_port CLKB_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 2042
			(_port CLKB_dly (posedge))
			(_port OCEB_dly ())
		)
		(_tchk setuphold 0 2043
			(_port CLKB_dly (posedge))
			(_port CEB_dly ())
		)
		(_tchk width 0 2044
			(_port RSTA_dly (posedge))
		)
		(_tchk width 0 2045
			(_port RSTA_dly (negedge))
		)
		(_tchk width 0 2046
			(_port CLKA_dly (posedge))
		)
		(_tchk width 0 2047
			(_port CLKA_dly (negedge))
		)
		(_tchk width 0 2048
			(_port CLKB_dly (posedge))
		)
		(_tchk width 0 2049
			(_port CLKB_dly (negedge))
		)
		(_tchk width 0 2050
			(_port RSTB_dly (posedge))
		)
		(_tchk width 0 2051
			(_port RSTB_dly (negedge))
		)
	)
)
I 000038 56 32 1533588743067 GSR_INST
(_unit GSR_INST
	(_specify
	)
)
I 000039 56 756 1533588743123 SLICEb_0
(_unit SLICEb_0
	(_specify
		(_modpath parallel unknown 0 955
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 956
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 957
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 958
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 959
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 960
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 961
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 962
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk width 0 963
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 964
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 1288 1533588743125 u_PH_DLY_FIFO_SLICEb_1
(_unit u_PH_DLY_FIFO_SLICEb_1
	(_specify
		(_modpath parallel unknown 0 1008
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1009
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1010
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1011
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1012
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1013
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1014
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1015
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1016
			(_port FCI in )
			(_port F1 out )
		)
		(_tchk setuphold 0 1017
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1018
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1019
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1020
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1021
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1022
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1023
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1024
			(_port CLK_dly (negedge))
		)
	)
)
I 000053 56 662 1533588743127 u_PH_DLY_FIFO_SLICEb_2
(_unit u_PH_DLY_FIFO_SLICEb_2
	(_specify
		(_modpath parallel unknown 0 1051
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1052
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1053
			(_port FCI in )
			(_port F0 out )
		)
		(_tchk setuphold 0 1054
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1055
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1056
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1057
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1058
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1059
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 1210 1533588743129 u_PH_DLY_FIFO_SLICEb_3
(_unit u_PH_DLY_FIFO_SLICEb_3
	(_specify
		(_modpath parallel unknown 0 1084
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1085
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1086
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1087
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1088
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1089
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1090
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1091
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1092
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1093
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1094
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1095
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1096
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1097
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1098
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1099
			(_port CLK_dly (negedge))
		)
	)
)
I 000052 56 46 1533588743131 u_PH_DLY_FIFO_SLICEb_4
(_unit u_PH_DLY_FIFO_SLICEb_4
	(_specify
	)
)
I 000054 56 1523 1533588743133 u_PH_DLY_FIFO_SLICEb_5
(_unit u_PH_DLY_FIFO_SLICEb_5
	(_specify
		(_modpath parallel unknown 0 1135
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1136
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1137
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1138
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1139
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1140
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1141
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1142
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1143
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1144
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1145
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1146
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1147
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1148
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1149
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1150
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1151
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1152
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1153
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1154
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 1288 1533588743135 u_PH_DLY_FIFO_SLICEb_6
(_unit u_PH_DLY_FIFO_SLICEb_6
	(_specify
		(_modpath parallel unknown 0 1178
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1179
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1180
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1181
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1182
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1183
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1184
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1185
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1186
			(_port FCI in )
			(_port F1 out )
		)
		(_tchk setuphold 0 1187
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1188
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1189
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1190
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1191
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1192
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1193
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1194
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 458 1533588743137 SLICEb_7
(_unit SLICEb_7
	(_specify
		(_modpath parallel unknown 0 1212
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1213
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 1214
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1215
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 1216
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1217
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 1523 1533588743139 u_PH_DLY_FIFO_SLICEb_8
(_unit u_PH_DLY_FIFO_SLICEb_8
	(_specify
		(_modpath parallel unknown 0 1235
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1236
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1237
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1238
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1239
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1240
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1241
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1242
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1243
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1244
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1245
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1246
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1247
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1248
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1249
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1250
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1251
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1252
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1253
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1254
			(_port CLK_dly (negedge))
		)
	)
)
I 000053 56 975 1533588743141 u_PH_DLY_FIFO_SLICEb_9
(_unit u_PH_DLY_FIFO_SLICEb_9
	(_specify
		(_modpath parallel unknown 0 1273
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1274
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1275
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1276
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1277
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1278
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 1279
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1280
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1281
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1282
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1283
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1284
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1285
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 663 1533588743143 u_PH_DLY_FIFO_SLICEb_10
(_unit u_PH_DLY_FIFO_SLICEb_10
	(_specify
		(_modpath parallel unknown 0 1301
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1302
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1303
			(_port FCI in )
			(_port F0 out )
		)
		(_tchk setuphold 0 1304
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1305
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1306
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1307
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1308
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1309
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 976 1533588743145 u_PH_DLY_FIFO_SLICEb_11
(_unit u_PH_DLY_FIFO_SLICEb_11
	(_specify
		(_modpath parallel unknown 0 1328
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1329
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1330
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1331
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1332
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1333
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 1334
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1335
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1336
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1337
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1338
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1339
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1340
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1211 1533588743147 u_PH_DLY_FIFO_SLICEb_12
(_unit u_PH_DLY_FIFO_SLICEb_12
	(_specify
		(_modpath parallel unknown 0 1359
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1360
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1361
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1362
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1363
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1364
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1365
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1366
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1367
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1368
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1369
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1370
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1371
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1372
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1373
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1374
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1211 1533588743149 u_PH_DLY_FIFO_SLICEb_13
(_unit u_PH_DLY_FIFO_SLICEb_13
	(_specify
		(_modpath parallel unknown 0 1393
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1394
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1395
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1396
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1397
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1398
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1399
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1400
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1401
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1402
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1403
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1404
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1405
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1406
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1407
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1408
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1211 1533588743151 u_PH_DLY_FIFO_SLICEb_14
(_unit u_PH_DLY_FIFO_SLICEb_14
	(_specify
		(_modpath parallel unknown 0 1427
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1428
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1429
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1430
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1431
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1432
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1433
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1434
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1435
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1436
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1437
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1438
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1439
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1440
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1441
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1442
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 497 1533588743153 SLICEb_15
(_unit SLICEb_15
	(_specify
		(_modpath parallel unknown 0 1456
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1457
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1458
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1459
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1460
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1461
			(_port FCI in )
			(_port F1 out )
		)
	)
)
I 000041 56 1042 1533588743155 SLICEb_16
(_unit SLICEb_16
	(_specify
		(_modpath parallel unknown 0 1485
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1486
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1487
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1488
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1489
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1490
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1491
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1492
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1493
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1494
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1495
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1496
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1497
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588743157 SLICEb_17
(_unit SLICEb_17
	(_specify
		(_modpath parallel unknown 0 1521
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1522
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1523
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1524
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1525
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1526
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1527
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1528
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1529
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1530
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1531
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1532
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1533
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588743159 SLICEb_18
(_unit SLICEb_18
	(_specify
		(_modpath parallel unknown 0 1547
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1548
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1549
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1550
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1551
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1552
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1553
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1554
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1555
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1556
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1557
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1558
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1559
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588743161 SLICEb_19
(_unit SLICEb_19
	(_specify
		(_modpath parallel unknown 0 1573
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1574
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1575
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1576
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1577
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1578
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1579
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1580
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1581
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1582
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1583
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1584
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1585
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588743163 SLICEb_20
(_unit SLICEb_20
	(_specify
		(_modpath parallel unknown 0 1599
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1600
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1601
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1602
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1603
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1604
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1605
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1606
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1607
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1608
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1609
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1610
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1611
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588743165 SLICEb_21
(_unit SLICEb_21
	(_specify
		(_modpath parallel unknown 0 1625
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1626
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1627
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1628
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1629
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1630
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1631
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1632
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1633
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1634
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1635
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1636
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1637
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588743167 SLICEb_22
(_unit SLICEb_22
	(_specify
		(_modpath parallel unknown 0 1651
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1652
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1653
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1654
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1655
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1656
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1657
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1658
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1659
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1660
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1661
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1662
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1663
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000040 56 189 1533588743169 SLICEb_23
(_unit SLICEb_23
	(_specify
		(_modpath parallel unknown 0 1677
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1678
			(_port A1 in )
			(_port FCO out )
		)
	)
)
I 000040 56 534 1533588743171 SLICEb_24
(_unit SLICEb_24
	(_specify
		(_modpath parallel unknown 0 1705
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1706
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1707
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1708
			(_port FCI in )
			(_port F0 out )
		)
		(_tchk setuphold 0 1709
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1710
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1711
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588743173 SLICEb_25
(_unit SLICEb_25
	(_specify
		(_modpath parallel unknown 0 1741
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1742
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1743
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1744
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1745
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1746
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1747
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1748
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1749
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1750
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1751
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1752
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1753
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1754
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1755
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1756
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1757
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1758
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1759
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588743175 SLICEb_26
(_unit SLICEb_26
	(_specify
		(_modpath parallel unknown 0 1789
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1790
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1791
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1792
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1793
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1794
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1795
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1796
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1797
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1798
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1799
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1800
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1801
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1802
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1803
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1804
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1805
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1806
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1807
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588743177 SLICEb_27
(_unit SLICEb_27
	(_specify
		(_modpath parallel unknown 0 1827
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1828
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1829
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1830
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1831
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1832
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1833
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1834
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1835
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1836
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1837
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1838
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1839
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1840
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1841
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1842
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1843
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1844
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1845
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588743179 SLICEb_28
(_unit SLICEb_28
	(_specify
		(_modpath parallel unknown 0 1865
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1866
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1867
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1868
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1869
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1870
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1871
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1872
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1873
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1874
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1875
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1876
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1877
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1878
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1879
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1880
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1881
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1882
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1883
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588743181 SLICEb_29
(_unit SLICEb_29
	(_specify
		(_modpath parallel unknown 0 1903
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1904
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1905
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1906
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1907
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1908
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1909
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1910
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1911
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1912
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1913
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1914
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1915
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1916
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1917
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1918
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1919
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1920
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1921
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588743183 SLICEb_30
(_unit SLICEb_30
	(_specify
		(_modpath parallel unknown 0 1941
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1942
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1943
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1944
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1945
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1946
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1947
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1948
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1949
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1950
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1951
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1952
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1953
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1954
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1955
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1956
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1957
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1958
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1959
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588743185 SLICEb_31
(_unit SLICEb_31
	(_specify
		(_modpath parallel unknown 0 1979
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1980
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1981
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1982
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1983
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1984
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1985
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1986
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1987
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1988
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1989
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1990
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1991
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1992
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1993
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1994
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1995
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1996
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1997
			(_port CLK_dly (negedge))
		)
	)
)
I 000062 56 531 1533588743187 q_byte_datab_CR31_ram_SLICEb_32
(_unit q_byte_datab_CR31_ram_SLICEb_32
	(_specify
		(_modpath parallel unknown 0 2017
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2018
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2019
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2020
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2021
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2022
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
I 000063 56 1119 1533588743189 q_byte_datab_CR31_ram_SLICEb_33
(_unit q_byte_datab_CR31_ram_SLICEb_33
	(_specify
		(_modpath parallel unknown 0 2045
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2046
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2047
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2048
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2049
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2050
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2051
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2052
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2053
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2054
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2055
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2056
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2057
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2058
			(_port WCK_dly (negedge))
		)
	)
)
I 000063 56 1119 1533588743191 q_byte_datab_CR31_ram_SLICEb_34
(_unit q_byte_datab_CR31_ram_SLICEb_34
	(_specify
		(_modpath parallel unknown 0 2087
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2088
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2089
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2090
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2091
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2092
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2093
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2094
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2095
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2096
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2097
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2098
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2099
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2100
			(_port WCK_dly (negedge))
		)
	)
)
I 000059 56 608 1533588743193 u_PH_DLY_FIFO_fifo_pfu_0_6_1
(_unit u_PH_DLY_FIFO_fifo_pfu_0_6_1
	(_specify
		(_modpath parallel unknown 0 2131
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2132
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2133
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2134
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2135
			(_port C0 in )
			(_port WADO2 out )
		)
		(_modpath parallel unknown 0 2136
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2137
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
I 000060 56 2206 1533588743195 u_PH_DLY_FIFO_fifo_pfu_0_6_0
(_unit u_PH_DLY_FIFO_fifo_pfu_0_6_0
	(_specify
		(_modpath parallel unknown 0 2160
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2161
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2162
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2163
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2164
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2165
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2166
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2167
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2168
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2169
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2170
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2171
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2172
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2173
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2174
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2175
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2176
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2177
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2178
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2179
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2180
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2181
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2182
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2183
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2184
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2185
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2186
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2187
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2188
			(_port CLK_dly (negedge))
		)
	)
)
I 000058 56 2204 1533588743197 u_PH_DLY_FIFO_fifo_pfu_0_6
(_unit u_PH_DLY_FIFO_fifo_pfu_0_6
	(_specify
		(_modpath parallel unknown 0 2211
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2212
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2213
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2214
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2215
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2216
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2217
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2218
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2219
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2220
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2221
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2222
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2223
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2224
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2225
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2226
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2227
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2228
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2229
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2230
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2231
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2232
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2233
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2234
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2235
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2236
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2237
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2238
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2239
			(_port CLK_dly (negedge))
		)
	)
)
I 000059 56 608 1533588743199 u_PH_DLY_FIFO_fifo_pfu_0_7_3
(_unit u_PH_DLY_FIFO_fifo_pfu_0_7_3
	(_specify
		(_modpath parallel unknown 0 2259
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2260
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2261
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2262
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2263
			(_port C0 in )
			(_port WADO2 out )
		)
		(_modpath parallel unknown 0 2264
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2265
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
I 000058 56 2204 1533588743201 u_PH_DLY_FIFO_fifo_pfu_0_7
(_unit u_PH_DLY_FIFO_fifo_pfu_0_7
	(_specify
		(_modpath parallel unknown 0 2288
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2289
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2290
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2291
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2292
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2293
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2294
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2295
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2296
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2297
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2298
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2299
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2300
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2301
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2302
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2303
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2304
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2305
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2306
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2307
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2308
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2309
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2310
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2311
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2312
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2313
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2314
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2315
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2316
			(_port CLK_dly (negedge))
		)
	)
)
I 000060 56 2206 1533588743203 u_PH_DLY_FIFO_fifo_pfu_0_7_2
(_unit u_PH_DLY_FIFO_fifo_pfu_0_7_2
	(_specify
		(_modpath parallel unknown 0 2339
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2340
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2341
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2342
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2343
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2344
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2345
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2346
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2347
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2348
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2349
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2350
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2351
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2352
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2353
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2354
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2355
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2356
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2357
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2358
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2359
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2360
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2361
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2362
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2363
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2364
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2365
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2366
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2367
			(_port CLK_dly (negedge))
		)
	)
)
I 000064 56 533 1533588743205 q_byte_datab_CR31_ram_0_SLICEb_41
(_unit q_byte_datab_CR31_ram_0_SLICEb_41
	(_specify
		(_modpath parallel unknown 0 2387
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2388
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2389
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2390
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2391
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2392
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
I 000065 56 1121 1533588743207 q_byte_datab_CR31_ram_0_SLICEb_42
(_unit q_byte_datab_CR31_ram_0_SLICEb_42
	(_specify
		(_modpath parallel unknown 0 2410
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2411
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2412
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2413
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2414
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2415
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2416
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2417
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2418
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2419
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2420
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2421
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2422
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2423
			(_port WCK_dly (negedge))
		)
	)
)
I 000065 56 1121 1533588743209 q_byte_datab_CR31_ram_0_SLICEb_43
(_unit q_byte_datab_CR31_ram_0_SLICEb_43
	(_specify
		(_modpath parallel unknown 0 2441
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2442
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2443
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2444
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2445
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2446
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2447
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2448
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2449
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2450
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2451
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2452
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2453
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2454
			(_port WCK_dly (negedge))
		)
	)
)
I 000040 56 610 1533588743211 SLICEb_44
(_unit SLICEb_44
	(_specify
		(_modpath parallel unknown 0 2469
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2470
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2471
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2472
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2473
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2474
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2475
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2476
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 610 1533588743213 SLICEb_45
(_unit SLICEb_45
	(_specify
		(_modpath parallel unknown 0 2496
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2497
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2498
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2499
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2500
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2501
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2502
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2503
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 999 1533588743215 SLICEb_46
(_unit SLICEb_46
	(_specify
		(_modpath parallel unknown 0 2527
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2528
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2529
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2530
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2531
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2532
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2533
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2534
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2535
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2536
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2537
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 2538
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2539
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 460 1533588743217 SLICEb_48
(_unit SLICEb_48
	(_specify
		(_modpath parallel unknown 0 2566
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2567
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2568
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2569
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 2570
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2571
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 921 1533588743219 SLICEb_50
(_unit SLICEb_50
	(_specify
		(_modpath parallel unknown 0 2593
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2594
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2595
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2596
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2597
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2598
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2599
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2600
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2601
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2602
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2603
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2604
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 769 1533588743221 SLICEb_51
(_unit SLICEb_51
	(_specify
		(_modpath parallel unknown 0 2632
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2633
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2634
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2635
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2636
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2637
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2638
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2639
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2640
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2641
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1000 1533588743223 SLICEb_52
(_unit SLICEb_52
	(_specify
		(_modpath parallel unknown 0 2670
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2671
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2672
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2673
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2674
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2675
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2676
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2677
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2678
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2679
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2680
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2681
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2682
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 768 1533588743225 SLICEb_53
(_unit SLICEb_53
	(_specify
		(_modpath parallel unknown 0 2709
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2710
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2711
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2712
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2713
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2714
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2715
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2716
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 2717
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2718
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 764 1533588743227 SLICEb_54
(_unit SLICEb_54
	(_specify
		(_modpath parallel unknown 0 2739
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2740
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2741
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2742
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2743
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2744
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2745
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2746
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2747
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2748
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 841 1533588743229 SLICEb_55
(_unit SLICEb_55
	(_specify
		(_modpath parallel unknown 0 2775
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2776
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2777
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2778
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2779
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2780
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2781
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2782
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2783
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2784
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2785
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 841 1533588743231 SLICEb_56
(_unit SLICEb_56
	(_specify
		(_modpath parallel unknown 0 2813
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2814
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2815
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2816
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2817
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2818
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2819
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2820
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2821
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2822
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2823
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 918 1533588743233 SLICEb_57
(_unit SLICEb_57
	(_specify
		(_modpath parallel unknown 0 2845
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2846
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2847
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2848
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2849
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2850
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2851
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2852
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2853
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2854
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2855
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2856
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 844 1533588743235 SLICEb_58
(_unit SLICEb_58
	(_specify
		(_modpath parallel unknown 0 2883
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2884
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2885
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2886
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2887
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2888
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2889
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2890
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2891
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2892
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2893
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1157 1533588743237 SLICEb_59
(_unit SLICEb_59
	(_specify
		(_modpath parallel unknown 0 2917
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2918
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2919
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2920
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2921
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2922
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2923
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2924
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2925
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2926
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2927
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2928
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2929
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2930
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2931
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1157 1533588743239 SLICEb_60
(_unit SLICEb_60
	(_specify
		(_modpath parallel unknown 0 2955
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2956
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2957
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2958
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2959
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2960
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2961
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2962
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2963
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2964
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2965
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2966
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2967
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2968
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2969
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1157 1533588743241 SLICEb_61
(_unit SLICEb_61
	(_specify
		(_modpath parallel unknown 0 2988
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2989
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2990
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2991
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2992
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2993
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2994
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2995
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2996
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2997
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2998
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2999
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3000
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 3001
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3002
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 690 1533588743243 SLICEb_65
(_unit SLICEb_65
	(_specify
		(_modpath parallel unknown 0 3019
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3020
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3021
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3022
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3023
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 3024
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3025
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 3026
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3027
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 692 1533588743245 SLICEb_66
(_unit SLICEb_66
	(_specify
		(_modpath parallel unknown 0 3057
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3058
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3059
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3060
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3061
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3062
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 3063
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 3064
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3065
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1210 1533588743247 u_PH_DLY_FIFO_SLICEb_67
(_unit u_PH_DLY_FIFO_SLICEb_67
	(_specify
		(_modpath parallel unknown 0 3089
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3090
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3091
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3092
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3093
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3094
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3095
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3096
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3097
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 3098
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3099
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3100
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3101
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3102
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3103
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3104
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1209 1533588743249 u_PH_DLY_FIFO_SLICEb_68
(_unit u_PH_DLY_FIFO_SLICEb_68
	(_specify
		(_modpath parallel unknown 0 3123
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3124
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3125
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3126
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3127
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3128
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3129
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3130
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3131
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3132
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3133
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3134
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3135
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3136
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3137
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3138
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1210 1533588743251 u_PH_DLY_FIFO_SLICEb_75
(_unit u_PH_DLY_FIFO_SLICEb_75
	(_specify
		(_modpath parallel unknown 0 3157
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3158
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3159
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3160
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3161
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3162
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3163
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3164
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3165
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 3166
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3167
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3168
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3169
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3170
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3171
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3172
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1209 1533588743253 u_PH_DLY_FIFO_SLICEb_76
(_unit u_PH_DLY_FIFO_SLICEb_76
	(_specify
		(_modpath parallel unknown 0 3191
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3192
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3193
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3194
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3195
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3196
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3197
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3198
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3199
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3200
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3201
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3202
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3203
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3204
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3205
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3206
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 886 1533588743255 SLICEb_81
(_unit SLICEb_81
	(_specify
		(_modpath parallel unknown 0 3223
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3224
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3225
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3226
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3227
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3228
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3229
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3230
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3231
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3232
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3233
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3234
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1348 1533588743257 SLICEb_82
(_unit SLICEb_82
	(_specify
		(_modpath parallel unknown 0 3258
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3259
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3260
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3261
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3262
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3263
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3264
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3265
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3266
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3267
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3268
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3269
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3270
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3271
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3272
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3273
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3274
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3275
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 572 1533588743259 SLICEb_83
(_unit SLICEb_83
	(_specify
		(_modpath parallel unknown 0 3288
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3289
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3290
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3291
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3292
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3293
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3294
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588743261 SLICEb_84
(_unit SLICEb_84
	(_specify
		(_modpath parallel unknown 0 3305
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3306
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3307
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3308
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3309
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3310
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3311
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3312
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 495 1533588743263 SLICEb_85
(_unit SLICEb_85
	(_specify
		(_modpath parallel unknown 0 3336
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3337
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3338
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3339
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3340
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3341
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588743265 SLICEb_86
(_unit SLICEb_86
	(_specify
		(_modpath parallel unknown 0 3360
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3361
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3362
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3363
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3364
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3365
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3366
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588743267 SLICEb_87
(_unit SLICEb_87
	(_specify
		(_modpath parallel unknown 0 3382
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3383
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3384
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3385
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3386
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3387
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3388
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3389
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588743269 SLICEb_88
(_unit SLICEb_88
	(_specify
		(_modpath parallel unknown 0 3412
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3413
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3414
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3415
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3416
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3417
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3418
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588743271 SLICEb_89
(_unit SLICEb_89
	(_specify
		(_modpath parallel unknown 0 3439
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3440
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3441
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3442
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3443
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3444
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3445
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3446
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588743273 SLICEb_90
(_unit SLICEb_90
	(_specify
		(_modpath parallel unknown 0 3464
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3465
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3466
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3467
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3468
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3469
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3470
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588743275 SLICEb_91
(_unit SLICEb_91
	(_specify
		(_modpath parallel unknown 0 3488
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3489
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3490
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3491
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3492
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3493
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3494
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588743277 SLICEb_92
(_unit SLICEb_92
	(_specify
		(_modpath parallel unknown 0 3505
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3506
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3507
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3508
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3509
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3510
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3511
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3512
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588743279 SLICEb_93
(_unit SLICEb_93
	(_specify
		(_modpath parallel unknown 0 3525
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3526
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3527
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3528
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3529
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3530
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3531
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588743281 SLICEb_94
(_unit SLICEb_94
	(_specify
		(_modpath parallel unknown 0 3547
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3548
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3549
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3550
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3551
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3552
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3553
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3554
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588743283 SLICEb_95
(_unit SLICEb_95
	(_specify
		(_modpath parallel unknown 0 3565
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3566
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3567
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3568
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3569
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3570
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3571
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3572
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588743285 SLICEb_96
(_unit SLICEb_96
	(_specify
		(_modpath parallel unknown 0 3596
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3597
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3598
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3599
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3600
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3601
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3602
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588743287 SLICEb_97
(_unit SLICEb_97
	(_specify
		(_modpath parallel unknown 0 3613
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3614
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3615
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3616
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3617
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3618
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3619
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3620
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 495 1533588743289 SLICEb_98
(_unit SLICEb_98
	(_specify
		(_modpath parallel unknown 0 3633
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3634
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3635
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3636
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3637
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3638
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 921 1533588743291 SLICEb_99
(_unit SLICEb_99
	(_specify
		(_modpath parallel unknown 0 3663
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3664
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3665
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3666
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3667
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3668
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3669
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3670
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3671
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3672
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 3673
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3674
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 496 1533588743293 SLICEb_100
(_unit SLICEb_100
	(_specify
		(_modpath parallel unknown 0 3687
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3688
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3689
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3690
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3691
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3692
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 573 1533588743295 SLICEb_101
(_unit SLICEb_101
	(_specify
		(_modpath parallel unknown 0 3707
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3708
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3709
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3710
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3711
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3712
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3713
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000056 56 1363 1533588743297 u_PH_DLY_FIFO_SLICEb_102
(_unit u_PH_DLY_FIFO_SLICEb_102
	(_specify
		(_modpath parallel unknown 0 3732
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3733
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3734
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3735
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3736
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3737
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3738
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3739
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3740
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3741
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3742
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3743
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3744
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3745
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3746
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3747
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3748
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3749
			(_port CLK_dly (negedge))
		)
	)
)
I 000056 56 1360 1533588743299 u_PH_DLY_FIFO_SLICEb_103
(_unit u_PH_DLY_FIFO_SLICEb_103
	(_specify
		(_modpath parallel unknown 0 3778
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3779
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3780
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3781
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3782
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3783
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3784
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3785
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3786
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3787
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3788
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3789
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3790
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3791
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3792
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3793
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3794
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3795
			(_port CLK_dly (negedge))
		)
	)
)
I 000056 56 1360 1533588743301 u_PH_DLY_FIFO_SLICEb_104
(_unit u_PH_DLY_FIFO_SLICEb_104
	(_specify
		(_modpath parallel unknown 0 3819
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3820
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3821
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3822
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3823
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3824
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3825
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3826
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3827
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3828
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3829
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3830
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3831
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3832
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3833
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3834
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3835
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3836
			(_port CLK_dly (negedge))
		)
	)
)
I 000056 56 1363 1533588743303 u_PH_DLY_FIFO_SLICEb_105
(_unit u_PH_DLY_FIFO_SLICEb_105
	(_specify
		(_modpath parallel unknown 0 3855
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3856
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3857
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3858
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3859
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3860
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3861
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3862
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3863
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3864
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3865
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3866
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3867
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3868
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3869
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3870
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3871
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3872
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 650 1533588743305 SLICEb_106
(_unit SLICEb_106
	(_specify
		(_modpath parallel unknown 0 3893
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3894
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3895
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3896
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3897
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3898
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3899
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3900
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588743307 SLICEb_107
(_unit SLICEb_107
	(_specify
		(_modpath parallel unknown 0 3911
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3912
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3913
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3914
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3915
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3916
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3917
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3918
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588743309 SLICEb_108
(_unit SLICEb_108
	(_specify
		(_modpath parallel unknown 0 3929
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3930
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3931
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3932
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3933
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3934
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3935
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3936
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 573 1533588743311 SLICEb_109
(_unit SLICEb_109
	(_specify
		(_modpath parallel unknown 0 3949
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3950
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3951
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3952
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3953
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3954
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3955
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 573 1533588743313 SLICEb_110
(_unit SLICEb_110
	(_specify
		(_modpath parallel unknown 0 3968
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3969
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3970
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3971
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3972
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3973
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3974
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588743315 SLICEb_111
(_unit SLICEb_111
	(_specify
		(_modpath parallel unknown 0 3985
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3986
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3987
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3988
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3989
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3990
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3991
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3992
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588743317 SLICEb_112
(_unit SLICEb_112
	(_specify
		(_modpath parallel unknown 0 4003
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4004
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4005
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4006
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4007
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4008
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4009
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4010
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588743319 SLICEb_113
(_unit SLICEb_113
	(_specify
		(_modpath parallel unknown 0 4021
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4022
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4023
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4024
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4025
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4026
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4027
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4028
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588743321 SLICEb_114
(_unit SLICEb_114
	(_specify
		(_modpath parallel unknown 0 4044
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4045
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4046
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4047
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4048
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4049
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4050
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4051
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588743323 SLICEb_115
(_unit SLICEb_115
	(_specify
		(_modpath parallel unknown 0 4062
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4063
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4064
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4065
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4066
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4067
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4068
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4069
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588743325 SLICEb_116
(_unit SLICEb_116
	(_specify
		(_modpath parallel unknown 0 4080
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4081
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4082
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4083
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4084
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4085
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4086
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4087
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 768 1533588743327 SLICEb_117
(_unit SLICEb_117
	(_specify
		(_modpath parallel unknown 0 4110
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4111
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4112
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4113
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4114
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 4115
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 4116
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 4117
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 4118
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4119
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 650 1533588743329 SLICEb_118
(_unit SLICEb_118
	(_specify
		(_modpath parallel unknown 0 4135
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4136
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4137
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4138
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4139
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4140
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4141
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4142
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588743331 SLICEb_119
(_unit SLICEb_119
	(_specify
		(_modpath parallel unknown 0 4154
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4155
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4156
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4157
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4158
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4159
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4160
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4161
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 573 1533588743333 SLICEb_120
(_unit SLICEb_120
	(_specify
		(_modpath parallel unknown 0 4179
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4180
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4181
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4182
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4183
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4184
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4185
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 419 1533588743335 SLICEb_121
(_unit SLICEb_121
	(_specify
		(_modpath parallel unknown 0 4198
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4199
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4200
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4201
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4202
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 342 1533588743337 SLICEb_122
(_unit SLICEb_122
	(_specify
		(_modpath parallel unknown 0 4215
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4216
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4217
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4218
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 342 1533588743339 SLICEb_123
(_unit SLICEb_123
	(_specify
		(_modpath parallel unknown 0 4231
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4232
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4233
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4234
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 342 1533588743341 SLICEb_124
(_unit SLICEb_124
	(_specify
		(_modpath parallel unknown 0 4247
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4248
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4249
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4250
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 342 1533588743343 SLICEb_125
(_unit SLICEb_125
	(_specify
		(_modpath parallel unknown 0 4263
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4264
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4265
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4266
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 496 1533588743345 SLICEb_126
(_unit SLICEb_126
	(_specify
		(_modpath parallel unknown 0 4281
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4282
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4283
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4284
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4285
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4286
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 573 1533588743347 SLICEb_127
(_unit SLICEb_127
	(_specify
		(_modpath parallel unknown 0 4300
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4301
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4302
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4303
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4304
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4305
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4306
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 122 1533588743349 bytepkt_en
(_unit bytepkt_en
	(_specify
		(_modpath parallel unknown 0 4318
			(_port PADDO in )
			(_port bytepkt_en out )
		)
	)
)
I 000039 56 227 1533588743351 reset_nb
(_unit reset_nb
	(_specify
		(_modpath parallel unknown 0 4333
			(_port reset_n in )
			(_port PADDI out )
		)
		(_tchk width 0 4334
			(_port reset_n (posedge))
		)
		(_tchk width 0 4335
			(_port reset_n (negedge))
		)
	)
)
I 000035 56 214 1533588743353 EoTp
(_unit EoTp
	(_specify
		(_modpath parallel unknown 0 4350
			(_port EoTp in )
			(_port PADDI out )
		)
		(_tchk width 0 4351
			(_port EoTp (posedge))
		)
		(_tchk width 0 4352
			(_port EoTp (negedge))
		)
	)
)
I 000042 56 122 1533588743355 bytepkt_31_
(_unit bytepkt_31_
	(_specify
		(_modpath parallel unknown 0 4369
			(_port PADDO in )
			(_port bytepkt31 out )
		)
	)
)
I 000042 56 122 1533588743357 bytepkt_30_
(_unit bytepkt_30_
	(_specify
		(_modpath parallel unknown 0 4381
			(_port PADDO in )
			(_port bytepkt30 out )
		)
	)
)
I 000042 56 122 1533588743359 bytepkt_29_
(_unit bytepkt_29_
	(_specify
		(_modpath parallel unknown 0 4393
			(_port PADDO in )
			(_port bytepkt29 out )
		)
	)
)
I 000042 56 122 1533588743361 bytepkt_28_
(_unit bytepkt_28_
	(_specify
		(_modpath parallel unknown 0 4405
			(_port PADDO in )
			(_port bytepkt28 out )
		)
	)
)
I 000042 56 122 1533588743363 bytepkt_27_
(_unit bytepkt_27_
	(_specify
		(_modpath parallel unknown 0 4417
			(_port PADDO in )
			(_port bytepkt27 out )
		)
	)
)
I 000042 56 122 1533588743365 bytepkt_26_
(_unit bytepkt_26_
	(_specify
		(_modpath parallel unknown 0 4429
			(_port PADDO in )
			(_port bytepkt26 out )
		)
	)
)
I 000042 56 122 1533588743367 bytepkt_25_
(_unit bytepkt_25_
	(_specify
		(_modpath parallel unknown 0 4441
			(_port PADDO in )
			(_port bytepkt25 out )
		)
	)
)
I 000042 56 122 1533588743369 bytepkt_24_
(_unit bytepkt_24_
	(_specify
		(_modpath parallel unknown 0 4453
			(_port PADDO in )
			(_port bytepkt24 out )
		)
	)
)
I 000042 56 122 1533588743371 bytepkt_23_
(_unit bytepkt_23_
	(_specify
		(_modpath parallel unknown 0 4465
			(_port PADDO in )
			(_port bytepkt23 out )
		)
	)
)
I 000042 56 122 1533588743373 bytepkt_22_
(_unit bytepkt_22_
	(_specify
		(_modpath parallel unknown 0 4477
			(_port PADDO in )
			(_port bytepkt22 out )
		)
	)
)
I 000042 56 122 1533588743375 bytepkt_21_
(_unit bytepkt_21_
	(_specify
		(_modpath parallel unknown 0 4489
			(_port PADDO in )
			(_port bytepkt21 out )
		)
	)
)
I 000042 56 122 1533588743377 bytepkt_20_
(_unit bytepkt_20_
	(_specify
		(_modpath parallel unknown 0 4501
			(_port PADDO in )
			(_port bytepkt20 out )
		)
	)
)
I 000042 56 122 1533588743379 bytepkt_19_
(_unit bytepkt_19_
	(_specify
		(_modpath parallel unknown 0 4513
			(_port PADDO in )
			(_port bytepkt19 out )
		)
	)
)
I 000042 56 122 1533588743381 bytepkt_18_
(_unit bytepkt_18_
	(_specify
		(_modpath parallel unknown 0 4525
			(_port PADDO in )
			(_port bytepkt18 out )
		)
	)
)
I 000042 56 122 1533588743383 bytepkt_17_
(_unit bytepkt_17_
	(_specify
		(_modpath parallel unknown 0 4537
			(_port PADDO in )
			(_port bytepkt17 out )
		)
	)
)
I 000042 56 122 1533588743385 bytepkt_16_
(_unit bytepkt_16_
	(_specify
		(_modpath parallel unknown 0 4549
			(_port PADDO in )
			(_port bytepkt16 out )
		)
	)
)
I 000042 56 122 1533588743387 bytepkt_15_
(_unit bytepkt_15_
	(_specify
		(_modpath parallel unknown 0 4561
			(_port PADDO in )
			(_port bytepkt15 out )
		)
	)
)
I 000042 56 122 1533588743389 bytepkt_14_
(_unit bytepkt_14_
	(_specify
		(_modpath parallel unknown 0 4573
			(_port PADDO in )
			(_port bytepkt14 out )
		)
	)
)
I 000042 56 122 1533588743391 bytepkt_13_
(_unit bytepkt_13_
	(_specify
		(_modpath parallel unknown 0 4585
			(_port PADDO in )
			(_port bytepkt13 out )
		)
	)
)
I 000042 56 122 1533588743393 bytepkt_12_
(_unit bytepkt_12_
	(_specify
		(_modpath parallel unknown 0 4597
			(_port PADDO in )
			(_port bytepkt12 out )
		)
	)
)
I 000042 56 122 1533588743395 bytepkt_11_
(_unit bytepkt_11_
	(_specify
		(_modpath parallel unknown 0 4609
			(_port PADDO in )
			(_port bytepkt11 out )
		)
	)
)
I 000042 56 122 1533588743397 bytepkt_10_
(_unit bytepkt_10_
	(_specify
		(_modpath parallel unknown 0 4621
			(_port PADDO in )
			(_port bytepkt10 out )
		)
	)
)
I 000041 56 120 1533588743399 bytepkt_9_
(_unit bytepkt_9_
	(_specify
		(_modpath parallel unknown 0 4633
			(_port PADDO in )
			(_port bytepkt9 out )
		)
	)
)
I 000041 56 120 1533588743401 bytepkt_8_
(_unit bytepkt_8_
	(_specify
		(_modpath parallel unknown 0 4645
			(_port PADDO in )
			(_port bytepkt8 out )
		)
	)
)
I 000041 56 120 1533588743403 bytepkt_7_
(_unit bytepkt_7_
	(_specify
		(_modpath parallel unknown 0 4657
			(_port IOLDO in )
			(_port bytepkt7 out )
		)
	)
)
I 000047 56 313 1533588743405 bytepkt_7__MGIOL
(_unit bytepkt_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 4671
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4672
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4673
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4674
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588743407 bytepkt_6_
(_unit bytepkt_6_
	(_specify
		(_modpath parallel unknown 0 4692
			(_port IOLDO in )
			(_port bytepkt6 out )
		)
	)
)
I 000047 56 313 1533588743409 bytepkt_6__MGIOL
(_unit bytepkt_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 4706
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4707
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4708
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4709
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588743411 bytepkt_5_
(_unit bytepkt_5_
	(_specify
		(_modpath parallel unknown 0 4721
			(_port IOLDO in )
			(_port bytepkt5 out )
		)
	)
)
I 000047 56 313 1533588743413 bytepkt_5__MGIOL
(_unit bytepkt_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 4735
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4736
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4737
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4738
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588743415 bytepkt_4_
(_unit bytepkt_4_
	(_specify
		(_modpath parallel unknown 0 4750
			(_port IOLDO in )
			(_port bytepkt4 out )
		)
	)
)
I 000047 56 313 1533588743417 bytepkt_4__MGIOL
(_unit bytepkt_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 4764
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4765
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4766
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4767
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588743419 bytepkt_3_
(_unit bytepkt_3_
	(_specify
		(_modpath parallel unknown 0 4779
			(_port IOLDO in )
			(_port bytepkt3 out )
		)
	)
)
I 000047 56 313 1533588743421 bytepkt_3__MGIOL
(_unit bytepkt_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 4793
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4794
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4795
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4796
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588743423 bytepkt_2_
(_unit bytepkt_2_
	(_specify
		(_modpath parallel unknown 0 4808
			(_port IOLDO in )
			(_port bytepkt2 out )
		)
	)
)
I 000047 56 313 1533588743425 bytepkt_2__MGIOL
(_unit bytepkt_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 4822
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4823
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4824
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4825
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588743427 bytepkt_1_
(_unit bytepkt_1_
	(_specify
		(_modpath parallel unknown 0 4837
			(_port IOLDO in )
			(_port bytepkt1 out )
		)
	)
)
I 000047 56 313 1533588743429 bytepkt_1__MGIOL
(_unit bytepkt_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 4851
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4852
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4853
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4854
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588743431 bytepkt_0_
(_unit bytepkt_0_
	(_specify
		(_modpath parallel unknown 0 4866
			(_port IOLDO in )
			(_port bytepkt0 out )
		)
	)
)
I 000047 56 313 1533588743433 bytepkt_0__MGIOL
(_unit bytepkt_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 4880
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4881
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4882
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4883
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588743435 chksum_15_
(_unit chksum_15_
	(_specify
		(_modpath parallel unknown 0 4893
			(_port chksum15 in )
			(_port PADDI out )
		)
		(_tchk width 0 4894
			(_port chksum15 (posedge))
		)
		(_tchk width 0 4895
			(_port chksum15 (negedge))
		)
	)
)
I 000047 56 388 1533588743437 chksum_15__MGIOL
(_unit chksum_15__MGIOL
	(_specify
		(_modpath parallel unknown 0 4908
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 4909
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 4910
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 4911
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4912
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588743439 chksum_14_
(_unit chksum_14_
	(_specify
		(_modpath parallel unknown 0 4928
			(_port chksum14 in )
			(_port PADDI out )
		)
		(_tchk width 0 4929
			(_port chksum14 (posedge))
		)
		(_tchk width 0 4930
			(_port chksum14 (negedge))
		)
	)
)
I 000047 56 388 1533588743441 chksum_14__MGIOL
(_unit chksum_14__MGIOL
	(_specify
		(_modpath parallel unknown 0 4943
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 4944
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 4945
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 4946
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4947
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588743443 chksum_13_
(_unit chksum_13_
	(_specify
		(_modpath parallel unknown 0 4957
			(_port chksum13 in )
			(_port PADDI out )
		)
		(_tchk width 0 4958
			(_port chksum13 (posedge))
		)
		(_tchk width 0 4959
			(_port chksum13 (negedge))
		)
	)
)
I 000047 56 388 1533588743445 chksum_13__MGIOL
(_unit chksum_13__MGIOL
	(_specify
		(_modpath parallel unknown 0 4972
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 4973
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 4974
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 4975
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4976
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588743447 chksum_12_
(_unit chksum_12_
	(_specify
		(_modpath parallel unknown 0 4986
			(_port chksum12 in )
			(_port PADDI out )
		)
		(_tchk width 0 4987
			(_port chksum12 (posedge))
		)
		(_tchk width 0 4988
			(_port chksum12 (negedge))
		)
	)
)
I 000047 56 388 1533588743449 chksum_12__MGIOL
(_unit chksum_12__MGIOL
	(_specify
		(_modpath parallel unknown 0 5001
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5002
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5003
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5004
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5005
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588743451 chksum_11_
(_unit chksum_11_
	(_specify
		(_modpath parallel unknown 0 5015
			(_port chksum11 in )
			(_port PADDI out )
		)
		(_tchk width 0 5016
			(_port chksum11 (posedge))
		)
		(_tchk width 0 5017
			(_port chksum11 (negedge))
		)
	)
)
I 000047 56 388 1533588743453 chksum_11__MGIOL
(_unit chksum_11__MGIOL
	(_specify
		(_modpath parallel unknown 0 5030
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5031
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5032
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5033
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5034
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588743455 chksum_10_
(_unit chksum_10_
	(_specify
		(_modpath parallel unknown 0 5044
			(_port chksum10 in )
			(_port PADDI out )
		)
		(_tchk width 0 5045
			(_port chksum10 (posedge))
		)
		(_tchk width 0 5046
			(_port chksum10 (negedge))
		)
	)
)
I 000047 56 388 1533588743457 chksum_10__MGIOL
(_unit chksum_10__MGIOL
	(_specify
		(_modpath parallel unknown 0 5059
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5060
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5061
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5062
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5063
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588743459 chksum_9_
(_unit chksum_9_
	(_specify
		(_modpath parallel unknown 0 5073
			(_port chksum9 in )
			(_port PADDI out )
		)
		(_tchk width 0 5074
			(_port chksum9 (posedge))
		)
		(_tchk width 0 5075
			(_port chksum9 (negedge))
		)
	)
)
I 000046 56 387 1533588743461 chksum_9__MGIOL
(_unit chksum_9__MGIOL
	(_specify
		(_modpath parallel unknown 0 5088
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5089
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5090
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5091
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5092
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588743463 chksum_8_
(_unit chksum_8_
	(_specify
		(_modpath parallel unknown 0 5102
			(_port chksum8 in )
			(_port PADDI out )
		)
		(_tchk width 0 5103
			(_port chksum8 (posedge))
		)
		(_tchk width 0 5104
			(_port chksum8 (negedge))
		)
	)
)
I 000046 56 387 1533588743465 chksum_8__MGIOL
(_unit chksum_8__MGIOL
	(_specify
		(_modpath parallel unknown 0 5117
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5118
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5119
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5120
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5121
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588743467 chksum_7_
(_unit chksum_7_
	(_specify
		(_modpath parallel unknown 0 5131
			(_port chksum7 in )
			(_port PADDI out )
		)
		(_tchk width 0 5132
			(_port chksum7 (posedge))
		)
		(_tchk width 0 5133
			(_port chksum7 (negedge))
		)
	)
)
I 000046 56 387 1533588743469 chksum_7__MGIOL
(_unit chksum_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 5146
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5147
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5148
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5149
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5150
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588743471 chksum_6_
(_unit chksum_6_
	(_specify
		(_modpath parallel unknown 0 5160
			(_port chksum6 in )
			(_port PADDI out )
		)
		(_tchk width 0 5161
			(_port chksum6 (posedge))
		)
		(_tchk width 0 5162
			(_port chksum6 (negedge))
		)
	)
)
I 000046 56 387 1533588743473 chksum_6__MGIOL
(_unit chksum_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 5175
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5176
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5177
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5178
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5179
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588743475 chksum_5_
(_unit chksum_5_
	(_specify
		(_modpath parallel unknown 0 5189
			(_port chksum5 in )
			(_port PADDI out )
		)
		(_tchk width 0 5190
			(_port chksum5 (posedge))
		)
		(_tchk width 0 5191
			(_port chksum5 (negedge))
		)
	)
)
I 000046 56 387 1533588743477 chksum_5__MGIOL
(_unit chksum_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 5204
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5205
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5206
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5207
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5208
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588743479 chksum_4_
(_unit chksum_4_
	(_specify
		(_modpath parallel unknown 0 5218
			(_port chksum4 in )
			(_port PADDI out )
		)
		(_tchk width 0 5219
			(_port chksum4 (posedge))
		)
		(_tchk width 0 5220
			(_port chksum4 (negedge))
		)
	)
)
I 000046 56 387 1533588743481 chksum_4__MGIOL
(_unit chksum_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 5233
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5234
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5235
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5236
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5237
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588743483 chksum_3_
(_unit chksum_3_
	(_specify
		(_modpath parallel unknown 0 5247
			(_port chksum3 in )
			(_port PADDI out )
		)
		(_tchk width 0 5248
			(_port chksum3 (posedge))
		)
		(_tchk width 0 5249
			(_port chksum3 (negedge))
		)
	)
)
I 000046 56 387 1533588743485 chksum_3__MGIOL
(_unit chksum_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 5262
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5263
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5264
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5265
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5266
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588743487 chksum_2_
(_unit chksum_2_
	(_specify
		(_modpath parallel unknown 0 5276
			(_port chksum2 in )
			(_port PADDI out )
		)
		(_tchk width 0 5277
			(_port chksum2 (posedge))
		)
		(_tchk width 0 5278
			(_port chksum2 (negedge))
		)
	)
)
I 000046 56 387 1533588743489 chksum_2__MGIOL
(_unit chksum_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 5291
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5292
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5293
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5294
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5295
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588743491 chksum_1_
(_unit chksum_1_
	(_specify
		(_modpath parallel unknown 0 5305
			(_port chksum1 in )
			(_port PADDI out )
		)
		(_tchk width 0 5306
			(_port chksum1 (posedge))
		)
		(_tchk width 0 5307
			(_port chksum1 (negedge))
		)
	)
)
I 000046 56 387 1533588743493 chksum_1__MGIOL
(_unit chksum_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 5320
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5321
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5322
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5323
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5324
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588743495 chksum_0_
(_unit chksum_0_
	(_specify
		(_modpath parallel unknown 0 5334
			(_port chksum0 in )
			(_port PADDI out )
		)
		(_tchk width 0 5335
			(_port chksum0 (posedge))
		)
		(_tchk width 0 5336
			(_port chksum0 (negedge))
		)
	)
)
I 000046 56 387 1533588743497 chksum_0__MGIOL
(_unit chksum_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 5349
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5350
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5351
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5352
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5353
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 238 1533588743499 chksum_rdy
(_unit chksum_rdy
	(_specify
		(_modpath parallel unknown 0 5363
			(_port chksum_rdy in )
			(_port PADDI out )
		)
		(_tchk width 0 5364
			(_port chksum_rdy (posedge))
		)
		(_tchk width 0 5365
			(_port chksum_rdy (negedge))
		)
	)
)
I 000037 56 216 1533588743501 wc_15_
(_unit wc_15_
	(_specify
		(_modpath parallel unknown 0 5375
			(_port wc15 in )
			(_port PADDI out )
		)
		(_tchk width 0 5376
			(_port wc15 (posedge))
		)
		(_tchk width 0 5377
			(_port wc15 (negedge))
		)
	)
)
I 000043 56 384 1533588743503 wc_15__MGIOL
(_unit wc_15__MGIOL
	(_specify
		(_modpath parallel unknown 0 5390
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5391
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5392
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5393
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5394
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 216 1533588743505 wc_14_
(_unit wc_14_
	(_specify
		(_modpath parallel unknown 0 5410
			(_port wc14 in )
			(_port PADDI out )
		)
		(_tchk width 0 5411
			(_port wc14 (posedge))
		)
		(_tchk width 0 5412
			(_port wc14 (negedge))
		)
	)
)
I 000043 56 384 1533588743507 wc_14__MGIOL
(_unit wc_14__MGIOL
	(_specify
		(_modpath parallel unknown 0 5425
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5426
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5427
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5428
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5429
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 216 1533588743509 wc_13_
(_unit wc_13_
	(_specify
		(_modpath parallel unknown 0 5439
			(_port wc13 in )
			(_port PADDI out )
		)
		(_tchk width 0 5440
			(_port wc13 (posedge))
		)
		(_tchk width 0 5441
			(_port wc13 (negedge))
		)
	)
)
I 000043 56 384 1533588743511 wc_13__MGIOL
(_unit wc_13__MGIOL
	(_specify
		(_modpath parallel unknown 0 5454
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5455
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5456
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5457
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5458
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 216 1533588743513 wc_12_
(_unit wc_12_
	(_specify
		(_modpath parallel unknown 0 5468
			(_port wc12 in )
			(_port PADDI out )
		)
		(_tchk width 0 5469
			(_port wc12 (posedge))
		)
		(_tchk width 0 5470
			(_port wc12 (negedge))
		)
	)
)
I 000043 56 384 1533588743515 wc_12__MGIOL
(_unit wc_12__MGIOL
	(_specify
		(_modpath parallel unknown 0 5483
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5484
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5485
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5486
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5487
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 216 1533588743517 wc_11_
(_unit wc_11_
	(_specify
		(_modpath parallel unknown 0 5497
			(_port wc11 in )
			(_port PADDI out )
		)
		(_tchk width 0 5498
			(_port wc11 (posedge))
		)
		(_tchk width 0 5499
			(_port wc11 (negedge))
		)
	)
)
I 000043 56 384 1533588743519 wc_11__MGIOL
(_unit wc_11__MGIOL
	(_specify
		(_modpath parallel unknown 0 5512
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5513
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5514
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5515
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5516
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 216 1533588743521 wc_10_
(_unit wc_10_
	(_specify
		(_modpath parallel unknown 0 5526
			(_port wc10 in )
			(_port PADDI out )
		)
		(_tchk width 0 5527
			(_port wc10 (posedge))
		)
		(_tchk width 0 5528
			(_port wc10 (negedge))
		)
	)
)
I 000043 56 384 1533588743523 wc_10__MGIOL
(_unit wc_10__MGIOL
	(_specify
		(_modpath parallel unknown 0 5541
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5542
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5543
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5544
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5545
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743525 wc_9_
(_unit wc_9_
	(_specify
		(_modpath parallel unknown 0 5555
			(_port wc9 in )
			(_port PADDI out )
		)
		(_tchk width 0 5556
			(_port wc9 (posedge))
		)
		(_tchk width 0 5557
			(_port wc9 (negedge))
		)
	)
)
I 000042 56 383 1533588743527 wc_9__MGIOL
(_unit wc_9__MGIOL
	(_specify
		(_modpath parallel unknown 0 5570
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5571
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5572
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5573
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5574
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743529 wc_8_
(_unit wc_8_
	(_specify
		(_modpath parallel unknown 0 5584
			(_port wc8 in )
			(_port PADDI out )
		)
		(_tchk width 0 5585
			(_port wc8 (posedge))
		)
		(_tchk width 0 5586
			(_port wc8 (negedge))
		)
	)
)
I 000042 56 383 1533588743531 wc_8__MGIOL
(_unit wc_8__MGIOL
	(_specify
		(_modpath parallel unknown 0 5599
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5600
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5601
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5602
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5603
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743533 wc_7_
(_unit wc_7_
	(_specify
		(_modpath parallel unknown 0 5613
			(_port wc7 in )
			(_port PADDI out )
		)
		(_tchk width 0 5614
			(_port wc7 (posedge))
		)
		(_tchk width 0 5615
			(_port wc7 (negedge))
		)
	)
)
I 000042 56 383 1533588743535 wc_7__MGIOL
(_unit wc_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 5628
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5629
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5630
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5631
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5632
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743537 wc_6_
(_unit wc_6_
	(_specify
		(_modpath parallel unknown 0 5642
			(_port wc6 in )
			(_port PADDI out )
		)
		(_tchk width 0 5643
			(_port wc6 (posedge))
		)
		(_tchk width 0 5644
			(_port wc6 (negedge))
		)
	)
)
I 000042 56 383 1533588743539 wc_6__MGIOL
(_unit wc_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 5657
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5658
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5659
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5660
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5661
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743541 wc_5_
(_unit wc_5_
	(_specify
		(_modpath parallel unknown 0 5671
			(_port wc5 in )
			(_port PADDI out )
		)
		(_tchk width 0 5672
			(_port wc5 (posedge))
		)
		(_tchk width 0 5673
			(_port wc5 (negedge))
		)
	)
)
I 000042 56 383 1533588743543 wc_5__MGIOL
(_unit wc_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 5686
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5687
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5688
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5689
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5690
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743545 wc_4_
(_unit wc_4_
	(_specify
		(_modpath parallel unknown 0 5700
			(_port wc4 in )
			(_port PADDI out )
		)
		(_tchk width 0 5701
			(_port wc4 (posedge))
		)
		(_tchk width 0 5702
			(_port wc4 (negedge))
		)
	)
)
I 000042 56 383 1533588743547 wc_4__MGIOL
(_unit wc_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 5715
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5716
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5717
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5718
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5719
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743549 wc_3_
(_unit wc_3_
	(_specify
		(_modpath parallel unknown 0 5729
			(_port wc3 in )
			(_port PADDI out )
		)
		(_tchk width 0 5730
			(_port wc3 (posedge))
		)
		(_tchk width 0 5731
			(_port wc3 (negedge))
		)
	)
)
I 000042 56 383 1533588743551 wc_3__MGIOL
(_unit wc_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 5744
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5745
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5746
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5747
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5748
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743553 wc_2_
(_unit wc_2_
	(_specify
		(_modpath parallel unknown 0 5758
			(_port wc2 in )
			(_port PADDI out )
		)
		(_tchk width 0 5759
			(_port wc2 (posedge))
		)
		(_tchk width 0 5760
			(_port wc2 (negedge))
		)
	)
)
I 000042 56 383 1533588743555 wc_2__MGIOL
(_unit wc_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 5773
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5774
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5775
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5776
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5777
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743557 wc_1_
(_unit wc_1_
	(_specify
		(_modpath parallel unknown 0 5787
			(_port wc1 in )
			(_port PADDI out )
		)
		(_tchk width 0 5788
			(_port wc1 (posedge))
		)
		(_tchk width 0 5789
			(_port wc1 (negedge))
		)
	)
)
I 000042 56 383 1533588743559 wc_1__MGIOL
(_unit wc_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 5802
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5803
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5804
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5805
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5806
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743561 wc_0_
(_unit wc_0_
	(_specify
		(_modpath parallel unknown 0 5816
			(_port wc0 in )
			(_port PADDI out )
		)
		(_tchk width 0 5817
			(_port wc0 (posedge))
		)
		(_tchk width 0 5818
			(_port wc0 (negedge))
		)
	)
)
I 000042 56 383 1533588743563 wc_0__MGIOL
(_unit wc_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 5831
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5832
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5833
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5834
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5835
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743565 dt_5_
(_unit dt_5_
	(_specify
		(_modpath parallel unknown 0 5845
			(_port dt5 in )
			(_port PADDI out )
		)
		(_tchk width 0 5846
			(_port dt5 (posedge))
		)
		(_tchk width 0 5847
			(_port dt5 (negedge))
		)
	)
)
I 000042 56 383 1533588743567 dt_5__MGIOL
(_unit dt_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 5860
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5861
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5862
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5863
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5864
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743569 dt_4_
(_unit dt_4_
	(_specify
		(_modpath parallel unknown 0 5874
			(_port dt4 in )
			(_port PADDI out )
		)
		(_tchk width 0 5875
			(_port dt4 (posedge))
		)
		(_tchk width 0 5876
			(_port dt4 (negedge))
		)
	)
)
I 000042 56 383 1533588743571 dt_4__MGIOL
(_unit dt_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 5889
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5890
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5891
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5892
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5893
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743573 dt_3_
(_unit dt_3_
	(_specify
		(_modpath parallel unknown 0 5903
			(_port dt3 in )
			(_port PADDI out )
		)
		(_tchk width 0 5904
			(_port dt3 (posedge))
		)
		(_tchk width 0 5905
			(_port dt3 (negedge))
		)
	)
)
I 000042 56 383 1533588743575 dt_3__MGIOL
(_unit dt_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 5918
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5919
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5920
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5921
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5922
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743577 dt_2_
(_unit dt_2_
	(_specify
		(_modpath parallel unknown 0 5932
			(_port dt2 in )
			(_port PADDI out )
		)
		(_tchk width 0 5933
			(_port dt2 (posedge))
		)
		(_tchk width 0 5934
			(_port dt2 (negedge))
		)
	)
)
I 000042 56 383 1533588743579 dt_2__MGIOL
(_unit dt_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 5947
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5948
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5949
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5950
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5951
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743581 dt_1_
(_unit dt_1_
	(_specify
		(_modpath parallel unknown 0 5961
			(_port dt1 in )
			(_port PADDI out )
		)
		(_tchk width 0 5962
			(_port dt1 (posedge))
		)
		(_tchk width 0 5963
			(_port dt1 (negedge))
		)
	)
)
I 000042 56 383 1533588743583 dt_1__MGIOL
(_unit dt_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 5976
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5977
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5978
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5979
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5980
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743585 dt_0_
(_unit dt_0_
	(_specify
		(_modpath parallel unknown 0 5990
			(_port dt0 in )
			(_port PADDI out )
		)
		(_tchk width 0 5991
			(_port dt0 (posedge))
		)
		(_tchk width 0 5992
			(_port dt0 (negedge))
		)
	)
)
I 000042 56 383 1533588743587 dt_0__MGIOL
(_unit dt_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 6005
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6006
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 6007
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 6008
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6009
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743589 vc_1_
(_unit vc_1_
	(_specify
		(_modpath parallel unknown 0 6019
			(_port vc1 in )
			(_port PADDI out )
		)
		(_tchk width 0 6020
			(_port vc1 (posedge))
		)
		(_tchk width 0 6021
			(_port vc1 (negedge))
		)
	)
)
I 000042 56 383 1533588743591 vc_1__MGIOL
(_unit vc_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 6034
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6035
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 6036
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 6037
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6038
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588743593 vc_0_
(_unit vc_0_
	(_specify
		(_modpath parallel unknown 0 6048
			(_port vc0 in )
			(_port PADDI out )
		)
		(_tchk width 0 6049
			(_port vc0 (posedge))
		)
		(_tchk width 0 6050
			(_port vc0 (negedge))
		)
	)
)
I 000042 56 383 1533588743595 vc_0__MGIOL
(_unit vc_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 6063
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6064
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 6065
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 6066
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6067
			(_port CLK_dly (negedge))
		)
	)
)
I 000044 56 238 1533588743597 byte_datab_7_
(_unit byte_datab_7_
	(_specify
		(_modpath parallel unknown 0 6077
			(_port bytedata7 in )
			(_port PADDI out )
		)
		(_tchk width 0 6078
			(_port bytedata7 (posedge))
		)
		(_tchk width 0 6079
			(_port bytedata7 (negedge))
		)
	)
)
I 000044 56 238 1533588743599 byte_datab_6_
(_unit byte_datab_6_
	(_specify
		(_modpath parallel unknown 0 6089
			(_port bytedata6 in )
			(_port PADDI out )
		)
		(_tchk width 0 6090
			(_port bytedata6 (posedge))
		)
		(_tchk width 0 6091
			(_port bytedata6 (negedge))
		)
	)
)
I 000044 56 238 1533588743601 byte_datab_5_
(_unit byte_datab_5_
	(_specify
		(_modpath parallel unknown 0 6101
			(_port bytedata5 in )
			(_port PADDI out )
		)
		(_tchk width 0 6102
			(_port bytedata5 (posedge))
		)
		(_tchk width 0 6103
			(_port bytedata5 (negedge))
		)
	)
)
I 000044 56 238 1533588743603 byte_datab_4_
(_unit byte_datab_4_
	(_specify
		(_modpath parallel unknown 0 6113
			(_port bytedata4 in )
			(_port PADDI out )
		)
		(_tchk width 0 6114
			(_port bytedata4 (posedge))
		)
		(_tchk width 0 6115
			(_port bytedata4 (negedge))
		)
	)
)
I 000044 56 238 1533588743605 byte_datab_3_
(_unit byte_datab_3_
	(_specify
		(_modpath parallel unknown 0 6125
			(_port bytedata3 in )
			(_port PADDI out )
		)
		(_tchk width 0 6126
			(_port bytedata3 (posedge))
		)
		(_tchk width 0 6127
			(_port bytedata3 (negedge))
		)
	)
)
I 000044 56 238 1533588743607 byte_datab_2_
(_unit byte_datab_2_
	(_specify
		(_modpath parallel unknown 0 6137
			(_port bytedata2 in )
			(_port PADDI out )
		)
		(_tchk width 0 6138
			(_port bytedata2 (posedge))
		)
		(_tchk width 0 6139
			(_port bytedata2 (negedge))
		)
	)
)
I 000044 56 238 1533588743609 byte_datab_1_
(_unit byte_datab_1_
	(_specify
		(_modpath parallel unknown 0 6149
			(_port bytedata1 in )
			(_port PADDI out )
		)
		(_tchk width 0 6150
			(_port bytedata1 (posedge))
		)
		(_tchk width 0 6151
			(_port bytedata1 (negedge))
		)
	)
)
I 000044 56 238 1533588743611 byte_datab_0_
(_unit byte_datab_0_
	(_specify
		(_modpath parallel unknown 0 6161
			(_port bytedata0 in )
			(_port PADDI out )
		)
		(_tchk width 0 6162
			(_port bytedata0 (posedge))
		)
		(_tchk width 0 6163
			(_port bytedata0 (negedge))
		)
	)
)
I 000040 56 231 1533588743613 byte_clkb
(_unit byte_clkb
	(_specify
		(_modpath parallel unknown 0 6173
			(_port byte_clk in )
			(_port PADDI out )
		)
		(_tchk width 0 6174
			(_port byte_clk (posedge))
		)
		(_tchk width 0 6175
			(_port byte_clk (negedge))
		)
	)
)
I 000038 56 226 1533588743615 long_en
(_unit long_en
	(_specify
		(_modpath parallel unknown 0 6185
			(_port long_en in )
			(_port PADDI out )
		)
		(_tchk width 0 6186
			(_port long_en (posedge))
		)
		(_tchk width 0 6187
			(_port long_en (negedge))
		)
	)
)
I 000044 56 305 1533588743617 long_en_MGIOL
(_unit long_en_MGIOL
	(_specify
		(_modpath parallel unknown 0 6201
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6202
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 6203
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6204
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 230 1533588743619 short_en
(_unit short_en
	(_specify
		(_modpath parallel unknown 0 6214
			(_port short_en in )
			(_port PADDI out )
		)
		(_tchk width 0 6215
			(_port short_en (posedge))
		)
		(_tchk width 0 6216
			(_port short_en (negedge))
		)
	)
)
I 000045 56 306 1533588743621 short_en_MGIOL
(_unit short_en_MGIOL
	(_specify
		(_modpath parallel unknown 0 6230
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6231
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 6232
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6233
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 33 1533588743623 GSR_INSTb
(_unit GSR_INSTb
	(_specify
	)
)
I 000039 56 837 1533588743771 slice_0a
(_unit slice_0a
	(_specify
		(_modpath parallel unknown 0 111
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 112
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 113
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 114
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 115
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 116
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 117
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 118
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 119
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 120
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 121
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 988 1533588743773 SLICE1a
(_unit SLICE1a
	(_specify
		(_modpath parallel unknown 0 161
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 162
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 163
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 164
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 165
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 166
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 167
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 168
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 169
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 170
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 171
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 172
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 173
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 988 1533588743775 SLICE2a
(_unit SLICE2a
	(_specify
		(_modpath parallel unknown 0 197
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 198
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 199
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 200
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 201
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 202
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 203
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 204
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 205
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 206
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 207
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 208
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 209
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 912 1533588743777 SLICE3a
(_unit SLICE3a
	(_specify
		(_modpath parallel unknown 0 233
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 234
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 235
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 236
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 237
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 238
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 239
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 240
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 241
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 242
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 243
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 244
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 988 1533588743779 SLICE4a
(_unit SLICE4a
	(_specify
		(_modpath parallel unknown 0 263
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 264
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 265
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 266
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 267
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 268
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 269
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 270
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 271
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 272
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 273
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 274
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 275
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 912 1533588743781 SLICE5a
(_unit SLICE5a
	(_specify
		(_modpath parallel unknown 0 294
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 295
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 296
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 297
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 298
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 299
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 300
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 301
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 302
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 303
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 304
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 305
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 1140 1533588743783 SLICE6a
(_unit SLICE6a
	(_specify
		(_modpath parallel unknown 0 324
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 325
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 326
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 327
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 328
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 329
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 330
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 331
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 332
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 333
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 334
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 335
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 336
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 337
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 338
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 1140 1533588743785 SLICE7a
(_unit SLICE7a
	(_specify
		(_modpath parallel unknown 0 357
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 358
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 359
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 360
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 361
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 362
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 363
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 364
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 365
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 366
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 367
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 368
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 369
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 370
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 371
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 31 1533588743787 SLICE8a
(_unit SLICE8a
	(_specify
	)
)
I 000036 56 111 1533588743789 ready
(_unit ready
	(_specify
		(_modpath parallel unknown 0 399
			(_port IOLDO in )
			(_port ready out )
		)
	)
)
I 000042 56 304 1533588743791 ready_MGIOL
(_unit ready_MGIOL
	(_specify
		(_modpath parallel unknown 0 418
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 419
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 420
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 421
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 215 1533588743793 reset
(_unit reset
	(_specify
		(_modpath parallel unknown 0 437
			(_port reset in )
			(_port PADDI out )
		)
		(_tchk width 0 438
			(_port reset (posedge))
		)
		(_tchk width 0 439
			(_port reset (negedge))
		)
	)
)
I 000038 56 113 1533588743795 crc_15_
(_unit crc_15_
	(_specify
		(_modpath parallel unknown 0 456
			(_port PADDO in )
			(_port crc15 out )
		)
	)
)
I 000038 56 113 1533588743797 crc_14_
(_unit crc_14_
	(_specify
		(_modpath parallel unknown 0 468
			(_port PADDO in )
			(_port crc14 out )
		)
	)
)
I 000038 56 113 1533588743799 crc_13_
(_unit crc_13_
	(_specify
		(_modpath parallel unknown 0 480
			(_port PADDO in )
			(_port crc13 out )
		)
	)
)
I 000038 56 113 1533588743801 crc_12_
(_unit crc_12_
	(_specify
		(_modpath parallel unknown 0 492
			(_port PADDO in )
			(_port crc12 out )
		)
	)
)
I 000038 56 113 1533588743803 crc_11_
(_unit crc_11_
	(_specify
		(_modpath parallel unknown 0 504
			(_port PADDO in )
			(_port crc11 out )
		)
	)
)
I 000038 56 113 1533588743805 crc_10_
(_unit crc_10_
	(_specify
		(_modpath parallel unknown 0 516
			(_port PADDO in )
			(_port crc10 out )
		)
	)
)
I 000037 56 111 1533588743807 crc_9_
(_unit crc_9_
	(_specify
		(_modpath parallel unknown 0 528
			(_port PADDO in )
			(_port crc9 out )
		)
	)
)
I 000037 56 111 1533588743809 crc_8_
(_unit crc_8_
	(_specify
		(_modpath parallel unknown 0 540
			(_port PADDO in )
			(_port crc8 out )
		)
	)
)
I 000037 56 111 1533588743811 crc_7_
(_unit crc_7_
	(_specify
		(_modpath parallel unknown 0 552
			(_port PADDO in )
			(_port crc7 out )
		)
	)
)
I 000037 56 111 1533588743813 crc_6_
(_unit crc_6_
	(_specify
		(_modpath parallel unknown 0 564
			(_port PADDO in )
			(_port crc6 out )
		)
	)
)
I 000037 56 111 1533588743815 crc_5_
(_unit crc_5_
	(_specify
		(_modpath parallel unknown 0 576
			(_port PADDO in )
			(_port crc5 out )
		)
	)
)
I 000037 56 111 1533588743817 crc_4_
(_unit crc_4_
	(_specify
		(_modpath parallel unknown 0 588
			(_port PADDO in )
			(_port crc4 out )
		)
	)
)
I 000037 56 111 1533588743819 crc_3_
(_unit crc_3_
	(_specify
		(_modpath parallel unknown 0 600
			(_port PADDO in )
			(_port crc3 out )
		)
	)
)
I 000037 56 111 1533588743821 crc_2_
(_unit crc_2_
	(_specify
		(_modpath parallel unknown 0 612
			(_port PADDO in )
			(_port crc2 out )
		)
	)
)
I 000037 56 111 1533588743823 crc_1_
(_unit crc_1_
	(_specify
		(_modpath parallel unknown 0 624
			(_port PADDO in )
			(_port crc1 out )
		)
	)
)
I 000037 56 111 1533588743825 crc_0_
(_unit crc_0_
	(_specify
		(_modpath parallel unknown 0 636
			(_port PADDO in )
			(_port crc0 out )
		)
	)
)
I 000038 56 217 1533588743827 data_7_
(_unit data_7_
	(_specify
		(_modpath parallel unknown 0 646
			(_port data7 in )
			(_port PADDI out )
		)
		(_tchk width 0 647
			(_port data7 (posedge))
		)
		(_tchk width 0 648
			(_port data7 (negedge))
		)
	)
)
I 000038 56 217 1533588743829 data_6_
(_unit data_6_
	(_specify
		(_modpath parallel unknown 0 658
			(_port data6 in )
			(_port PADDI out )
		)
		(_tchk width 0 659
			(_port data6 (posedge))
		)
		(_tchk width 0 660
			(_port data6 (negedge))
		)
	)
)
I 000038 56 217 1533588743831 data_5_
(_unit data_5_
	(_specify
		(_modpath parallel unknown 0 670
			(_port data5 in )
			(_port PADDI out )
		)
		(_tchk width 0 671
			(_port data5 (posedge))
		)
		(_tchk width 0 672
			(_port data5 (negedge))
		)
	)
)
I 000038 56 217 1533588743833 data_4_
(_unit data_4_
	(_specify
		(_modpath parallel unknown 0 682
			(_port data4 in )
			(_port PADDI out )
		)
		(_tchk width 0 683
			(_port data4 (posedge))
		)
		(_tchk width 0 684
			(_port data4 (negedge))
		)
	)
)
I 000038 56 217 1533588743835 data_3_
(_unit data_3_
	(_specify
		(_modpath parallel unknown 0 694
			(_port data3 in )
			(_port PADDI out )
		)
		(_tchk width 0 695
			(_port data3 (posedge))
		)
		(_tchk width 0 696
			(_port data3 (negedge))
		)
	)
)
I 000038 56 217 1533588743837 data_2_
(_unit data_2_
	(_specify
		(_modpath parallel unknown 0 706
			(_port data2 in )
			(_port PADDI out )
		)
		(_tchk width 0 707
			(_port data2 (posedge))
		)
		(_tchk width 0 708
			(_port data2 (negedge))
		)
	)
)
I 000038 56 217 1533588743839 data_1_
(_unit data_1_
	(_specify
		(_modpath parallel unknown 0 718
			(_port data1 in )
			(_port PADDI out )
		)
		(_tchk width 0 719
			(_port data1 (posedge))
		)
		(_tchk width 0 720
			(_port data1 (negedge))
		)
	)
)
I 000038 56 217 1533588743841 data_0_
(_unit data_0_
	(_specify
		(_modpath parallel unknown 0 730
			(_port data0 in )
			(_port PADDI out )
		)
		(_tchk width 0 731
			(_port data0 (posedge))
		)
		(_tchk width 0 732
			(_port data0 (negedge))
		)
	)
)
I 000037 56 219 1533588743843 enable
(_unit enable
	(_specify
		(_modpath parallel unknown 0 742
			(_port enable in )
			(_port PADDI out )
		)
		(_tchk width 0 743
			(_port enable (posedge))
		)
		(_tchk width 0 744
			(_port enable (negedge))
		)
	)
)
I 000034 56 207 1533588743845 clk
(_unit clk
	(_specify
		(_modpath parallel unknown 0 754
			(_port clk in )
			(_port PADDI out )
		)
		(_tchk width 0 755
			(_port clk (posedge))
		)
		(_tchk width 0 756
			(_port clk (negedge))
		)
	)
)
I 000039 56 33 1533588743847 GSR_INSTa
(_unit GSR_INSTa
	(_specify
	)
)
I 000038 56 451 1533588785383 SLICE_1
(_unit SLICE_1
	(_specify
		(_modpath parallel unknown 0 259
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 260
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 261
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 262
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 263
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 264
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 909 1533588785385 SLICE_2
(_unit SLICE_2
	(_specify
		(_modpath parallel unknown 0 304
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 305
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 306
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 307
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 308
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 309
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 310
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 311
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 312
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 313
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 314
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 315
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 832 1533588785387 SLICE_3
(_unit SLICE_3
	(_specify
		(_modpath parallel unknown 0 343
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 344
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 345
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 346
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 347
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 348
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 349
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 350
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 351
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 352
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 353
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 563 1533588785389 SLICE_4
(_unit SLICE_4
	(_specify
		(_modpath parallel unknown 0 376
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 377
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 378
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 379
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 380
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 381
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 382
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 563 1533588785391 SLICE_5
(_unit SLICE_5
	(_specify
		(_modpath parallel unknown 0 405
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 406
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 407
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 408
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 409
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 410
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 411
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 563 1533588785393 SLICE_6
(_unit SLICE_6
	(_specify
		(_modpath parallel unknown 0 424
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 425
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 426
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 427
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 428
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 429
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 430
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 563 1533588785395 SLICE_7
(_unit SLICE_7
	(_specify
		(_modpath parallel unknown 0 443
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 444
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 445
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 446
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 447
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 448
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 449
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 563 1533588785397 SLICE_8
(_unit SLICE_8
	(_specify
		(_modpath parallel unknown 0 462
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 463
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 464
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 465
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 466
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 467
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 468
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 563 1533588785399 SLICE_9
(_unit SLICE_9
	(_specify
		(_modpath parallel unknown 0 481
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 482
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 483
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 484
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 485
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 486
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 487
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 564 1533588785401 SLICE_10
(_unit SLICE_10
	(_specify
		(_modpath parallel unknown 0 500
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 501
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 502
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 503
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 504
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 505
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 506
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 564 1533588785403 SLICE_11
(_unit SLICE_11
	(_specify
		(_modpath parallel unknown 0 519
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 520
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 521
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 522
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 523
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 524
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 525
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 640 1533588785405 SLICE_12
(_unit SLICE_12
	(_specify
		(_modpath parallel unknown 0 536
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 537
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 538
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 539
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 540
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 541
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 542
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 543
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 488 1533588785407 SLICE_13
(_unit SLICE_13
	(_specify
		(_modpath parallel unknown 0 566
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 567
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 568
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 569
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 570
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 571
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 600 1533588785409 SLICE_14
(_unit SLICE_14
	(_specify
		(_modpath parallel unknown 0 597
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 598
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 599
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 600
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 601
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 602
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 603
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 604
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 336 1533588785411 SLICE_15
(_unit SLICE_15
	(_specify
		(_modpath parallel unknown 0 622
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 623
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 624
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 625
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000039 56 336 1533588785413 SLICE_16
(_unit SLICE_16
	(_specify
		(_modpath parallel unknown 0 643
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 644
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 645
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 646
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000038 56 115 1533588785415 byte_en
(_unit byte_en
	(_specify
		(_modpath parallel unknown 0 658
			(_port IOLDO in )
			(_port byte_en out )
		)
	)
)
I 000044 56 306 1533588785417 byte_en_MGIOL
(_unit byte_en_MGIOL
	(_specify
		(_modpath parallel unknown 0 677
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 678
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 679
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 680
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 223 1533588785419 reset_n
(_unit reset_n
	(_specify
		(_modpath parallel unknown 0 696
			(_port reset_n in )
			(_port PADDI out )
		)
		(_tchk width 0 697
			(_port reset_n (posedge))
		)
		(_tchk width 0 698
			(_port reset_n (negedge))
		)
	)
)
I 000043 56 122 1533588785421 data_type_5_
(_unit data_type_5_
	(_specify
		(_modpath parallel unknown 0 715
			(_port PADDO in )
			(_port datatype5 out )
		)
	)
)
I 000043 56 122 1533588785423 data_type_4_
(_unit data_type_4_
	(_specify
		(_modpath parallel unknown 0 727
			(_port PADDO in )
			(_port datatype4 out )
		)
	)
)
I 000043 56 122 1533588785425 data_type_3_
(_unit data_type_3_
	(_specify
		(_modpath parallel unknown 0 739
			(_port PADDO in )
			(_port datatype3 out )
		)
	)
)
I 000043 56 122 1533588785427 data_type_2_
(_unit data_type_2_
	(_specify
		(_modpath parallel unknown 0 751
			(_port PADDO in )
			(_port datatype2 out )
		)
	)
)
I 000043 56 122 1533588785429 data_type_1_
(_unit data_type_1_
	(_specify
		(_modpath parallel unknown 0 763
			(_port PADDO in )
			(_port datatype1 out )
		)
	)
)
I 000043 56 122 1533588785431 data_type_0_
(_unit data_type_0_
	(_specify
		(_modpath parallel unknown 0 775
			(_port PADDO in )
			(_port datatype0 out )
		)
	)
)
I 000040 56 119 1533588785433 HSYNC_end
(_unit HSYNC_end
	(_specify
		(_modpath parallel unknown 0 787
			(_port PADDO in )
			(_port HSYNC_end out )
		)
	)
)
I 000042 56 123 1533588785435 HSYNC_start
(_unit HSYNC_start
	(_specify
		(_modpath parallel unknown 0 799
			(_port PADDO in )
			(_port HSYNC_start out )
		)
	)
)
I 000040 56 119 1533588785437 VSYNC_end
(_unit VSYNC_end
	(_specify
		(_modpath parallel unknown 0 811
			(_port PADDO in )
			(_port VSYNC_end out )
		)
	)
)
I 000042 56 123 1533588785439 VSYNC_start
(_unit VSYNC_start
	(_specify
		(_modpath parallel unknown 0 823
			(_port PADDO in )
			(_port VSYNC_start out )
		)
	)
)
I 000036 56 215 1533588785441 HSYNC
(_unit HSYNC
	(_specify
		(_modpath parallel unknown 0 833
			(_port HSYNC in )
			(_port PADDI out )
		)
		(_tchk width 0 834
			(_port HSYNC (posedge))
		)
		(_tchk width 0 835
			(_port HSYNC (negedge))
		)
	)
)
I 000042 56 299 1533588785443 HSYNC_MGIOL
(_unit HSYNC_MGIOL
	(_specify
		(_modpath parallel unknown 0 854
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 855
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 856
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 857
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 215 1533588785445 VSYNC
(_unit VSYNC
	(_specify
		(_modpath parallel unknown 0 873
			(_port VSYNC in )
			(_port PADDI out )
		)
		(_tchk width 0 874
			(_port VSYNC (posedge))
		)
		(_tchk width 0 875
			(_port VSYNC (negedge))
		)
	)
)
I 000042 56 299 1533588785447 VSYNC_MGIOL
(_unit VSYNC_MGIOL
	(_specify
		(_modpath parallel unknown 0 889
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 890
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 891
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 892
			(_port CLK_dly (negedge))
		)
	)
)
I 000044 56 124 1533588785449 byte_data_31_
(_unit byte_data_31_
	(_specify
		(_modpath parallel unknown 0 904
			(_port PADDO in )
			(_port bytedata31 out )
		)
	)
)
I 000044 56 124 1533588785451 byte_data_30_
(_unit byte_data_30_
	(_specify
		(_modpath parallel unknown 0 916
			(_port PADDO in )
			(_port bytedata30 out )
		)
	)
)
I 000044 56 124 1533588785453 byte_data_29_
(_unit byte_data_29_
	(_specify
		(_modpath parallel unknown 0 928
			(_port PADDO in )
			(_port bytedata29 out )
		)
	)
)
I 000044 56 124 1533588785455 byte_data_28_
(_unit byte_data_28_
	(_specify
		(_modpath parallel unknown 0 940
			(_port PADDO in )
			(_port bytedata28 out )
		)
	)
)
I 000044 56 124 1533588785457 byte_data_27_
(_unit byte_data_27_
	(_specify
		(_modpath parallel unknown 0 952
			(_port PADDO in )
			(_port bytedata27 out )
		)
	)
)
I 000044 56 124 1533588785459 byte_data_26_
(_unit byte_data_26_
	(_specify
		(_modpath parallel unknown 0 964
			(_port PADDO in )
			(_port bytedata26 out )
		)
	)
)
I 000044 56 124 1533588785461 byte_data_25_
(_unit byte_data_25_
	(_specify
		(_modpath parallel unknown 0 976
			(_port PADDO in )
			(_port bytedata25 out )
		)
	)
)
I 000044 56 124 1533588785463 byte_data_24_
(_unit byte_data_24_
	(_specify
		(_modpath parallel unknown 0 988
			(_port PADDO in )
			(_port bytedata24 out )
		)
	)
)
I 000044 56 125 1533588785465 byte_data_23_
(_unit byte_data_23_
	(_specify
		(_modpath parallel unknown 0 1000
			(_port PADDO in )
			(_port bytedata23 out )
		)
	)
)
I 000044 56 125 1533588785467 byte_data_22_
(_unit byte_data_22_
	(_specify
		(_modpath parallel unknown 0 1012
			(_port PADDO in )
			(_port bytedata22 out )
		)
	)
)
I 000044 56 125 1533588785469 byte_data_21_
(_unit byte_data_21_
	(_specify
		(_modpath parallel unknown 0 1024
			(_port PADDO in )
			(_port bytedata21 out )
		)
	)
)
I 000044 56 125 1533588785471 byte_data_20_
(_unit byte_data_20_
	(_specify
		(_modpath parallel unknown 0 1036
			(_port PADDO in )
			(_port bytedata20 out )
		)
	)
)
I 000044 56 125 1533588785473 byte_data_19_
(_unit byte_data_19_
	(_specify
		(_modpath parallel unknown 0 1048
			(_port PADDO in )
			(_port bytedata19 out )
		)
	)
)
I 000044 56 125 1533588785475 byte_data_18_
(_unit byte_data_18_
	(_specify
		(_modpath parallel unknown 0 1060
			(_port PADDO in )
			(_port bytedata18 out )
		)
	)
)
I 000044 56 125 1533588785477 byte_data_17_
(_unit byte_data_17_
	(_specify
		(_modpath parallel unknown 0 1072
			(_port PADDO in )
			(_port bytedata17 out )
		)
	)
)
I 000044 56 125 1533588785479 byte_data_16_
(_unit byte_data_16_
	(_specify
		(_modpath parallel unknown 0 1084
			(_port PADDO in )
			(_port bytedata16 out )
		)
	)
)
I 000044 56 125 1533588785481 byte_data_15_
(_unit byte_data_15_
	(_specify
		(_modpath parallel unknown 0 1096
			(_port PADDO in )
			(_port bytedata15 out )
		)
	)
)
I 000044 56 125 1533588785483 byte_data_14_
(_unit byte_data_14_
	(_specify
		(_modpath parallel unknown 0 1108
			(_port PADDO in )
			(_port bytedata14 out )
		)
	)
)
I 000044 56 125 1533588785485 byte_data_13_
(_unit byte_data_13_
	(_specify
		(_modpath parallel unknown 0 1120
			(_port PADDO in )
			(_port bytedata13 out )
		)
	)
)
I 000044 56 125 1533588785487 byte_data_12_
(_unit byte_data_12_
	(_specify
		(_modpath parallel unknown 0 1132
			(_port PADDO in )
			(_port bytedata12 out )
		)
	)
)
I 000044 56 125 1533588785489 byte_data_11_
(_unit byte_data_11_
	(_specify
		(_modpath parallel unknown 0 1144
			(_port PADDO in )
			(_port bytedata11 out )
		)
	)
)
I 000044 56 125 1533588785491 byte_data_10_
(_unit byte_data_10_
	(_specify
		(_modpath parallel unknown 0 1156
			(_port PADDO in )
			(_port bytedata10 out )
		)
	)
)
I 000043 56 123 1533588785493 byte_data_9_
(_unit byte_data_9_
	(_specify
		(_modpath parallel unknown 0 1168
			(_port PADDO in )
			(_port bytedata9 out )
		)
	)
)
I 000043 56 123 1533588785495 byte_data_8_
(_unit byte_data_8_
	(_specify
		(_modpath parallel unknown 0 1180
			(_port PADDO in )
			(_port bytedata8 out )
		)
	)
)
I 000043 56 123 1533588785497 byte_data_7_
(_unit byte_data_7_
	(_specify
		(_modpath parallel unknown 0 1192
			(_port IOLDO in )
			(_port bytedata7 out )
		)
	)
)
I 000049 56 315 1533588785499 byte_data_7__MGIOL
(_unit byte_data_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 1206
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1207
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1208
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1209
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588785501 byte_data_6_
(_unit byte_data_6_
	(_specify
		(_modpath parallel unknown 0 1221
			(_port IOLDO in )
			(_port bytedata6 out )
		)
	)
)
I 000049 56 315 1533588785503 byte_data_6__MGIOL
(_unit byte_data_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 1235
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1236
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1237
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1238
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588785505 byte_data_5_
(_unit byte_data_5_
	(_specify
		(_modpath parallel unknown 0 1250
			(_port IOLDO in )
			(_port bytedata5 out )
		)
	)
)
I 000049 56 315 1533588785507 byte_data_5__MGIOL
(_unit byte_data_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 1264
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1265
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1266
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1267
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588785509 byte_data_4_
(_unit byte_data_4_
	(_specify
		(_modpath parallel unknown 0 1279
			(_port IOLDO in )
			(_port bytedata4 out )
		)
	)
)
I 000049 56 315 1533588785511 byte_data_4__MGIOL
(_unit byte_data_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 1293
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1294
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1295
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1296
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588785513 byte_data_3_
(_unit byte_data_3_
	(_specify
		(_modpath parallel unknown 0 1308
			(_port IOLDO in )
			(_port bytedata3 out )
		)
	)
)
I 000049 56 315 1533588785515 byte_data_3__MGIOL
(_unit byte_data_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 1322
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1323
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1324
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1325
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588785517 byte_data_2_
(_unit byte_data_2_
	(_specify
		(_modpath parallel unknown 0 1337
			(_port IOLDO in )
			(_port bytedata2 out )
		)
	)
)
I 000049 56 315 1533588785519 byte_data_2__MGIOL
(_unit byte_data_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 1351
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1352
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1353
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1354
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588785521 byte_data_1_
(_unit byte_data_1_
	(_specify
		(_modpath parallel unknown 0 1366
			(_port IOLDO in )
			(_port bytedata1 out )
		)
	)
)
I 000049 56 315 1533588785523 byte_data_1__MGIOL
(_unit byte_data_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 1380
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1381
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1382
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1383
			(_port CLK_dly (negedge))
		)
	)
)
I 000043 56 123 1533588785525 byte_data_0_
(_unit byte_data_0_
	(_specify
		(_modpath parallel unknown 0 1395
			(_port IOLDO in )
			(_port bytedata0 out )
		)
	)
)
I 000049 56 315 1533588785527 byte_data_0__MGIOL
(_unit byte_data_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 1409
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1410
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1411
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1412
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 230 1533588785529 byte_clk
(_unit byte_clk
	(_specify
		(_modpath parallel unknown 0 1422
			(_port byte_clk in )
			(_port PADDI out )
		)
		(_tchk width 0 1423
			(_port byte_clk (posedge))
		)
		(_tchk width 0 1424
			(_port byte_clk (negedge))
		)
	)
)
I 000042 56 236 1533588785531 PIXDATA_23_
(_unit PIXDATA_23_
	(_specify
		(_modpath parallel unknown 0 1434
			(_port PIXDATA23 in )
			(_port PADDI out )
		)
		(_tchk width 0 1435
			(_port PIXDATA23 (posedge))
		)
		(_tchk width 0 1436
			(_port PIXDATA23 (negedge))
		)
	)
)
I 000042 56 236 1533588785533 PIXDATA_22_
(_unit PIXDATA_22_
	(_specify
		(_modpath parallel unknown 0 1446
			(_port PIXDATA22 in )
			(_port PADDI out )
		)
		(_tchk width 0 1447
			(_port PIXDATA22 (posedge))
		)
		(_tchk width 0 1448
			(_port PIXDATA22 (negedge))
		)
	)
)
I 000042 56 236 1533588785535 PIXDATA_21_
(_unit PIXDATA_21_
	(_specify
		(_modpath parallel unknown 0 1458
			(_port PIXDATA21 in )
			(_port PADDI out )
		)
		(_tchk width 0 1459
			(_port PIXDATA21 (posedge))
		)
		(_tchk width 0 1460
			(_port PIXDATA21 (negedge))
		)
	)
)
I 000042 56 236 1533588785537 PIXDATA_20_
(_unit PIXDATA_20_
	(_specify
		(_modpath parallel unknown 0 1470
			(_port PIXDATA20 in )
			(_port PADDI out )
		)
		(_tchk width 0 1471
			(_port PIXDATA20 (posedge))
		)
		(_tchk width 0 1472
			(_port PIXDATA20 (negedge))
		)
	)
)
I 000042 56 236 1533588785539 PIXDATA_19_
(_unit PIXDATA_19_
	(_specify
		(_modpath parallel unknown 0 1482
			(_port PIXDATA19 in )
			(_port PADDI out )
		)
		(_tchk width 0 1483
			(_port PIXDATA19 (posedge))
		)
		(_tchk width 0 1484
			(_port PIXDATA19 (negedge))
		)
	)
)
I 000042 56 236 1533588785541 PIXDATA_18_
(_unit PIXDATA_18_
	(_specify
		(_modpath parallel unknown 0 1494
			(_port PIXDATA18 in )
			(_port PADDI out )
		)
		(_tchk width 0 1495
			(_port PIXDATA18 (posedge))
		)
		(_tchk width 0 1496
			(_port PIXDATA18 (negedge))
		)
	)
)
I 000042 56 236 1533588785543 PIXDATA_17_
(_unit PIXDATA_17_
	(_specify
		(_modpath parallel unknown 0 1506
			(_port PIXDATA17 in )
			(_port PADDI out )
		)
		(_tchk width 0 1507
			(_port PIXDATA17 (posedge))
		)
		(_tchk width 0 1508
			(_port PIXDATA17 (negedge))
		)
	)
)
I 000042 56 236 1533588785545 PIXDATA_16_
(_unit PIXDATA_16_
	(_specify
		(_modpath parallel unknown 0 1518
			(_port PIXDATA16 in )
			(_port PADDI out )
		)
		(_tchk width 0 1519
			(_port PIXDATA16 (posedge))
		)
		(_tchk width 0 1520
			(_port PIXDATA16 (negedge))
		)
	)
)
I 000042 56 236 1533588785547 PIXDATA_15_
(_unit PIXDATA_15_
	(_specify
		(_modpath parallel unknown 0 1530
			(_port PIXDATA15 in )
			(_port PADDI out )
		)
		(_tchk width 0 1531
			(_port PIXDATA15 (posedge))
		)
		(_tchk width 0 1532
			(_port PIXDATA15 (negedge))
		)
	)
)
I 000042 56 236 1533588785549 PIXDATA_14_
(_unit PIXDATA_14_
	(_specify
		(_modpath parallel unknown 0 1542
			(_port PIXDATA14 in )
			(_port PADDI out )
		)
		(_tchk width 0 1543
			(_port PIXDATA14 (posedge))
		)
		(_tchk width 0 1544
			(_port PIXDATA14 (negedge))
		)
	)
)
I 000042 56 236 1533588785551 PIXDATA_13_
(_unit PIXDATA_13_
	(_specify
		(_modpath parallel unknown 0 1554
			(_port PIXDATA13 in )
			(_port PADDI out )
		)
		(_tchk width 0 1555
			(_port PIXDATA13 (posedge))
		)
		(_tchk width 0 1556
			(_port PIXDATA13 (negedge))
		)
	)
)
I 000042 56 236 1533588785553 PIXDATA_12_
(_unit PIXDATA_12_
	(_specify
		(_modpath parallel unknown 0 1566
			(_port PIXDATA12 in )
			(_port PADDI out )
		)
		(_tchk width 0 1567
			(_port PIXDATA12 (posedge))
		)
		(_tchk width 0 1568
			(_port PIXDATA12 (negedge))
		)
	)
)
I 000042 56 236 1533588785555 PIXDATA_11_
(_unit PIXDATA_11_
	(_specify
		(_modpath parallel unknown 0 1578
			(_port PIXDATA11 in )
			(_port PADDI out )
		)
		(_tchk width 0 1579
			(_port PIXDATA11 (posedge))
		)
		(_tchk width 0 1580
			(_port PIXDATA11 (negedge))
		)
	)
)
I 000042 56 236 1533588785557 PIXDATA_10_
(_unit PIXDATA_10_
	(_specify
		(_modpath parallel unknown 0 1590
			(_port PIXDATA10 in )
			(_port PADDI out )
		)
		(_tchk width 0 1591
			(_port PIXDATA10 (posedge))
		)
		(_tchk width 0 1592
			(_port PIXDATA10 (negedge))
		)
	)
)
I 000041 56 232 1533588785559 PIXDATA_9_
(_unit PIXDATA_9_
	(_specify
		(_modpath parallel unknown 0 1602
			(_port PIXDATA9 in )
			(_port PADDI out )
		)
		(_tchk width 0 1603
			(_port PIXDATA9 (posedge))
		)
		(_tchk width 0 1604
			(_port PIXDATA9 (negedge))
		)
	)
)
I 000041 56 232 1533588785561 PIXDATA_8_
(_unit PIXDATA_8_
	(_specify
		(_modpath parallel unknown 0 1614
			(_port PIXDATA8 in )
			(_port PADDI out )
		)
		(_tchk width 0 1615
			(_port PIXDATA8 (posedge))
		)
		(_tchk width 0 1616
			(_port PIXDATA8 (negedge))
		)
	)
)
I 000041 56 232 1533588785563 PIXDATA_7_
(_unit PIXDATA_7_
	(_specify
		(_modpath parallel unknown 0 1626
			(_port PIXDATA7 in )
			(_port PADDI out )
		)
		(_tchk width 0 1627
			(_port PIXDATA7 (posedge))
		)
		(_tchk width 0 1628
			(_port PIXDATA7 (negedge))
		)
	)
)
I 000041 56 232 1533588785565 PIXDATA_6_
(_unit PIXDATA_6_
	(_specify
		(_modpath parallel unknown 0 1638
			(_port PIXDATA6 in )
			(_port PADDI out )
		)
		(_tchk width 0 1639
			(_port PIXDATA6 (posedge))
		)
		(_tchk width 0 1640
			(_port PIXDATA6 (negedge))
		)
	)
)
I 000041 56 232 1533588785567 PIXDATA_5_
(_unit PIXDATA_5_
	(_specify
		(_modpath parallel unknown 0 1650
			(_port PIXDATA5 in )
			(_port PADDI out )
		)
		(_tchk width 0 1651
			(_port PIXDATA5 (posedge))
		)
		(_tchk width 0 1652
			(_port PIXDATA5 (negedge))
		)
	)
)
I 000041 56 232 1533588785569 PIXDATA_4_
(_unit PIXDATA_4_
	(_specify
		(_modpath parallel unknown 0 1662
			(_port PIXDATA4 in )
			(_port PADDI out )
		)
		(_tchk width 0 1663
			(_port PIXDATA4 (posedge))
		)
		(_tchk width 0 1664
			(_port PIXDATA4 (negedge))
		)
	)
)
I 000041 56 232 1533588785571 PIXDATA_3_
(_unit PIXDATA_3_
	(_specify
		(_modpath parallel unknown 0 1674
			(_port PIXDATA3 in )
			(_port PADDI out )
		)
		(_tchk width 0 1675
			(_port PIXDATA3 (posedge))
		)
		(_tchk width 0 1676
			(_port PIXDATA3 (negedge))
		)
	)
)
I 000041 56 232 1533588785573 PIXDATA_2_
(_unit PIXDATA_2_
	(_specify
		(_modpath parallel unknown 0 1686
			(_port PIXDATA2 in )
			(_port PADDI out )
		)
		(_tchk width 0 1687
			(_port PIXDATA2 (posedge))
		)
		(_tchk width 0 1688
			(_port PIXDATA2 (negedge))
		)
	)
)
I 000041 56 232 1533588785575 PIXDATA_1_
(_unit PIXDATA_1_
	(_specify
		(_modpath parallel unknown 0 1698
			(_port PIXDATA1 in )
			(_port PADDI out )
		)
		(_tchk width 0 1699
			(_port PIXDATA1 (posedge))
		)
		(_tchk width 0 1700
			(_port PIXDATA1 (negedge))
		)
	)
)
I 000041 56 232 1533588785577 PIXDATA_0_
(_unit PIXDATA_0_
	(_specify
		(_modpath parallel unknown 0 1710
			(_port PIXDATA0 in )
			(_port PADDI out )
		)
		(_tchk width 0 1711
			(_port PIXDATA0 (posedge))
		)
		(_tchk width 0 1712
			(_port PIXDATA0 (negedge))
		)
	)
)
I 000033 56 206 1533588785579 DE
(_unit DE
	(_specify
		(_modpath parallel unknown 0 1722
			(_port DE in )
			(_port PADDI out )
		)
		(_tchk width 0 1723
			(_port DE (posedge))
		)
		(_tchk width 0 1724
			(_port DE (negedge))
		)
	)
)
I 000037 56 222 1533588785581 PIXCLK
(_unit PIXCLK
	(_specify
		(_modpath parallel unknown 0 1734
			(_port PIXCLK in )
			(_port PADDI out )
		)
		(_tchk width 0 1735
			(_port PIXCLK (posedge))
		)
		(_tchk width 0 1736
			(_port PIXCLK (negedge))
		)
	)
)
I 000062 56 4167 1533588785583 u_fifo_7_0_pixel2byte_fifo_0_0
(_unit u_fifo_7_0_pixel2byte_fifo_0_0
	(_specify
		(_modpath parallel unknown 0 1766
			(_port RSTA in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1767
			(_port RSTA in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1768
			(_port RSTA in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1769
			(_port RSTA in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1770
			(_port RSTA in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1771
			(_port RSTA in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1772
			(_port RSTA in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1773
			(_port RSTA in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1774
			(_port RSTA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1775
			(_port RSTA in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1776
			(_port CLKA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1777
			(_port CLKB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1778
			(_port CLKB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1779
			(_port CLKB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1780
			(_port CLKB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1781
			(_port CLKB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1782
			(_port CLKB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1783
			(_port CLKB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1784
			(_port CLKB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1785
			(_port CLKB in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1786
			(_port RSTB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1787
			(_port RSTB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1788
			(_port RSTB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1789
			(_port RSTB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1790
			(_port RSTB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1791
			(_port RSTB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1792
			(_port RSTB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1793
			(_port RSTB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1794
			(_port RSTB in )
			(_port EF out )
		)
		(_tchk setuphold 0 1795
			(_port CLKA_dly (posedge))
			(_port DIA7_dly ())
		)
		(_tchk setuphold 0 1796
			(_port CLKA_dly (posedge))
			(_port DIA6_dly ())
		)
		(_tchk setuphold 0 1797
			(_port CLKA_dly (posedge))
			(_port DIA5_dly ())
		)
		(_tchk setuphold 0 1798
			(_port CLKA_dly (posedge))
			(_port DIA4_dly ())
		)
		(_tchk setuphold 0 1799
			(_port CLKA_dly (posedge))
			(_port DIA3_dly ())
		)
		(_tchk setuphold 0 1800
			(_port CLKA_dly (posedge))
			(_port DIA2_dly ())
		)
		(_tchk setuphold 0 1801
			(_port CLKA_dly (posedge))
			(_port DIA1_dly ())
		)
		(_tchk setuphold 0 1802
			(_port CLKA_dly (posedge))
			(_port DIA0_dly ())
		)
		(_tchk setuphold 0 1803
			(_port CLKA_dly (posedge))
			(_port CEA_dly ())
		)
		(_tchk setuphold 0 1804
			(_port CLKA_dly (posedge))
			(_port RSTA_dly ())
		)
		(_tchk setuphold 0 1805
			(_port CLKA_dly (posedge))
			(_port CSA2_dly ())
		)
		(_tchk setuphold 0 1806
			(_port CLKB_dly (posedge))
			(_port CSB2_dly ())
		)
		(_tchk setuphold 0 1807
			(_port CLKA_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1808
			(_port CLKB_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1809
			(_port CLKB_dly (posedge))
			(_port OCEB_dly ())
		)
		(_tchk setuphold 0 1810
			(_port CLKB_dly (posedge))
			(_port CEB_dly ())
		)
		(_tchk width 0 1811
			(_port RSTA_dly (posedge))
		)
		(_tchk width 0 1812
			(_port RSTA_dly (negedge))
		)
		(_tchk width 0 1813
			(_port CLKA_dly (posedge))
		)
		(_tchk width 0 1814
			(_port CLKA_dly (negedge))
		)
		(_tchk width 0 1815
			(_port CLKB_dly (posedge))
		)
		(_tchk width 0 1816
			(_port CLKB_dly (negedge))
		)
		(_tchk width 0 1817
			(_port RSTB_dly (posedge))
		)
		(_tchk width 0 1818
			(_port RSTB_dly (negedge))
		)
	)
)
I 000063 56 4168 1533588785585 u_fifo_15_8_pixel2byte_fifo_0_0
(_unit u_fifo_15_8_pixel2byte_fifo_0_0
	(_specify
		(_modpath parallel unknown 0 1885
			(_port RSTA in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1886
			(_port RSTA in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1887
			(_port RSTA in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1888
			(_port RSTA in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1889
			(_port RSTA in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1890
			(_port RSTA in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1891
			(_port RSTA in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1892
			(_port RSTA in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1893
			(_port RSTA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1894
			(_port RSTA in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1895
			(_port CLKA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1896
			(_port CLKB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1897
			(_port CLKB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1898
			(_port CLKB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1899
			(_port CLKB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1900
			(_port CLKB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1901
			(_port CLKB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1902
			(_port CLKB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1903
			(_port CLKB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1904
			(_port CLKB in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1905
			(_port RSTB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1906
			(_port RSTB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1907
			(_port RSTB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1908
			(_port RSTB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1909
			(_port RSTB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1910
			(_port RSTB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1911
			(_port RSTB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1912
			(_port RSTB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1913
			(_port RSTB in )
			(_port EF out )
		)
		(_tchk setuphold 0 1914
			(_port CLKA_dly (posedge))
			(_port DIA7_dly ())
		)
		(_tchk setuphold 0 1915
			(_port CLKA_dly (posedge))
			(_port DIA6_dly ())
		)
		(_tchk setuphold 0 1916
			(_port CLKA_dly (posedge))
			(_port DIA5_dly ())
		)
		(_tchk setuphold 0 1917
			(_port CLKA_dly (posedge))
			(_port DIA4_dly ())
		)
		(_tchk setuphold 0 1918
			(_port CLKA_dly (posedge))
			(_port DIA3_dly ())
		)
		(_tchk setuphold 0 1919
			(_port CLKA_dly (posedge))
			(_port DIA2_dly ())
		)
		(_tchk setuphold 0 1920
			(_port CLKA_dly (posedge))
			(_port DIA1_dly ())
		)
		(_tchk setuphold 0 1921
			(_port CLKA_dly (posedge))
			(_port DIA0_dly ())
		)
		(_tchk setuphold 0 1922
			(_port CLKA_dly (posedge))
			(_port CEA_dly ())
		)
		(_tchk setuphold 0 1923
			(_port CLKA_dly (posedge))
			(_port RSTA_dly ())
		)
		(_tchk setuphold 0 1924
			(_port CLKA_dly (posedge))
			(_port CSA2_dly ())
		)
		(_tchk setuphold 0 1925
			(_port CLKB_dly (posedge))
			(_port CSB2_dly ())
		)
		(_tchk setuphold 0 1926
			(_port CLKA_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1927
			(_port CLKB_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1928
			(_port CLKB_dly (posedge))
			(_port OCEB_dly ())
		)
		(_tchk setuphold 0 1929
			(_port CLKB_dly (posedge))
			(_port CEB_dly ())
		)
		(_tchk width 0 1930
			(_port RSTA_dly (posedge))
		)
		(_tchk width 0 1931
			(_port RSTA_dly (negedge))
		)
		(_tchk width 0 1932
			(_port CLKA_dly (posedge))
		)
		(_tchk width 0 1933
			(_port CLKA_dly (negedge))
		)
		(_tchk width 0 1934
			(_port CLKB_dly (posedge))
		)
		(_tchk width 0 1935
			(_port CLKB_dly (negedge))
		)
		(_tchk width 0 1936
			(_port RSTB_dly (posedge))
		)
		(_tchk width 0 1937
			(_port RSTB_dly (negedge))
		)
	)
)
I 000064 56 4169 1533588785587 u_fifo_23_16_pixel2byte_fifo_0_0
(_unit u_fifo_23_16_pixel2byte_fifo_0_0
	(_specify
		(_modpath parallel unknown 0 1999
			(_port RSTA in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 2000
			(_port RSTA in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 2001
			(_port RSTA in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 2002
			(_port RSTA in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 2003
			(_port RSTA in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 2004
			(_port RSTA in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 2005
			(_port RSTA in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 2006
			(_port RSTA in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 2007
			(_port RSTA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 2008
			(_port RSTA in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 2009
			(_port CLKA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 2010
			(_port CLKB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 2011
			(_port CLKB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 2012
			(_port CLKB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 2013
			(_port CLKB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 2014
			(_port CLKB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 2015
			(_port CLKB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 2016
			(_port CLKB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 2017
			(_port CLKB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 2018
			(_port CLKB in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 2019
			(_port RSTB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 2020
			(_port RSTB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 2021
			(_port RSTB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 2022
			(_port RSTB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 2023
			(_port RSTB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 2024
			(_port RSTB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 2025
			(_port RSTB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 2026
			(_port RSTB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 2027
			(_port RSTB in )
			(_port EF out )
		)
		(_tchk setuphold 0 2028
			(_port CLKA_dly (posedge))
			(_port DIA7_dly ())
		)
		(_tchk setuphold 0 2029
			(_port CLKA_dly (posedge))
			(_port DIA6_dly ())
		)
		(_tchk setuphold 0 2030
			(_port CLKA_dly (posedge))
			(_port DIA5_dly ())
		)
		(_tchk setuphold 0 2031
			(_port CLKA_dly (posedge))
			(_port DIA4_dly ())
		)
		(_tchk setuphold 0 2032
			(_port CLKA_dly (posedge))
			(_port DIA3_dly ())
		)
		(_tchk setuphold 0 2033
			(_port CLKA_dly (posedge))
			(_port DIA2_dly ())
		)
		(_tchk setuphold 0 2034
			(_port CLKA_dly (posedge))
			(_port DIA1_dly ())
		)
		(_tchk setuphold 0 2035
			(_port CLKA_dly (posedge))
			(_port DIA0_dly ())
		)
		(_tchk setuphold 0 2036
			(_port CLKA_dly (posedge))
			(_port CEA_dly ())
		)
		(_tchk setuphold 0 2037
			(_port CLKA_dly (posedge))
			(_port RSTA_dly ())
		)
		(_tchk setuphold 0 2038
			(_port CLKA_dly (posedge))
			(_port CSA2_dly ())
		)
		(_tchk setuphold 0 2039
			(_port CLKB_dly (posedge))
			(_port CSB2_dly ())
		)
		(_tchk setuphold 0 2040
			(_port CLKA_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 2041
			(_port CLKB_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 2042
			(_port CLKB_dly (posedge))
			(_port OCEB_dly ())
		)
		(_tchk setuphold 0 2043
			(_port CLKB_dly (posedge))
			(_port CEB_dly ())
		)
		(_tchk width 0 2044
			(_port RSTA_dly (posedge))
		)
		(_tchk width 0 2045
			(_port RSTA_dly (negedge))
		)
		(_tchk width 0 2046
			(_port CLKA_dly (posedge))
		)
		(_tchk width 0 2047
			(_port CLKA_dly (negedge))
		)
		(_tchk width 0 2048
			(_port CLKB_dly (posedge))
		)
		(_tchk width 0 2049
			(_port CLKB_dly (negedge))
		)
		(_tchk width 0 2050
			(_port RSTB_dly (posedge))
		)
		(_tchk width 0 2051
			(_port RSTB_dly (negedge))
		)
	)
)
I 000038 56 32 1533588785589 GSR_INST
(_unit GSR_INST
	(_specify
	)
)
I 000039 56 756 1533588785645 SLICEb_0
(_unit SLICEb_0
	(_specify
		(_modpath parallel unknown 0 955
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 956
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 957
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 958
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 959
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 960
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 961
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 962
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk width 0 963
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 964
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 1288 1533588785647 u_PH_DLY_FIFO_SLICEb_1
(_unit u_PH_DLY_FIFO_SLICEb_1
	(_specify
		(_modpath parallel unknown 0 1008
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1009
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1010
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1011
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1012
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1013
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1014
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1015
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1016
			(_port FCI in )
			(_port F1 out )
		)
		(_tchk setuphold 0 1017
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1018
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1019
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1020
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1021
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1022
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1023
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1024
			(_port CLK_dly (negedge))
		)
	)
)
I 000053 56 662 1533588785649 u_PH_DLY_FIFO_SLICEb_2
(_unit u_PH_DLY_FIFO_SLICEb_2
	(_specify
		(_modpath parallel unknown 0 1051
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1052
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1053
			(_port FCI in )
			(_port F0 out )
		)
		(_tchk setuphold 0 1054
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1055
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1056
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1057
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1058
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1059
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 1210 1533588785651 u_PH_DLY_FIFO_SLICEb_3
(_unit u_PH_DLY_FIFO_SLICEb_3
	(_specify
		(_modpath parallel unknown 0 1084
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1085
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1086
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1087
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1088
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1089
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1090
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1091
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1092
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1093
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1094
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1095
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1096
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1097
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1098
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1099
			(_port CLK_dly (negedge))
		)
	)
)
I 000052 56 46 1533588785653 u_PH_DLY_FIFO_SLICEb_4
(_unit u_PH_DLY_FIFO_SLICEb_4
	(_specify
	)
)
I 000054 56 1523 1533588785655 u_PH_DLY_FIFO_SLICEb_5
(_unit u_PH_DLY_FIFO_SLICEb_5
	(_specify
		(_modpath parallel unknown 0 1135
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1136
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1137
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1138
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1139
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1140
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1141
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1142
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1143
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1144
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1145
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1146
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1147
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1148
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1149
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1150
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1151
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1152
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1153
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1154
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 1288 1533588785657 u_PH_DLY_FIFO_SLICEb_6
(_unit u_PH_DLY_FIFO_SLICEb_6
	(_specify
		(_modpath parallel unknown 0 1178
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1179
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1180
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1181
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1182
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1183
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1184
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1185
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1186
			(_port FCI in )
			(_port F1 out )
		)
		(_tchk setuphold 0 1187
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1188
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1189
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1190
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1191
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1192
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1193
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1194
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 458 1533588785659 SLICEb_7
(_unit SLICEb_7
	(_specify
		(_modpath parallel unknown 0 1212
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1213
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 1214
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1215
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 1216
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1217
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 1523 1533588785661 u_PH_DLY_FIFO_SLICEb_8
(_unit u_PH_DLY_FIFO_SLICEb_8
	(_specify
		(_modpath parallel unknown 0 1235
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1236
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1237
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1238
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1239
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1240
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1241
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1242
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1243
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1244
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1245
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1246
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1247
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1248
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1249
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1250
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1251
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1252
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1253
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1254
			(_port CLK_dly (negedge))
		)
	)
)
I 000053 56 975 1533588785663 u_PH_DLY_FIFO_SLICEb_9
(_unit u_PH_DLY_FIFO_SLICEb_9
	(_specify
		(_modpath parallel unknown 0 1273
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1274
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1275
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1276
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1277
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1278
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 1279
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1280
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1281
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1282
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1283
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1284
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1285
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 663 1533588785665 u_PH_DLY_FIFO_SLICEb_10
(_unit u_PH_DLY_FIFO_SLICEb_10
	(_specify
		(_modpath parallel unknown 0 1301
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1302
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1303
			(_port FCI in )
			(_port F0 out )
		)
		(_tchk setuphold 0 1304
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1305
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1306
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1307
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1308
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1309
			(_port CLK_dly (negedge))
		)
	)
)
I 000054 56 976 1533588785667 u_PH_DLY_FIFO_SLICEb_11
(_unit u_PH_DLY_FIFO_SLICEb_11
	(_specify
		(_modpath parallel unknown 0 1328
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1329
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1330
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1331
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1332
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1333
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 1334
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1335
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1336
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1337
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1338
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1339
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1340
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1211 1533588785669 u_PH_DLY_FIFO_SLICEb_12
(_unit u_PH_DLY_FIFO_SLICEb_12
	(_specify
		(_modpath parallel unknown 0 1359
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1360
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1361
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1362
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1363
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1364
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1365
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1366
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1367
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1368
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1369
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1370
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1371
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1372
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1373
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1374
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1211 1533588785671 u_PH_DLY_FIFO_SLICEb_13
(_unit u_PH_DLY_FIFO_SLICEb_13
	(_specify
		(_modpath parallel unknown 0 1393
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1394
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1395
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1396
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1397
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1398
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1399
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1400
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1401
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1402
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1403
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1404
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1405
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1406
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1407
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1408
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1211 1533588785673 u_PH_DLY_FIFO_SLICEb_14
(_unit u_PH_DLY_FIFO_SLICEb_14
	(_specify
		(_modpath parallel unknown 0 1427
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1428
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1429
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1430
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1431
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1432
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1433
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1434
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1435
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1436
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1437
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1438
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1439
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1440
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1441
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1442
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 497 1533588785675 SLICEb_15
(_unit SLICEb_15
	(_specify
		(_modpath parallel unknown 0 1456
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1457
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1458
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1459
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1460
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1461
			(_port FCI in )
			(_port F1 out )
		)
	)
)
I 000041 56 1042 1533588785677 SLICEb_16
(_unit SLICEb_16
	(_specify
		(_modpath parallel unknown 0 1485
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1486
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1487
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1488
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1489
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1490
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1491
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1492
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1493
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1494
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1495
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1496
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1497
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588785679 SLICEb_17
(_unit SLICEb_17
	(_specify
		(_modpath parallel unknown 0 1521
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1522
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1523
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1524
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1525
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1526
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1527
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1528
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1529
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1530
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1531
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1532
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1533
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588785681 SLICEb_18
(_unit SLICEb_18
	(_specify
		(_modpath parallel unknown 0 1547
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1548
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1549
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1550
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1551
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1552
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1553
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1554
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1555
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1556
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1557
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1558
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1559
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588785683 SLICEb_19
(_unit SLICEb_19
	(_specify
		(_modpath parallel unknown 0 1573
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1574
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1575
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1576
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1577
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1578
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1579
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1580
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1581
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1582
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1583
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1584
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1585
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588785685 SLICEb_20
(_unit SLICEb_20
	(_specify
		(_modpath parallel unknown 0 1599
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1600
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1601
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1602
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1603
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1604
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1605
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1606
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1607
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1608
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1609
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1610
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1611
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588785687 SLICEb_21
(_unit SLICEb_21
	(_specify
		(_modpath parallel unknown 0 1625
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1626
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1627
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1628
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1629
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1630
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1631
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1632
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1633
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1634
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1635
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1636
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1637
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000041 56 1042 1533588785689 SLICEb_22
(_unit SLICEb_22
	(_specify
		(_modpath parallel unknown 0 1651
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1652
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1653
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1654
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1655
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1656
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1657
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1658
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1659
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1660
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1661
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1662
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1663
			(_port FCI in )
			(_port FCO out )
		)
	)
)
I 000040 56 189 1533588785691 SLICEb_23
(_unit SLICEb_23
	(_specify
		(_modpath parallel unknown 0 1677
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1678
			(_port A1 in )
			(_port FCO out )
		)
	)
)
I 000040 56 534 1533588785693 SLICEb_24
(_unit SLICEb_24
	(_specify
		(_modpath parallel unknown 0 1705
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1706
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1707
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1708
			(_port FCI in )
			(_port F0 out )
		)
		(_tchk setuphold 0 1709
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1710
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1711
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588785695 SLICEb_25
(_unit SLICEb_25
	(_specify
		(_modpath parallel unknown 0 1741
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1742
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1743
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1744
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1745
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1746
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1747
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1748
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1749
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1750
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1751
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1752
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1753
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1754
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1755
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1756
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1757
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1758
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1759
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588785697 SLICEb_26
(_unit SLICEb_26
	(_specify
		(_modpath parallel unknown 0 1789
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1790
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1791
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1792
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1793
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1794
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1795
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1796
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1797
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1798
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1799
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1800
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1801
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1802
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1803
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1804
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1805
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1806
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1807
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588785699 SLICEb_27
(_unit SLICEb_27
	(_specify
		(_modpath parallel unknown 0 1827
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1828
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1829
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1830
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1831
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1832
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1833
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1834
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1835
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1836
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1837
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1838
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1839
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1840
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1841
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1842
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1843
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1844
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1845
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588785701 SLICEb_28
(_unit SLICEb_28
	(_specify
		(_modpath parallel unknown 0 1865
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1866
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1867
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1868
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1869
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1870
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1871
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1872
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1873
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1874
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1875
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1876
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1877
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1878
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1879
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1880
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1881
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1882
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1883
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588785703 SLICEb_29
(_unit SLICEb_29
	(_specify
		(_modpath parallel unknown 0 1903
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1904
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1905
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1906
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1907
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1908
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1909
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1910
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1911
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1912
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1913
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1914
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1915
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1916
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1917
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1918
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1919
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1920
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1921
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588785705 SLICEb_30
(_unit SLICEb_30
	(_specify
		(_modpath parallel unknown 0 1941
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1942
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1943
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1944
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1945
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1946
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1947
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1948
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1949
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1950
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1951
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1952
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1953
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1954
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1955
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1956
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1957
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1958
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1959
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1470 1533588785707 SLICEb_31
(_unit SLICEb_31
	(_specify
		(_modpath parallel unknown 0 1979
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1980
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1981
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1982
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1983
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1984
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1985
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1986
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1987
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1988
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1989
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1990
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1991
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1992
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1993
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1994
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1995
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1996
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1997
			(_port CLK_dly (negedge))
		)
	)
)
I 000062 56 531 1533588785709 q_byte_datab_CR31_ram_SLICEb_32
(_unit q_byte_datab_CR31_ram_SLICEb_32
	(_specify
		(_modpath parallel unknown 0 2017
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2018
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2019
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2020
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2021
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2022
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
I 000063 56 1119 1533588785711 q_byte_datab_CR31_ram_SLICEb_33
(_unit q_byte_datab_CR31_ram_SLICEb_33
	(_specify
		(_modpath parallel unknown 0 2045
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2046
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2047
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2048
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2049
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2050
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2051
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2052
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2053
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2054
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2055
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2056
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2057
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2058
			(_port WCK_dly (negedge))
		)
	)
)
I 000063 56 1119 1533588785713 q_byte_datab_CR31_ram_SLICEb_34
(_unit q_byte_datab_CR31_ram_SLICEb_34
	(_specify
		(_modpath parallel unknown 0 2087
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2088
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2089
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2090
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2091
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2092
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2093
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2094
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2095
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2096
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2097
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2098
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2099
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2100
			(_port WCK_dly (negedge))
		)
	)
)
I 000059 56 608 1533588785715 u_PH_DLY_FIFO_fifo_pfu_0_6_1
(_unit u_PH_DLY_FIFO_fifo_pfu_0_6_1
	(_specify
		(_modpath parallel unknown 0 2131
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2132
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2133
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2134
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2135
			(_port C0 in )
			(_port WADO2 out )
		)
		(_modpath parallel unknown 0 2136
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2137
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
I 000060 56 2206 1533588785717 u_PH_DLY_FIFO_fifo_pfu_0_6_0
(_unit u_PH_DLY_FIFO_fifo_pfu_0_6_0
	(_specify
		(_modpath parallel unknown 0 2160
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2161
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2162
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2163
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2164
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2165
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2166
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2167
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2168
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2169
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2170
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2171
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2172
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2173
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2174
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2175
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2176
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2177
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2178
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2179
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2180
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2181
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2182
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2183
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2184
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2185
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2186
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2187
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2188
			(_port CLK_dly (negedge))
		)
	)
)
I 000058 56 2204 1533588785719 u_PH_DLY_FIFO_fifo_pfu_0_6
(_unit u_PH_DLY_FIFO_fifo_pfu_0_6
	(_specify
		(_modpath parallel unknown 0 2211
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2212
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2213
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2214
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2215
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2216
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2217
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2218
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2219
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2220
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2221
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2222
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2223
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2224
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2225
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2226
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2227
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2228
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2229
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2230
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2231
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2232
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2233
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2234
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2235
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2236
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2237
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2238
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2239
			(_port CLK_dly (negedge))
		)
	)
)
I 000059 56 608 1533588785721 u_PH_DLY_FIFO_fifo_pfu_0_7_3
(_unit u_PH_DLY_FIFO_fifo_pfu_0_7_3
	(_specify
		(_modpath parallel unknown 0 2259
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2260
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2261
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2262
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2263
			(_port C0 in )
			(_port WADO2 out )
		)
		(_modpath parallel unknown 0 2264
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2265
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
I 000058 56 2204 1533588785723 u_PH_DLY_FIFO_fifo_pfu_0_7
(_unit u_PH_DLY_FIFO_fifo_pfu_0_7
	(_specify
		(_modpath parallel unknown 0 2288
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2289
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2290
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2291
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2292
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2293
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2294
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2295
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2296
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2297
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2298
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2299
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2300
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2301
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2302
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2303
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2304
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2305
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2306
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2307
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2308
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2309
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2310
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2311
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2312
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2313
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2314
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2315
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2316
			(_port CLK_dly (negedge))
		)
	)
)
I 000060 56 2206 1533588785725 u_PH_DLY_FIFO_fifo_pfu_0_7_2
(_unit u_PH_DLY_FIFO_fifo_pfu_0_7_2
	(_specify
		(_modpath parallel unknown 0 2339
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2340
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2341
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2342
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2343
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2344
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2345
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2346
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2347
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2348
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2349
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2350
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2351
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2352
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2353
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2354
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2355
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2356
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2357
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2358
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2359
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2360
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2361
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2362
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2363
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2364
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2365
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2366
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2367
			(_port CLK_dly (negedge))
		)
	)
)
I 000064 56 533 1533588785727 q_byte_datab_CR31_ram_0_SLICEb_41
(_unit q_byte_datab_CR31_ram_0_SLICEb_41
	(_specify
		(_modpath parallel unknown 0 2387
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2388
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2389
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2390
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2391
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2392
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
I 000065 56 1121 1533588785729 q_byte_datab_CR31_ram_0_SLICEb_42
(_unit q_byte_datab_CR31_ram_0_SLICEb_42
	(_specify
		(_modpath parallel unknown 0 2410
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2411
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2412
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2413
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2414
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2415
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2416
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2417
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2418
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2419
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2420
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2421
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2422
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2423
			(_port WCK_dly (negedge))
		)
	)
)
I 000065 56 1121 1533588785731 q_byte_datab_CR31_ram_0_SLICEb_43
(_unit q_byte_datab_CR31_ram_0_SLICEb_43
	(_specify
		(_modpath parallel unknown 0 2441
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2442
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2443
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2444
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2445
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2446
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2447
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2448
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2449
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2450
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2451
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2452
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2453
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2454
			(_port WCK_dly (negedge))
		)
	)
)
I 000040 56 610 1533588785733 SLICEb_44
(_unit SLICEb_44
	(_specify
		(_modpath parallel unknown 0 2469
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2470
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2471
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2472
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2473
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2474
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2475
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2476
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 610 1533588785735 SLICEb_45
(_unit SLICEb_45
	(_specify
		(_modpath parallel unknown 0 2496
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2497
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2498
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2499
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2500
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2501
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2502
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2503
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 999 1533588785737 SLICEb_46
(_unit SLICEb_46
	(_specify
		(_modpath parallel unknown 0 2527
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2528
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2529
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2530
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2531
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2532
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2533
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2534
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2535
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2536
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2537
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 2538
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2539
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 460 1533588785739 SLICEb_48
(_unit SLICEb_48
	(_specify
		(_modpath parallel unknown 0 2566
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2567
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2568
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2569
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 2570
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2571
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 921 1533588785741 SLICEb_50
(_unit SLICEb_50
	(_specify
		(_modpath parallel unknown 0 2593
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2594
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2595
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2596
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2597
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2598
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2599
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2600
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2601
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2602
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2603
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2604
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 769 1533588785743 SLICEb_51
(_unit SLICEb_51
	(_specify
		(_modpath parallel unknown 0 2632
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2633
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2634
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2635
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2636
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2637
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2638
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2639
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2640
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2641
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1000 1533588785745 SLICEb_52
(_unit SLICEb_52
	(_specify
		(_modpath parallel unknown 0 2670
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2671
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2672
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2673
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2674
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2675
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2676
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2677
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2678
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2679
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2680
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2681
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2682
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 768 1533588785747 SLICEb_53
(_unit SLICEb_53
	(_specify
		(_modpath parallel unknown 0 2709
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2710
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2711
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2712
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2713
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2714
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2715
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2716
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 2717
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2718
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 764 1533588785749 SLICEb_54
(_unit SLICEb_54
	(_specify
		(_modpath parallel unknown 0 2739
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2740
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2741
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2742
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2743
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2744
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2745
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2746
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2747
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2748
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 841 1533588785751 SLICEb_55
(_unit SLICEb_55
	(_specify
		(_modpath parallel unknown 0 2775
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2776
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2777
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2778
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2779
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2780
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2781
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2782
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2783
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2784
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2785
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 841 1533588785753 SLICEb_56
(_unit SLICEb_56
	(_specify
		(_modpath parallel unknown 0 2813
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2814
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2815
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2816
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2817
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2818
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2819
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2820
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2821
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2822
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2823
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 918 1533588785755 SLICEb_57
(_unit SLICEb_57
	(_specify
		(_modpath parallel unknown 0 2845
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2846
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2847
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2848
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2849
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2850
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2851
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2852
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2853
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2854
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2855
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2856
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 844 1533588785757 SLICEb_58
(_unit SLICEb_58
	(_specify
		(_modpath parallel unknown 0 2883
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2884
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2885
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2886
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2887
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2888
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2889
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2890
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2891
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2892
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2893
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1157 1533588785759 SLICEb_59
(_unit SLICEb_59
	(_specify
		(_modpath parallel unknown 0 2917
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2918
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2919
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2920
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2921
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2922
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2923
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2924
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2925
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2926
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2927
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2928
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2929
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2930
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2931
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1157 1533588785761 SLICEb_60
(_unit SLICEb_60
	(_specify
		(_modpath parallel unknown 0 2955
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2956
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2957
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2958
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2959
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2960
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2961
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2962
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2963
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2964
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2965
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2966
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2967
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2968
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2969
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1157 1533588785763 SLICEb_61
(_unit SLICEb_61
	(_specify
		(_modpath parallel unknown 0 2988
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2989
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2990
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2991
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2992
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2993
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2994
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2995
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2996
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2997
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2998
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2999
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3000
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 3001
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3002
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 690 1533588785765 SLICEb_65
(_unit SLICEb_65
	(_specify
		(_modpath parallel unknown 0 3019
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3020
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3021
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3022
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3023
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 3024
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3025
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 3026
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3027
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 692 1533588785767 SLICEb_66
(_unit SLICEb_66
	(_specify
		(_modpath parallel unknown 0 3057
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3058
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3059
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3060
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3061
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3062
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 3063
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 3064
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3065
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1210 1533588785769 u_PH_DLY_FIFO_SLICEb_67
(_unit u_PH_DLY_FIFO_SLICEb_67
	(_specify
		(_modpath parallel unknown 0 3089
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3090
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3091
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3092
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3093
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3094
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3095
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3096
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3097
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 3098
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3099
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3100
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3101
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3102
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3103
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3104
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1209 1533588785771 u_PH_DLY_FIFO_SLICEb_68
(_unit u_PH_DLY_FIFO_SLICEb_68
	(_specify
		(_modpath parallel unknown 0 3123
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3124
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3125
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3126
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3127
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3128
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3129
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3130
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3131
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3132
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3133
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3134
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3135
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3136
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3137
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3138
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1210 1533588785773 u_PH_DLY_FIFO_SLICEb_75
(_unit u_PH_DLY_FIFO_SLICEb_75
	(_specify
		(_modpath parallel unknown 0 3157
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3158
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3159
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3160
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3161
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3162
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3163
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3164
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3165
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 3166
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3167
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3168
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3169
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3170
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3171
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3172
			(_port CLK_dly (negedge))
		)
	)
)
I 000055 56 1209 1533588785775 u_PH_DLY_FIFO_SLICEb_76
(_unit u_PH_DLY_FIFO_SLICEb_76
	(_specify
		(_modpath parallel unknown 0 3191
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3192
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3193
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3194
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3195
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3196
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3197
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3198
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3199
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3200
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3201
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3202
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3203
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3204
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3205
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3206
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 886 1533588785777 SLICEb_81
(_unit SLICEb_81
	(_specify
		(_modpath parallel unknown 0 3223
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3224
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3225
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3226
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3227
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3228
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3229
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3230
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3231
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3232
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3233
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3234
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 1348 1533588785779 SLICEb_82
(_unit SLICEb_82
	(_specify
		(_modpath parallel unknown 0 3258
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3259
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3260
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3261
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3262
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3263
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3264
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3265
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3266
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3267
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3268
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3269
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3270
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3271
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3272
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3273
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3274
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3275
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 572 1533588785781 SLICEb_83
(_unit SLICEb_83
	(_specify
		(_modpath parallel unknown 0 3288
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3289
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3290
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3291
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3292
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3293
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3294
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588785783 SLICEb_84
(_unit SLICEb_84
	(_specify
		(_modpath parallel unknown 0 3305
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3306
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3307
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3308
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3309
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3310
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3311
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3312
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 495 1533588785785 SLICEb_85
(_unit SLICEb_85
	(_specify
		(_modpath parallel unknown 0 3336
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3337
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3338
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3339
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3340
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3341
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588785787 SLICEb_86
(_unit SLICEb_86
	(_specify
		(_modpath parallel unknown 0 3360
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3361
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3362
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3363
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3364
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3365
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3366
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588785789 SLICEb_87
(_unit SLICEb_87
	(_specify
		(_modpath parallel unknown 0 3382
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3383
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3384
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3385
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3386
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3387
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3388
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3389
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588785791 SLICEb_88
(_unit SLICEb_88
	(_specify
		(_modpath parallel unknown 0 3412
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3413
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3414
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3415
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3416
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3417
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3418
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588785793 SLICEb_89
(_unit SLICEb_89
	(_specify
		(_modpath parallel unknown 0 3439
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3440
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3441
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3442
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3443
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3444
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3445
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3446
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588785795 SLICEb_90
(_unit SLICEb_90
	(_specify
		(_modpath parallel unknown 0 3464
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3465
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3466
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3467
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3468
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3469
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3470
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588785797 SLICEb_91
(_unit SLICEb_91
	(_specify
		(_modpath parallel unknown 0 3488
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3489
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3490
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3491
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3492
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3493
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3494
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588785799 SLICEb_92
(_unit SLICEb_92
	(_specify
		(_modpath parallel unknown 0 3505
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3506
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3507
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3508
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3509
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3510
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3511
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3512
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588785801 SLICEb_93
(_unit SLICEb_93
	(_specify
		(_modpath parallel unknown 0 3525
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3526
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3527
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3528
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3529
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3530
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3531
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588785803 SLICEb_94
(_unit SLICEb_94
	(_specify
		(_modpath parallel unknown 0 3547
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3548
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3549
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3550
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3551
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3552
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3553
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3554
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588785805 SLICEb_95
(_unit SLICEb_95
	(_specify
		(_modpath parallel unknown 0 3565
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3566
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3567
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3568
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3569
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3570
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3571
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3572
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 572 1533588785807 SLICEb_96
(_unit SLICEb_96
	(_specify
		(_modpath parallel unknown 0 3596
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3597
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3598
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3599
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3600
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3601
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3602
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 649 1533588785809 SLICEb_97
(_unit SLICEb_97
	(_specify
		(_modpath parallel unknown 0 3613
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3614
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3615
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3616
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3617
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3618
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3619
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3620
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 495 1533588785811 SLICEb_98
(_unit SLICEb_98
	(_specify
		(_modpath parallel unknown 0 3633
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3634
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3635
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3636
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3637
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3638
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000040 56 921 1533588785813 SLICEb_99
(_unit SLICEb_99
	(_specify
		(_modpath parallel unknown 0 3663
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3664
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3665
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3666
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3667
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3668
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3669
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3670
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3671
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3672
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 3673
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3674
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 496 1533588785815 SLICEb_100
(_unit SLICEb_100
	(_specify
		(_modpath parallel unknown 0 3687
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3688
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3689
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3690
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3691
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3692
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 573 1533588785817 SLICEb_101
(_unit SLICEb_101
	(_specify
		(_modpath parallel unknown 0 3707
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3708
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3709
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3710
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3711
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3712
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3713
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000056 56 1363 1533588785819 u_PH_DLY_FIFO_SLICEb_102
(_unit u_PH_DLY_FIFO_SLICEb_102
	(_specify
		(_modpath parallel unknown 0 3732
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3733
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3734
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3735
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3736
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3737
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3738
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3739
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3740
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3741
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3742
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3743
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3744
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3745
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3746
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3747
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3748
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3749
			(_port CLK_dly (negedge))
		)
	)
)
I 000056 56 1360 1533588785821 u_PH_DLY_FIFO_SLICEb_103
(_unit u_PH_DLY_FIFO_SLICEb_103
	(_specify
		(_modpath parallel unknown 0 3778
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3779
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3780
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3781
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3782
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3783
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3784
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3785
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3786
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3787
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3788
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3789
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3790
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3791
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3792
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3793
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3794
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3795
			(_port CLK_dly (negedge))
		)
	)
)
I 000056 56 1360 1533588785823 u_PH_DLY_FIFO_SLICEb_104
(_unit u_PH_DLY_FIFO_SLICEb_104
	(_specify
		(_modpath parallel unknown 0 3819
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3820
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3821
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3822
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3823
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3824
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3825
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3826
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3827
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3828
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3829
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3830
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3831
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3832
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3833
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3834
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3835
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3836
			(_port CLK_dly (negedge))
		)
	)
)
I 000056 56 1363 1533588785825 u_PH_DLY_FIFO_SLICEb_105
(_unit u_PH_DLY_FIFO_SLICEb_105
	(_specify
		(_modpath parallel unknown 0 3855
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3856
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3857
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3858
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3859
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3860
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3861
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3862
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3863
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3864
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3865
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3866
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3867
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3868
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3869
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3870
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3871
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3872
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 650 1533588785827 SLICEb_106
(_unit SLICEb_106
	(_specify
		(_modpath parallel unknown 0 3893
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3894
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3895
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3896
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3897
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3898
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3899
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3900
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588785829 SLICEb_107
(_unit SLICEb_107
	(_specify
		(_modpath parallel unknown 0 3911
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3912
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3913
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3914
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3915
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3916
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3917
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3918
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588785831 SLICEb_108
(_unit SLICEb_108
	(_specify
		(_modpath parallel unknown 0 3929
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3930
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3931
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3932
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3933
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3934
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3935
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3936
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 573 1533588785833 SLICEb_109
(_unit SLICEb_109
	(_specify
		(_modpath parallel unknown 0 3949
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3950
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3951
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3952
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3953
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3954
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3955
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 573 1533588785835 SLICEb_110
(_unit SLICEb_110
	(_specify
		(_modpath parallel unknown 0 3968
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3969
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3970
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3971
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3972
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3973
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3974
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588785837 SLICEb_111
(_unit SLICEb_111
	(_specify
		(_modpath parallel unknown 0 3985
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3986
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3987
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3988
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3989
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3990
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3991
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3992
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588785839 SLICEb_112
(_unit SLICEb_112
	(_specify
		(_modpath parallel unknown 0 4003
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4004
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4005
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4006
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4007
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4008
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4009
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4010
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588785841 SLICEb_113
(_unit SLICEb_113
	(_specify
		(_modpath parallel unknown 0 4021
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4022
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4023
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4024
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4025
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4026
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4027
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4028
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588785843 SLICEb_114
(_unit SLICEb_114
	(_specify
		(_modpath parallel unknown 0 4044
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4045
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4046
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4047
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4048
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4049
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4050
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4051
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588785845 SLICEb_115
(_unit SLICEb_115
	(_specify
		(_modpath parallel unknown 0 4062
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4063
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4064
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4065
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4066
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4067
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4068
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4069
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588785847 SLICEb_116
(_unit SLICEb_116
	(_specify
		(_modpath parallel unknown 0 4080
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4081
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4082
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4083
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4084
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4085
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4086
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4087
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 768 1533588785849 SLICEb_117
(_unit SLICEb_117
	(_specify
		(_modpath parallel unknown 0 4110
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4111
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4112
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4113
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4114
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 4115
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 4116
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 4117
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 4118
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4119
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 650 1533588785851 SLICEb_118
(_unit SLICEb_118
	(_specify
		(_modpath parallel unknown 0 4135
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4136
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4137
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4138
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4139
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4140
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4141
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4142
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 650 1533588785853 SLICEb_119
(_unit SLICEb_119
	(_specify
		(_modpath parallel unknown 0 4154
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4155
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4156
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4157
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4158
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4159
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4160
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4161
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 573 1533588785855 SLICEb_120
(_unit SLICEb_120
	(_specify
		(_modpath parallel unknown 0 4179
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4180
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4181
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4182
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4183
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4184
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4185
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 419 1533588785857 SLICEb_121
(_unit SLICEb_121
	(_specify
		(_modpath parallel unknown 0 4198
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4199
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4200
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4201
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4202
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 342 1533588785859 SLICEb_122
(_unit SLICEb_122
	(_specify
		(_modpath parallel unknown 0 4215
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4216
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4217
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4218
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 342 1533588785861 SLICEb_123
(_unit SLICEb_123
	(_specify
		(_modpath parallel unknown 0 4231
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4232
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4233
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4234
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 342 1533588785863 SLICEb_124
(_unit SLICEb_124
	(_specify
		(_modpath parallel unknown 0 4247
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4248
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4249
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4250
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 342 1533588785865 SLICEb_125
(_unit SLICEb_125
	(_specify
		(_modpath parallel unknown 0 4263
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4264
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4265
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4266
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 496 1533588785867 SLICEb_126
(_unit SLICEb_126
	(_specify
		(_modpath parallel unknown 0 4281
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4282
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4283
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4284
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4285
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4286
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 573 1533588785869 SLICEb_127
(_unit SLICEb_127
	(_specify
		(_modpath parallel unknown 0 4300
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4301
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4302
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4303
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4304
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4305
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4306
			(_port A0 in )
			(_port F0 out )
		)
	)
)
I 000041 56 122 1533588785871 bytepkt_en
(_unit bytepkt_en
	(_specify
		(_modpath parallel unknown 0 4318
			(_port PADDO in )
			(_port bytepkt_en out )
		)
	)
)
I 000039 56 227 1533588785873 reset_nb
(_unit reset_nb
	(_specify
		(_modpath parallel unknown 0 4333
			(_port reset_n in )
			(_port PADDI out )
		)
		(_tchk width 0 4334
			(_port reset_n (posedge))
		)
		(_tchk width 0 4335
			(_port reset_n (negedge))
		)
	)
)
I 000035 56 214 1533588785875 EoTp
(_unit EoTp
	(_specify
		(_modpath parallel unknown 0 4350
			(_port EoTp in )
			(_port PADDI out )
		)
		(_tchk width 0 4351
			(_port EoTp (posedge))
		)
		(_tchk width 0 4352
			(_port EoTp (negedge))
		)
	)
)
I 000042 56 122 1533588785877 bytepkt_31_
(_unit bytepkt_31_
	(_specify
		(_modpath parallel unknown 0 4369
			(_port PADDO in )
			(_port bytepkt31 out )
		)
	)
)
I 000042 56 122 1533588785879 bytepkt_30_
(_unit bytepkt_30_
	(_specify
		(_modpath parallel unknown 0 4381
			(_port PADDO in )
			(_port bytepkt30 out )
		)
	)
)
I 000042 56 122 1533588785881 bytepkt_29_
(_unit bytepkt_29_
	(_specify
		(_modpath parallel unknown 0 4393
			(_port PADDO in )
			(_port bytepkt29 out )
		)
	)
)
I 000042 56 122 1533588785883 bytepkt_28_
(_unit bytepkt_28_
	(_specify
		(_modpath parallel unknown 0 4405
			(_port PADDO in )
			(_port bytepkt28 out )
		)
	)
)
I 000042 56 122 1533588785885 bytepkt_27_
(_unit bytepkt_27_
	(_specify
		(_modpath parallel unknown 0 4417
			(_port PADDO in )
			(_port bytepkt27 out )
		)
	)
)
I 000042 56 122 1533588785887 bytepkt_26_
(_unit bytepkt_26_
	(_specify
		(_modpath parallel unknown 0 4429
			(_port PADDO in )
			(_port bytepkt26 out )
		)
	)
)
I 000042 56 122 1533588785889 bytepkt_25_
(_unit bytepkt_25_
	(_specify
		(_modpath parallel unknown 0 4441
			(_port PADDO in )
			(_port bytepkt25 out )
		)
	)
)
I 000042 56 122 1533588785891 bytepkt_24_
(_unit bytepkt_24_
	(_specify
		(_modpath parallel unknown 0 4453
			(_port PADDO in )
			(_port bytepkt24 out )
		)
	)
)
I 000042 56 122 1533588785893 bytepkt_23_
(_unit bytepkt_23_
	(_specify
		(_modpath parallel unknown 0 4465
			(_port PADDO in )
			(_port bytepkt23 out )
		)
	)
)
I 000042 56 122 1533588785895 bytepkt_22_
(_unit bytepkt_22_
	(_specify
		(_modpath parallel unknown 0 4477
			(_port PADDO in )
			(_port bytepkt22 out )
		)
	)
)
I 000042 56 122 1533588785897 bytepkt_21_
(_unit bytepkt_21_
	(_specify
		(_modpath parallel unknown 0 4489
			(_port PADDO in )
			(_port bytepkt21 out )
		)
	)
)
I 000042 56 122 1533588785899 bytepkt_20_
(_unit bytepkt_20_
	(_specify
		(_modpath parallel unknown 0 4501
			(_port PADDO in )
			(_port bytepkt20 out )
		)
	)
)
I 000042 56 122 1533588785901 bytepkt_19_
(_unit bytepkt_19_
	(_specify
		(_modpath parallel unknown 0 4513
			(_port PADDO in )
			(_port bytepkt19 out )
		)
	)
)
I 000042 56 122 1533588785903 bytepkt_18_
(_unit bytepkt_18_
	(_specify
		(_modpath parallel unknown 0 4525
			(_port PADDO in )
			(_port bytepkt18 out )
		)
	)
)
I 000042 56 122 1533588785905 bytepkt_17_
(_unit bytepkt_17_
	(_specify
		(_modpath parallel unknown 0 4537
			(_port PADDO in )
			(_port bytepkt17 out )
		)
	)
)
I 000042 56 122 1533588785907 bytepkt_16_
(_unit bytepkt_16_
	(_specify
		(_modpath parallel unknown 0 4549
			(_port PADDO in )
			(_port bytepkt16 out )
		)
	)
)
I 000042 56 122 1533588785909 bytepkt_15_
(_unit bytepkt_15_
	(_specify
		(_modpath parallel unknown 0 4561
			(_port PADDO in )
			(_port bytepkt15 out )
		)
	)
)
I 000042 56 122 1533588785911 bytepkt_14_
(_unit bytepkt_14_
	(_specify
		(_modpath parallel unknown 0 4573
			(_port PADDO in )
			(_port bytepkt14 out )
		)
	)
)
I 000042 56 122 1533588785913 bytepkt_13_
(_unit bytepkt_13_
	(_specify
		(_modpath parallel unknown 0 4585
			(_port PADDO in )
			(_port bytepkt13 out )
		)
	)
)
I 000042 56 122 1533588785915 bytepkt_12_
(_unit bytepkt_12_
	(_specify
		(_modpath parallel unknown 0 4597
			(_port PADDO in )
			(_port bytepkt12 out )
		)
	)
)
I 000042 56 122 1533588785917 bytepkt_11_
(_unit bytepkt_11_
	(_specify
		(_modpath parallel unknown 0 4609
			(_port PADDO in )
			(_port bytepkt11 out )
		)
	)
)
I 000042 56 122 1533588785919 bytepkt_10_
(_unit bytepkt_10_
	(_specify
		(_modpath parallel unknown 0 4621
			(_port PADDO in )
			(_port bytepkt10 out )
		)
	)
)
I 000041 56 120 1533588785921 bytepkt_9_
(_unit bytepkt_9_
	(_specify
		(_modpath parallel unknown 0 4633
			(_port PADDO in )
			(_port bytepkt9 out )
		)
	)
)
I 000041 56 120 1533588785923 bytepkt_8_
(_unit bytepkt_8_
	(_specify
		(_modpath parallel unknown 0 4645
			(_port PADDO in )
			(_port bytepkt8 out )
		)
	)
)
I 000041 56 120 1533588785925 bytepkt_7_
(_unit bytepkt_7_
	(_specify
		(_modpath parallel unknown 0 4657
			(_port IOLDO in )
			(_port bytepkt7 out )
		)
	)
)
I 000047 56 313 1533588785927 bytepkt_7__MGIOL
(_unit bytepkt_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 4671
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4672
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4673
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4674
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588785929 bytepkt_6_
(_unit bytepkt_6_
	(_specify
		(_modpath parallel unknown 0 4692
			(_port IOLDO in )
			(_port bytepkt6 out )
		)
	)
)
I 000047 56 313 1533588785931 bytepkt_6__MGIOL
(_unit bytepkt_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 4706
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4707
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4708
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4709
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588785933 bytepkt_5_
(_unit bytepkt_5_
	(_specify
		(_modpath parallel unknown 0 4721
			(_port IOLDO in )
			(_port bytepkt5 out )
		)
	)
)
I 000047 56 313 1533588785935 bytepkt_5__MGIOL
(_unit bytepkt_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 4735
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4736
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4737
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4738
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588785937 bytepkt_4_
(_unit bytepkt_4_
	(_specify
		(_modpath parallel unknown 0 4750
			(_port IOLDO in )
			(_port bytepkt4 out )
		)
	)
)
I 000047 56 313 1533588785939 bytepkt_4__MGIOL
(_unit bytepkt_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 4764
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4765
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4766
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4767
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588785941 bytepkt_3_
(_unit bytepkt_3_
	(_specify
		(_modpath parallel unknown 0 4779
			(_port IOLDO in )
			(_port bytepkt3 out )
		)
	)
)
I 000047 56 313 1533588785943 bytepkt_3__MGIOL
(_unit bytepkt_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 4793
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4794
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4795
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4796
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588785945 bytepkt_2_
(_unit bytepkt_2_
	(_specify
		(_modpath parallel unknown 0 4808
			(_port IOLDO in )
			(_port bytepkt2 out )
		)
	)
)
I 000047 56 313 1533588785947 bytepkt_2__MGIOL
(_unit bytepkt_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 4822
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4823
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4824
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4825
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588785949 bytepkt_1_
(_unit bytepkt_1_
	(_specify
		(_modpath parallel unknown 0 4837
			(_port IOLDO in )
			(_port bytepkt1 out )
		)
	)
)
I 000047 56 313 1533588785951 bytepkt_1__MGIOL
(_unit bytepkt_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 4851
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4852
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4853
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4854
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 120 1533588785953 bytepkt_0_
(_unit bytepkt_0_
	(_specify
		(_modpath parallel unknown 0 4866
			(_port IOLDO in )
			(_port bytepkt0 out )
		)
	)
)
I 000047 56 313 1533588785955 bytepkt_0__MGIOL
(_unit bytepkt_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 4880
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4881
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4882
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4883
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588785957 chksum_15_
(_unit chksum_15_
	(_specify
		(_modpath parallel unknown 0 4893
			(_port chksum15 in )
			(_port PADDI out )
		)
		(_tchk width 0 4894
			(_port chksum15 (posedge))
		)
		(_tchk width 0 4895
			(_port chksum15 (negedge))
		)
	)
)
I 000047 56 388 1533588785959 chksum_15__MGIOL
(_unit chksum_15__MGIOL
	(_specify
		(_modpath parallel unknown 0 4908
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 4909
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 4910
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 4911
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4912
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588785961 chksum_14_
(_unit chksum_14_
	(_specify
		(_modpath parallel unknown 0 4928
			(_port chksum14 in )
			(_port PADDI out )
		)
		(_tchk width 0 4929
			(_port chksum14 (posedge))
		)
		(_tchk width 0 4930
			(_port chksum14 (negedge))
		)
	)
)
I 000047 56 388 1533588785963 chksum_14__MGIOL
(_unit chksum_14__MGIOL
	(_specify
		(_modpath parallel unknown 0 4943
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 4944
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 4945
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 4946
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4947
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588785965 chksum_13_
(_unit chksum_13_
	(_specify
		(_modpath parallel unknown 0 4957
			(_port chksum13 in )
			(_port PADDI out )
		)
		(_tchk width 0 4958
			(_port chksum13 (posedge))
		)
		(_tchk width 0 4959
			(_port chksum13 (negedge))
		)
	)
)
I 000047 56 388 1533588785967 chksum_13__MGIOL
(_unit chksum_13__MGIOL
	(_specify
		(_modpath parallel unknown 0 4972
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 4973
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 4974
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 4975
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4976
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588785969 chksum_12_
(_unit chksum_12_
	(_specify
		(_modpath parallel unknown 0 4986
			(_port chksum12 in )
			(_port PADDI out )
		)
		(_tchk width 0 4987
			(_port chksum12 (posedge))
		)
		(_tchk width 0 4988
			(_port chksum12 (negedge))
		)
	)
)
I 000047 56 388 1533588785971 chksum_12__MGIOL
(_unit chksum_12__MGIOL
	(_specify
		(_modpath parallel unknown 0 5001
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5002
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5003
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5004
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5005
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588785973 chksum_11_
(_unit chksum_11_
	(_specify
		(_modpath parallel unknown 0 5015
			(_port chksum11 in )
			(_port PADDI out )
		)
		(_tchk width 0 5016
			(_port chksum11 (posedge))
		)
		(_tchk width 0 5017
			(_port chksum11 (negedge))
		)
	)
)
I 000047 56 388 1533588785975 chksum_11__MGIOL
(_unit chksum_11__MGIOL
	(_specify
		(_modpath parallel unknown 0 5030
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5031
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5032
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5033
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5034
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 232 1533588785977 chksum_10_
(_unit chksum_10_
	(_specify
		(_modpath parallel unknown 0 5044
			(_port chksum10 in )
			(_port PADDI out )
		)
		(_tchk width 0 5045
			(_port chksum10 (posedge))
		)
		(_tchk width 0 5046
			(_port chksum10 (negedge))
		)
	)
)
I 000047 56 388 1533588785979 chksum_10__MGIOL
(_unit chksum_10__MGIOL
	(_specify
		(_modpath parallel unknown 0 5059
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5060
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5061
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5062
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5063
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588785981 chksum_9_
(_unit chksum_9_
	(_specify
		(_modpath parallel unknown 0 5073
			(_port chksum9 in )
			(_port PADDI out )
		)
		(_tchk width 0 5074
			(_port chksum9 (posedge))
		)
		(_tchk width 0 5075
			(_port chksum9 (negedge))
		)
	)
)
I 000046 56 387 1533588785983 chksum_9__MGIOL
(_unit chksum_9__MGIOL
	(_specify
		(_modpath parallel unknown 0 5088
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5089
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5090
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5091
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5092
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588785985 chksum_8_
(_unit chksum_8_
	(_specify
		(_modpath parallel unknown 0 5102
			(_port chksum8 in )
			(_port PADDI out )
		)
		(_tchk width 0 5103
			(_port chksum8 (posedge))
		)
		(_tchk width 0 5104
			(_port chksum8 (negedge))
		)
	)
)
I 000046 56 387 1533588785987 chksum_8__MGIOL
(_unit chksum_8__MGIOL
	(_specify
		(_modpath parallel unknown 0 5117
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5118
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5119
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5120
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5121
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588785989 chksum_7_
(_unit chksum_7_
	(_specify
		(_modpath parallel unknown 0 5131
			(_port chksum7 in )
			(_port PADDI out )
		)
		(_tchk width 0 5132
			(_port chksum7 (posedge))
		)
		(_tchk width 0 5133
			(_port chksum7 (negedge))
		)
	)
)
I 000046 56 387 1533588785991 chksum_7__MGIOL
(_unit chksum_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 5146
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5147
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5148
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5149
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5150
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588785993 chksum_6_
(_unit chksum_6_
	(_specify
		(_modpath parallel unknown 0 5160
			(_port chksum6 in )
			(_port PADDI out )
		)
		(_tchk width 0 5161
			(_port chksum6 (posedge))
		)
		(_tchk width 0 5162
			(_port chksum6 (negedge))
		)
	)
)
I 000046 56 387 1533588785995 chksum_6__MGIOL
(_unit chksum_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 5175
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5176
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5177
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5178
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5179
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588785997 chksum_5_
(_unit chksum_5_
	(_specify
		(_modpath parallel unknown 0 5189
			(_port chksum5 in )
			(_port PADDI out )
		)
		(_tchk width 0 5190
			(_port chksum5 (posedge))
		)
		(_tchk width 0 5191
			(_port chksum5 (negedge))
		)
	)
)
I 000046 56 387 1533588785999 chksum_5__MGIOL
(_unit chksum_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 5204
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5205
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5206
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5207
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5208
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588786001 chksum_4_
(_unit chksum_4_
	(_specify
		(_modpath parallel unknown 0 5218
			(_port chksum4 in )
			(_port PADDI out )
		)
		(_tchk width 0 5219
			(_port chksum4 (posedge))
		)
		(_tchk width 0 5220
			(_port chksum4 (negedge))
		)
	)
)
I 000046 56 387 1533588786003 chksum_4__MGIOL
(_unit chksum_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 5233
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5234
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5235
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5236
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5237
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588786005 chksum_3_
(_unit chksum_3_
	(_specify
		(_modpath parallel unknown 0 5247
			(_port chksum3 in )
			(_port PADDI out )
		)
		(_tchk width 0 5248
			(_port chksum3 (posedge))
		)
		(_tchk width 0 5249
			(_port chksum3 (negedge))
		)
	)
)
I 000046 56 387 1533588786007 chksum_3__MGIOL
(_unit chksum_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 5262
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5263
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5264
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5265
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5266
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588786009 chksum_2_
(_unit chksum_2_
	(_specify
		(_modpath parallel unknown 0 5276
			(_port chksum2 in )
			(_port PADDI out )
		)
		(_tchk width 0 5277
			(_port chksum2 (posedge))
		)
		(_tchk width 0 5278
			(_port chksum2 (negedge))
		)
	)
)
I 000046 56 387 1533588786011 chksum_2__MGIOL
(_unit chksum_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 5291
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5292
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5293
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5294
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5295
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588786013 chksum_1_
(_unit chksum_1_
	(_specify
		(_modpath parallel unknown 0 5305
			(_port chksum1 in )
			(_port PADDI out )
		)
		(_tchk width 0 5306
			(_port chksum1 (posedge))
		)
		(_tchk width 0 5307
			(_port chksum1 (negedge))
		)
	)
)
I 000046 56 387 1533588786015 chksum_1__MGIOL
(_unit chksum_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 5320
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5321
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5322
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5323
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5324
			(_port CLK_dly (negedge))
		)
	)
)
I 000040 56 228 1533588786017 chksum_0_
(_unit chksum_0_
	(_specify
		(_modpath parallel unknown 0 5334
			(_port chksum0 in )
			(_port PADDI out )
		)
		(_tchk width 0 5335
			(_port chksum0 (posedge))
		)
		(_tchk width 0 5336
			(_port chksum0 (negedge))
		)
	)
)
I 000046 56 387 1533588786019 chksum_0__MGIOL
(_unit chksum_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 5349
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5350
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5351
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5352
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5353
			(_port CLK_dly (negedge))
		)
	)
)
I 000041 56 238 1533588786021 chksum_rdy
(_unit chksum_rdy
	(_specify
		(_modpath parallel unknown 0 5363
			(_port chksum_rdy in )
			(_port PADDI out )
		)
		(_tchk width 0 5364
			(_port chksum_rdy (posedge))
		)
		(_tchk width 0 5365
			(_port chksum_rdy (negedge))
		)
	)
)
I 000037 56 216 1533588786023 wc_15_
(_unit wc_15_
	(_specify
		(_modpath parallel unknown 0 5375
			(_port wc15 in )
			(_port PADDI out )
		)
		(_tchk width 0 5376
			(_port wc15 (posedge))
		)
		(_tchk width 0 5377
			(_port wc15 (negedge))
		)
	)
)
I 000043 56 384 1533588786025 wc_15__MGIOL
(_unit wc_15__MGIOL
	(_specify
		(_modpath parallel unknown 0 5390
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5391
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5392
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5393
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5394
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 216 1533588786027 wc_14_
(_unit wc_14_
	(_specify
		(_modpath parallel unknown 0 5410
			(_port wc14 in )
			(_port PADDI out )
		)
		(_tchk width 0 5411
			(_port wc14 (posedge))
		)
		(_tchk width 0 5412
			(_port wc14 (negedge))
		)
	)
)
I 000043 56 384 1533588786029 wc_14__MGIOL
(_unit wc_14__MGIOL
	(_specify
		(_modpath parallel unknown 0 5425
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5426
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5427
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5428
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5429
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 216 1533588786031 wc_13_
(_unit wc_13_
	(_specify
		(_modpath parallel unknown 0 5439
			(_port wc13 in )
			(_port PADDI out )
		)
		(_tchk width 0 5440
			(_port wc13 (posedge))
		)
		(_tchk width 0 5441
			(_port wc13 (negedge))
		)
	)
)
I 000043 56 384 1533588786033 wc_13__MGIOL
(_unit wc_13__MGIOL
	(_specify
		(_modpath parallel unknown 0 5454
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5455
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5456
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5457
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5458
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 216 1533588786035 wc_12_
(_unit wc_12_
	(_specify
		(_modpath parallel unknown 0 5468
			(_port wc12 in )
			(_port PADDI out )
		)
		(_tchk width 0 5469
			(_port wc12 (posedge))
		)
		(_tchk width 0 5470
			(_port wc12 (negedge))
		)
	)
)
I 000043 56 384 1533588786037 wc_12__MGIOL
(_unit wc_12__MGIOL
	(_specify
		(_modpath parallel unknown 0 5483
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5484
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5485
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5486
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5487
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 216 1533588786039 wc_11_
(_unit wc_11_
	(_specify
		(_modpath parallel unknown 0 5497
			(_port wc11 in )
			(_port PADDI out )
		)
		(_tchk width 0 5498
			(_port wc11 (posedge))
		)
		(_tchk width 0 5499
			(_port wc11 (negedge))
		)
	)
)
I 000043 56 384 1533588786041 wc_11__MGIOL
(_unit wc_11__MGIOL
	(_specify
		(_modpath parallel unknown 0 5512
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5513
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5514
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5515
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5516
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 216 1533588786043 wc_10_
(_unit wc_10_
	(_specify
		(_modpath parallel unknown 0 5526
			(_port wc10 in )
			(_port PADDI out )
		)
		(_tchk width 0 5527
			(_port wc10 (posedge))
		)
		(_tchk width 0 5528
			(_port wc10 (negedge))
		)
	)
)
I 000043 56 384 1533588786045 wc_10__MGIOL
(_unit wc_10__MGIOL
	(_specify
		(_modpath parallel unknown 0 5541
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5542
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5543
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5544
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5545
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786047 wc_9_
(_unit wc_9_
	(_specify
		(_modpath parallel unknown 0 5555
			(_port wc9 in )
			(_port PADDI out )
		)
		(_tchk width 0 5556
			(_port wc9 (posedge))
		)
		(_tchk width 0 5557
			(_port wc9 (negedge))
		)
	)
)
I 000042 56 383 1533588786049 wc_9__MGIOL
(_unit wc_9__MGIOL
	(_specify
		(_modpath parallel unknown 0 5570
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5571
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5572
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5573
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5574
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786051 wc_8_
(_unit wc_8_
	(_specify
		(_modpath parallel unknown 0 5584
			(_port wc8 in )
			(_port PADDI out )
		)
		(_tchk width 0 5585
			(_port wc8 (posedge))
		)
		(_tchk width 0 5586
			(_port wc8 (negedge))
		)
	)
)
I 000042 56 383 1533588786053 wc_8__MGIOL
(_unit wc_8__MGIOL
	(_specify
		(_modpath parallel unknown 0 5599
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5600
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5601
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5602
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5603
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786055 wc_7_
(_unit wc_7_
	(_specify
		(_modpath parallel unknown 0 5613
			(_port wc7 in )
			(_port PADDI out )
		)
		(_tchk width 0 5614
			(_port wc7 (posedge))
		)
		(_tchk width 0 5615
			(_port wc7 (negedge))
		)
	)
)
I 000042 56 383 1533588786057 wc_7__MGIOL
(_unit wc_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 5628
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5629
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5630
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5631
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5632
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786059 wc_6_
(_unit wc_6_
	(_specify
		(_modpath parallel unknown 0 5642
			(_port wc6 in )
			(_port PADDI out )
		)
		(_tchk width 0 5643
			(_port wc6 (posedge))
		)
		(_tchk width 0 5644
			(_port wc6 (negedge))
		)
	)
)
I 000042 56 383 1533588786061 wc_6__MGIOL
(_unit wc_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 5657
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5658
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5659
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5660
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5661
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786063 wc_5_
(_unit wc_5_
	(_specify
		(_modpath parallel unknown 0 5671
			(_port wc5 in )
			(_port PADDI out )
		)
		(_tchk width 0 5672
			(_port wc5 (posedge))
		)
		(_tchk width 0 5673
			(_port wc5 (negedge))
		)
	)
)
I 000042 56 383 1533588786065 wc_5__MGIOL
(_unit wc_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 5686
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5687
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5688
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5689
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5690
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786067 wc_4_
(_unit wc_4_
	(_specify
		(_modpath parallel unknown 0 5700
			(_port wc4 in )
			(_port PADDI out )
		)
		(_tchk width 0 5701
			(_port wc4 (posedge))
		)
		(_tchk width 0 5702
			(_port wc4 (negedge))
		)
	)
)
I 000042 56 383 1533588786069 wc_4__MGIOL
(_unit wc_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 5715
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5716
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5717
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5718
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5719
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786071 wc_3_
(_unit wc_3_
	(_specify
		(_modpath parallel unknown 0 5729
			(_port wc3 in )
			(_port PADDI out )
		)
		(_tchk width 0 5730
			(_port wc3 (posedge))
		)
		(_tchk width 0 5731
			(_port wc3 (negedge))
		)
	)
)
I 000042 56 383 1533588786073 wc_3__MGIOL
(_unit wc_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 5744
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5745
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5746
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5747
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5748
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786075 wc_2_
(_unit wc_2_
	(_specify
		(_modpath parallel unknown 0 5758
			(_port wc2 in )
			(_port PADDI out )
		)
		(_tchk width 0 5759
			(_port wc2 (posedge))
		)
		(_tchk width 0 5760
			(_port wc2 (negedge))
		)
	)
)
I 000042 56 383 1533588786077 wc_2__MGIOL
(_unit wc_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 5773
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5774
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5775
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5776
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5777
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786079 wc_1_
(_unit wc_1_
	(_specify
		(_modpath parallel unknown 0 5787
			(_port wc1 in )
			(_port PADDI out )
		)
		(_tchk width 0 5788
			(_port wc1 (posedge))
		)
		(_tchk width 0 5789
			(_port wc1 (negedge))
		)
	)
)
I 000042 56 383 1533588786081 wc_1__MGIOL
(_unit wc_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 5802
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5803
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5804
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5805
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5806
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786083 wc_0_
(_unit wc_0_
	(_specify
		(_modpath parallel unknown 0 5816
			(_port wc0 in )
			(_port PADDI out )
		)
		(_tchk width 0 5817
			(_port wc0 (posedge))
		)
		(_tchk width 0 5818
			(_port wc0 (negedge))
		)
	)
)
I 000042 56 383 1533588786085 wc_0__MGIOL
(_unit wc_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 5831
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5832
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5833
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5834
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5835
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786087 dt_5_
(_unit dt_5_
	(_specify
		(_modpath parallel unknown 0 5845
			(_port dt5 in )
			(_port PADDI out )
		)
		(_tchk width 0 5846
			(_port dt5 (posedge))
		)
		(_tchk width 0 5847
			(_port dt5 (negedge))
		)
	)
)
I 000042 56 383 1533588786089 dt_5__MGIOL
(_unit dt_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 5860
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5861
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5862
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5863
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5864
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786091 dt_4_
(_unit dt_4_
	(_specify
		(_modpath parallel unknown 0 5874
			(_port dt4 in )
			(_port PADDI out )
		)
		(_tchk width 0 5875
			(_port dt4 (posedge))
		)
		(_tchk width 0 5876
			(_port dt4 (negedge))
		)
	)
)
I 000042 56 383 1533588786093 dt_4__MGIOL
(_unit dt_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 5889
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5890
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5891
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5892
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5893
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786095 dt_3_
(_unit dt_3_
	(_specify
		(_modpath parallel unknown 0 5903
			(_port dt3 in )
			(_port PADDI out )
		)
		(_tchk width 0 5904
			(_port dt3 (posedge))
		)
		(_tchk width 0 5905
			(_port dt3 (negedge))
		)
	)
)
I 000042 56 383 1533588786097 dt_3__MGIOL
(_unit dt_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 5918
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5919
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5920
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5921
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5922
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786099 dt_2_
(_unit dt_2_
	(_specify
		(_modpath parallel unknown 0 5932
			(_port dt2 in )
			(_port PADDI out )
		)
		(_tchk width 0 5933
			(_port dt2 (posedge))
		)
		(_tchk width 0 5934
			(_port dt2 (negedge))
		)
	)
)
I 000042 56 383 1533588786101 dt_2__MGIOL
(_unit dt_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 5947
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5948
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5949
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5950
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5951
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786103 dt_1_
(_unit dt_1_
	(_specify
		(_modpath parallel unknown 0 5961
			(_port dt1 in )
			(_port PADDI out )
		)
		(_tchk width 0 5962
			(_port dt1 (posedge))
		)
		(_tchk width 0 5963
			(_port dt1 (negedge))
		)
	)
)
I 000042 56 383 1533588786105 dt_1__MGIOL
(_unit dt_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 5976
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5977
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5978
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5979
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5980
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786107 dt_0_
(_unit dt_0_
	(_specify
		(_modpath parallel unknown 0 5990
			(_port dt0 in )
			(_port PADDI out )
		)
		(_tchk width 0 5991
			(_port dt0 (posedge))
		)
		(_tchk width 0 5992
			(_port dt0 (negedge))
		)
	)
)
I 000042 56 383 1533588786109 dt_0__MGIOL
(_unit dt_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 6005
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6006
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 6007
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 6008
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6009
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786111 vc_1_
(_unit vc_1_
	(_specify
		(_modpath parallel unknown 0 6019
			(_port vc1 in )
			(_port PADDI out )
		)
		(_tchk width 0 6020
			(_port vc1 (posedge))
		)
		(_tchk width 0 6021
			(_port vc1 (negedge))
		)
	)
)
I 000042 56 383 1533588786113 vc_1__MGIOL
(_unit vc_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 6034
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6035
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 6036
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 6037
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6038
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 212 1533588786115 vc_0_
(_unit vc_0_
	(_specify
		(_modpath parallel unknown 0 6048
			(_port vc0 in )
			(_port PADDI out )
		)
		(_tchk width 0 6049
			(_port vc0 (posedge))
		)
		(_tchk width 0 6050
			(_port vc0 (negedge))
		)
	)
)
I 000042 56 383 1533588786117 vc_0__MGIOL
(_unit vc_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 6063
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6064
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 6065
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 6066
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6067
			(_port CLK_dly (negedge))
		)
	)
)
I 000044 56 238 1533588786119 byte_datab_7_
(_unit byte_datab_7_
	(_specify
		(_modpath parallel unknown 0 6077
			(_port bytedata7 in )
			(_port PADDI out )
		)
		(_tchk width 0 6078
			(_port bytedata7 (posedge))
		)
		(_tchk width 0 6079
			(_port bytedata7 (negedge))
		)
	)
)
I 000044 56 238 1533588786121 byte_datab_6_
(_unit byte_datab_6_
	(_specify
		(_modpath parallel unknown 0 6089
			(_port bytedata6 in )
			(_port PADDI out )
		)
		(_tchk width 0 6090
			(_port bytedata6 (posedge))
		)
		(_tchk width 0 6091
			(_port bytedata6 (negedge))
		)
	)
)
I 000044 56 238 1533588786123 byte_datab_5_
(_unit byte_datab_5_
	(_specify
		(_modpath parallel unknown 0 6101
			(_port bytedata5 in )
			(_port PADDI out )
		)
		(_tchk width 0 6102
			(_port bytedata5 (posedge))
		)
		(_tchk width 0 6103
			(_port bytedata5 (negedge))
		)
	)
)
I 000044 56 238 1533588786125 byte_datab_4_
(_unit byte_datab_4_
	(_specify
		(_modpath parallel unknown 0 6113
			(_port bytedata4 in )
			(_port PADDI out )
		)
		(_tchk width 0 6114
			(_port bytedata4 (posedge))
		)
		(_tchk width 0 6115
			(_port bytedata4 (negedge))
		)
	)
)
I 000044 56 238 1533588786127 byte_datab_3_
(_unit byte_datab_3_
	(_specify
		(_modpath parallel unknown 0 6125
			(_port bytedata3 in )
			(_port PADDI out )
		)
		(_tchk width 0 6126
			(_port bytedata3 (posedge))
		)
		(_tchk width 0 6127
			(_port bytedata3 (negedge))
		)
	)
)
I 000044 56 238 1533588786129 byte_datab_2_
(_unit byte_datab_2_
	(_specify
		(_modpath parallel unknown 0 6137
			(_port bytedata2 in )
			(_port PADDI out )
		)
		(_tchk width 0 6138
			(_port bytedata2 (posedge))
		)
		(_tchk width 0 6139
			(_port bytedata2 (negedge))
		)
	)
)
I 000044 56 238 1533588786131 byte_datab_1_
(_unit byte_datab_1_
	(_specify
		(_modpath parallel unknown 0 6149
			(_port bytedata1 in )
			(_port PADDI out )
		)
		(_tchk width 0 6150
			(_port bytedata1 (posedge))
		)
		(_tchk width 0 6151
			(_port bytedata1 (negedge))
		)
	)
)
I 000044 56 238 1533588786133 byte_datab_0_
(_unit byte_datab_0_
	(_specify
		(_modpath parallel unknown 0 6161
			(_port bytedata0 in )
			(_port PADDI out )
		)
		(_tchk width 0 6162
			(_port bytedata0 (posedge))
		)
		(_tchk width 0 6163
			(_port bytedata0 (negedge))
		)
	)
)
I 000040 56 231 1533588786135 byte_clkb
(_unit byte_clkb
	(_specify
		(_modpath parallel unknown 0 6173
			(_port byte_clk in )
			(_port PADDI out )
		)
		(_tchk width 0 6174
			(_port byte_clk (posedge))
		)
		(_tchk width 0 6175
			(_port byte_clk (negedge))
		)
	)
)
I 000038 56 226 1533588786137 long_en
(_unit long_en
	(_specify
		(_modpath parallel unknown 0 6185
			(_port long_en in )
			(_port PADDI out )
		)
		(_tchk width 0 6186
			(_port long_en (posedge))
		)
		(_tchk width 0 6187
			(_port long_en (negedge))
		)
	)
)
I 000044 56 305 1533588786139 long_en_MGIOL
(_unit long_en_MGIOL
	(_specify
		(_modpath parallel unknown 0 6201
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6202
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 6203
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6204
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 230 1533588786141 short_en
(_unit short_en
	(_specify
		(_modpath parallel unknown 0 6214
			(_port short_en in )
			(_port PADDI out )
		)
		(_tchk width 0 6215
			(_port short_en (posedge))
		)
		(_tchk width 0 6216
			(_port short_en (negedge))
		)
	)
)
I 000045 56 306 1533588786143 short_en_MGIOL
(_unit short_en_MGIOL
	(_specify
		(_modpath parallel unknown 0 6230
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6231
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 6232
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6233
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 33 1533588786145 GSR_INSTb
(_unit GSR_INSTb
	(_specify
	)
)
I 000039 56 837 1533588786293 slice_0a
(_unit slice_0a
	(_specify
		(_modpath parallel unknown 0 111
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 112
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 113
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 114
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 115
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 116
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 117
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 118
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 119
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 120
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 121
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 988 1533588786295 SLICE1a
(_unit SLICE1a
	(_specify
		(_modpath parallel unknown 0 161
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 162
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 163
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 164
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 165
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 166
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 167
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 168
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 169
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 170
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 171
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 172
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 173
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 988 1533588786297 SLICE2a
(_unit SLICE2a
	(_specify
		(_modpath parallel unknown 0 197
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 198
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 199
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 200
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 201
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 202
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 203
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 204
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 205
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 206
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 207
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 208
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 209
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 912 1533588786299 SLICE3a
(_unit SLICE3a
	(_specify
		(_modpath parallel unknown 0 233
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 234
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 235
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 236
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 237
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 238
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 239
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 240
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 241
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 242
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 243
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 244
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 988 1533588786301 SLICE4a
(_unit SLICE4a
	(_specify
		(_modpath parallel unknown 0 263
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 264
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 265
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 266
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 267
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 268
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 269
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 270
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 271
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 272
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 273
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 274
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 275
			(_port CLK_dly (negedge))
		)
	)
)
I 000038 56 912 1533588786303 SLICE5a
(_unit SLICE5a
	(_specify
		(_modpath parallel unknown 0 294
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 295
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 296
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 297
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 298
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 299
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 300
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 301
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 302
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 303
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 304
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 305
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 1140 1533588786305 SLICE6a
(_unit SLICE6a
	(_specify
		(_modpath parallel unknown 0 324
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 325
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 326
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 327
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 328
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 329
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 330
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 331
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 332
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 333
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 334
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 335
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 336
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 337
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 338
			(_port CLK_dly (negedge))
		)
	)
)
I 000039 56 1140 1533588786307 SLICE7a
(_unit SLICE7a
	(_specify
		(_modpath parallel unknown 0 357
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 358
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 359
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 360
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 361
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 362
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 363
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 364
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 365
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 366
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 367
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 368
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 369
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 370
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 371
			(_port CLK_dly (negedge))
		)
	)
)
I 000037 56 31 1533588786309 SLICE8a
(_unit SLICE8a
	(_specify
	)
)
I 000036 56 111 1533588786311 ready
(_unit ready
	(_specify
		(_modpath parallel unknown 0 399
			(_port IOLDO in )
			(_port ready out )
		)
	)
)
I 000042 56 304 1533588786313 ready_MGIOL
(_unit ready_MGIOL
	(_specify
		(_modpath parallel unknown 0 418
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 419
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 420
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 421
			(_port CLK_dly (negedge))
		)
	)
)
I 000036 56 215 1533588786315 reset
(_unit reset
	(_specify
		(_modpath parallel unknown 0 437
			(_port reset in )
			(_port PADDI out )
		)
		(_tchk width 0 438
			(_port reset (posedge))
		)
		(_tchk width 0 439
			(_port reset (negedge))
		)
	)
)
I 000038 56 113 1533588786317 crc_15_
(_unit crc_15_
	(_specify
		(_modpath parallel unknown 0 456
			(_port PADDO in )
			(_port crc15 out )
		)
	)
)
I 000038 56 113 1533588786319 crc_14_
(_unit crc_14_
	(_specify
		(_modpath parallel unknown 0 468
			(_port PADDO in )
			(_port crc14 out )
		)
	)
)
I 000038 56 113 1533588786321 crc_13_
(_unit crc_13_
	(_specify
		(_modpath parallel unknown 0 480
			(_port PADDO in )
			(_port crc13 out )
		)
	)
)
I 000038 56 113 1533588786323 crc_12_
(_unit crc_12_
	(_specify
		(_modpath parallel unknown 0 492
			(_port PADDO in )
			(_port crc12 out )
		)
	)
)
I 000038 56 113 1533588786325 crc_11_
(_unit crc_11_
	(_specify
		(_modpath parallel unknown 0 504
			(_port PADDO in )
			(_port crc11 out )
		)
	)
)
I 000038 56 113 1533588786327 crc_10_
(_unit crc_10_
	(_specify
		(_modpath parallel unknown 0 516
			(_port PADDO in )
			(_port crc10 out )
		)
	)
)
I 000037 56 111 1533588786329 crc_9_
(_unit crc_9_
	(_specify
		(_modpath parallel unknown 0 528
			(_port PADDO in )
			(_port crc9 out )
		)
	)
)
I 000037 56 111 1533588786331 crc_8_
(_unit crc_8_
	(_specify
		(_modpath parallel unknown 0 540
			(_port PADDO in )
			(_port crc8 out )
		)
	)
)
I 000037 56 111 1533588786333 crc_7_
(_unit crc_7_
	(_specify
		(_modpath parallel unknown 0 552
			(_port PADDO in )
			(_port crc7 out )
		)
	)
)
I 000037 56 111 1533588786335 crc_6_
(_unit crc_6_
	(_specify
		(_modpath parallel unknown 0 564
			(_port PADDO in )
			(_port crc6 out )
		)
	)
)
I 000037 56 111 1533588786337 crc_5_
(_unit crc_5_
	(_specify
		(_modpath parallel unknown 0 576
			(_port PADDO in )
			(_port crc5 out )
		)
	)
)
I 000037 56 111 1533588786339 crc_4_
(_unit crc_4_
	(_specify
		(_modpath parallel unknown 0 588
			(_port PADDO in )
			(_port crc4 out )
		)
	)
)
I 000037 56 111 1533588786341 crc_3_
(_unit crc_3_
	(_specify
		(_modpath parallel unknown 0 600
			(_port PADDO in )
			(_port crc3 out )
		)
	)
)
I 000037 56 111 1533588786343 crc_2_
(_unit crc_2_
	(_specify
		(_modpath parallel unknown 0 612
			(_port PADDO in )
			(_port crc2 out )
		)
	)
)
I 000037 56 111 1533588786345 crc_1_
(_unit crc_1_
	(_specify
		(_modpath parallel unknown 0 624
			(_port PADDO in )
			(_port crc1 out )
		)
	)
)
I 000037 56 111 1533588786347 crc_0_
(_unit crc_0_
	(_specify
		(_modpath parallel unknown 0 636
			(_port PADDO in )
			(_port crc0 out )
		)
	)
)
I 000038 56 217 1533588786349 data_7_
(_unit data_7_
	(_specify
		(_modpath parallel unknown 0 646
			(_port data7 in )
			(_port PADDI out )
		)
		(_tchk width 0 647
			(_port data7 (posedge))
		)
		(_tchk width 0 648
			(_port data7 (negedge))
		)
	)
)
I 000038 56 217 1533588786351 data_6_
(_unit data_6_
	(_specify
		(_modpath parallel unknown 0 658
			(_port data6 in )
			(_port PADDI out )
		)
		(_tchk width 0 659
			(_port data6 (posedge))
		)
		(_tchk width 0 660
			(_port data6 (negedge))
		)
	)
)
I 000038 56 217 1533588786353 data_5_
(_unit data_5_
	(_specify
		(_modpath parallel unknown 0 670
			(_port data5 in )
			(_port PADDI out )
		)
		(_tchk width 0 671
			(_port data5 (posedge))
		)
		(_tchk width 0 672
			(_port data5 (negedge))
		)
	)
)
I 000038 56 217 1533588786355 data_4_
(_unit data_4_
	(_specify
		(_modpath parallel unknown 0 682
			(_port data4 in )
			(_port PADDI out )
		)
		(_tchk width 0 683
			(_port data4 (posedge))
		)
		(_tchk width 0 684
			(_port data4 (negedge))
		)
	)
)
I 000038 56 217 1533588786357 data_3_
(_unit data_3_
	(_specify
		(_modpath parallel unknown 0 694
			(_port data3 in )
			(_port PADDI out )
		)
		(_tchk width 0 695
			(_port data3 (posedge))
		)
		(_tchk width 0 696
			(_port data3 (negedge))
		)
	)
)
I 000038 56 217 1533588786359 data_2_
(_unit data_2_
	(_specify
		(_modpath parallel unknown 0 706
			(_port data2 in )
			(_port PADDI out )
		)
		(_tchk width 0 707
			(_port data2 (posedge))
		)
		(_tchk width 0 708
			(_port data2 (negedge))
		)
	)
)
I 000038 56 217 1533588786361 data_1_
(_unit data_1_
	(_specify
		(_modpath parallel unknown 0 718
			(_port data1 in )
			(_port PADDI out )
		)
		(_tchk width 0 719
			(_port data1 (posedge))
		)
		(_tchk width 0 720
			(_port data1 (negedge))
		)
	)
)
I 000038 56 217 1533588786363 data_0_
(_unit data_0_
	(_specify
		(_modpath parallel unknown 0 730
			(_port data0 in )
			(_port PADDI out )
		)
		(_tchk width 0 731
			(_port data0 (posedge))
		)
		(_tchk width 0 732
			(_port data0 (negedge))
		)
	)
)
I 000037 56 219 1533588786365 enable
(_unit enable
	(_specify
		(_modpath parallel unknown 0 742
			(_port enable in )
			(_port PADDI out )
		)
		(_tchk width 0 743
			(_port enable (posedge))
		)
		(_tchk width 0 744
			(_port enable (negedge))
		)
	)
)
I 000034 56 207 1533588786367 clk
(_unit clk
	(_specify
		(_modpath parallel unknown 0 754
			(_port clk in )
			(_port PADDI out )
		)
		(_tchk width 0 755
			(_port clk (posedge))
		)
		(_tchk width 0 756
			(_port clk (negedge))
		)
	)
)
I 000039 56 33 1533588786369 GSR_INSTa
(_unit GSR_INSTa
	(_specify
	)
)
V 000038 56 451 1533588865333 SLICE_1
(_unit SLICE_1
	(_specify
		(_modpath parallel unknown 0 259
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 260
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 261
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 262
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 263
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 264
			(_port CLK_dly (negedge))
		)
	)
)
V 000038 56 909 1533588865335 SLICE_2
(_unit SLICE_2
	(_specify
		(_modpath parallel unknown 0 304
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 305
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 306
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 307
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 308
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 309
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 310
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 311
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 312
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 313
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 314
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 315
			(_port CLK_dly (negedge))
		)
	)
)
V 000038 56 832 1533588865337 SLICE_3
(_unit SLICE_3
	(_specify
		(_modpath parallel unknown 0 343
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 344
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 345
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 346
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 347
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 348
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 349
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 350
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 351
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 352
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 353
			(_port CLK_dly (negedge))
		)
	)
)
V 000038 56 563 1533588865339 SLICE_4
(_unit SLICE_4
	(_specify
		(_modpath parallel unknown 0 376
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 377
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 378
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 379
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 380
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 381
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 382
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000038 56 563 1533588865341 SLICE_5
(_unit SLICE_5
	(_specify
		(_modpath parallel unknown 0 405
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 406
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 407
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 408
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 409
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 410
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 411
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000038 56 563 1533588865343 SLICE_6
(_unit SLICE_6
	(_specify
		(_modpath parallel unknown 0 424
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 425
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 426
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 427
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 428
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 429
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 430
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000038 56 563 1533588865346 SLICE_7
(_unit SLICE_7
	(_specify
		(_modpath parallel unknown 0 443
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 444
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 445
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 446
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 447
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 448
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 449
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000038 56 563 1533588865348 SLICE_8
(_unit SLICE_8
	(_specify
		(_modpath parallel unknown 0 462
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 463
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 464
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 465
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 466
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 467
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 468
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000038 56 563 1533588865350 SLICE_9
(_unit SLICE_9
	(_specify
		(_modpath parallel unknown 0 481
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 482
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 483
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 484
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 485
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 486
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 487
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000039 56 564 1533588865352 SLICE_10
(_unit SLICE_10
	(_specify
		(_modpath parallel unknown 0 500
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 501
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 502
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 503
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 504
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 505
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 506
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000039 56 564 1533588865354 SLICE_11
(_unit SLICE_11
	(_specify
		(_modpath parallel unknown 0 519
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 520
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 521
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 522
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 523
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 524
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 525
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000039 56 640 1533588865356 SLICE_12
(_unit SLICE_12
	(_specify
		(_modpath parallel unknown 0 536
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 537
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 538
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 539
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 540
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 541
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 542
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 543
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000039 56 488 1533588865358 SLICE_13
(_unit SLICE_13
	(_specify
		(_modpath parallel unknown 0 566
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 567
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 568
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 569
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 570
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 571
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000039 56 600 1533588865360 SLICE_14
(_unit SLICE_14
	(_specify
		(_modpath parallel unknown 0 597
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 598
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 599
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 600
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 601
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 602
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 603
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 604
			(_port CLK_dly (negedge))
		)
	)
)
V 000039 56 336 1533588865362 SLICE_15
(_unit SLICE_15
	(_specify
		(_modpath parallel unknown 0 622
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 623
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 624
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 625
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000039 56 336 1533588865364 SLICE_16
(_unit SLICE_16
	(_specify
		(_modpath parallel unknown 0 643
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 644
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 645
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 646
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000038 56 115 1533588865366 byte_en
(_unit byte_en
	(_specify
		(_modpath parallel unknown 0 658
			(_port IOLDO in )
			(_port byte_en out )
		)
	)
)
V 000044 56 306 1533588865368 byte_en_MGIOL
(_unit byte_en_MGIOL
	(_specify
		(_modpath parallel unknown 0 677
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 678
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 679
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 680
			(_port CLK_dly (negedge))
		)
	)
)
V 000038 56 223 1533588865370 reset_n
(_unit reset_n
	(_specify
		(_modpath parallel unknown 0 696
			(_port reset_n in )
			(_port PADDI out )
		)
		(_tchk width 0 697
			(_port reset_n (posedge))
		)
		(_tchk width 0 698
			(_port reset_n (negedge))
		)
	)
)
V 000043 56 122 1533588865372 data_type_5_
(_unit data_type_5_
	(_specify
		(_modpath parallel unknown 0 715
			(_port PADDO in )
			(_port datatype5 out )
		)
	)
)
V 000043 56 122 1533588865374 data_type_4_
(_unit data_type_4_
	(_specify
		(_modpath parallel unknown 0 727
			(_port PADDO in )
			(_port datatype4 out )
		)
	)
)
V 000043 56 122 1533588865376 data_type_3_
(_unit data_type_3_
	(_specify
		(_modpath parallel unknown 0 739
			(_port PADDO in )
			(_port datatype3 out )
		)
	)
)
V 000043 56 122 1533588865378 data_type_2_
(_unit data_type_2_
	(_specify
		(_modpath parallel unknown 0 751
			(_port PADDO in )
			(_port datatype2 out )
		)
	)
)
V 000043 56 122 1533588865380 data_type_1_
(_unit data_type_1_
	(_specify
		(_modpath parallel unknown 0 763
			(_port PADDO in )
			(_port datatype1 out )
		)
	)
)
V 000043 56 122 1533588865382 data_type_0_
(_unit data_type_0_
	(_specify
		(_modpath parallel unknown 0 775
			(_port PADDO in )
			(_port datatype0 out )
		)
	)
)
V 000040 56 119 1533588865384 HSYNC_end
(_unit HSYNC_end
	(_specify
		(_modpath parallel unknown 0 787
			(_port PADDO in )
			(_port HSYNC_end out )
		)
	)
)
V 000042 56 123 1533588865386 HSYNC_start
(_unit HSYNC_start
	(_specify
		(_modpath parallel unknown 0 799
			(_port PADDO in )
			(_port HSYNC_start out )
		)
	)
)
V 000040 56 119 1533588865388 VSYNC_end
(_unit VSYNC_end
	(_specify
		(_modpath parallel unknown 0 811
			(_port PADDO in )
			(_port VSYNC_end out )
		)
	)
)
V 000042 56 123 1533588865390 VSYNC_start
(_unit VSYNC_start
	(_specify
		(_modpath parallel unknown 0 823
			(_port PADDO in )
			(_port VSYNC_start out )
		)
	)
)
V 000036 56 215 1533588865392 HSYNC
(_unit HSYNC
	(_specify
		(_modpath parallel unknown 0 833
			(_port HSYNC in )
			(_port PADDI out )
		)
		(_tchk width 0 834
			(_port HSYNC (posedge))
		)
		(_tchk width 0 835
			(_port HSYNC (negedge))
		)
	)
)
V 000042 56 299 1533588865394 HSYNC_MGIOL
(_unit HSYNC_MGIOL
	(_specify
		(_modpath parallel unknown 0 854
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 855
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 856
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 857
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 215 1533588865396 VSYNC
(_unit VSYNC
	(_specify
		(_modpath parallel unknown 0 873
			(_port VSYNC in )
			(_port PADDI out )
		)
		(_tchk width 0 874
			(_port VSYNC (posedge))
		)
		(_tchk width 0 875
			(_port VSYNC (negedge))
		)
	)
)
V 000042 56 299 1533588865398 VSYNC_MGIOL
(_unit VSYNC_MGIOL
	(_specify
		(_modpath parallel unknown 0 889
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 890
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 891
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 892
			(_port CLK_dly (negedge))
		)
	)
)
V 000044 56 124 1533588865400 byte_data_31_
(_unit byte_data_31_
	(_specify
		(_modpath parallel unknown 0 904
			(_port PADDO in )
			(_port bytedata31 out )
		)
	)
)
V 000044 56 124 1533588865402 byte_data_30_
(_unit byte_data_30_
	(_specify
		(_modpath parallel unknown 0 916
			(_port PADDO in )
			(_port bytedata30 out )
		)
	)
)
V 000044 56 124 1533588865404 byte_data_29_
(_unit byte_data_29_
	(_specify
		(_modpath parallel unknown 0 928
			(_port PADDO in )
			(_port bytedata29 out )
		)
	)
)
V 000044 56 124 1533588865406 byte_data_28_
(_unit byte_data_28_
	(_specify
		(_modpath parallel unknown 0 940
			(_port PADDO in )
			(_port bytedata28 out )
		)
	)
)
V 000044 56 124 1533588865408 byte_data_27_
(_unit byte_data_27_
	(_specify
		(_modpath parallel unknown 0 952
			(_port PADDO in )
			(_port bytedata27 out )
		)
	)
)
V 000044 56 124 1533588865410 byte_data_26_
(_unit byte_data_26_
	(_specify
		(_modpath parallel unknown 0 964
			(_port PADDO in )
			(_port bytedata26 out )
		)
	)
)
V 000044 56 124 1533588865412 byte_data_25_
(_unit byte_data_25_
	(_specify
		(_modpath parallel unknown 0 976
			(_port PADDO in )
			(_port bytedata25 out )
		)
	)
)
V 000044 56 124 1533588865414 byte_data_24_
(_unit byte_data_24_
	(_specify
		(_modpath parallel unknown 0 988
			(_port PADDO in )
			(_port bytedata24 out )
		)
	)
)
V 000044 56 125 1533588865416 byte_data_23_
(_unit byte_data_23_
	(_specify
		(_modpath parallel unknown 0 1000
			(_port PADDO in )
			(_port bytedata23 out )
		)
	)
)
V 000044 56 125 1533588865418 byte_data_22_
(_unit byte_data_22_
	(_specify
		(_modpath parallel unknown 0 1012
			(_port PADDO in )
			(_port bytedata22 out )
		)
	)
)
V 000044 56 125 1533588865420 byte_data_21_
(_unit byte_data_21_
	(_specify
		(_modpath parallel unknown 0 1024
			(_port PADDO in )
			(_port bytedata21 out )
		)
	)
)
V 000044 56 125 1533588865422 byte_data_20_
(_unit byte_data_20_
	(_specify
		(_modpath parallel unknown 0 1036
			(_port PADDO in )
			(_port bytedata20 out )
		)
	)
)
V 000044 56 125 1533588865424 byte_data_19_
(_unit byte_data_19_
	(_specify
		(_modpath parallel unknown 0 1048
			(_port PADDO in )
			(_port bytedata19 out )
		)
	)
)
V 000044 56 125 1533588865426 byte_data_18_
(_unit byte_data_18_
	(_specify
		(_modpath parallel unknown 0 1060
			(_port PADDO in )
			(_port bytedata18 out )
		)
	)
)
V 000044 56 125 1533588865428 byte_data_17_
(_unit byte_data_17_
	(_specify
		(_modpath parallel unknown 0 1072
			(_port PADDO in )
			(_port bytedata17 out )
		)
	)
)
V 000044 56 125 1533588865430 byte_data_16_
(_unit byte_data_16_
	(_specify
		(_modpath parallel unknown 0 1084
			(_port PADDO in )
			(_port bytedata16 out )
		)
	)
)
V 000044 56 125 1533588865432 byte_data_15_
(_unit byte_data_15_
	(_specify
		(_modpath parallel unknown 0 1096
			(_port PADDO in )
			(_port bytedata15 out )
		)
	)
)
V 000044 56 125 1533588865434 byte_data_14_
(_unit byte_data_14_
	(_specify
		(_modpath parallel unknown 0 1108
			(_port PADDO in )
			(_port bytedata14 out )
		)
	)
)
V 000044 56 125 1533588865436 byte_data_13_
(_unit byte_data_13_
	(_specify
		(_modpath parallel unknown 0 1120
			(_port PADDO in )
			(_port bytedata13 out )
		)
	)
)
V 000044 56 125 1533588865438 byte_data_12_
(_unit byte_data_12_
	(_specify
		(_modpath parallel unknown 0 1132
			(_port PADDO in )
			(_port bytedata12 out )
		)
	)
)
V 000044 56 125 1533588865440 byte_data_11_
(_unit byte_data_11_
	(_specify
		(_modpath parallel unknown 0 1144
			(_port PADDO in )
			(_port bytedata11 out )
		)
	)
)
V 000044 56 125 1533588865442 byte_data_10_
(_unit byte_data_10_
	(_specify
		(_modpath parallel unknown 0 1156
			(_port PADDO in )
			(_port bytedata10 out )
		)
	)
)
V 000043 56 123 1533588865444 byte_data_9_
(_unit byte_data_9_
	(_specify
		(_modpath parallel unknown 0 1168
			(_port PADDO in )
			(_port bytedata9 out )
		)
	)
)
V 000043 56 123 1533588865446 byte_data_8_
(_unit byte_data_8_
	(_specify
		(_modpath parallel unknown 0 1180
			(_port PADDO in )
			(_port bytedata8 out )
		)
	)
)
V 000043 56 123 1533588865448 byte_data_7_
(_unit byte_data_7_
	(_specify
		(_modpath parallel unknown 0 1192
			(_port IOLDO in )
			(_port bytedata7 out )
		)
	)
)
V 000049 56 315 1533588865450 byte_data_7__MGIOL
(_unit byte_data_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 1206
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1207
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1208
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1209
			(_port CLK_dly (negedge))
		)
	)
)
V 000043 56 123 1533588865452 byte_data_6_
(_unit byte_data_6_
	(_specify
		(_modpath parallel unknown 0 1221
			(_port IOLDO in )
			(_port bytedata6 out )
		)
	)
)
V 000049 56 315 1533588865454 byte_data_6__MGIOL
(_unit byte_data_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 1235
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1236
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1237
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1238
			(_port CLK_dly (negedge))
		)
	)
)
V 000043 56 123 1533588865456 byte_data_5_
(_unit byte_data_5_
	(_specify
		(_modpath parallel unknown 0 1250
			(_port IOLDO in )
			(_port bytedata5 out )
		)
	)
)
V 000049 56 315 1533588865458 byte_data_5__MGIOL
(_unit byte_data_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 1264
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1265
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1266
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1267
			(_port CLK_dly (negedge))
		)
	)
)
V 000043 56 123 1533588865460 byte_data_4_
(_unit byte_data_4_
	(_specify
		(_modpath parallel unknown 0 1279
			(_port IOLDO in )
			(_port bytedata4 out )
		)
	)
)
V 000049 56 315 1533588865462 byte_data_4__MGIOL
(_unit byte_data_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 1293
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1294
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1295
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1296
			(_port CLK_dly (negedge))
		)
	)
)
V 000043 56 123 1533588865464 byte_data_3_
(_unit byte_data_3_
	(_specify
		(_modpath parallel unknown 0 1308
			(_port IOLDO in )
			(_port bytedata3 out )
		)
	)
)
V 000049 56 315 1533588865466 byte_data_3__MGIOL
(_unit byte_data_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 1322
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1323
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1324
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1325
			(_port CLK_dly (negedge))
		)
	)
)
V 000043 56 123 1533588865468 byte_data_2_
(_unit byte_data_2_
	(_specify
		(_modpath parallel unknown 0 1337
			(_port IOLDO in )
			(_port bytedata2 out )
		)
	)
)
V 000049 56 315 1533588865470 byte_data_2__MGIOL
(_unit byte_data_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 1351
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1352
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1353
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1354
			(_port CLK_dly (negedge))
		)
	)
)
V 000043 56 123 1533588865472 byte_data_1_
(_unit byte_data_1_
	(_specify
		(_modpath parallel unknown 0 1366
			(_port IOLDO in )
			(_port bytedata1 out )
		)
	)
)
V 000049 56 315 1533588865474 byte_data_1__MGIOL
(_unit byte_data_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 1380
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1381
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1382
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1383
			(_port CLK_dly (negedge))
		)
	)
)
V 000043 56 123 1533588865476 byte_data_0_
(_unit byte_data_0_
	(_specify
		(_modpath parallel unknown 0 1395
			(_port IOLDO in )
			(_port bytedata0 out )
		)
	)
)
V 000049 56 315 1533588865478 byte_data_0__MGIOL
(_unit byte_data_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 1409
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1410
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1411
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1412
			(_port CLK_dly (negedge))
		)
	)
)
V 000039 56 230 1533588865480 byte_clk
(_unit byte_clk
	(_specify
		(_modpath parallel unknown 0 1422
			(_port byte_clk in )
			(_port PADDI out )
		)
		(_tchk width 0 1423
			(_port byte_clk (posedge))
		)
		(_tchk width 0 1424
			(_port byte_clk (negedge))
		)
	)
)
V 000042 56 236 1533588865482 PIXDATA_23_
(_unit PIXDATA_23_
	(_specify
		(_modpath parallel unknown 0 1434
			(_port PIXDATA23 in )
			(_port PADDI out )
		)
		(_tchk width 0 1435
			(_port PIXDATA23 (posedge))
		)
		(_tchk width 0 1436
			(_port PIXDATA23 (negedge))
		)
	)
)
V 000042 56 236 1533588865484 PIXDATA_22_
(_unit PIXDATA_22_
	(_specify
		(_modpath parallel unknown 0 1446
			(_port PIXDATA22 in )
			(_port PADDI out )
		)
		(_tchk width 0 1447
			(_port PIXDATA22 (posedge))
		)
		(_tchk width 0 1448
			(_port PIXDATA22 (negedge))
		)
	)
)
V 000042 56 236 1533588865486 PIXDATA_21_
(_unit PIXDATA_21_
	(_specify
		(_modpath parallel unknown 0 1458
			(_port PIXDATA21 in )
			(_port PADDI out )
		)
		(_tchk width 0 1459
			(_port PIXDATA21 (posedge))
		)
		(_tchk width 0 1460
			(_port PIXDATA21 (negedge))
		)
	)
)
V 000042 56 236 1533588865488 PIXDATA_20_
(_unit PIXDATA_20_
	(_specify
		(_modpath parallel unknown 0 1470
			(_port PIXDATA20 in )
			(_port PADDI out )
		)
		(_tchk width 0 1471
			(_port PIXDATA20 (posedge))
		)
		(_tchk width 0 1472
			(_port PIXDATA20 (negedge))
		)
	)
)
V 000042 56 236 1533588865490 PIXDATA_19_
(_unit PIXDATA_19_
	(_specify
		(_modpath parallel unknown 0 1482
			(_port PIXDATA19 in )
			(_port PADDI out )
		)
		(_tchk width 0 1483
			(_port PIXDATA19 (posedge))
		)
		(_tchk width 0 1484
			(_port PIXDATA19 (negedge))
		)
	)
)
V 000042 56 236 1533588865492 PIXDATA_18_
(_unit PIXDATA_18_
	(_specify
		(_modpath parallel unknown 0 1494
			(_port PIXDATA18 in )
			(_port PADDI out )
		)
		(_tchk width 0 1495
			(_port PIXDATA18 (posedge))
		)
		(_tchk width 0 1496
			(_port PIXDATA18 (negedge))
		)
	)
)
V 000042 56 236 1533588865494 PIXDATA_17_
(_unit PIXDATA_17_
	(_specify
		(_modpath parallel unknown 0 1506
			(_port PIXDATA17 in )
			(_port PADDI out )
		)
		(_tchk width 0 1507
			(_port PIXDATA17 (posedge))
		)
		(_tchk width 0 1508
			(_port PIXDATA17 (negedge))
		)
	)
)
V 000042 56 236 1533588865496 PIXDATA_16_
(_unit PIXDATA_16_
	(_specify
		(_modpath parallel unknown 0 1518
			(_port PIXDATA16 in )
			(_port PADDI out )
		)
		(_tchk width 0 1519
			(_port PIXDATA16 (posedge))
		)
		(_tchk width 0 1520
			(_port PIXDATA16 (negedge))
		)
	)
)
V 000042 56 236 1533588865498 PIXDATA_15_
(_unit PIXDATA_15_
	(_specify
		(_modpath parallel unknown 0 1530
			(_port PIXDATA15 in )
			(_port PADDI out )
		)
		(_tchk width 0 1531
			(_port PIXDATA15 (posedge))
		)
		(_tchk width 0 1532
			(_port PIXDATA15 (negedge))
		)
	)
)
V 000042 56 236 1533588865500 PIXDATA_14_
(_unit PIXDATA_14_
	(_specify
		(_modpath parallel unknown 0 1542
			(_port PIXDATA14 in )
			(_port PADDI out )
		)
		(_tchk width 0 1543
			(_port PIXDATA14 (posedge))
		)
		(_tchk width 0 1544
			(_port PIXDATA14 (negedge))
		)
	)
)
V 000042 56 236 1533588865502 PIXDATA_13_
(_unit PIXDATA_13_
	(_specify
		(_modpath parallel unknown 0 1554
			(_port PIXDATA13 in )
			(_port PADDI out )
		)
		(_tchk width 0 1555
			(_port PIXDATA13 (posedge))
		)
		(_tchk width 0 1556
			(_port PIXDATA13 (negedge))
		)
	)
)
V 000042 56 236 1533588865504 PIXDATA_12_
(_unit PIXDATA_12_
	(_specify
		(_modpath parallel unknown 0 1566
			(_port PIXDATA12 in )
			(_port PADDI out )
		)
		(_tchk width 0 1567
			(_port PIXDATA12 (posedge))
		)
		(_tchk width 0 1568
			(_port PIXDATA12 (negedge))
		)
	)
)
V 000042 56 236 1533588865506 PIXDATA_11_
(_unit PIXDATA_11_
	(_specify
		(_modpath parallel unknown 0 1578
			(_port PIXDATA11 in )
			(_port PADDI out )
		)
		(_tchk width 0 1579
			(_port PIXDATA11 (posedge))
		)
		(_tchk width 0 1580
			(_port PIXDATA11 (negedge))
		)
	)
)
V 000042 56 236 1533588865508 PIXDATA_10_
(_unit PIXDATA_10_
	(_specify
		(_modpath parallel unknown 0 1590
			(_port PIXDATA10 in )
			(_port PADDI out )
		)
		(_tchk width 0 1591
			(_port PIXDATA10 (posedge))
		)
		(_tchk width 0 1592
			(_port PIXDATA10 (negedge))
		)
	)
)
V 000041 56 232 1533588865510 PIXDATA_9_
(_unit PIXDATA_9_
	(_specify
		(_modpath parallel unknown 0 1602
			(_port PIXDATA9 in )
			(_port PADDI out )
		)
		(_tchk width 0 1603
			(_port PIXDATA9 (posedge))
		)
		(_tchk width 0 1604
			(_port PIXDATA9 (negedge))
		)
	)
)
V 000041 56 232 1533588865512 PIXDATA_8_
(_unit PIXDATA_8_
	(_specify
		(_modpath parallel unknown 0 1614
			(_port PIXDATA8 in )
			(_port PADDI out )
		)
		(_tchk width 0 1615
			(_port PIXDATA8 (posedge))
		)
		(_tchk width 0 1616
			(_port PIXDATA8 (negedge))
		)
	)
)
V 000041 56 232 1533588865514 PIXDATA_7_
(_unit PIXDATA_7_
	(_specify
		(_modpath parallel unknown 0 1626
			(_port PIXDATA7 in )
			(_port PADDI out )
		)
		(_tchk width 0 1627
			(_port PIXDATA7 (posedge))
		)
		(_tchk width 0 1628
			(_port PIXDATA7 (negedge))
		)
	)
)
V 000041 56 232 1533588865516 PIXDATA_6_
(_unit PIXDATA_6_
	(_specify
		(_modpath parallel unknown 0 1638
			(_port PIXDATA6 in )
			(_port PADDI out )
		)
		(_tchk width 0 1639
			(_port PIXDATA6 (posedge))
		)
		(_tchk width 0 1640
			(_port PIXDATA6 (negedge))
		)
	)
)
V 000041 56 232 1533588865518 PIXDATA_5_
(_unit PIXDATA_5_
	(_specify
		(_modpath parallel unknown 0 1650
			(_port PIXDATA5 in )
			(_port PADDI out )
		)
		(_tchk width 0 1651
			(_port PIXDATA5 (posedge))
		)
		(_tchk width 0 1652
			(_port PIXDATA5 (negedge))
		)
	)
)
V 000041 56 232 1533588865520 PIXDATA_4_
(_unit PIXDATA_4_
	(_specify
		(_modpath parallel unknown 0 1662
			(_port PIXDATA4 in )
			(_port PADDI out )
		)
		(_tchk width 0 1663
			(_port PIXDATA4 (posedge))
		)
		(_tchk width 0 1664
			(_port PIXDATA4 (negedge))
		)
	)
)
V 000041 56 232 1533588865522 PIXDATA_3_
(_unit PIXDATA_3_
	(_specify
		(_modpath parallel unknown 0 1674
			(_port PIXDATA3 in )
			(_port PADDI out )
		)
		(_tchk width 0 1675
			(_port PIXDATA3 (posedge))
		)
		(_tchk width 0 1676
			(_port PIXDATA3 (negedge))
		)
	)
)
V 000041 56 232 1533588865524 PIXDATA_2_
(_unit PIXDATA_2_
	(_specify
		(_modpath parallel unknown 0 1686
			(_port PIXDATA2 in )
			(_port PADDI out )
		)
		(_tchk width 0 1687
			(_port PIXDATA2 (posedge))
		)
		(_tchk width 0 1688
			(_port PIXDATA2 (negedge))
		)
	)
)
V 000041 56 232 1533588865526 PIXDATA_1_
(_unit PIXDATA_1_
	(_specify
		(_modpath parallel unknown 0 1698
			(_port PIXDATA1 in )
			(_port PADDI out )
		)
		(_tchk width 0 1699
			(_port PIXDATA1 (posedge))
		)
		(_tchk width 0 1700
			(_port PIXDATA1 (negedge))
		)
	)
)
V 000041 56 232 1533588865528 PIXDATA_0_
(_unit PIXDATA_0_
	(_specify
		(_modpath parallel unknown 0 1710
			(_port PIXDATA0 in )
			(_port PADDI out )
		)
		(_tchk width 0 1711
			(_port PIXDATA0 (posedge))
		)
		(_tchk width 0 1712
			(_port PIXDATA0 (negedge))
		)
	)
)
V 000033 56 206 1533588865530 DE
(_unit DE
	(_specify
		(_modpath parallel unknown 0 1722
			(_port DE in )
			(_port PADDI out )
		)
		(_tchk width 0 1723
			(_port DE (posedge))
		)
		(_tchk width 0 1724
			(_port DE (negedge))
		)
	)
)
V 000037 56 222 1533588865532 PIXCLK
(_unit PIXCLK
	(_specify
		(_modpath parallel unknown 0 1734
			(_port PIXCLK in )
			(_port PADDI out )
		)
		(_tchk width 0 1735
			(_port PIXCLK (posedge))
		)
		(_tchk width 0 1736
			(_port PIXCLK (negedge))
		)
	)
)
V 000062 56 4167 1533588865534 u_fifo_7_0_pixel2byte_fifo_0_0
(_unit u_fifo_7_0_pixel2byte_fifo_0_0
	(_specify
		(_modpath parallel unknown 0 1766
			(_port RSTA in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1767
			(_port RSTA in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1768
			(_port RSTA in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1769
			(_port RSTA in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1770
			(_port RSTA in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1771
			(_port RSTA in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1772
			(_port RSTA in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1773
			(_port RSTA in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1774
			(_port RSTA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1775
			(_port RSTA in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1776
			(_port CLKA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1777
			(_port CLKB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1778
			(_port CLKB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1779
			(_port CLKB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1780
			(_port CLKB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1781
			(_port CLKB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1782
			(_port CLKB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1783
			(_port CLKB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1784
			(_port CLKB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1785
			(_port CLKB in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1786
			(_port RSTB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1787
			(_port RSTB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1788
			(_port RSTB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1789
			(_port RSTB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1790
			(_port RSTB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1791
			(_port RSTB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1792
			(_port RSTB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1793
			(_port RSTB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1794
			(_port RSTB in )
			(_port EF out )
		)
		(_tchk setuphold 0 1795
			(_port CLKA_dly (posedge))
			(_port DIA7_dly ())
		)
		(_tchk setuphold 0 1796
			(_port CLKA_dly (posedge))
			(_port DIA6_dly ())
		)
		(_tchk setuphold 0 1797
			(_port CLKA_dly (posedge))
			(_port DIA5_dly ())
		)
		(_tchk setuphold 0 1798
			(_port CLKA_dly (posedge))
			(_port DIA4_dly ())
		)
		(_tchk setuphold 0 1799
			(_port CLKA_dly (posedge))
			(_port DIA3_dly ())
		)
		(_tchk setuphold 0 1800
			(_port CLKA_dly (posedge))
			(_port DIA2_dly ())
		)
		(_tchk setuphold 0 1801
			(_port CLKA_dly (posedge))
			(_port DIA1_dly ())
		)
		(_tchk setuphold 0 1802
			(_port CLKA_dly (posedge))
			(_port DIA0_dly ())
		)
		(_tchk setuphold 0 1803
			(_port CLKA_dly (posedge))
			(_port CEA_dly ())
		)
		(_tchk setuphold 0 1804
			(_port CLKA_dly (posedge))
			(_port RSTA_dly ())
		)
		(_tchk setuphold 0 1805
			(_port CLKA_dly (posedge))
			(_port CSA2_dly ())
		)
		(_tchk setuphold 0 1806
			(_port CLKB_dly (posedge))
			(_port CSB2_dly ())
		)
		(_tchk setuphold 0 1807
			(_port CLKA_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1808
			(_port CLKB_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1809
			(_port CLKB_dly (posedge))
			(_port OCEB_dly ())
		)
		(_tchk setuphold 0 1810
			(_port CLKB_dly (posedge))
			(_port CEB_dly ())
		)
		(_tchk width 0 1811
			(_port RSTA_dly (posedge))
		)
		(_tchk width 0 1812
			(_port RSTA_dly (negedge))
		)
		(_tchk width 0 1813
			(_port CLKA_dly (posedge))
		)
		(_tchk width 0 1814
			(_port CLKA_dly (negedge))
		)
		(_tchk width 0 1815
			(_port CLKB_dly (posedge))
		)
		(_tchk width 0 1816
			(_port CLKB_dly (negedge))
		)
		(_tchk width 0 1817
			(_port RSTB_dly (posedge))
		)
		(_tchk width 0 1818
			(_port RSTB_dly (negedge))
		)
	)
)
V 000063 56 4168 1533588865536 u_fifo_15_8_pixel2byte_fifo_0_0
(_unit u_fifo_15_8_pixel2byte_fifo_0_0
	(_specify
		(_modpath parallel unknown 0 1885
			(_port RSTA in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1886
			(_port RSTA in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1887
			(_port RSTA in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1888
			(_port RSTA in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1889
			(_port RSTA in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1890
			(_port RSTA in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1891
			(_port RSTA in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1892
			(_port RSTA in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1893
			(_port RSTA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1894
			(_port RSTA in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1895
			(_port CLKA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1896
			(_port CLKB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1897
			(_port CLKB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1898
			(_port CLKB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1899
			(_port CLKB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1900
			(_port CLKB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1901
			(_port CLKB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1902
			(_port CLKB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1903
			(_port CLKB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1904
			(_port CLKB in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1905
			(_port RSTB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1906
			(_port RSTB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1907
			(_port RSTB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1908
			(_port RSTB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1909
			(_port RSTB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1910
			(_port RSTB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1911
			(_port RSTB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1912
			(_port RSTB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1913
			(_port RSTB in )
			(_port EF out )
		)
		(_tchk setuphold 0 1914
			(_port CLKA_dly (posedge))
			(_port DIA7_dly ())
		)
		(_tchk setuphold 0 1915
			(_port CLKA_dly (posedge))
			(_port DIA6_dly ())
		)
		(_tchk setuphold 0 1916
			(_port CLKA_dly (posedge))
			(_port DIA5_dly ())
		)
		(_tchk setuphold 0 1917
			(_port CLKA_dly (posedge))
			(_port DIA4_dly ())
		)
		(_tchk setuphold 0 1918
			(_port CLKA_dly (posedge))
			(_port DIA3_dly ())
		)
		(_tchk setuphold 0 1919
			(_port CLKA_dly (posedge))
			(_port DIA2_dly ())
		)
		(_tchk setuphold 0 1920
			(_port CLKA_dly (posedge))
			(_port DIA1_dly ())
		)
		(_tchk setuphold 0 1921
			(_port CLKA_dly (posedge))
			(_port DIA0_dly ())
		)
		(_tchk setuphold 0 1922
			(_port CLKA_dly (posedge))
			(_port CEA_dly ())
		)
		(_tchk setuphold 0 1923
			(_port CLKA_dly (posedge))
			(_port RSTA_dly ())
		)
		(_tchk setuphold 0 1924
			(_port CLKA_dly (posedge))
			(_port CSA2_dly ())
		)
		(_tchk setuphold 0 1925
			(_port CLKB_dly (posedge))
			(_port CSB2_dly ())
		)
		(_tchk setuphold 0 1926
			(_port CLKA_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1927
			(_port CLKB_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1928
			(_port CLKB_dly (posedge))
			(_port OCEB_dly ())
		)
		(_tchk setuphold 0 1929
			(_port CLKB_dly (posedge))
			(_port CEB_dly ())
		)
		(_tchk width 0 1930
			(_port RSTA_dly (posedge))
		)
		(_tchk width 0 1931
			(_port RSTA_dly (negedge))
		)
		(_tchk width 0 1932
			(_port CLKA_dly (posedge))
		)
		(_tchk width 0 1933
			(_port CLKA_dly (negedge))
		)
		(_tchk width 0 1934
			(_port CLKB_dly (posedge))
		)
		(_tchk width 0 1935
			(_port CLKB_dly (negedge))
		)
		(_tchk width 0 1936
			(_port RSTB_dly (posedge))
		)
		(_tchk width 0 1937
			(_port RSTB_dly (negedge))
		)
	)
)
V 000064 56 4169 1533588865538 u_fifo_23_16_pixel2byte_fifo_0_0
(_unit u_fifo_23_16_pixel2byte_fifo_0_0
	(_specify
		(_modpath parallel unknown 0 1999
			(_port RSTA in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 2000
			(_port RSTA in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 2001
			(_port RSTA in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 2002
			(_port RSTA in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 2003
			(_port RSTA in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 2004
			(_port RSTA in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 2005
			(_port RSTA in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 2006
			(_port RSTA in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 2007
			(_port RSTA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 2008
			(_port RSTA in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 2009
			(_port CLKA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 2010
			(_port CLKB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 2011
			(_port CLKB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 2012
			(_port CLKB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 2013
			(_port CLKB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 2014
			(_port CLKB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 2015
			(_port CLKB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 2016
			(_port CLKB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 2017
			(_port CLKB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 2018
			(_port CLKB in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 2019
			(_port RSTB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 2020
			(_port RSTB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 2021
			(_port RSTB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 2022
			(_port RSTB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 2023
			(_port RSTB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 2024
			(_port RSTB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 2025
			(_port RSTB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 2026
			(_port RSTB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 2027
			(_port RSTB in )
			(_port EF out )
		)
		(_tchk setuphold 0 2028
			(_port CLKA_dly (posedge))
			(_port DIA7_dly ())
		)
		(_tchk setuphold 0 2029
			(_port CLKA_dly (posedge))
			(_port DIA6_dly ())
		)
		(_tchk setuphold 0 2030
			(_port CLKA_dly (posedge))
			(_port DIA5_dly ())
		)
		(_tchk setuphold 0 2031
			(_port CLKA_dly (posedge))
			(_port DIA4_dly ())
		)
		(_tchk setuphold 0 2032
			(_port CLKA_dly (posedge))
			(_port DIA3_dly ())
		)
		(_tchk setuphold 0 2033
			(_port CLKA_dly (posedge))
			(_port DIA2_dly ())
		)
		(_tchk setuphold 0 2034
			(_port CLKA_dly (posedge))
			(_port DIA1_dly ())
		)
		(_tchk setuphold 0 2035
			(_port CLKA_dly (posedge))
			(_port DIA0_dly ())
		)
		(_tchk setuphold 0 2036
			(_port CLKA_dly (posedge))
			(_port CEA_dly ())
		)
		(_tchk setuphold 0 2037
			(_port CLKA_dly (posedge))
			(_port RSTA_dly ())
		)
		(_tchk setuphold 0 2038
			(_port CLKA_dly (posedge))
			(_port CSA2_dly ())
		)
		(_tchk setuphold 0 2039
			(_port CLKB_dly (posedge))
			(_port CSB2_dly ())
		)
		(_tchk setuphold 0 2040
			(_port CLKA_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 2041
			(_port CLKB_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 2042
			(_port CLKB_dly (posedge))
			(_port OCEB_dly ())
		)
		(_tchk setuphold 0 2043
			(_port CLKB_dly (posedge))
			(_port CEB_dly ())
		)
		(_tchk width 0 2044
			(_port RSTA_dly (posedge))
		)
		(_tchk width 0 2045
			(_port RSTA_dly (negedge))
		)
		(_tchk width 0 2046
			(_port CLKA_dly (posedge))
		)
		(_tchk width 0 2047
			(_port CLKA_dly (negedge))
		)
		(_tchk width 0 2048
			(_port CLKB_dly (posedge))
		)
		(_tchk width 0 2049
			(_port CLKB_dly (negedge))
		)
		(_tchk width 0 2050
			(_port RSTB_dly (posedge))
		)
		(_tchk width 0 2051
			(_port RSTB_dly (negedge))
		)
	)
)
V 000038 56 32 1533588865540 GSR_INST
(_unit GSR_INST
	(_specify
	)
)
V 000039 56 756 1533588865596 SLICEb_0
(_unit SLICEb_0
	(_specify
		(_modpath parallel unknown 0 955
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 956
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 957
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 958
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 959
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 960
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 961
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 962
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk width 0 963
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 964
			(_port CLK_dly (negedge))
		)
	)
)
V 000054 56 1288 1533588865598 u_PH_DLY_FIFO_SLICEb_1
(_unit u_PH_DLY_FIFO_SLICEb_1
	(_specify
		(_modpath parallel unknown 0 1008
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1009
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1010
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1011
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1012
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1013
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1014
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1015
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1016
			(_port FCI in )
			(_port F1 out )
		)
		(_tchk setuphold 0 1017
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1018
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1019
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1020
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1021
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1022
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1023
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1024
			(_port CLK_dly (negedge))
		)
	)
)
V 000053 56 662 1533588865600 u_PH_DLY_FIFO_SLICEb_2
(_unit u_PH_DLY_FIFO_SLICEb_2
	(_specify
		(_modpath parallel unknown 0 1051
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1052
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1053
			(_port FCI in )
			(_port F0 out )
		)
		(_tchk setuphold 0 1054
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1055
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1056
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1057
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1058
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1059
			(_port CLK_dly (negedge))
		)
	)
)
V 000054 56 1210 1533588865602 u_PH_DLY_FIFO_SLICEb_3
(_unit u_PH_DLY_FIFO_SLICEb_3
	(_specify
		(_modpath parallel unknown 0 1084
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1085
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1086
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1087
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1088
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1089
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1090
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1091
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1092
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1093
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1094
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1095
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1096
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1097
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1098
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1099
			(_port CLK_dly (negedge))
		)
	)
)
V 000052 56 46 1533588865604 u_PH_DLY_FIFO_SLICEb_4
(_unit u_PH_DLY_FIFO_SLICEb_4
	(_specify
	)
)
V 000054 56 1523 1533588865606 u_PH_DLY_FIFO_SLICEb_5
(_unit u_PH_DLY_FIFO_SLICEb_5
	(_specify
		(_modpath parallel unknown 0 1135
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1136
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1137
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1138
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1139
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1140
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1141
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1142
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1143
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1144
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1145
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1146
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1147
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1148
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1149
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1150
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1151
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1152
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1153
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1154
			(_port CLK_dly (negedge))
		)
	)
)
V 000054 56 1288 1533588865608 u_PH_DLY_FIFO_SLICEb_6
(_unit u_PH_DLY_FIFO_SLICEb_6
	(_specify
		(_modpath parallel unknown 0 1178
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1179
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1180
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1181
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1182
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1183
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1184
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1185
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1186
			(_port FCI in )
			(_port F1 out )
		)
		(_tchk setuphold 0 1187
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1188
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1189
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1190
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1191
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1192
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1193
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1194
			(_port CLK_dly (negedge))
		)
	)
)
V 000039 56 458 1533588865610 SLICEb_7
(_unit SLICEb_7
	(_specify
		(_modpath parallel unknown 0 1212
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1213
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 1214
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1215
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 1216
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1217
			(_port CLK_dly (negedge))
		)
	)
)
V 000054 56 1523 1533588865612 u_PH_DLY_FIFO_SLICEb_8
(_unit u_PH_DLY_FIFO_SLICEb_8
	(_specify
		(_modpath parallel unknown 0 1235
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1236
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1237
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1238
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1239
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1240
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1241
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1242
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1243
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1244
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1245
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1246
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1247
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1248
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1249
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1250
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1251
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1252
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1253
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1254
			(_port CLK_dly (negedge))
		)
	)
)
V 000053 56 975 1533588865614 u_PH_DLY_FIFO_SLICEb_9
(_unit u_PH_DLY_FIFO_SLICEb_9
	(_specify
		(_modpath parallel unknown 0 1273
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1274
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1275
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1276
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1277
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1278
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 1279
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1280
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1281
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1282
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1283
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1284
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1285
			(_port CLK_dly (negedge))
		)
	)
)
V 000054 56 663 1533588865616 u_PH_DLY_FIFO_SLICEb_10
(_unit u_PH_DLY_FIFO_SLICEb_10
	(_specify
		(_modpath parallel unknown 0 1301
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1302
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1303
			(_port FCI in )
			(_port F0 out )
		)
		(_tchk setuphold 0 1304
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1305
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1306
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1307
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1308
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1309
			(_port CLK_dly (negedge))
		)
	)
)
V 000054 56 976 1533588865618 u_PH_DLY_FIFO_SLICEb_11
(_unit u_PH_DLY_FIFO_SLICEb_11
	(_specify
		(_modpath parallel unknown 0 1328
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1329
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1330
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1331
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1332
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1333
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 1334
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1335
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1336
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1337
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1338
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1339
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1340
			(_port CLK_dly (negedge))
		)
	)
)
V 000055 56 1211 1533588865620 u_PH_DLY_FIFO_SLICEb_12
(_unit u_PH_DLY_FIFO_SLICEb_12
	(_specify
		(_modpath parallel unknown 0 1359
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1360
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1361
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1362
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1363
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1364
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1365
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1366
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1367
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1368
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1369
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1370
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1371
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1372
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1373
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1374
			(_port CLK_dly (negedge))
		)
	)
)
V 000055 56 1211 1533588865622 u_PH_DLY_FIFO_SLICEb_13
(_unit u_PH_DLY_FIFO_SLICEb_13
	(_specify
		(_modpath parallel unknown 0 1393
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1394
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1395
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1396
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1397
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1398
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1399
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1400
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1401
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1402
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1403
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1404
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1405
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1406
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1407
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1408
			(_port CLK_dly (negedge))
		)
	)
)
V 000055 56 1211 1533588865624 u_PH_DLY_FIFO_SLICEb_14
(_unit u_PH_DLY_FIFO_SLICEb_14
	(_specify
		(_modpath parallel unknown 0 1427
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1428
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1429
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1430
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1431
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1432
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1433
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1434
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1435
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1436
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1437
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1438
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1439
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1440
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1441
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1442
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 497 1533588865626 SLICEb_15
(_unit SLICEb_15
	(_specify
		(_modpath parallel unknown 0 1456
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1457
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1458
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1459
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1460
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1461
			(_port FCI in )
			(_port F1 out )
		)
	)
)
V 000041 56 1042 1533588865628 SLICEb_16
(_unit SLICEb_16
	(_specify
		(_modpath parallel unknown 0 1485
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1486
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1487
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1488
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1489
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1490
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1491
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1492
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1493
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1494
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1495
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1496
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1497
			(_port FCI in )
			(_port FCO out )
		)
	)
)
V 000041 56 1042 1533588865630 SLICEb_17
(_unit SLICEb_17
	(_specify
		(_modpath parallel unknown 0 1521
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1522
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1523
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1524
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1525
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1526
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1527
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1528
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1529
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1530
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1531
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1532
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1533
			(_port FCI in )
			(_port FCO out )
		)
	)
)
V 000041 56 1042 1533588865632 SLICEb_18
(_unit SLICEb_18
	(_specify
		(_modpath parallel unknown 0 1547
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1548
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1549
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1550
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1551
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1552
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1553
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1554
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1555
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1556
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1557
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1558
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1559
			(_port FCI in )
			(_port FCO out )
		)
	)
)
V 000041 56 1042 1533588865634 SLICEb_19
(_unit SLICEb_19
	(_specify
		(_modpath parallel unknown 0 1573
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1574
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1575
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1576
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1577
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1578
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1579
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1580
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1581
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1582
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1583
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1584
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1585
			(_port FCI in )
			(_port FCO out )
		)
	)
)
V 000041 56 1042 1533588865636 SLICEb_20
(_unit SLICEb_20
	(_specify
		(_modpath parallel unknown 0 1599
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1600
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1601
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1602
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1603
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1604
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1605
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1606
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1607
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1608
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1609
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1610
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1611
			(_port FCI in )
			(_port FCO out )
		)
	)
)
V 000041 56 1042 1533588865638 SLICEb_21
(_unit SLICEb_21
	(_specify
		(_modpath parallel unknown 0 1625
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1626
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1627
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1628
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1629
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1630
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1631
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1632
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1633
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1634
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1635
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1636
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1637
			(_port FCI in )
			(_port FCO out )
		)
	)
)
V 000041 56 1042 1533588865640 SLICEb_22
(_unit SLICEb_22
	(_specify
		(_modpath parallel unknown 0 1651
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1652
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1653
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1654
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1655
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1656
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1657
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1658
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1659
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1660
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1661
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1662
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1663
			(_port FCI in )
			(_port FCO out )
		)
	)
)
V 000040 56 189 1533588865642 SLICEb_23
(_unit SLICEb_23
	(_specify
		(_modpath parallel unknown 0 1677
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1678
			(_port A1 in )
			(_port FCO out )
		)
	)
)
V 000040 56 534 1533588865644 SLICEb_24
(_unit SLICEb_24
	(_specify
		(_modpath parallel unknown 0 1705
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1706
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1707
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1708
			(_port FCI in )
			(_port F0 out )
		)
		(_tchk setuphold 0 1709
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1710
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1711
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1470 1533588865646 SLICEb_25
(_unit SLICEb_25
	(_specify
		(_modpath parallel unknown 0 1741
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1742
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1743
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1744
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1745
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1746
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1747
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1748
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1749
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1750
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1751
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1752
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1753
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1754
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1755
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1756
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1757
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1758
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1759
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1470 1533588865648 SLICEb_26
(_unit SLICEb_26
	(_specify
		(_modpath parallel unknown 0 1789
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1790
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1791
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1792
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1793
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1794
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1795
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1796
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1797
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1798
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1799
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1800
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1801
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1802
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1803
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1804
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1805
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1806
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1807
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1470 1533588865650 SLICEb_27
(_unit SLICEb_27
	(_specify
		(_modpath parallel unknown 0 1827
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1828
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1829
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1830
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1831
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1832
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1833
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1834
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1835
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1836
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1837
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1838
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1839
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1840
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1841
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1842
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1843
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1844
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1845
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1470 1533588865652 SLICEb_28
(_unit SLICEb_28
	(_specify
		(_modpath parallel unknown 0 1865
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1866
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1867
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1868
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1869
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1870
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1871
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1872
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1873
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1874
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1875
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1876
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1877
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1878
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1879
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1880
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1881
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1882
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1883
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1470 1533588865654 SLICEb_29
(_unit SLICEb_29
	(_specify
		(_modpath parallel unknown 0 1903
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1904
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1905
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1906
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1907
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1908
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1909
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1910
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1911
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1912
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1913
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1914
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1915
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1916
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1917
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1918
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1919
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1920
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1921
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1470 1533588865656 SLICEb_30
(_unit SLICEb_30
	(_specify
		(_modpath parallel unknown 0 1941
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1942
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1943
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1944
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1945
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1946
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1947
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1948
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1949
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1950
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1951
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1952
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1953
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1954
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1955
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1956
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1957
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1958
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1959
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1470 1533588865658 SLICEb_31
(_unit SLICEb_31
	(_specify
		(_modpath parallel unknown 0 1979
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1980
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1981
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1982
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1983
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1984
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1985
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1986
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1987
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1988
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1989
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1990
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1991
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1992
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1993
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1994
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1995
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1996
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1997
			(_port CLK_dly (negedge))
		)
	)
)
V 000062 56 531 1533588865660 q_byte_datab_CR31_ram_SLICEb_32
(_unit q_byte_datab_CR31_ram_SLICEb_32
	(_specify
		(_modpath parallel unknown 0 2017
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2018
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2019
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2020
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2021
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2022
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
V 000063 56 1119 1533588865662 q_byte_datab_CR31_ram_SLICEb_33
(_unit q_byte_datab_CR31_ram_SLICEb_33
	(_specify
		(_modpath parallel unknown 0 2045
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2046
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2047
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2048
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2049
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2050
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2051
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2052
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2053
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2054
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2055
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2056
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2057
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2058
			(_port WCK_dly (negedge))
		)
	)
)
V 000063 56 1119 1533588865664 q_byte_datab_CR31_ram_SLICEb_34
(_unit q_byte_datab_CR31_ram_SLICEb_34
	(_specify
		(_modpath parallel unknown 0 2087
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2088
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2089
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2090
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2091
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2092
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2093
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2094
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2095
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2096
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2097
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2098
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2099
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2100
			(_port WCK_dly (negedge))
		)
	)
)
V 000059 56 608 1533588865666 u_PH_DLY_FIFO_fifo_pfu_0_6_1
(_unit u_PH_DLY_FIFO_fifo_pfu_0_6_1
	(_specify
		(_modpath parallel unknown 0 2131
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2132
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2133
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2134
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2135
			(_port C0 in )
			(_port WADO2 out )
		)
		(_modpath parallel unknown 0 2136
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2137
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
V 000060 56 2206 1533588865668 u_PH_DLY_FIFO_fifo_pfu_0_6_0
(_unit u_PH_DLY_FIFO_fifo_pfu_0_6_0
	(_specify
		(_modpath parallel unknown 0 2160
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2161
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2162
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2163
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2164
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2165
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2166
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2167
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2168
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2169
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2170
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2171
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2172
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2173
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2174
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2175
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2176
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2177
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2178
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2179
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2180
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2181
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2182
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2183
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2184
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2185
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2186
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2187
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2188
			(_port CLK_dly (negedge))
		)
	)
)
V 000058 56 2204 1533588865670 u_PH_DLY_FIFO_fifo_pfu_0_6
(_unit u_PH_DLY_FIFO_fifo_pfu_0_6
	(_specify
		(_modpath parallel unknown 0 2211
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2212
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2213
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2214
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2215
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2216
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2217
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2218
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2219
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2220
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2221
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2222
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2223
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2224
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2225
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2226
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2227
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2228
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2229
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2230
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2231
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2232
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2233
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2234
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2235
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2236
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2237
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2238
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2239
			(_port CLK_dly (negedge))
		)
	)
)
V 000059 56 608 1533588865672 u_PH_DLY_FIFO_fifo_pfu_0_7_3
(_unit u_PH_DLY_FIFO_fifo_pfu_0_7_3
	(_specify
		(_modpath parallel unknown 0 2259
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2260
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2261
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2262
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2263
			(_port C0 in )
			(_port WADO2 out )
		)
		(_modpath parallel unknown 0 2264
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2265
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
V 000058 56 2204 1533588865674 u_PH_DLY_FIFO_fifo_pfu_0_7
(_unit u_PH_DLY_FIFO_fifo_pfu_0_7
	(_specify
		(_modpath parallel unknown 0 2288
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2289
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2290
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2291
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2292
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2293
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2294
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2295
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2296
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2297
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2298
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2299
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2300
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2301
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2302
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2303
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2304
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2305
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2306
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2307
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2308
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2309
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2310
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2311
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2312
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2313
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2314
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2315
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2316
			(_port CLK_dly (negedge))
		)
	)
)
V 000060 56 2206 1533588865676 u_PH_DLY_FIFO_fifo_pfu_0_7_2
(_unit u_PH_DLY_FIFO_fifo_pfu_0_7_2
	(_specify
		(_modpath parallel unknown 0 2339
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2340
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2341
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2342
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2343
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2344
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2345
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2346
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2347
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2348
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2349
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2350
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2351
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2352
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2353
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2354
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2355
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2356
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2357
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2358
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2359
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2360
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2361
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2362
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2363
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2364
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2365
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2366
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2367
			(_port CLK_dly (negedge))
		)
	)
)
V 000064 56 533 1533588865678 q_byte_datab_CR31_ram_0_SLICEb_41
(_unit q_byte_datab_CR31_ram_0_SLICEb_41
	(_specify
		(_modpath parallel unknown 0 2387
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2388
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2389
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2390
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2391
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2392
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
V 000065 56 1121 1533588865680 q_byte_datab_CR31_ram_0_SLICEb_42
(_unit q_byte_datab_CR31_ram_0_SLICEb_42
	(_specify
		(_modpath parallel unknown 0 2410
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2411
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2412
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2413
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2414
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2415
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2416
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2417
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2418
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2419
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2420
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2421
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2422
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2423
			(_port WCK_dly (negedge))
		)
	)
)
V 000065 56 1121 1533588865682 q_byte_datab_CR31_ram_0_SLICEb_43
(_unit q_byte_datab_CR31_ram_0_SLICEb_43
	(_specify
		(_modpath parallel unknown 0 2441
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2442
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2443
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2444
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2445
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2446
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2447
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2448
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2449
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2450
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2451
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2452
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2453
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2454
			(_port WCK_dly (negedge))
		)
	)
)
V 000040 56 610 1533588865684 SLICEb_44
(_unit SLICEb_44
	(_specify
		(_modpath parallel unknown 0 2469
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2470
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2471
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2472
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2473
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2474
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2475
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2476
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 610 1533588865686 SLICEb_45
(_unit SLICEb_45
	(_specify
		(_modpath parallel unknown 0 2496
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2497
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2498
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2499
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2500
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2501
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2502
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2503
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 999 1533588865688 SLICEb_46
(_unit SLICEb_46
	(_specify
		(_modpath parallel unknown 0 2527
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2528
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2529
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2530
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2531
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2532
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2533
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2534
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2535
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2536
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2537
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 2538
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2539
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 460 1533588865690 SLICEb_48
(_unit SLICEb_48
	(_specify
		(_modpath parallel unknown 0 2566
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2567
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2568
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2569
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 2570
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2571
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 921 1533588865692 SLICEb_50
(_unit SLICEb_50
	(_specify
		(_modpath parallel unknown 0 2593
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2594
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2595
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2596
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2597
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2598
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2599
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2600
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2601
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2602
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2603
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2604
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 769 1533588865694 SLICEb_51
(_unit SLICEb_51
	(_specify
		(_modpath parallel unknown 0 2632
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2633
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2634
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2635
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2636
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2637
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2638
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2639
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2640
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2641
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1000 1533588865696 SLICEb_52
(_unit SLICEb_52
	(_specify
		(_modpath parallel unknown 0 2670
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2671
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2672
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2673
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2674
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2675
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2676
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2677
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2678
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2679
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2680
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2681
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2682
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 768 1533588865698 SLICEb_53
(_unit SLICEb_53
	(_specify
		(_modpath parallel unknown 0 2709
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2710
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2711
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2712
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2713
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2714
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2715
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2716
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 2717
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2718
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 764 1533588865700 SLICEb_54
(_unit SLICEb_54
	(_specify
		(_modpath parallel unknown 0 2739
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2740
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2741
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2742
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2743
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2744
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2745
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2746
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2747
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2748
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 841 1533588865702 SLICEb_55
(_unit SLICEb_55
	(_specify
		(_modpath parallel unknown 0 2775
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2776
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2777
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2778
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2779
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2780
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2781
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2782
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2783
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2784
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2785
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 841 1533588865704 SLICEb_56
(_unit SLICEb_56
	(_specify
		(_modpath parallel unknown 0 2813
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2814
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2815
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2816
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2817
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2818
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2819
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2820
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2821
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2822
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2823
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 918 1533588865706 SLICEb_57
(_unit SLICEb_57
	(_specify
		(_modpath parallel unknown 0 2845
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2846
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2847
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2848
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2849
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2850
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2851
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2852
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2853
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2854
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2855
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2856
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 844 1533588865708 SLICEb_58
(_unit SLICEb_58
	(_specify
		(_modpath parallel unknown 0 2883
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2884
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2885
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2886
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2887
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2888
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2889
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2890
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2891
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2892
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2893
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1157 1533588865710 SLICEb_59
(_unit SLICEb_59
	(_specify
		(_modpath parallel unknown 0 2917
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2918
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2919
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2920
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2921
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2922
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2923
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2924
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2925
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2926
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2927
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2928
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2929
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2930
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2931
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1157 1533588865712 SLICEb_60
(_unit SLICEb_60
	(_specify
		(_modpath parallel unknown 0 2955
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2956
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2957
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2958
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2959
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2960
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2961
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2962
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2963
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2964
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2965
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2966
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2967
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2968
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2969
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1157 1533588865714 SLICEb_61
(_unit SLICEb_61
	(_specify
		(_modpath parallel unknown 0 2988
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2989
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2990
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2991
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2992
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2993
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2994
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2995
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2996
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2997
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2998
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2999
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3000
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 3001
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3002
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 690 1533588865716 SLICEb_65
(_unit SLICEb_65
	(_specify
		(_modpath parallel unknown 0 3019
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3020
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3021
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3022
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3023
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 3024
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3025
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 3026
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3027
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 692 1533588865718 SLICEb_66
(_unit SLICEb_66
	(_specify
		(_modpath parallel unknown 0 3057
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3058
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3059
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3060
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3061
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3062
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 3063
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 3064
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3065
			(_port CLK_dly (negedge))
		)
	)
)
V 000055 56 1210 1533588865720 u_PH_DLY_FIFO_SLICEb_67
(_unit u_PH_DLY_FIFO_SLICEb_67
	(_specify
		(_modpath parallel unknown 0 3089
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3090
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3091
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3092
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3093
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3094
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3095
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3096
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3097
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 3098
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3099
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3100
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3101
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3102
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3103
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3104
			(_port CLK_dly (negedge))
		)
	)
)
V 000055 56 1209 1533588865722 u_PH_DLY_FIFO_SLICEb_68
(_unit u_PH_DLY_FIFO_SLICEb_68
	(_specify
		(_modpath parallel unknown 0 3123
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3124
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3125
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3126
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3127
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3128
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3129
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3130
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3131
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3132
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3133
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3134
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3135
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3136
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3137
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3138
			(_port CLK_dly (negedge))
		)
	)
)
V 000055 56 1210 1533588865724 u_PH_DLY_FIFO_SLICEb_75
(_unit u_PH_DLY_FIFO_SLICEb_75
	(_specify
		(_modpath parallel unknown 0 3157
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3158
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3159
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3160
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3161
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3162
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3163
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3164
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3165
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 3166
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3167
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3168
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3169
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3170
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3171
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3172
			(_port CLK_dly (negedge))
		)
	)
)
V 000055 56 1209 1533588865726 u_PH_DLY_FIFO_SLICEb_76
(_unit u_PH_DLY_FIFO_SLICEb_76
	(_specify
		(_modpath parallel unknown 0 3191
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3192
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3193
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3194
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3195
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3196
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3197
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3198
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3199
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3200
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3201
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3202
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3203
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3204
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3205
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3206
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 886 1533588865728 SLICEb_81
(_unit SLICEb_81
	(_specify
		(_modpath parallel unknown 0 3223
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3224
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3225
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3226
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3227
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3228
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3229
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3230
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3231
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3232
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3233
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3234
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1348 1533588865730 SLICEb_82
(_unit SLICEb_82
	(_specify
		(_modpath parallel unknown 0 3258
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3259
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3260
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3261
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3262
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3263
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3264
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3265
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3266
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3267
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3268
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3269
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3270
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3271
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3272
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3273
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3274
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3275
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 572 1533588865732 SLICEb_83
(_unit SLICEb_83
	(_specify
		(_modpath parallel unknown 0 3288
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3289
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3290
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3291
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3292
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3293
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3294
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 649 1533588865734 SLICEb_84
(_unit SLICEb_84
	(_specify
		(_modpath parallel unknown 0 3305
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3306
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3307
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3308
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3309
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3310
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3311
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3312
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 495 1533588865736 SLICEb_85
(_unit SLICEb_85
	(_specify
		(_modpath parallel unknown 0 3336
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3337
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3338
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3339
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3340
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3341
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 572 1533588865738 SLICEb_86
(_unit SLICEb_86
	(_specify
		(_modpath parallel unknown 0 3360
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3361
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3362
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3363
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3364
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3365
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3366
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 649 1533588865740 SLICEb_87
(_unit SLICEb_87
	(_specify
		(_modpath parallel unknown 0 3382
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3383
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3384
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3385
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3386
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3387
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3388
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3389
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 572 1533588865742 SLICEb_88
(_unit SLICEb_88
	(_specify
		(_modpath parallel unknown 0 3412
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3413
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3414
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3415
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3416
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3417
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3418
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 649 1533588865744 SLICEb_89
(_unit SLICEb_89
	(_specify
		(_modpath parallel unknown 0 3439
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3440
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3441
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3442
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3443
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3444
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3445
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3446
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 572 1533588865746 SLICEb_90
(_unit SLICEb_90
	(_specify
		(_modpath parallel unknown 0 3464
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3465
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3466
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3467
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3468
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3469
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3470
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 572 1533588865748 SLICEb_91
(_unit SLICEb_91
	(_specify
		(_modpath parallel unknown 0 3488
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3489
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3490
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3491
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3492
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3493
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3494
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 649 1533588865750 SLICEb_92
(_unit SLICEb_92
	(_specify
		(_modpath parallel unknown 0 3505
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3506
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3507
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3508
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3509
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3510
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3511
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3512
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 572 1533588865752 SLICEb_93
(_unit SLICEb_93
	(_specify
		(_modpath parallel unknown 0 3525
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3526
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3527
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3528
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3529
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3530
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3531
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 649 1533588865754 SLICEb_94
(_unit SLICEb_94
	(_specify
		(_modpath parallel unknown 0 3547
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3548
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3549
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3550
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3551
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3552
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3553
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3554
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 649 1533588865756 SLICEb_95
(_unit SLICEb_95
	(_specify
		(_modpath parallel unknown 0 3565
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3566
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3567
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3568
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3569
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3570
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3571
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3572
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 572 1533588865758 SLICEb_96
(_unit SLICEb_96
	(_specify
		(_modpath parallel unknown 0 3596
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3597
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3598
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3599
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3600
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3601
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3602
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 649 1533588865760 SLICEb_97
(_unit SLICEb_97
	(_specify
		(_modpath parallel unknown 0 3613
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3614
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3615
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3616
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3617
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3618
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3619
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3620
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 495 1533588865762 SLICEb_98
(_unit SLICEb_98
	(_specify
		(_modpath parallel unknown 0 3633
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3634
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3635
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3636
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3637
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3638
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 921 1533588865764 SLICEb_99
(_unit SLICEb_99
	(_specify
		(_modpath parallel unknown 0 3663
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3664
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3665
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3666
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3667
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3668
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3669
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3670
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3671
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3672
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 3673
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3674
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 496 1533588865766 SLICEb_100
(_unit SLICEb_100
	(_specify
		(_modpath parallel unknown 0 3687
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3688
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3689
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3690
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3691
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3692
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 573 1533588865768 SLICEb_101
(_unit SLICEb_101
	(_specify
		(_modpath parallel unknown 0 3707
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3708
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3709
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3710
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3711
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3712
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3713
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000056 56 1363 1533588865770 u_PH_DLY_FIFO_SLICEb_102
(_unit u_PH_DLY_FIFO_SLICEb_102
	(_specify
		(_modpath parallel unknown 0 3732
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3733
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3734
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3735
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3736
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3737
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3738
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3739
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3740
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3741
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3742
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3743
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3744
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3745
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3746
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3747
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3748
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3749
			(_port CLK_dly (negedge))
		)
	)
)
V 000056 56 1360 1533588865772 u_PH_DLY_FIFO_SLICEb_103
(_unit u_PH_DLY_FIFO_SLICEb_103
	(_specify
		(_modpath parallel unknown 0 3778
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3779
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3780
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3781
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3782
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3783
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3784
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3785
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3786
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3787
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3788
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3789
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3790
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3791
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3792
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3793
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3794
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3795
			(_port CLK_dly (negedge))
		)
	)
)
V 000056 56 1360 1533588865774 u_PH_DLY_FIFO_SLICEb_104
(_unit u_PH_DLY_FIFO_SLICEb_104
	(_specify
		(_modpath parallel unknown 0 3819
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3820
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3821
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3822
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3823
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3824
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3825
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3826
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3827
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3828
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3829
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3830
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3831
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3832
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3833
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3834
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3835
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3836
			(_port CLK_dly (negedge))
		)
	)
)
V 000056 56 1363 1533588865776 u_PH_DLY_FIFO_SLICEb_105
(_unit u_PH_DLY_FIFO_SLICEb_105
	(_specify
		(_modpath parallel unknown 0 3855
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3856
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3857
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3858
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3859
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3860
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3861
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3862
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3863
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3864
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3865
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3866
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3867
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3868
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3869
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3870
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3871
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3872
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 650 1533588865778 SLICEb_106
(_unit SLICEb_106
	(_specify
		(_modpath parallel unknown 0 3893
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3894
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3895
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3896
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3897
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3898
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3899
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3900
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1533588865780 SLICEb_107
(_unit SLICEb_107
	(_specify
		(_modpath parallel unknown 0 3911
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3912
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3913
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3914
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3915
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3916
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3917
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3918
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1533588865782 SLICEb_108
(_unit SLICEb_108
	(_specify
		(_modpath parallel unknown 0 3929
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3930
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3931
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3932
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3933
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3934
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3935
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3936
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 573 1533588865784 SLICEb_109
(_unit SLICEb_109
	(_specify
		(_modpath parallel unknown 0 3949
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3950
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3951
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3952
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3953
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3954
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3955
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 573 1533588865786 SLICEb_110
(_unit SLICEb_110
	(_specify
		(_modpath parallel unknown 0 3968
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3969
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3970
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3971
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3972
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3973
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3974
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1533588865788 SLICEb_111
(_unit SLICEb_111
	(_specify
		(_modpath parallel unknown 0 3985
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3986
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3987
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3988
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3989
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3990
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3991
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3992
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1533588865790 SLICEb_112
(_unit SLICEb_112
	(_specify
		(_modpath parallel unknown 0 4003
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4004
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4005
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4006
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4007
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4008
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4009
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4010
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1533588865792 SLICEb_113
(_unit SLICEb_113
	(_specify
		(_modpath parallel unknown 0 4021
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4022
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4023
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4024
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4025
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4026
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4027
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4028
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1533588865794 SLICEb_114
(_unit SLICEb_114
	(_specify
		(_modpath parallel unknown 0 4044
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4045
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4046
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4047
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4048
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4049
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4050
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4051
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1533588865796 SLICEb_115
(_unit SLICEb_115
	(_specify
		(_modpath parallel unknown 0 4062
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4063
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4064
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4065
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4066
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4067
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4068
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4069
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1533588865798 SLICEb_116
(_unit SLICEb_116
	(_specify
		(_modpath parallel unknown 0 4080
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4081
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4082
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4083
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4084
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4085
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4086
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4087
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 768 1533588865800 SLICEb_117
(_unit SLICEb_117
	(_specify
		(_modpath parallel unknown 0 4110
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4111
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4112
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4113
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4114
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 4115
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 4116
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 4117
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 4118
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4119
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 650 1533588865802 SLICEb_118
(_unit SLICEb_118
	(_specify
		(_modpath parallel unknown 0 4135
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4136
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4137
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4138
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4139
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4140
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4141
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4142
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1533588865804 SLICEb_119
(_unit SLICEb_119
	(_specify
		(_modpath parallel unknown 0 4154
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4155
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4156
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4157
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4158
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4159
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4160
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4161
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 573 1533588865806 SLICEb_120
(_unit SLICEb_120
	(_specify
		(_modpath parallel unknown 0 4179
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4180
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4181
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4182
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4183
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4184
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4185
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 419 1533588865808 SLICEb_121
(_unit SLICEb_121
	(_specify
		(_modpath parallel unknown 0 4198
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4199
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4200
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4201
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4202
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 342 1533588865810 SLICEb_122
(_unit SLICEb_122
	(_specify
		(_modpath parallel unknown 0 4215
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4216
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4217
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4218
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 342 1533588865812 SLICEb_123
(_unit SLICEb_123
	(_specify
		(_modpath parallel unknown 0 4231
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4232
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4233
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4234
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 342 1533588865814 SLICEb_124
(_unit SLICEb_124
	(_specify
		(_modpath parallel unknown 0 4247
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4248
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4249
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4250
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 342 1533588865816 SLICEb_125
(_unit SLICEb_125
	(_specify
		(_modpath parallel unknown 0 4263
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4264
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4265
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4266
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 496 1533588865818 SLICEb_126
(_unit SLICEb_126
	(_specify
		(_modpath parallel unknown 0 4281
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4282
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4283
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4284
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4285
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4286
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 573 1533588865820 SLICEb_127
(_unit SLICEb_127
	(_specify
		(_modpath parallel unknown 0 4300
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4301
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4302
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4303
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4304
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4305
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4306
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 122 1533588865822 bytepkt_en
(_unit bytepkt_en
	(_specify
		(_modpath parallel unknown 0 4318
			(_port PADDO in )
			(_port bytepkt_en out )
		)
	)
)
V 000039 56 227 1533588865824 reset_nb
(_unit reset_nb
	(_specify
		(_modpath parallel unknown 0 4333
			(_port reset_n in )
			(_port PADDI out )
		)
		(_tchk width 0 4334
			(_port reset_n (posedge))
		)
		(_tchk width 0 4335
			(_port reset_n (negedge))
		)
	)
)
V 000035 56 214 1533588865826 EoTp
(_unit EoTp
	(_specify
		(_modpath parallel unknown 0 4350
			(_port EoTp in )
			(_port PADDI out )
		)
		(_tchk width 0 4351
			(_port EoTp (posedge))
		)
		(_tchk width 0 4352
			(_port EoTp (negedge))
		)
	)
)
V 000042 56 122 1533588865828 bytepkt_31_
(_unit bytepkt_31_
	(_specify
		(_modpath parallel unknown 0 4369
			(_port PADDO in )
			(_port bytepkt31 out )
		)
	)
)
V 000042 56 122 1533588865830 bytepkt_30_
(_unit bytepkt_30_
	(_specify
		(_modpath parallel unknown 0 4381
			(_port PADDO in )
			(_port bytepkt30 out )
		)
	)
)
V 000042 56 122 1533588865832 bytepkt_29_
(_unit bytepkt_29_
	(_specify
		(_modpath parallel unknown 0 4393
			(_port PADDO in )
			(_port bytepkt29 out )
		)
	)
)
V 000042 56 122 1533588865834 bytepkt_28_
(_unit bytepkt_28_
	(_specify
		(_modpath parallel unknown 0 4405
			(_port PADDO in )
			(_port bytepkt28 out )
		)
	)
)
V 000042 56 122 1533588865836 bytepkt_27_
(_unit bytepkt_27_
	(_specify
		(_modpath parallel unknown 0 4417
			(_port PADDO in )
			(_port bytepkt27 out )
		)
	)
)
V 000042 56 122 1533588865838 bytepkt_26_
(_unit bytepkt_26_
	(_specify
		(_modpath parallel unknown 0 4429
			(_port PADDO in )
			(_port bytepkt26 out )
		)
	)
)
V 000042 56 122 1533588865840 bytepkt_25_
(_unit bytepkt_25_
	(_specify
		(_modpath parallel unknown 0 4441
			(_port PADDO in )
			(_port bytepkt25 out )
		)
	)
)
V 000042 56 122 1533588865842 bytepkt_24_
(_unit bytepkt_24_
	(_specify
		(_modpath parallel unknown 0 4453
			(_port PADDO in )
			(_port bytepkt24 out )
		)
	)
)
V 000042 56 122 1533588865844 bytepkt_23_
(_unit bytepkt_23_
	(_specify
		(_modpath parallel unknown 0 4465
			(_port PADDO in )
			(_port bytepkt23 out )
		)
	)
)
V 000042 56 122 1533588865846 bytepkt_22_
(_unit bytepkt_22_
	(_specify
		(_modpath parallel unknown 0 4477
			(_port PADDO in )
			(_port bytepkt22 out )
		)
	)
)
V 000042 56 122 1533588865848 bytepkt_21_
(_unit bytepkt_21_
	(_specify
		(_modpath parallel unknown 0 4489
			(_port PADDO in )
			(_port bytepkt21 out )
		)
	)
)
V 000042 56 122 1533588865850 bytepkt_20_
(_unit bytepkt_20_
	(_specify
		(_modpath parallel unknown 0 4501
			(_port PADDO in )
			(_port bytepkt20 out )
		)
	)
)
V 000042 56 122 1533588865852 bytepkt_19_
(_unit bytepkt_19_
	(_specify
		(_modpath parallel unknown 0 4513
			(_port PADDO in )
			(_port bytepkt19 out )
		)
	)
)
V 000042 56 122 1533588865854 bytepkt_18_
(_unit bytepkt_18_
	(_specify
		(_modpath parallel unknown 0 4525
			(_port PADDO in )
			(_port bytepkt18 out )
		)
	)
)
V 000042 56 122 1533588865856 bytepkt_17_
(_unit bytepkt_17_
	(_specify
		(_modpath parallel unknown 0 4537
			(_port PADDO in )
			(_port bytepkt17 out )
		)
	)
)
V 000042 56 122 1533588865858 bytepkt_16_
(_unit bytepkt_16_
	(_specify
		(_modpath parallel unknown 0 4549
			(_port PADDO in )
			(_port bytepkt16 out )
		)
	)
)
V 000042 56 122 1533588865860 bytepkt_15_
(_unit bytepkt_15_
	(_specify
		(_modpath parallel unknown 0 4561
			(_port PADDO in )
			(_port bytepkt15 out )
		)
	)
)
V 000042 56 122 1533588865862 bytepkt_14_
(_unit bytepkt_14_
	(_specify
		(_modpath parallel unknown 0 4573
			(_port PADDO in )
			(_port bytepkt14 out )
		)
	)
)
V 000042 56 122 1533588865864 bytepkt_13_
(_unit bytepkt_13_
	(_specify
		(_modpath parallel unknown 0 4585
			(_port PADDO in )
			(_port bytepkt13 out )
		)
	)
)
V 000042 56 122 1533588865866 bytepkt_12_
(_unit bytepkt_12_
	(_specify
		(_modpath parallel unknown 0 4597
			(_port PADDO in )
			(_port bytepkt12 out )
		)
	)
)
V 000042 56 122 1533588865868 bytepkt_11_
(_unit bytepkt_11_
	(_specify
		(_modpath parallel unknown 0 4609
			(_port PADDO in )
			(_port bytepkt11 out )
		)
	)
)
V 000042 56 122 1533588865870 bytepkt_10_
(_unit bytepkt_10_
	(_specify
		(_modpath parallel unknown 0 4621
			(_port PADDO in )
			(_port bytepkt10 out )
		)
	)
)
V 000041 56 120 1533588865872 bytepkt_9_
(_unit bytepkt_9_
	(_specify
		(_modpath parallel unknown 0 4633
			(_port PADDO in )
			(_port bytepkt9 out )
		)
	)
)
V 000041 56 120 1533588865874 bytepkt_8_
(_unit bytepkt_8_
	(_specify
		(_modpath parallel unknown 0 4645
			(_port PADDO in )
			(_port bytepkt8 out )
		)
	)
)
V 000041 56 120 1533588865876 bytepkt_7_
(_unit bytepkt_7_
	(_specify
		(_modpath parallel unknown 0 4657
			(_port IOLDO in )
			(_port bytepkt7 out )
		)
	)
)
V 000047 56 313 1533588865878 bytepkt_7__MGIOL
(_unit bytepkt_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 4671
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4672
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4673
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4674
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 120 1533588865880 bytepkt_6_
(_unit bytepkt_6_
	(_specify
		(_modpath parallel unknown 0 4692
			(_port IOLDO in )
			(_port bytepkt6 out )
		)
	)
)
V 000047 56 313 1533588865882 bytepkt_6__MGIOL
(_unit bytepkt_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 4706
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4707
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4708
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4709
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 120 1533588865884 bytepkt_5_
(_unit bytepkt_5_
	(_specify
		(_modpath parallel unknown 0 4721
			(_port IOLDO in )
			(_port bytepkt5 out )
		)
	)
)
V 000047 56 313 1533588865886 bytepkt_5__MGIOL
(_unit bytepkt_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 4735
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4736
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4737
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4738
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 120 1533588865888 bytepkt_4_
(_unit bytepkt_4_
	(_specify
		(_modpath parallel unknown 0 4750
			(_port IOLDO in )
			(_port bytepkt4 out )
		)
	)
)
V 000047 56 313 1533588865890 bytepkt_4__MGIOL
(_unit bytepkt_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 4764
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4765
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4766
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4767
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 120 1533588865892 bytepkt_3_
(_unit bytepkt_3_
	(_specify
		(_modpath parallel unknown 0 4779
			(_port IOLDO in )
			(_port bytepkt3 out )
		)
	)
)
V 000047 56 313 1533588865894 bytepkt_3__MGIOL
(_unit bytepkt_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 4793
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4794
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4795
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4796
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 120 1533588865896 bytepkt_2_
(_unit bytepkt_2_
	(_specify
		(_modpath parallel unknown 0 4808
			(_port IOLDO in )
			(_port bytepkt2 out )
		)
	)
)
V 000047 56 313 1533588865898 bytepkt_2__MGIOL
(_unit bytepkt_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 4822
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4823
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4824
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4825
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 120 1533588865900 bytepkt_1_
(_unit bytepkt_1_
	(_specify
		(_modpath parallel unknown 0 4837
			(_port IOLDO in )
			(_port bytepkt1 out )
		)
	)
)
V 000047 56 313 1533588865902 bytepkt_1__MGIOL
(_unit bytepkt_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 4851
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4852
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4853
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4854
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 120 1533588865904 bytepkt_0_
(_unit bytepkt_0_
	(_specify
		(_modpath parallel unknown 0 4866
			(_port IOLDO in )
			(_port bytepkt0 out )
		)
	)
)
V 000047 56 313 1533588865906 bytepkt_0__MGIOL
(_unit bytepkt_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 4880
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4881
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4882
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4883
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1533588865908 chksum_15_
(_unit chksum_15_
	(_specify
		(_modpath parallel unknown 0 4893
			(_port chksum15 in )
			(_port PADDI out )
		)
		(_tchk width 0 4894
			(_port chksum15 (posedge))
		)
		(_tchk width 0 4895
			(_port chksum15 (negedge))
		)
	)
)
V 000047 56 388 1533588865910 chksum_15__MGIOL
(_unit chksum_15__MGIOL
	(_specify
		(_modpath parallel unknown 0 4908
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 4909
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 4910
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 4911
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4912
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1533588865912 chksum_14_
(_unit chksum_14_
	(_specify
		(_modpath parallel unknown 0 4928
			(_port chksum14 in )
			(_port PADDI out )
		)
		(_tchk width 0 4929
			(_port chksum14 (posedge))
		)
		(_tchk width 0 4930
			(_port chksum14 (negedge))
		)
	)
)
V 000047 56 388 1533588865914 chksum_14__MGIOL
(_unit chksum_14__MGIOL
	(_specify
		(_modpath parallel unknown 0 4943
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 4944
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 4945
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 4946
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4947
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1533588865916 chksum_13_
(_unit chksum_13_
	(_specify
		(_modpath parallel unknown 0 4957
			(_port chksum13 in )
			(_port PADDI out )
		)
		(_tchk width 0 4958
			(_port chksum13 (posedge))
		)
		(_tchk width 0 4959
			(_port chksum13 (negedge))
		)
	)
)
V 000047 56 388 1533588865918 chksum_13__MGIOL
(_unit chksum_13__MGIOL
	(_specify
		(_modpath parallel unknown 0 4972
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 4973
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 4974
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 4975
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4976
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1533588865920 chksum_12_
(_unit chksum_12_
	(_specify
		(_modpath parallel unknown 0 4986
			(_port chksum12 in )
			(_port PADDI out )
		)
		(_tchk width 0 4987
			(_port chksum12 (posedge))
		)
		(_tchk width 0 4988
			(_port chksum12 (negedge))
		)
	)
)
V 000047 56 388 1533588865922 chksum_12__MGIOL
(_unit chksum_12__MGIOL
	(_specify
		(_modpath parallel unknown 0 5001
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5002
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5003
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5004
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5005
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1533588865924 chksum_11_
(_unit chksum_11_
	(_specify
		(_modpath parallel unknown 0 5015
			(_port chksum11 in )
			(_port PADDI out )
		)
		(_tchk width 0 5016
			(_port chksum11 (posedge))
		)
		(_tchk width 0 5017
			(_port chksum11 (negedge))
		)
	)
)
V 000047 56 388 1533588865926 chksum_11__MGIOL
(_unit chksum_11__MGIOL
	(_specify
		(_modpath parallel unknown 0 5030
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5031
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5032
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5033
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5034
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1533588865928 chksum_10_
(_unit chksum_10_
	(_specify
		(_modpath parallel unknown 0 5044
			(_port chksum10 in )
			(_port PADDI out )
		)
		(_tchk width 0 5045
			(_port chksum10 (posedge))
		)
		(_tchk width 0 5046
			(_port chksum10 (negedge))
		)
	)
)
V 000047 56 388 1533588865930 chksum_10__MGIOL
(_unit chksum_10__MGIOL
	(_specify
		(_modpath parallel unknown 0 5059
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5060
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5061
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5062
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5063
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1533588865932 chksum_9_
(_unit chksum_9_
	(_specify
		(_modpath parallel unknown 0 5073
			(_port chksum9 in )
			(_port PADDI out )
		)
		(_tchk width 0 5074
			(_port chksum9 (posedge))
		)
		(_tchk width 0 5075
			(_port chksum9 (negedge))
		)
	)
)
V 000046 56 387 1533588865934 chksum_9__MGIOL
(_unit chksum_9__MGIOL
	(_specify
		(_modpath parallel unknown 0 5088
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5089
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5090
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5091
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5092
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1533588865936 chksum_8_
(_unit chksum_8_
	(_specify
		(_modpath parallel unknown 0 5102
			(_port chksum8 in )
			(_port PADDI out )
		)
		(_tchk width 0 5103
			(_port chksum8 (posedge))
		)
		(_tchk width 0 5104
			(_port chksum8 (negedge))
		)
	)
)
V 000046 56 387 1533588865938 chksum_8__MGIOL
(_unit chksum_8__MGIOL
	(_specify
		(_modpath parallel unknown 0 5117
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5118
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5119
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5120
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5121
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1533588865940 chksum_7_
(_unit chksum_7_
	(_specify
		(_modpath parallel unknown 0 5131
			(_port chksum7 in )
			(_port PADDI out )
		)
		(_tchk width 0 5132
			(_port chksum7 (posedge))
		)
		(_tchk width 0 5133
			(_port chksum7 (negedge))
		)
	)
)
V 000046 56 387 1533588865942 chksum_7__MGIOL
(_unit chksum_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 5146
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5147
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5148
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5149
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5150
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1533588865944 chksum_6_
(_unit chksum_6_
	(_specify
		(_modpath parallel unknown 0 5160
			(_port chksum6 in )
			(_port PADDI out )
		)
		(_tchk width 0 5161
			(_port chksum6 (posedge))
		)
		(_tchk width 0 5162
			(_port chksum6 (negedge))
		)
	)
)
V 000046 56 387 1533588865946 chksum_6__MGIOL
(_unit chksum_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 5175
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5176
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5177
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5178
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5179
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1533588865948 chksum_5_
(_unit chksum_5_
	(_specify
		(_modpath parallel unknown 0 5189
			(_port chksum5 in )
			(_port PADDI out )
		)
		(_tchk width 0 5190
			(_port chksum5 (posedge))
		)
		(_tchk width 0 5191
			(_port chksum5 (negedge))
		)
	)
)
V 000046 56 387 1533588865950 chksum_5__MGIOL
(_unit chksum_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 5204
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5205
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5206
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5207
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5208
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1533588865952 chksum_4_
(_unit chksum_4_
	(_specify
		(_modpath parallel unknown 0 5218
			(_port chksum4 in )
			(_port PADDI out )
		)
		(_tchk width 0 5219
			(_port chksum4 (posedge))
		)
		(_tchk width 0 5220
			(_port chksum4 (negedge))
		)
	)
)
V 000046 56 387 1533588865954 chksum_4__MGIOL
(_unit chksum_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 5233
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5234
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5235
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5236
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5237
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1533588865956 chksum_3_
(_unit chksum_3_
	(_specify
		(_modpath parallel unknown 0 5247
			(_port chksum3 in )
			(_port PADDI out )
		)
		(_tchk width 0 5248
			(_port chksum3 (posedge))
		)
		(_tchk width 0 5249
			(_port chksum3 (negedge))
		)
	)
)
V 000046 56 387 1533588865958 chksum_3__MGIOL
(_unit chksum_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 5262
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5263
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5264
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5265
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5266
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1533588865960 chksum_2_
(_unit chksum_2_
	(_specify
		(_modpath parallel unknown 0 5276
			(_port chksum2 in )
			(_port PADDI out )
		)
		(_tchk width 0 5277
			(_port chksum2 (posedge))
		)
		(_tchk width 0 5278
			(_port chksum2 (negedge))
		)
	)
)
V 000046 56 387 1533588865962 chksum_2__MGIOL
(_unit chksum_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 5291
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5292
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5293
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5294
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5295
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1533588865964 chksum_1_
(_unit chksum_1_
	(_specify
		(_modpath parallel unknown 0 5305
			(_port chksum1 in )
			(_port PADDI out )
		)
		(_tchk width 0 5306
			(_port chksum1 (posedge))
		)
		(_tchk width 0 5307
			(_port chksum1 (negedge))
		)
	)
)
V 000046 56 387 1533588865966 chksum_1__MGIOL
(_unit chksum_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 5320
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5321
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5322
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5323
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5324
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1533588865968 chksum_0_
(_unit chksum_0_
	(_specify
		(_modpath parallel unknown 0 5334
			(_port chksum0 in )
			(_port PADDI out )
		)
		(_tchk width 0 5335
			(_port chksum0 (posedge))
		)
		(_tchk width 0 5336
			(_port chksum0 (negedge))
		)
	)
)
V 000046 56 387 1533588865970 chksum_0__MGIOL
(_unit chksum_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 5349
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5350
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5351
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5352
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5353
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 238 1533588865972 chksum_rdy
(_unit chksum_rdy
	(_specify
		(_modpath parallel unknown 0 5363
			(_port chksum_rdy in )
			(_port PADDI out )
		)
		(_tchk width 0 5364
			(_port chksum_rdy (posedge))
		)
		(_tchk width 0 5365
			(_port chksum_rdy (negedge))
		)
	)
)
V 000037 56 216 1533588865974 wc_15_
(_unit wc_15_
	(_specify
		(_modpath parallel unknown 0 5375
			(_port wc15 in )
			(_port PADDI out )
		)
		(_tchk width 0 5376
			(_port wc15 (posedge))
		)
		(_tchk width 0 5377
			(_port wc15 (negedge))
		)
	)
)
V 000043 56 384 1533588865976 wc_15__MGIOL
(_unit wc_15__MGIOL
	(_specify
		(_modpath parallel unknown 0 5390
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5391
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5392
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5393
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5394
			(_port CLK_dly (negedge))
		)
	)
)
V 000037 56 216 1533588865978 wc_14_
(_unit wc_14_
	(_specify
		(_modpath parallel unknown 0 5410
			(_port wc14 in )
			(_port PADDI out )
		)
		(_tchk width 0 5411
			(_port wc14 (posedge))
		)
		(_tchk width 0 5412
			(_port wc14 (negedge))
		)
	)
)
V 000043 56 384 1533588865980 wc_14__MGIOL
(_unit wc_14__MGIOL
	(_specify
		(_modpath parallel unknown 0 5425
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5426
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5427
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5428
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5429
			(_port CLK_dly (negedge))
		)
	)
)
V 000037 56 216 1533588865982 wc_13_
(_unit wc_13_
	(_specify
		(_modpath parallel unknown 0 5439
			(_port wc13 in )
			(_port PADDI out )
		)
		(_tchk width 0 5440
			(_port wc13 (posedge))
		)
		(_tchk width 0 5441
			(_port wc13 (negedge))
		)
	)
)
V 000043 56 384 1533588865984 wc_13__MGIOL
(_unit wc_13__MGIOL
	(_specify
		(_modpath parallel unknown 0 5454
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5455
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5456
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5457
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5458
			(_port CLK_dly (negedge))
		)
	)
)
V 000037 56 216 1533588865986 wc_12_
(_unit wc_12_
	(_specify
		(_modpath parallel unknown 0 5468
			(_port wc12 in )
			(_port PADDI out )
		)
		(_tchk width 0 5469
			(_port wc12 (posedge))
		)
		(_tchk width 0 5470
			(_port wc12 (negedge))
		)
	)
)
V 000043 56 384 1533588865988 wc_12__MGIOL
(_unit wc_12__MGIOL
	(_specify
		(_modpath parallel unknown 0 5483
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5484
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5485
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5486
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5487
			(_port CLK_dly (negedge))
		)
	)
)
V 000037 56 216 1533588865990 wc_11_
(_unit wc_11_
	(_specify
		(_modpath parallel unknown 0 5497
			(_port wc11 in )
			(_port PADDI out )
		)
		(_tchk width 0 5498
			(_port wc11 (posedge))
		)
		(_tchk width 0 5499
			(_port wc11 (negedge))
		)
	)
)
V 000043 56 384 1533588865992 wc_11__MGIOL
(_unit wc_11__MGIOL
	(_specify
		(_modpath parallel unknown 0 5512
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5513
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5514
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5515
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5516
			(_port CLK_dly (negedge))
		)
	)
)
V 000037 56 216 1533588865994 wc_10_
(_unit wc_10_
	(_specify
		(_modpath parallel unknown 0 5526
			(_port wc10 in )
			(_port PADDI out )
		)
		(_tchk width 0 5527
			(_port wc10 (posedge))
		)
		(_tchk width 0 5528
			(_port wc10 (negedge))
		)
	)
)
V 000043 56 384 1533588865996 wc_10__MGIOL
(_unit wc_10__MGIOL
	(_specify
		(_modpath parallel unknown 0 5541
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5542
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5543
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5544
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5545
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588865998 wc_9_
(_unit wc_9_
	(_specify
		(_modpath parallel unknown 0 5555
			(_port wc9 in )
			(_port PADDI out )
		)
		(_tchk width 0 5556
			(_port wc9 (posedge))
		)
		(_tchk width 0 5557
			(_port wc9 (negedge))
		)
	)
)
V 000042 56 383 1533588866000 wc_9__MGIOL
(_unit wc_9__MGIOL
	(_specify
		(_modpath parallel unknown 0 5570
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5571
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5572
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5573
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5574
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866002 wc_8_
(_unit wc_8_
	(_specify
		(_modpath parallel unknown 0 5584
			(_port wc8 in )
			(_port PADDI out )
		)
		(_tchk width 0 5585
			(_port wc8 (posedge))
		)
		(_tchk width 0 5586
			(_port wc8 (negedge))
		)
	)
)
V 000042 56 383 1533588866004 wc_8__MGIOL
(_unit wc_8__MGIOL
	(_specify
		(_modpath parallel unknown 0 5599
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5600
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5601
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5602
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5603
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866006 wc_7_
(_unit wc_7_
	(_specify
		(_modpath parallel unknown 0 5613
			(_port wc7 in )
			(_port PADDI out )
		)
		(_tchk width 0 5614
			(_port wc7 (posedge))
		)
		(_tchk width 0 5615
			(_port wc7 (negedge))
		)
	)
)
V 000042 56 383 1533588866008 wc_7__MGIOL
(_unit wc_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 5628
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5629
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5630
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5631
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5632
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866010 wc_6_
(_unit wc_6_
	(_specify
		(_modpath parallel unknown 0 5642
			(_port wc6 in )
			(_port PADDI out )
		)
		(_tchk width 0 5643
			(_port wc6 (posedge))
		)
		(_tchk width 0 5644
			(_port wc6 (negedge))
		)
	)
)
V 000042 56 383 1533588866012 wc_6__MGIOL
(_unit wc_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 5657
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5658
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5659
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5660
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5661
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866014 wc_5_
(_unit wc_5_
	(_specify
		(_modpath parallel unknown 0 5671
			(_port wc5 in )
			(_port PADDI out )
		)
		(_tchk width 0 5672
			(_port wc5 (posedge))
		)
		(_tchk width 0 5673
			(_port wc5 (negedge))
		)
	)
)
V 000042 56 383 1533588866016 wc_5__MGIOL
(_unit wc_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 5686
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5687
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5688
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5689
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5690
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866018 wc_4_
(_unit wc_4_
	(_specify
		(_modpath parallel unknown 0 5700
			(_port wc4 in )
			(_port PADDI out )
		)
		(_tchk width 0 5701
			(_port wc4 (posedge))
		)
		(_tchk width 0 5702
			(_port wc4 (negedge))
		)
	)
)
V 000042 56 383 1533588866020 wc_4__MGIOL
(_unit wc_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 5715
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5716
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5717
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5718
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5719
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866022 wc_3_
(_unit wc_3_
	(_specify
		(_modpath parallel unknown 0 5729
			(_port wc3 in )
			(_port PADDI out )
		)
		(_tchk width 0 5730
			(_port wc3 (posedge))
		)
		(_tchk width 0 5731
			(_port wc3 (negedge))
		)
	)
)
V 000042 56 383 1533588866024 wc_3__MGIOL
(_unit wc_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 5744
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5745
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5746
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5747
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5748
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866026 wc_2_
(_unit wc_2_
	(_specify
		(_modpath parallel unknown 0 5758
			(_port wc2 in )
			(_port PADDI out )
		)
		(_tchk width 0 5759
			(_port wc2 (posedge))
		)
		(_tchk width 0 5760
			(_port wc2 (negedge))
		)
	)
)
V 000042 56 383 1533588866028 wc_2__MGIOL
(_unit wc_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 5773
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5774
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5775
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5776
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5777
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866030 wc_1_
(_unit wc_1_
	(_specify
		(_modpath parallel unknown 0 5787
			(_port wc1 in )
			(_port PADDI out )
		)
		(_tchk width 0 5788
			(_port wc1 (posedge))
		)
		(_tchk width 0 5789
			(_port wc1 (negedge))
		)
	)
)
V 000042 56 383 1533588866032 wc_1__MGIOL
(_unit wc_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 5802
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5803
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5804
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5805
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5806
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866034 wc_0_
(_unit wc_0_
	(_specify
		(_modpath parallel unknown 0 5816
			(_port wc0 in )
			(_port PADDI out )
		)
		(_tchk width 0 5817
			(_port wc0 (posedge))
		)
		(_tchk width 0 5818
			(_port wc0 (negedge))
		)
	)
)
V 000042 56 383 1533588866036 wc_0__MGIOL
(_unit wc_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 5831
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5832
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5833
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5834
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5835
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866038 dt_5_
(_unit dt_5_
	(_specify
		(_modpath parallel unknown 0 5845
			(_port dt5 in )
			(_port PADDI out )
		)
		(_tchk width 0 5846
			(_port dt5 (posedge))
		)
		(_tchk width 0 5847
			(_port dt5 (negedge))
		)
	)
)
V 000042 56 383 1533588866040 dt_5__MGIOL
(_unit dt_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 5860
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5861
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5862
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5863
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5864
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866042 dt_4_
(_unit dt_4_
	(_specify
		(_modpath parallel unknown 0 5874
			(_port dt4 in )
			(_port PADDI out )
		)
		(_tchk width 0 5875
			(_port dt4 (posedge))
		)
		(_tchk width 0 5876
			(_port dt4 (negedge))
		)
	)
)
V 000042 56 383 1533588866044 dt_4__MGIOL
(_unit dt_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 5889
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5890
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5891
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5892
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5893
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866046 dt_3_
(_unit dt_3_
	(_specify
		(_modpath parallel unknown 0 5903
			(_port dt3 in )
			(_port PADDI out )
		)
		(_tchk width 0 5904
			(_port dt3 (posedge))
		)
		(_tchk width 0 5905
			(_port dt3 (negedge))
		)
	)
)
V 000042 56 383 1533588866048 dt_3__MGIOL
(_unit dt_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 5918
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5919
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5920
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5921
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5922
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866050 dt_2_
(_unit dt_2_
	(_specify
		(_modpath parallel unknown 0 5932
			(_port dt2 in )
			(_port PADDI out )
		)
		(_tchk width 0 5933
			(_port dt2 (posedge))
		)
		(_tchk width 0 5934
			(_port dt2 (negedge))
		)
	)
)
V 000042 56 383 1533588866052 dt_2__MGIOL
(_unit dt_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 5947
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5948
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5949
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5950
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5951
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866054 dt_1_
(_unit dt_1_
	(_specify
		(_modpath parallel unknown 0 5961
			(_port dt1 in )
			(_port PADDI out )
		)
		(_tchk width 0 5962
			(_port dt1 (posedge))
		)
		(_tchk width 0 5963
			(_port dt1 (negedge))
		)
	)
)
V 000042 56 383 1533588866056 dt_1__MGIOL
(_unit dt_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 5976
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5977
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5978
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5979
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5980
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866058 dt_0_
(_unit dt_0_
	(_specify
		(_modpath parallel unknown 0 5990
			(_port dt0 in )
			(_port PADDI out )
		)
		(_tchk width 0 5991
			(_port dt0 (posedge))
		)
		(_tchk width 0 5992
			(_port dt0 (negedge))
		)
	)
)
V 000042 56 383 1533588866060 dt_0__MGIOL
(_unit dt_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 6005
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6006
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 6007
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 6008
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6009
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866062 vc_1_
(_unit vc_1_
	(_specify
		(_modpath parallel unknown 0 6019
			(_port vc1 in )
			(_port PADDI out )
		)
		(_tchk width 0 6020
			(_port vc1 (posedge))
		)
		(_tchk width 0 6021
			(_port vc1 (negedge))
		)
	)
)
V 000042 56 383 1533588866064 vc_1__MGIOL
(_unit vc_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 6034
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6035
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 6036
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 6037
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6038
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1533588866066 vc_0_
(_unit vc_0_
	(_specify
		(_modpath parallel unknown 0 6048
			(_port vc0 in )
			(_port PADDI out )
		)
		(_tchk width 0 6049
			(_port vc0 (posedge))
		)
		(_tchk width 0 6050
			(_port vc0 (negedge))
		)
	)
)
V 000042 56 383 1533588866068 vc_0__MGIOL
(_unit vc_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 6063
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6064
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 6065
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 6066
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6067
			(_port CLK_dly (negedge))
		)
	)
)
V 000044 56 238 1533588866070 byte_datab_7_
(_unit byte_datab_7_
	(_specify
		(_modpath parallel unknown 0 6077
			(_port bytedata7 in )
			(_port PADDI out )
		)
		(_tchk width 0 6078
			(_port bytedata7 (posedge))
		)
		(_tchk width 0 6079
			(_port bytedata7 (negedge))
		)
	)
)
V 000044 56 238 1533588866072 byte_datab_6_
(_unit byte_datab_6_
	(_specify
		(_modpath parallel unknown 0 6089
			(_port bytedata6 in )
			(_port PADDI out )
		)
		(_tchk width 0 6090
			(_port bytedata6 (posedge))
		)
		(_tchk width 0 6091
			(_port bytedata6 (negedge))
		)
	)
)
V 000044 56 238 1533588866074 byte_datab_5_
(_unit byte_datab_5_
	(_specify
		(_modpath parallel unknown 0 6101
			(_port bytedata5 in )
			(_port PADDI out )
		)
		(_tchk width 0 6102
			(_port bytedata5 (posedge))
		)
		(_tchk width 0 6103
			(_port bytedata5 (negedge))
		)
	)
)
V 000044 56 238 1533588866076 byte_datab_4_
(_unit byte_datab_4_
	(_specify
		(_modpath parallel unknown 0 6113
			(_port bytedata4 in )
			(_port PADDI out )
		)
		(_tchk width 0 6114
			(_port bytedata4 (posedge))
		)
		(_tchk width 0 6115
			(_port bytedata4 (negedge))
		)
	)
)
V 000044 56 238 1533588866078 byte_datab_3_
(_unit byte_datab_3_
	(_specify
		(_modpath parallel unknown 0 6125
			(_port bytedata3 in )
			(_port PADDI out )
		)
		(_tchk width 0 6126
			(_port bytedata3 (posedge))
		)
		(_tchk width 0 6127
			(_port bytedata3 (negedge))
		)
	)
)
V 000044 56 238 1533588866080 byte_datab_2_
(_unit byte_datab_2_
	(_specify
		(_modpath parallel unknown 0 6137
			(_port bytedata2 in )
			(_port PADDI out )
		)
		(_tchk width 0 6138
			(_port bytedata2 (posedge))
		)
		(_tchk width 0 6139
			(_port bytedata2 (negedge))
		)
	)
)
V 000044 56 238 1533588866082 byte_datab_1_
(_unit byte_datab_1_
	(_specify
		(_modpath parallel unknown 0 6149
			(_port bytedata1 in )
			(_port PADDI out )
		)
		(_tchk width 0 6150
			(_port bytedata1 (posedge))
		)
		(_tchk width 0 6151
			(_port bytedata1 (negedge))
		)
	)
)
V 000044 56 238 1533588866084 byte_datab_0_
(_unit byte_datab_0_
	(_specify
		(_modpath parallel unknown 0 6161
			(_port bytedata0 in )
			(_port PADDI out )
		)
		(_tchk width 0 6162
			(_port bytedata0 (posedge))
		)
		(_tchk width 0 6163
			(_port bytedata0 (negedge))
		)
	)
)
V 000040 56 231 1533588866086 byte_clkb
(_unit byte_clkb
	(_specify
		(_modpath parallel unknown 0 6173
			(_port byte_clk in )
			(_port PADDI out )
		)
		(_tchk width 0 6174
			(_port byte_clk (posedge))
		)
		(_tchk width 0 6175
			(_port byte_clk (negedge))
		)
	)
)
V 000038 56 226 1533588866088 long_en
(_unit long_en
	(_specify
		(_modpath parallel unknown 0 6185
			(_port long_en in )
			(_port PADDI out )
		)
		(_tchk width 0 6186
			(_port long_en (posedge))
		)
		(_tchk width 0 6187
			(_port long_en (negedge))
		)
	)
)
V 000044 56 305 1533588866090 long_en_MGIOL
(_unit long_en_MGIOL
	(_specify
		(_modpath parallel unknown 0 6201
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6202
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 6203
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6204
			(_port CLK_dly (negedge))
		)
	)
)
V 000039 56 230 1533588866092 short_en
(_unit short_en
	(_specify
		(_modpath parallel unknown 0 6214
			(_port short_en in )
			(_port PADDI out )
		)
		(_tchk width 0 6215
			(_port short_en (posedge))
		)
		(_tchk width 0 6216
			(_port short_en (negedge))
		)
	)
)
V 000045 56 306 1533588866094 short_en_MGIOL
(_unit short_en_MGIOL
	(_specify
		(_modpath parallel unknown 0 6230
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6231
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 6232
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6233
			(_port CLK_dly (negedge))
		)
	)
)
V 000039 56 33 1533588866096 GSR_INSTb
(_unit GSR_INSTb
	(_specify
	)
)
V 000039 56 837 1533588866244 slice_0a
(_unit slice_0a
	(_specify
		(_modpath parallel unknown 0 111
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 112
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 113
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 114
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 115
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 116
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 117
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 118
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 119
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 120
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 121
			(_port CLK_dly (negedge))
		)
	)
)
V 000038 56 988 1533588866246 SLICE1a
(_unit SLICE1a
	(_specify
		(_modpath parallel unknown 0 161
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 162
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 163
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 164
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 165
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 166
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 167
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 168
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 169
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 170
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 171
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 172
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 173
			(_port CLK_dly (negedge))
		)
	)
)
V 000038 56 988 1533588866248 SLICE2a
(_unit SLICE2a
	(_specify
		(_modpath parallel unknown 0 197
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 198
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 199
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 200
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 201
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 202
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 203
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 204
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 205
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 206
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 207
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 208
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 209
			(_port CLK_dly (negedge))
		)
	)
)
V 000038 56 912 1533588866250 SLICE3a
(_unit SLICE3a
	(_specify
		(_modpath parallel unknown 0 233
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 234
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 235
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 236
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 237
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 238
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 239
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 240
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 241
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 242
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 243
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 244
			(_port CLK_dly (negedge))
		)
	)
)
V 000038 56 988 1533588866252 SLICE4a
(_unit SLICE4a
	(_specify
		(_modpath parallel unknown 0 263
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 264
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 265
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 266
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 267
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 268
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 269
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 270
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 271
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 272
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 273
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 274
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 275
			(_port CLK_dly (negedge))
		)
	)
)
V 000038 56 912 1533588866254 SLICE5a
(_unit SLICE5a
	(_specify
		(_modpath parallel unknown 0 294
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 295
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 296
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 297
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 298
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 299
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 300
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 301
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 302
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 303
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 304
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 305
			(_port CLK_dly (negedge))
		)
	)
)
V 000039 56 1140 1533588866256 SLICE6a
(_unit SLICE6a
	(_specify
		(_modpath parallel unknown 0 324
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 325
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 326
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 327
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 328
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 329
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 330
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 331
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 332
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 333
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 334
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 335
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 336
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 337
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 338
			(_port CLK_dly (negedge))
		)
	)
)
V 000039 56 1140 1533588866258 SLICE7a
(_unit SLICE7a
	(_specify
		(_modpath parallel unknown 0 357
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 358
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 359
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 360
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 361
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 362
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 363
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 364
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 365
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 366
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 367
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 368
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 369
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 370
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 371
			(_port CLK_dly (negedge))
		)
	)
)
V 000037 56 31 1533588866260 SLICE8a
(_unit SLICE8a
	(_specify
	)
)
V 000036 56 111 1533588866262 ready
(_unit ready
	(_specify
		(_modpath parallel unknown 0 399
			(_port IOLDO in )
			(_port ready out )
		)
	)
)
V 000042 56 304 1533588866264 ready_MGIOL
(_unit ready_MGIOL
	(_specify
		(_modpath parallel unknown 0 418
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 419
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 420
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 421
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 215 1533588866266 reset
(_unit reset
	(_specify
		(_modpath parallel unknown 0 437
			(_port reset in )
			(_port PADDI out )
		)
		(_tchk width 0 438
			(_port reset (posedge))
		)
		(_tchk width 0 439
			(_port reset (negedge))
		)
	)
)
V 000038 56 113 1533588866268 crc_15_
(_unit crc_15_
	(_specify
		(_modpath parallel unknown 0 456
			(_port PADDO in )
			(_port crc15 out )
		)
	)
)
V 000038 56 113 1533588866270 crc_14_
(_unit crc_14_
	(_specify
		(_modpath parallel unknown 0 468
			(_port PADDO in )
			(_port crc14 out )
		)
	)
)
V 000038 56 113 1533588866272 crc_13_
(_unit crc_13_
	(_specify
		(_modpath parallel unknown 0 480
			(_port PADDO in )
			(_port crc13 out )
		)
	)
)
V 000038 56 113 1533588866274 crc_12_
(_unit crc_12_
	(_specify
		(_modpath parallel unknown 0 492
			(_port PADDO in )
			(_port crc12 out )
		)
	)
)
V 000038 56 113 1533588866276 crc_11_
(_unit crc_11_
	(_specify
		(_modpath parallel unknown 0 504
			(_port PADDO in )
			(_port crc11 out )
		)
	)
)
V 000038 56 113 1533588866278 crc_10_
(_unit crc_10_
	(_specify
		(_modpath parallel unknown 0 516
			(_port PADDO in )
			(_port crc10 out )
		)
	)
)
V 000037 56 111 1533588866280 crc_9_
(_unit crc_9_
	(_specify
		(_modpath parallel unknown 0 528
			(_port PADDO in )
			(_port crc9 out )
		)
	)
)
V 000037 56 111 1533588866282 crc_8_
(_unit crc_8_
	(_specify
		(_modpath parallel unknown 0 540
			(_port PADDO in )
			(_port crc8 out )
		)
	)
)
V 000037 56 111 1533588866284 crc_7_
(_unit crc_7_
	(_specify
		(_modpath parallel unknown 0 552
			(_port PADDO in )
			(_port crc7 out )
		)
	)
)
V 000037 56 111 1533588866286 crc_6_
(_unit crc_6_
	(_specify
		(_modpath parallel unknown 0 564
			(_port PADDO in )
			(_port crc6 out )
		)
	)
)
V 000037 56 111 1533588866288 crc_5_
(_unit crc_5_
	(_specify
		(_modpath parallel unknown 0 576
			(_port PADDO in )
			(_port crc5 out )
		)
	)
)
V 000037 56 111 1533588866290 crc_4_
(_unit crc_4_
	(_specify
		(_modpath parallel unknown 0 588
			(_port PADDO in )
			(_port crc4 out )
		)
	)
)
V 000037 56 111 1533588866292 crc_3_
(_unit crc_3_
	(_specify
		(_modpath parallel unknown 0 600
			(_port PADDO in )
			(_port crc3 out )
		)
	)
)
V 000037 56 111 1533588866294 crc_2_
(_unit crc_2_
	(_specify
		(_modpath parallel unknown 0 612
			(_port PADDO in )
			(_port crc2 out )
		)
	)
)
V 000037 56 111 1533588866296 crc_1_
(_unit crc_1_
	(_specify
		(_modpath parallel unknown 0 624
			(_port PADDO in )
			(_port crc1 out )
		)
	)
)
V 000037 56 111 1533588866298 crc_0_
(_unit crc_0_
	(_specify
		(_modpath parallel unknown 0 636
			(_port PADDO in )
			(_port crc0 out )
		)
	)
)
V 000038 56 217 1533588866300 data_7_
(_unit data_7_
	(_specify
		(_modpath parallel unknown 0 646
			(_port data7 in )
			(_port PADDI out )
		)
		(_tchk width 0 647
			(_port data7 (posedge))
		)
		(_tchk width 0 648
			(_port data7 (negedge))
		)
	)
)
V 000038 56 217 1533588866302 data_6_
(_unit data_6_
	(_specify
		(_modpath parallel unknown 0 658
			(_port data6 in )
			(_port PADDI out )
		)
		(_tchk width 0 659
			(_port data6 (posedge))
		)
		(_tchk width 0 660
			(_port data6 (negedge))
		)
	)
)
V 000038 56 217 1533588866304 data_5_
(_unit data_5_
	(_specify
		(_modpath parallel unknown 0 670
			(_port data5 in )
			(_port PADDI out )
		)
		(_tchk width 0 671
			(_port data5 (posedge))
		)
		(_tchk width 0 672
			(_port data5 (negedge))
		)
	)
)
V 000038 56 217 1533588866306 data_4_
(_unit data_4_
	(_specify
		(_modpath parallel unknown 0 682
			(_port data4 in )
			(_port PADDI out )
		)
		(_tchk width 0 683
			(_port data4 (posedge))
		)
		(_tchk width 0 684
			(_port data4 (negedge))
		)
	)
)
V 000038 56 217 1533588866308 data_3_
(_unit data_3_
	(_specify
		(_modpath parallel unknown 0 694
			(_port data3 in )
			(_port PADDI out )
		)
		(_tchk width 0 695
			(_port data3 (posedge))
		)
		(_tchk width 0 696
			(_port data3 (negedge))
		)
	)
)
V 000038 56 217 1533588866310 data_2_
(_unit data_2_
	(_specify
		(_modpath parallel unknown 0 706
			(_port data2 in )
			(_port PADDI out )
		)
		(_tchk width 0 707
			(_port data2 (posedge))
		)
		(_tchk width 0 708
			(_port data2 (negedge))
		)
	)
)
V 000038 56 217 1533588866312 data_1_
(_unit data_1_
	(_specify
		(_modpath parallel unknown 0 718
			(_port data1 in )
			(_port PADDI out )
		)
		(_tchk width 0 719
			(_port data1 (posedge))
		)
		(_tchk width 0 720
			(_port data1 (negedge))
		)
	)
)
V 000038 56 217 1533588866314 data_0_
(_unit data_0_
	(_specify
		(_modpath parallel unknown 0 730
			(_port data0 in )
			(_port PADDI out )
		)
		(_tchk width 0 731
			(_port data0 (posedge))
		)
		(_tchk width 0 732
			(_port data0 (negedge))
		)
	)
)
V 000037 56 219 1533588866316 enable
(_unit enable
	(_specify
		(_modpath parallel unknown 0 742
			(_port enable in )
			(_port PADDI out )
		)
		(_tchk width 0 743
			(_port enable (posedge))
		)
		(_tchk width 0 744
			(_port enable (negedge))
		)
	)
)
V 000034 56 207 1533588866318 clk
(_unit clk
	(_specify
		(_modpath parallel unknown 0 754
			(_port clk in )
			(_port PADDI out )
		)
		(_tchk width 0 755
			(_port clk (posedge))
		)
		(_tchk width 0 756
			(_port clk (negedge))
		)
	)
)
V 000039 56 33 1533588866320 GSR_INSTa
(_unit GSR_INSTa
	(_specify
	)
)
