/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_1z;
  reg [2:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  reg [54:0] celloutsig_1_0z;
  wire [22:0] celloutsig_1_11z;
  reg [6:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [21:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[57:50] ^ in_data[61:54];
  assign celloutsig_1_18z = celloutsig_1_11z[15:7] ^ celloutsig_1_0z[32:24];
  assign celloutsig_0_3z = { celloutsig_0_1z[1:0], celloutsig_0_2z } ^ celloutsig_0_0z[6:2];
  assign celloutsig_1_19z = celloutsig_1_13z[4:1] ^ celloutsig_1_6z[7:4];
  assign celloutsig_0_4z = in_data[16:13] ^ celloutsig_0_1z[7:4];
  assign celloutsig_0_5z = celloutsig_0_1z[3:1] ^ in_data[93:91];
  assign celloutsig_0_6z = { celloutsig_0_0z[6:3], celloutsig_0_2z } ^ { celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_7z = { celloutsig_0_5z[2:1], celloutsig_0_2z } ^ celloutsig_0_3z;
  assign celloutsig_0_8z = { in_data[87:84], celloutsig_0_7z } ^ in_data[95:87];
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_6z } ^ { celloutsig_0_6z[6:3], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_8z[8:6], celloutsig_0_2z } ^ { celloutsig_0_3z[1], celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_0z[4], celloutsig_0_5z, celloutsig_0_6z } ^ in_data[50:40];
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[11:4];
  assign celloutsig_0_13z = celloutsig_0_6z[6:1] ^ { celloutsig_0_11z[0], celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_1z[1:0], celloutsig_0_13z } ^ { celloutsig_0_13z[1:0], celloutsig_0_10z };
  assign celloutsig_0_16z = celloutsig_0_9z[9:1] ^ in_data[54:46];
  assign celloutsig_1_1z = in_data[159:149] ^ in_data[185:175];
  assign celloutsig_1_2z = celloutsig_1_0z[47:41] ^ in_data[167:161];
  assign celloutsig_1_3z = celloutsig_1_2z[6:2] ^ celloutsig_1_0z[52:48];
  assign celloutsig_1_4z = celloutsig_1_0z[3:1] ^ celloutsig_1_1z[5:3];
  assign celloutsig_1_5z = { celloutsig_1_1z[9:6], celloutsig_1_3z } ^ celloutsig_1_0z[44:36];
  assign celloutsig_1_6z = { celloutsig_1_1z[5:2], celloutsig_1_2z, celloutsig_1_1z } ^ in_data[176:155];
  assign celloutsig_1_8z = { celloutsig_1_1z[3], celloutsig_1_4z } ^ celloutsig_1_2z[5:2];
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_1z } ^ celloutsig_1_0z[54:32];
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 55'h00000000000000;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[176:122];
  always_latch
    if (!clkin_data[64]) celloutsig_0_2z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_2z = celloutsig_0_1z[2:0];
  always_latch
    if (clkin_data[96]) celloutsig_1_13z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_13z = { celloutsig_1_5z[5:2], celloutsig_1_4z };
  assign { out_data[136:128], out_data[99:96], out_data[39:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
