{
  "task_id": "cf_40963",
  "entry_point": "generate_integer_division_code",
  "mutant_count": 17,
  "mutants": [
    {
      "operator": "ASR",
      "lineno": 3,
      "original_line": "llvm_ir_code += \"entry:\\n\"",
      "mutated_line": "llvm_ir_code -= 'entry:\\n'",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n'\n    llvm_ir_code -= 'entry:\\n'\n    llvm_ir_code += f'  %0 = sdiv i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += f'  %1 = srem i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += '  ret i32 %0\\n'\n    llvm_ir_code += '}\\n'\n    return llvm_ir_code"
    },
    {
      "operator": "ASR",
      "lineno": 4,
      "original_line": "llvm_ir_code += f\"  %0 = sdiv i32 %{dividend}, %{divisor}\\n\"",
      "mutated_line": "llvm_ir_code -= f'  %0 = sdiv i32 %{dividend}, %{divisor}\\n'",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n'\n    llvm_ir_code += 'entry:\\n'\n    llvm_ir_code -= f'  %0 = sdiv i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += f'  %1 = srem i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += '  ret i32 %0\\n'\n    llvm_ir_code += '}\\n'\n    return llvm_ir_code"
    },
    {
      "operator": "ASR",
      "lineno": 5,
      "original_line": "llvm_ir_code += f\"  %1 = srem i32 %{dividend}, %{divisor}\\n\"",
      "mutated_line": "llvm_ir_code -= f'  %1 = srem i32 %{dividend}, %{divisor}\\n'",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n'\n    llvm_ir_code += 'entry:\\n'\n    llvm_ir_code += f'  %0 = sdiv i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code -= f'  %1 = srem i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += '  ret i32 %0\\n'\n    llvm_ir_code += '}\\n'\n    return llvm_ir_code"
    },
    {
      "operator": "ASR",
      "lineno": 6,
      "original_line": "llvm_ir_code += \"  ret i32 %0\\n\"",
      "mutated_line": "llvm_ir_code -= '  ret i32 %0\\n'",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n'\n    llvm_ir_code += 'entry:\\n'\n    llvm_ir_code += f'  %0 = sdiv i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += f'  %1 = srem i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code -= '  ret i32 %0\\n'\n    llvm_ir_code += '}\\n'\n    return llvm_ir_code"
    },
    {
      "operator": "ASR",
      "lineno": 7,
      "original_line": "llvm_ir_code += \"}\\n\"",
      "mutated_line": "llvm_ir_code -= '}\\n'",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n'\n    llvm_ir_code += 'entry:\\n'\n    llvm_ir_code += f'  %0 = sdiv i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += f'  %1 = srem i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += '  ret i32 %0\\n'\n    llvm_ir_code -= '}\\n'\n    return llvm_ir_code"
    },
    {
      "operator": "CRP",
      "lineno": 3,
      "original_line": "llvm_ir_code += \"entry:\\n\"",
      "mutated_line": "llvm_ir_code += ''",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n'\n    llvm_ir_code += ''\n    llvm_ir_code += f'  %0 = sdiv i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += f'  %1 = srem i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += '  ret i32 %0\\n'\n    llvm_ir_code += '}\\n'\n    return llvm_ir_code"
    },
    {
      "operator": "CRP",
      "lineno": 6,
      "original_line": "llvm_ir_code += \"  ret i32 %0\\n\"",
      "mutated_line": "llvm_ir_code += ''",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n'\n    llvm_ir_code += 'entry:\\n'\n    llvm_ir_code += f'  %0 = sdiv i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += f'  %1 = srem i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += ''\n    llvm_ir_code += '}\\n'\n    return llvm_ir_code"
    },
    {
      "operator": "CRP",
      "lineno": 7,
      "original_line": "llvm_ir_code += \"}\\n\"",
      "mutated_line": "llvm_ir_code += ''",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n'\n    llvm_ir_code += 'entry:\\n'\n    llvm_ir_code += f'  %0 = sdiv i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += f'  %1 = srem i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += '  ret i32 %0\\n'\n    llvm_ir_code += ''\n    return llvm_ir_code"
    },
    {
      "operator": "CRP",
      "lineno": 2,
      "original_line": "llvm_ir_code = f\"define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n\"",
      "mutated_line": "llvm_ir_code = f'{dividend}, i32 %{divisor}) {{\\n'",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'{dividend}, i32 %{divisor}) {{\\n'\n    llvm_ir_code += 'entry:\\n'\n    llvm_ir_code += f'  %0 = sdiv i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += f'  %1 = srem i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += '  ret i32 %0\\n'\n    llvm_ir_code += '}\\n'\n    return llvm_ir_code"
    },
    {
      "operator": "CRP",
      "lineno": 2,
      "original_line": "llvm_ir_code = f\"define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n\"",
      "mutated_line": "llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}{divisor}) {{\\n'",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}{divisor}) {{\\n'\n    llvm_ir_code += 'entry:\\n'\n    llvm_ir_code += f'  %0 = sdiv i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += f'  %1 = srem i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += '  ret i32 %0\\n'\n    llvm_ir_code += '}\\n'\n    return llvm_ir_code"
    },
    {
      "operator": "CRP",
      "lineno": 2,
      "original_line": "llvm_ir_code = f\"define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n\"",
      "mutated_line": "llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}, i32 %{divisor}'",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}, i32 %{divisor}'\n    llvm_ir_code += 'entry:\\n'\n    llvm_ir_code += f'  %0 = sdiv i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += f'  %1 = srem i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += '  ret i32 %0\\n'\n    llvm_ir_code += '}\\n'\n    return llvm_ir_code"
    },
    {
      "operator": "CRP",
      "lineno": 4,
      "original_line": "llvm_ir_code += f\"  %0 = sdiv i32 %{dividend}, %{divisor}\\n\"",
      "mutated_line": "llvm_ir_code += f'{dividend}, %{divisor}\\n'",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n'\n    llvm_ir_code += 'entry:\\n'\n    llvm_ir_code += f'{dividend}, %{divisor}\\n'\n    llvm_ir_code += f'  %1 = srem i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += '  ret i32 %0\\n'\n    llvm_ir_code += '}\\n'\n    return llvm_ir_code"
    },
    {
      "operator": "CRP",
      "lineno": 4,
      "original_line": "llvm_ir_code += f\"  %0 = sdiv i32 %{dividend}, %{divisor}\\n\"",
      "mutated_line": "llvm_ir_code += f'  %0 = sdiv i32 %{dividend}{divisor}\\n'",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n'\n    llvm_ir_code += 'entry:\\n'\n    llvm_ir_code += f'  %0 = sdiv i32 %{dividend}{divisor}\\n'\n    llvm_ir_code += f'  %1 = srem i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += '  ret i32 %0\\n'\n    llvm_ir_code += '}\\n'\n    return llvm_ir_code"
    },
    {
      "operator": "CRP",
      "lineno": 4,
      "original_line": "llvm_ir_code += f\"  %0 = sdiv i32 %{dividend}, %{divisor}\\n\"",
      "mutated_line": "llvm_ir_code += f'  %0 = sdiv i32 %{dividend}, %{divisor}'",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n'\n    llvm_ir_code += 'entry:\\n'\n    llvm_ir_code += f'  %0 = sdiv i32 %{dividend}, %{divisor}'\n    llvm_ir_code += f'  %1 = srem i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += '  ret i32 %0\\n'\n    llvm_ir_code += '}\\n'\n    return llvm_ir_code"
    },
    {
      "operator": "CRP",
      "lineno": 5,
      "original_line": "llvm_ir_code += f\"  %1 = srem i32 %{dividend}, %{divisor}\\n\"",
      "mutated_line": "llvm_ir_code += f'{dividend}, %{divisor}\\n'",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n'\n    llvm_ir_code += 'entry:\\n'\n    llvm_ir_code += f'  %0 = sdiv i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += f'{dividend}, %{divisor}\\n'\n    llvm_ir_code += '  ret i32 %0\\n'\n    llvm_ir_code += '}\\n'\n    return llvm_ir_code"
    },
    {
      "operator": "CRP",
      "lineno": 5,
      "original_line": "llvm_ir_code += f\"  %1 = srem i32 %{dividend}, %{divisor}\\n\"",
      "mutated_line": "llvm_ir_code += f'  %1 = srem i32 %{dividend}{divisor}\\n'",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n'\n    llvm_ir_code += 'entry:\\n'\n    llvm_ir_code += f'  %0 = sdiv i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += f'  %1 = srem i32 %{dividend}{divisor}\\n'\n    llvm_ir_code += '  ret i32 %0\\n'\n    llvm_ir_code += '}\\n'\n    return llvm_ir_code"
    },
    {
      "operator": "CRP",
      "lineno": 5,
      "original_line": "llvm_ir_code += f\"  %1 = srem i32 %{dividend}, %{divisor}\\n\"",
      "mutated_line": "llvm_ir_code += f'  %1 = srem i32 %{dividend}, %{divisor}'",
      "code": "def generate_integer_division_code(dividend, divisor):\n    llvm_ir_code = f'define i32 @integer_division(i32 %{dividend}, i32 %{divisor}) {{\\n'\n    llvm_ir_code += 'entry:\\n'\n    llvm_ir_code += f'  %0 = sdiv i32 %{dividend}, %{divisor}\\n'\n    llvm_ir_code += f'  %1 = srem i32 %{dividend}, %{divisor}'\n    llvm_ir_code += '  ret i32 %0\\n'\n    llvm_ir_code += '}\\n'\n    return llvm_ir_code"
    }
  ]
}