==39180== Cachegrind, a cache and branch-prediction profiler
==39180== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39180== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39180== Command: ./sift .
==39180== 
--39180-- warning: L3 cache found, using its data for the LL simulation.
--39180-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39180-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39180== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39180== (see section Limitations in user manual)
==39180== NOTE: further instances of this message will not be shown
==39180== 
==39180== I   refs:      3,167,698,658
==39180== I1  misses:            1,835
==39180== LLi misses:            1,822
==39180== I1  miss rate:          0.00%
==39180== LLi miss rate:          0.00%
==39180== 
==39180== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39180== D1  misses:        6,061,639  (  3,758,927 rd   +   2,302,712 wr)
==39180== LLd misses:        4,143,231  (  2,178,354 rd   +   1,964,877 wr)
==39180== D1  miss rate:           0.6% (        0.6%     +         0.8%  )
==39180== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39180== 
==39180== LL refs:           6,063,474  (  3,760,762 rd   +   2,302,712 wr)
==39180== LL misses:         4,145,053  (  2,180,176 rd   +   1,964,877 wr)
==39180== LL miss rate:            0.1% (        0.1%     +         0.7%  )
