                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format_v verilog 
verilog
set fh_v [open System_v.lst r+]
file11
set rtl_v [read $fh_v]
/home/IC/Labs/System/RTL/ALU/ALU_16B.v
/home/IC/Labs/System/RTL/Clock_Divider/ClkDiv.v
/home/IC/Labs/System/RTL/Clock_Gating/CLK_GATE.v
/home/IC/Labs/System/RTL/DATA_SYNC/DATA_SYNC.v
/home/IC/Labs/System/RTL/RegFile/Register_file8_16.v
/home/IC/Labs/System/RTL/RST_SYNC/RST_SYNC.v
/home/IC/Labs/System/RTL/UART/UART_RX/data_sampling.v
/home/IC/Labs/System/RTL/UART/UART_RX/deserializer.v
/home/IC/Labs/System/RTL/UART/UART_RX/edge_bit_counter.v
/home/IC/Labs/System/RTL/UART/UART_RX/parity_check.v
/home/IC/Labs/System/RTL/UART/UART_RX/stop_check.v
/home/IC/Labs/System/RTL/UART/UART_RX/strt_check.v
/home/IC/Labs/System/RTL/UART/UART_RX/Uart_Rx_Top.v
/home/IC/Labs/System/RTL/UART/UART_TX/Mux_TX.v
/home/IC/Labs/System/RTL/UART/UART_TX/parity_calc.v
/home/IC/Labs/System/RTL/UART/UART_TX/Serializer.v
/home/IC/Labs/System/RTL/UART/UART_TX/UART_TX_TOP.v
/home/IC/Labs/System/RTL/SYS_TOP/System_Top.v
/home/IC/Labs/System/RTL/ASYNC_FIFO/ASYNC_FIFO.v
/home/IC/Labs/System/RTL/ASYNC_FIFO/DF_SYNC.v
/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_MEM_CNTRL.v
/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_RD.v
/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_WR.v
/home/IC/Labs/System/RTL/CLKDIV_MUX/Prescale_MUX.v
/home/IC/Labs/System/RTL/PULSE_GEN/Pulse_Gen.v


set designs_v ""
regsub -all "\n" $rtl_v " " designs_v
26
set file_format_sv sverilog 
sverilog
set fh_sv [open System_sv.lst r+]
file12
set rtl_sv [read $fh_sv]
/home/IC/Labs/System/RTL/SYS_CTRL/SYS_CTRL.sv
/home/IC/Labs/System/RTL/UART/UART_RX/FSM.sv
/home/IC/Labs/System/RTL/UART/UART_TX/FSM_TX.sv



set designs_sv ""
regsub -all "\n" $rtl_sv " " designs_sv
5
analyze -format $file_format_v $designs_v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/System/RTL/ALU/ALU_16B.v
Compiling source file /home/IC/Labs/System/RTL/Clock_Divider/ClkDiv.v
Compiling source file /home/IC/Labs/System/RTL/Clock_Gating/CLK_GATE.v
Compiling source file /home/IC/Labs/System/RTL/DATA_SYNC/DATA_SYNC.v
Compiling source file /home/IC/Labs/System/RTL/RegFile/Register_file8_16.v
Compiling source file /home/IC/Labs/System/RTL/RST_SYNC/RST_SYNC.v
Compiling source file /home/IC/Labs/System/RTL/UART/UART_RX/data_sampling.v
Compiling source file /home/IC/Labs/System/RTL/UART/UART_RX/deserializer.v
Compiling source file /home/IC/Labs/System/RTL/UART/UART_RX/edge_bit_counter.v
Compiling source file /home/IC/Labs/System/RTL/UART/UART_RX/parity_check.v
Compiling source file /home/IC/Labs/System/RTL/UART/UART_RX/stop_check.v
Compiling source file /home/IC/Labs/System/RTL/UART/UART_RX/strt_check.v
Compiling source file /home/IC/Labs/System/RTL/UART/UART_RX/Uart_Rx_Top.v
Compiling source file /home/IC/Labs/System/RTL/UART/UART_TX/Mux_TX.v
Compiling source file /home/IC/Labs/System/RTL/UART/UART_TX/parity_calc.v
Compiling source file /home/IC/Labs/System/RTL/UART/UART_TX/Serializer.v
Compiling source file /home/IC/Labs/System/RTL/UART/UART_TX/UART_TX_TOP.v
Compiling source file /home/IC/Labs/System/RTL/SYS_TOP/System_Top.v
Compiling source file /home/IC/Labs/System/RTL/ASYNC_FIFO/ASYNC_FIFO.v
Compiling source file /home/IC/Labs/System/RTL/ASYNC_FIFO/DF_SYNC.v
Compiling source file /home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_MEM_CNTRL.v
Compiling source file /home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_RD.v
Compiling source file /home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_WR.v
Compiling source file /home/IC/Labs/System/RTL/CLKDIV_MUX/Prescale_MUX.v
Compiling source file /home/IC/Labs/System/RTL/PULSE_GEN/Pulse_Gen.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
analyze -format $file_format_sv $designs_sv
Running PRESTO HDLC
Compiling source file /home/IC/Labs/System/RTL/SYS_CTRL/SYS_CTRL.sv
Compiling source file /home/IC/Labs/System/RTL/UART/UART_RX/FSM.sv
Compiling source file /home/IC/Labs/System/RTL/UART/UART_TX/FSM_TX.sv
Presto compilation completed successfully.
1
#elaborate -lib work $top_module 
elaborate $top_module
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'UART_RX_TOP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2 line 21 in file
		'/home/IC/Labs/System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2 line 33 in file
		'/home/IC/Labs/System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2 line 52 in file
		'/home/IC/Labs/System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2 line 65 in file
		'/home/IC/Labs/System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Register_file' instantiated from design 'SYS_TOP' with
	the parameters "ADDR_WIDTH=4,WIDTH=8,DEPTH=16". (HDL-193)

Inferred memory devices in process
	in routine Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16 line 25 in file
		'/home/IC/Labs/System/RTL/RegFile/Register_file8_16.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Reg_File_reg     | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|    Reg_File_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  RdData_Valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================================================
|              block name/line                | Inputs | Outputs | # sel inputs | MB |
======================================================================================
| Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16/48 |   16   |    8    |      4       | N  |
======================================================================================
Presto compilation completed successfully.
Information: Building the design 'system_control'. (HDL-193)

Statistics for case statements in always block at line 69 in file
	'/home/IC/Labs/System/RTL/SYS_CTRL/SYS_CTRL.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            83            |    auto/auto     |
|            87            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine system_control line 46 in file
		'/home/IC/Labs/System/RTL/SYS_CTRL/SYS_CTRL.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| RX_D_VLD_delayed_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     storeadd_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  store_ALU_OUT_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| TX_P_DATA_store_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine system_control line 61 in file
		'/home/IC/Labs/System/RTL/SYS_CTRL/SYS_CTRL.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'P_MUX'. (HDL-193)

Statistics for case statements in always block at line 6 in file
	'/home/IC/Labs/System/RTL/CLKDIV_MUX/Prescale_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            8             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'ClkDiv'. (HDL-193)

Inferred memory devices in process
	in routine ClkDiv line 23 in file
		'/home/IC/Labs/System/RTL/Clock_Divider/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RST_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_NUM_STAGES2 line 8 in file
		'/home/IC/Labs/System/RTL/RST_SYNC/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU_16B'. (HDL-193)

Statistics for case statements in always block at line 32 in file
	'/home/IC/Labs/System/RTL/ALU/ALU_16B.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            37            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_16B line 16 in file
		'/home/IC/Labs/System/RTL/ALU/ALU_16B.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,DEPTH=8,ADDR_SIZE=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_TX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'pulse_gen'. (HDL-193)

Inferred memory devices in process
	in routine pulse_gen line 8 in file
		'/home/IC/Labs/System/RTL/PULSE_GEN/Pulse_Gen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FSM'. (HDL-193)

Statistics for case statements in always block at line 46 in file
	'/home/IC/Labs/System/RTL/UART/UART_RX/FSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            56            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM line 36 in file
		'/home/IC/Labs/System/RTL/UART/UART_RX/FSM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter'. (HDL-193)

Inferred memory devices in process
	in routine edge_bit_counter line 10 in file
		'/home/IC/Labs/System/RTL/UART/UART_RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    edge_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)

Statistics for case statements in always block at line 15 in file
	'/home/IC/Labs/System/RTL/UART/UART_RX/data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |     no/auto      |
|            23            |     no/auto      |
|            33            |     no/auto      |
|            43            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine data_sampling line 15 in file
		'/home/IC/Labs/System/RTL/UART/UART_RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    majority_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_check'. (HDL-193)

Inferred memory devices in process
	in routine parity_check line 14 in file
		'/home/IC/Labs/System/RTL/UART/UART_RX/parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| expected_parity_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer'. (HDL-193)

Inferred memory devices in process
	in routine deserializer line 12 in file
		'/home/IC/Labs/System/RTL/UART/UART_RX/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        i_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'strt_check'. (HDL-193)

Inferred memory devices in process
	in routine strt_check line 9 in file
		'/home/IC/Labs/System/RTL/UART/UART_RX/strt_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stop_check'. (HDL-193)

Inferred memory devices in process
	in routine stop_check line 9 in file
		'/home/IC/Labs/System/RTL/UART/UART_RX/stop_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM_CNTRL' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3' with
	the parameters "DATA_WIDTH=8,DEPTH=8,ADDR_SIZE=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3 line 25 in file
		'/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Reg_File_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================================
|                block name/line                  | Inputs | Outputs | # sel inputs | MB |
==========================================================================================
| FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3/24 |   8    |    8    |      3       | N  |
==========================================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3' with
	the parameters "ADDR_SIZE=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_WR_ADDR_SIZE3 line 17 in file
		'/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    w_binary_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3' with
	the parameters "ADDR_SIZE=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_RD_ADDR_SIZE3 line 15 in file
		'/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    r_binary_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DF_SYNC' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3' with
	the parameters "BUS_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine DF_SYNC_BUS_WIDTH4 line 23 in file
		'/home/IC/Labs/System/RTL/ASYNC_FIFO/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer'. (HDL-193)

Inferred memory devices in process
	in routine Serializer line 13 in file
		'/home/IC/Labs/System/RTL/UART/UART_TX/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     S_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      COUNT_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SER_DATA_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SER_DONE_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'uart_fsm'. (HDL-193)

Statistics for case statements in always block at line 30 in file
	'/home/IC/Labs/System/RTL/UART/UART_TX/FSM_TX.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_fsm line 22 in file
		'/home/IC/Labs/System/RTL/UART/UART_TX/FSM_TX.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_calc'. (HDL-193)

Inferred memory devices in process
	in routine parity_calc line 11 in file
		'/home/IC/Labs/System/RTL/UART/UART_TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux'. (HDL-193)
Warning:  /home/IC/Labs/System/RTL/UART/UART_TX/Mux_TX.v:11: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 8 in file
	'/home/IC/Labs/System/RTL/UART/UART_TX/Mux_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            11            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (28 designs)              /home/IC/Labs/System/Backend/Synthesis/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct  1 21:01:19 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     10
    Unconnected ports (LINT-28)                                     2
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              19
    Cells do not drive (LINT-1)                                    17
    Connected to power or ground (LINT-32)                          2

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C118' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C371' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C376' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C401' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C403' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C405' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C79' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C80' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C335' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C349' does not drive any nets. (LINT-1)
Warning: In design 'parity_check', cell 'C63' does not drive any nets. (LINT-1)
Warning: In design 'deserializer', cell 'C136' does not drive any nets. (LINT-1)
Warning: In design 'Serializer', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'clk_div_en' driven by pin 'U_system_control/clk_div_en' has no loads. (LINT-2)
Warning: In design 'mux', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'mux', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'P_MUX', output port 'ratio[7]' is connected directly to output port 'ratio[4]'. (LINT-31)
Warning: In design 'P_MUX', output port 'ratio[7]' is connected directly to output port 'ratio[5]'. (LINT-31)
Warning: In design 'P_MUX', output port 'ratio[7]' is connected directly to output port 'ratio[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'clock_divider_RX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'I_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'clock_divider_TX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'I_clk_en' is connected to logic 1. 
Warning: In design 'system_control', output port 'clk_div_en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'P_MUX', output port 'ratio[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'P_MUX', output port 'ratio[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'P_MUX', output port 'ratio[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'P_MUX', output port 'ratio[4]' is connected directly to 'logic 0'. (LINT-52)
1
############################### Path groups ################################
puts "###############################################"
###############################################
puts "################ Path groups ##################"
################ Path groups ##################
puts "###############################################"
###############################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 30 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'pulse_gen'
  Processing 'ClkDiv_0'
  Processing 'mux'
  Processing 'parity_calc'
  Processing 'uart_fsm'
  Processing 'Serializer'
Information: The register 'COUNT_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'S_DATA_reg[7]' is a constant and will be removed. (OPT-1206)
  Processing 'UART_TX'
  Processing 'DF_SYNC_BUS_WIDTH4_0'
  Processing 'FIFO_RD_ADDR_SIZE3'
  Processing 'FIFO_WR_ADDR_SIZE3'
  Processing 'FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3'
  Processing 'ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3'
  Processing 'ALU_16B'
  Processing 'CLK_GATE'
  Processing 'RST_SYNC_NUM_STAGES2_0'
  Processing 'P_MUX'
  Processing 'system_control'
  Processing 'Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16'
  Processing 'DATA_SYNC_NUM_STAGES2'
  Processing 'stop_check'
  Processing 'strt_check'
  Processing 'deserializer'
  Processing 'parity_check'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'FSM'
  Processing 'UART_RX_TOP'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ClkDiv_1_DW01_inc_0'
  Processing 'ClkDiv_1_DW01_cmp2_0'
  Processing 'ClkDiv_1_DW01_inc_1'
  Processing 'ClkDiv_1_DW01_cmp2_1'
  Processing 'ClkDiv_1_DW01_dec_0'
  Processing 'ClkDiv_1_DW01_cmp2_2'
  Processing 'ALU_16B_DW_div_uns_0'
  Processing 'ALU_16B_DW01_sub_0'
  Processing 'ALU_16B_DW01_add_0'
  Processing 'ALU_16B_DW01_cmp6_0'
  Processing 'ClkDiv_0_DW01_inc_0'
  Processing 'ClkDiv_0_DW01_cmp2_0'
  Processing 'ClkDiv_0_DW01_inc_1'
  Processing 'ClkDiv_0_DW01_cmp2_1'
  Processing 'ClkDiv_0_DW01_dec_0'
  Processing 'ClkDiv_0_DW01_cmp2_2'
  Processing 'deserializer_DW01_cmp6_0'
  Processing 'deserializer_DW01_dec_0'
  Processing 'parity_check_DW01_cmp6_0'
  Processing 'parity_check_DW01_sub_0'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_dec_0'
  Processing 'FSM_DW01_cmp6_0'
  Processing 'FSM_DW01_dec_0'
  Processing 'ALU_16B_DW02_mult_0'
  Processing 'ALU_16B_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   46853.8      0.00       0.0       0.0                          
    0:00:03   46853.8      0.00       0.0       0.0                          
    0:00:03   46853.8      0.00       0.0       0.0                          
    0:00:03   46853.8      0.00       0.0       0.0                          
    0:00:03   46853.8      0.00       0.0       0.0                          
    0:00:04   23556.4      0.00       0.0       0.0                          
    0:00:04   23502.2      0.00       0.0       0.0                          
    0:00:04   23502.2      0.00       0.0       0.0                          
    0:00:04   23502.2      0.00       0.0       0.0                          
    0:00:04   23483.4      0.00       0.0       0.0                          
    0:00:04   23483.4      0.00       0.0       0.0                          
    0:00:04   23483.4      0.00       0.0       0.0                          
    0:00:04   23483.4      0.00       0.0       0.0                          
    0:00:04   23483.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   23483.4      0.00       0.0       0.0                          
    0:00:04   23483.4      0.00       0.0       0.0                          
    0:00:04   23470.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   23470.5      0.00       0.0       0.0                          
    0:00:04   23470.5      0.00       0.0       0.0                          
    0:00:04   23388.1      0.00       0.0       0.0                          
    0:00:04   23375.1      0.00       0.0       0.0                          
    0:00:04   23359.8      0.00       0.0       0.0                          
    0:00:04   23352.8      0.00       0.0       0.0                          
    0:00:05   23344.6      0.00       0.0       0.0                          
    0:00:05   23344.6      0.00       0.0       0.0                          
    0:00:05   23344.6      0.00       0.0       0.0                          
    0:00:05   23335.1      0.00       0.0       0.0                          
    0:00:05   23335.1      0.00       0.0       0.0                          
    0:00:05   23335.1      0.00       0.0       0.0                          
    0:00:05   23335.1      0.00       0.0       0.0                          
    0:00:05   23335.1      0.00       0.0       0.0                          
    0:00:05   23335.1      0.00       0.0       0.0                          
    0:00:05   23352.8      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Labs/System/Backend/Synthesis/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Labs/System/Backend/Synthesis/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Labs/System/Backend/Synthesis/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -max_paths 100 -delay_type min > reports/hold.rpt
report_timing -max_paths 100 -delay_type max > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 