// Seed: 3181937802
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output id_4
);
  logic id_5;
  type_0 id_6 (
      1,
      1,
      1
  );
  assign id_4[1] = 1;
endmodule
