<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/cskwak99/new-cs330-project.code/kev/src/vm_control.rs`."><title>vm_control.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-e56847b5.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="kev" data-themes="" data-resource-suffix="" data-rustdoc-version="1.91.0-nightly (07d246fc6 2025-08-31)" data-channel="nightly" data-search-js="search-449aa9bf.js" data-stringdex-js="stringdex-0e748618.js" data-settings-js="settings-c38705f0.js" ><script src="../../static.files/storage-e2aeef58.js"></script><script defer src="../../static.files/src-script-813739b1.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-6dc2a7f3.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">kev/</div>vm_control.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! Flags and MSRs for VMX capabilities.
<a href=#2 id=2 data-nosnippet>2</a>
<a href=#3 id=3 data-nosnippet>3</a></span><span class="comment">// VMX Capalibility MSRs
<a href=#4 id=4 data-nosnippet>4</a></span><span class="doccomment">/// MSR - IA32_VMX_BASIC
<a href=#5 id=5 data-nosnippet>5</a></span><span class="kw">pub const </span>IA32_VMX_BASIC: usize = <span class="number">0x480</span>;
<a href=#6 id=6 data-nosnippet>6</a><span class="doccomment">/// MSR - IA32_VMX_PINBASED_CTLS.
<a href=#7 id=7 data-nosnippet>7</a></span><span class="kw">pub const </span>IA32_VMX_PINBASED_CTLS: usize = <span class="number">0x481</span>;
<a href=#8 id=8 data-nosnippet>8</a><span class="doccomment">/// MSR - IA32_VMX_PROC_BASED_CTLS.
<a href=#9 id=9 data-nosnippet>9</a></span><span class="kw">pub const </span>IA32_VMX_PROC_BASED_CTLS: usize = <span class="number">0x482</span>;
<a href=#10 id=10 data-nosnippet>10</a><span class="doccomment">/// MSR - IA32_VMX_PROC_BASED_CTLS2.
<a href=#11 id=11 data-nosnippet>11</a></span><span class="kw">pub const </span>IA32_VMX_PROC_BASED_CTLS2: usize = <span class="number">0x48B</span>;
<a href=#12 id=12 data-nosnippet>12</a><span class="doccomment">/// MSR - IA32_VMX_EXIT_CTLS.
<a href=#13 id=13 data-nosnippet>13</a></span><span class="kw">pub const </span>IA32_VMX_EXIT_CTLS: usize = <span class="number">0x483</span>;
<a href=#14 id=14 data-nosnippet>14</a><span class="doccomment">/// MSR - IA32_VMX_ENTRY_CTLS.
<a href=#15 id=15 data-nosnippet>15</a></span><span class="kw">pub const </span>IA32_VMX_ENTRY_CTLS: usize = <span class="number">0x484</span>;
<a href=#16 id=16 data-nosnippet>16</a><span class="doccomment">/// MSR - IA32_VMX_MISC.
<a href=#17 id=17 data-nosnippet>17</a></span><span class="kw">pub const </span>IA32_VMX_MISC: usize = <span class="number">0x485</span>;
<a href=#18 id=18 data-nosnippet>18</a><span class="doccomment">/// MSR - IA32_VMX_CR0_FIXED0.
<a href=#19 id=19 data-nosnippet>19</a></span><span class="kw">pub const </span>IA32_VMX_CR0_FIXED0: usize = <span class="number">0x486</span>;
<a href=#20 id=20 data-nosnippet>20</a><span class="doccomment">/// MSR - IA32_VMX_CR0_FIXED1.
<a href=#21 id=21 data-nosnippet>21</a></span><span class="kw">pub const </span>IA32_VMX_CR0_FIXED1: usize = <span class="number">0x487</span>;
<a href=#22 id=22 data-nosnippet>22</a><span class="doccomment">/// MSR - IA32_VMX_CR4_FIXED0.
<a href=#23 id=23 data-nosnippet>23</a></span><span class="kw">pub const </span>IA32_VMX_CR4_FIXED0: usize = <span class="number">0x488</span>;
<a href=#24 id=24 data-nosnippet>24</a><span class="doccomment">/// MSR - IA32_VMX_CR4_FIXED1.
<a href=#25 id=25 data-nosnippet>25</a></span><span class="kw">pub const </span>IA32_VMX_CR4_FIXED1: usize = <span class="number">0x489</span>;
<a href=#26 id=26 data-nosnippet>26</a><span class="doccomment">/// MSR - IA32_VMX_VMCS_ENUM.
<a href=#27 id=27 data-nosnippet>27</a></span><span class="kw">pub const </span>IA32_VMX_VMCS_ENUM: usize = <span class="number">0x48A</span>;
<a href=#28 id=28 data-nosnippet>28</a><span class="doccomment">/// MSR - IA32_VMX_EPT_VPID_CAP.
<a href=#29 id=29 data-nosnippet>29</a></span><span class="kw">pub const </span>IA32_VMX_EPT_VPID_CAP: usize = <span class="number">0x48C</span>;
<a href=#30 id=30 data-nosnippet>30</a><span class="doccomment">/// MSR - IA32_FEATURE_CONTROL.
<a href=#31 id=31 data-nosnippet>31</a></span><span class="kw">pub const </span>IA32_FEATURE_CONTROL: usize = <span class="number">0x03A</span>;
<a href=#32 id=32 data-nosnippet>32</a>
<a href=#33 id=33 data-nosnippet>33</a><span class="macro">bitflags::bitflags!</span> {
<a href=#34 id=34 data-nosnippet>34</a>    <span class="doccomment">/// Table 24-5. Definitions of Pin-Based VM-Execution Controls.
<a href=#35 id=35 data-nosnippet>35</a>    </span><span class="kw">pub struct </span>VmcsPinBasedVmexecCtl: u32 {
<a href=#36 id=36 data-nosnippet>36</a>        <span class="doccomment">/// If this control is 1, external interrupts cause VM exits.
<a href=#37 id=37 data-nosnippet>37</a>        /// Otherwise, they are delivered normally through the guest interrupt-descriptor table (IDT).
<a href=#38 id=38 data-nosnippet>38</a>        /// If this control is 1, the value of RFLAGS. IF does not affect interrupt blocking.
<a href=#39 id=39 data-nosnippet>39</a>        </span><span class="kw">const </span>EXTERNAL_INTERRUPT_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
<a href=#40 id=40 data-nosnippet>40</a>        <span class="doccomment">/// If this control is 1, non-maskable interrupts (NMIs) cause VM exits.
<a href=#41 id=41 data-nosnippet>41</a>        /// Otherwise, they are delivered normally using descriptor 2 of the IDT.
<a href=#42 id=42 data-nosnippet>42</a>        /// This control also determines interactions between IRET and blocking by NMI (see Section 25.3).
<a href=#43 id=43 data-nosnippet>43</a>        </span><span class="kw">const </span>NMI_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
<a href=#44 id=44 data-nosnippet>44</a>        <span class="doccomment">/// If this control is 1, NMIs are never blocked and the “blocking by NMI” bit (bit 3) in the
<a href=#45 id=45 data-nosnippet>45</a>        /// interruptibility-state field indicates “virtual-NMI blocking” (see Table 24-3).
<a href=#46 id=46 data-nosnippet>46</a>        /// This control also interacts with the “NMI-window exiting” VM-execution control (see Section 24.6.2)
<a href=#47 id=47 data-nosnippet>47</a>        </span><span class="kw">const </span>VIRTUAL_NMIS = <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
<a href=#48 id=48 data-nosnippet>48</a>        <span class="doccomment">/// If this control is 1, the VMX-preemption timer counts down in VMX non-root operation;
<a href=#49 id=49 data-nosnippet>49</a>        /// see Section 25.5.1. A VM exit occurs when the timer counts down to zero; see Section 25.2.
<a href=#50 id=50 data-nosnippet>50</a>        </span><span class="kw">const </span>ACTIVE_VMX_PREEMPTION_TIMER = <span class="number">1 </span>&lt;&lt; <span class="number">6</span>;
<a href=#51 id=51 data-nosnippet>51</a>        <span class="doccomment">/// If this control is 1, the processor treats interrupts with the posted-interrupt notification vector
<a href=#52 id=52 data-nosnippet>52</a>        /// (see Section 24.6.8) specially, updating the virtual-APIC page with posted-interrupt requests (see Section 29.6).
<a href=#53 id=53 data-nosnippet>53</a>        </span><span class="kw">const </span>PROCESS_POSTED_INTERRUPT = <span class="number">1 </span>&lt;&lt; <span class="number">7</span>;
<a href=#54 id=54 data-nosnippet>54</a>    }
<a href=#55 id=55 data-nosnippet>55</a>}
<a href=#56 id=56 data-nosnippet>56</a>
<a href=#57 id=57 data-nosnippet>57</a><span class="macro">bitflags::bitflags!</span> {
<a href=#58 id=58 data-nosnippet>58</a>    <span class="doccomment">/// Table 24-6. Definitions of Primary Processor-Based VM-Execution Controls.
<a href=#59 id=59 data-nosnippet>59</a>    </span><span class="kw">pub struct </span>VmcsProcBasedVmexecCtl: u32 {
<a href=#60 id=60 data-nosnippet>60</a>        <span class="doccomment">/// If this control is 1, a VM exit occurs at the beginning of any instruction if RFLAGS.IF = 1 and
<a href=#61 id=61 data-nosnippet>61</a>        /// there are no other blocking of interrupts (see Section 24.4.2).
<a href=#62 id=62 data-nosnippet>62</a>        </span><span class="kw">const </span>INTRWINEXIT = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
<a href=#63 id=63 data-nosnippet>63</a>        <span class="doccomment">/// This control determines whether executions of RDTSC, executions of RDTSCP, and executions
<a href=#64 id=64 data-nosnippet>64</a>        /// of RDMSR that read from the IA32_TIME_STAMP_COUNTER MSR return a value modified by
<a href=#65 id=65 data-nosnippet>65</a>        /// the TSC offset field (see Section 24.6.5 and Section 25.3).
<a href=#66 id=66 data-nosnippet>66</a>        </span><span class="kw">const </span>USETSCOFF	= <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
<a href=#67 id=67 data-nosnippet>67</a>        <span class="doccomment">/// This control determines whether executions of HLT cause VM exits.
<a href=#68 id=68 data-nosnippet>68</a>        </span><span class="kw">const </span>HLT_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">7</span>;
<a href=#69 id=69 data-nosnippet>69</a>        <span class="doccomment">/// This determines whether executions of INVLPG cause VM exits.
<a href=#70 id=70 data-nosnippet>70</a>        </span><span class="kw">const </span>INVLPGEXIT = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;
<a href=#71 id=71 data-nosnippet>71</a>        <span class="doccomment">/// This control determines whether executions of MWAIT cause VM exits
<a href=#72 id=72 data-nosnippet>72</a>        </span><span class="kw">const </span>MWAITEXIT	= <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
<a href=#73 id=73 data-nosnippet>73</a>        <span class="doccomment">/// This control determines whether executions of RDPMC cause VM exits.
<a href=#74 id=74 data-nosnippet>74</a>        </span><span class="kw">const </span>RDPMCEXIT	= <span class="number">1 </span>&lt;&lt; <span class="number">11</span>;
<a href=#75 id=75 data-nosnippet>75</a>        <span class="doccomment">/// This control determines whether executions of RDTSC and RDTSCP cause VM exits.
<a href=#76 id=76 data-nosnippet>76</a>        </span><span class="kw">const </span>RDTSCEXIT	= <span class="number">1 </span>&lt;&lt; <span class="number">12</span>;
<a href=#77 id=77 data-nosnippet>77</a>        <span class="doccomment">/// In conjunction with the CR3-target controls (see Section 24.6.7),
<a href=#78 id=78 data-nosnippet>78</a>        /// this control determines whether executions of MOV to CR3 cause VM exits. See Section 25.1.3.
<a href=#79 id=79 data-nosnippet>79</a>        ///
<a href=#80 id=80 data-nosnippet>80</a>        /// The first processors to support the
<a href=#81 id=81 data-nosnippet>81</a>        /// virtual-machine extensions supported only the 1-setting of this control.
<a href=#82 id=82 data-nosnippet>82</a>        </span><span class="kw">const </span>CR3LOADEXIT = <span class="number">1 </span>&lt;&lt; <span class="number">15</span>;
<a href=#83 id=83 data-nosnippet>83</a>        <span class="doccomment">/// This control determines whether executions of MOV from CR3 cause VM exits.
<a href=#84 id=84 data-nosnippet>84</a>        ///
<a href=#85 id=85 data-nosnippet>85</a>        /// The first processors to support the virtual-machine extensions supported only the 1-setting of this control.
<a href=#86 id=86 data-nosnippet>86</a>        </span><span class="kw">const </span>CR3STOREXIT = <span class="number">1 </span>&lt;&lt; <span class="number">16</span>;
<a href=#87 id=87 data-nosnippet>87</a>        <span class="doccomment">/// This control determines whether the tertiary processor-based VM-execution controls are used.
<a href=#88 id=88 data-nosnippet>88</a>        /// If this control is 0, the logical processor operates as if all the tertiary processor-based
<a href=#89 id=89 data-nosnippet>89</a>        /// VM-execution controls were also 0.
<a href=#90 id=90 data-nosnippet>90</a>        </span><span class="kw">const </span>ACTIVETETCTL = <span class="number">1 </span>&lt;&lt; <span class="number">17</span>;
<a href=#91 id=91 data-nosnippet>91</a>        <span class="doccomment">/// This control determines whether executions of MOV to CR8 cause VM exits.
<a href=#92 id=92 data-nosnippet>92</a>        </span><span class="kw">const </span>CR8LOADEXIT = <span class="number">1 </span>&lt;&lt; <span class="number">19</span>;
<a href=#93 id=93 data-nosnippet>93</a>        <span class="doccomment">/// This control determines whether executions of MOV from CR8 cause VM exits.
<a href=#94 id=94 data-nosnippet>94</a>        </span><span class="kw">const </span>CR8STOREEXIT = <span class="number">1 </span>&lt;&lt; <span class="number">20</span>;
<a href=#95 id=95 data-nosnippet>95</a>        <span class="doccomment">/// Setting this control to 1 enables TPR virtualization and other APIC-virtualization features. See Chapter 29.
<a href=#96 id=96 data-nosnippet>96</a>        </span><span class="kw">const </span>USETPRSHADOW = <span class="number">1 </span>&lt;&lt; <span class="number">21</span>;
<a href=#97 id=97 data-nosnippet>97</a>        <span class="doccomment">/// If this control is 1, a VM exit occurs at the beginning of any instruction if there is no virtual NMI blocking (see Section 24.4.2)
<a href=#98 id=98 data-nosnippet>98</a>        </span><span class="kw">const </span>NMIWINEXIT = <span class="number">1 </span>&lt;&lt; <span class="number">22</span>;
<a href=#99 id=99 data-nosnippet>99</a>        <span class="doccomment">/// This control determines whether executions of MOV DR cause VM exits.
<a href=#100 id=100 data-nosnippet>100</a>        </span><span class="kw">const </span>MOVDREXIT	= <span class="number">1 </span>&lt;&lt; <span class="number">23</span>;
<a href=#101 id=101 data-nosnippet>101</a>        <span class="doccomment">/// This control determines whether executions of I/O instructions
<a href=#102 id=102 data-nosnippet>102</a>        /// (IN, INS/INSB/INSW/INSD, OUT, and OUTS/OUTSB/OUTSW/OUTSD) cause VM exits.
<a href=#103 id=103 data-nosnippet>103</a>        </span><span class="kw">const </span>UNCONDIOEXIT = <span class="number">1 </span>&lt;&lt; <span class="number">24</span>;
<a href=#104 id=104 data-nosnippet>104</a>        <span class="doccomment">/// This control determines whether I/O bitmaps are used to restrict executions
<a href=#105 id=105 data-nosnippet>105</a>        /// of I/O instructions (see Section 24.6.4 and Section 25.1.3).
<a href=#106 id=106 data-nosnippet>106</a>        ///
<a href=#107 id=107 data-nosnippet>107</a>        /// For this control, “0” means “do not use I/O bitmaps” and “1” means “use I/O bitmaps.”
<a href=#108 id=108 data-nosnippet>108</a>        /// If the I/O bitmaps are used, the setting of the “unconditional I/O exiting” control is ignored.
<a href=#109 id=109 data-nosnippet>109</a>        </span><span class="kw">const </span>USEIOBMP = <span class="number">1 </span>&lt;&lt; <span class="number">25</span>;
<a href=#110 id=110 data-nosnippet>110</a>        <span class="doccomment">/// If this control is 1, the monitor trap flag debugging feature is enabled. See Section 25.5.2.
<a href=#111 id=111 data-nosnippet>111</a>        </span><span class="kw">const </span>MTF = <span class="number">1 </span>&lt;&lt; <span class="number">27</span>;
<a href=#112 id=112 data-nosnippet>112</a>        <span class="doccomment">/// This control determines whether MSR bitmaps are used to control execution of the RDMSR and
<a href=#113 id=113 data-nosnippet>113</a>        /// WRMSR instructions (see Section 24.6.9 and Section 25.1.3).
<a href=#114 id=114 data-nosnippet>114</a>        ///
<a href=#115 id=115 data-nosnippet>115</a>        /// For this control, “0” means “do not use MSR bitmaps” and “1” means “use MSR bitmaps.”
<a href=#116 id=116 data-nosnippet>116</a>        /// If the MSR bitmaps are not used, all executions of the RDMSR and WRMSR instructions cause VM exits.
<a href=#117 id=117 data-nosnippet>117</a>        </span><span class="kw">const </span>USEMSRBMP	= <span class="number">1 </span>&lt;&lt; <span class="number">28</span>;
<a href=#118 id=118 data-nosnippet>118</a>        <span class="doccomment">/// This control determines whether executions of MONITOR cause VM exits.
<a href=#119 id=119 data-nosnippet>119</a>        </span><span class="kw">const </span>MONITOREXIT = <span class="number">1 </span>&lt;&lt; <span class="number">29</span>;
<a href=#120 id=120 data-nosnippet>120</a>        <span class="doccomment">/// This control determines whether executions of PAUSE cause VM exits.
<a href=#121 id=121 data-nosnippet>121</a>        </span><span class="kw">const </span>PAUSEEXIT	= <span class="number">1 </span>&lt;&lt; <span class="number">30</span>;
<a href=#122 id=122 data-nosnippet>122</a>        <span class="doccomment">/// This control determines whether the secondary processor-based VM-execution controls are used.
<a href=#123 id=123 data-nosnippet>123</a>        /// If this control is 0, the logical processor operates as if all the secondary processor-based
<a href=#124 id=124 data-nosnippet>124</a>        /// VM-execution controls were also 0.
<a href=#125 id=125 data-nosnippet>125</a>        </span><span class="kw">const </span>ACTIVATE_SECONDARY_CTL = <span class="number">1 </span>&lt;&lt; <span class="number">31</span>;
<a href=#126 id=126 data-nosnippet>126</a>    }
<a href=#127 id=127 data-nosnippet>127</a>}
<a href=#128 id=128 data-nosnippet>128</a>
<a href=#129 id=129 data-nosnippet>129</a><span class="macro">bitflags::bitflags!</span> {
<a href=#130 id=130 data-nosnippet>130</a>    <span class="doccomment">/// Table 24-7. Definitions of Secondary Processor-Based VM-Execution Controls.
<a href=#131 id=131 data-nosnippet>131</a>    </span><span class="kw">pub struct </span>VmcsProcBasedSecondaryVmexecCtl: u32 {
<a href=#132 id=132 data-nosnippet>132</a>        <span class="doccomment">/// If this control is 1, the logical processor treats specially accesses to the page with the APICaccess address. See Section 29.4.
<a href=#133 id=133 data-nosnippet>133</a>        </span><span class="kw">const </span>VIRTUALIZE_APIC_ACCESSES = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
<a href=#134 id=134 data-nosnippet>134</a>        <span class="doccomment">/// If this control is 1, extended page tables (EPT) are enabled. See Section 28.3.
<a href=#135 id=135 data-nosnippet>135</a>        </span><span class="kw">const </span>ENABLE_EPT = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
<a href=#136 id=136 data-nosnippet>136</a>        <span class="doccomment">/// This control determines whether executions of LGDT, LIDT, LLDT, LTR, SGDT, SIDT, SLDT, and STR cause VM exits.
<a href=#137 id=137 data-nosnippet>137</a>        </span><span class="kw">const </span>DESCRIPTOR_TABLE_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
<a href=#138 id=138 data-nosnippet>138</a>        <span class="doccomment">/// If this control is 0, any execution of RDTSCP causes an invalid-opcode exception (#UD).
<a href=#139 id=139 data-nosnippet>139</a>        </span><span class="kw">const </span>ENABLE_RDTSCP = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
<a href=#140 id=140 data-nosnippet>140</a>        <span class="doccomment">/// If this control is 1, the logical processor treats specially RDMSR and WRMSR to APIC MSRs (in the range 800H–8FFH). See Section 29.5.
<a href=#141 id=141 data-nosnippet>141</a>        </span><span class="kw">const </span>VIRTUALIZED_X2APIC_MODE = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
<a href=#142 id=142 data-nosnippet>142</a>        <span class="doccomment">/// If this control is 1, cached translations of linear addresses are associated with a virtualprocessor identifier (VPID). See Section 28.1.
<a href=#143 id=143 data-nosnippet>143</a>        </span><span class="kw">const </span>EANBLE_VPID = <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
<a href=#144 id=144 data-nosnippet>144</a>        <span class="doccomment">/// This control determines whether executions of WBINVD and WBNOINVD cause VM exits.
<a href=#145 id=145 data-nosnippet>145</a>        </span><span class="kw">const </span>WBINVD_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">6</span>;
<a href=#146 id=146 data-nosnippet>146</a>        <span class="doccomment">/// This control determines whether guest software may run in unpaged protected mode or in realaddress mode.
<a href=#147 id=147 data-nosnippet>147</a>        </span><span class="kw">const </span>UNRESTRICTED_GUEST = <span class="number">1 </span>&lt;&lt; <span class="number">7</span>;
<a href=#148 id=148 data-nosnippet>148</a>        <span class="doccomment">/// If this control is 1, the logical processor virtualizes certain APIC accesses. See Section 29.4 and Section 29.5.
<a href=#149 id=149 data-nosnippet>149</a>        </span><span class="kw">const </span>APIC_REGISTER_VIRTUALIZATION = <span class="number">1 </span>&lt;&lt; <span class="number">8</span>;
<a href=#150 id=150 data-nosnippet>150</a>        <span class="doccomment">/// This controls enables the evaluation and delivery of pending virtual interrupts as well as the
<a href=#151 id=151 data-nosnippet>151</a>        /// emulation of writes to the APIC registers that control interrupt prioritization.
<a href=#152 id=152 data-nosnippet>152</a>        </span><span class="kw">const </span>VIRTUAL_INTERRUPT_DELIVERY = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;
<a href=#153 id=153 data-nosnippet>153</a>        <span class="doccomment">/// This control determines whether a series of executions of PAUSE can cause a VM exit
<a href=#154 id=154 data-nosnippet>154</a>        /// (see Section 24.6.13 and Section 25.1.3).
<a href=#155 id=155 data-nosnippet>155</a>        </span><span class="kw">const </span>PAUSE_LOOP_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
<a href=#156 id=156 data-nosnippet>156</a>        <span class="doccomment">/// This control determines whether executions of RDRAND cause VM exits.
<a href=#157 id=157 data-nosnippet>157</a>        </span><span class="kw">const </span>RDRAND_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
<a href=#158 id=158 data-nosnippet>158</a>        <span class="doccomment">/// If this control is 0, any execution of INVPCID causes a #UD.
<a href=#159 id=159 data-nosnippet>159</a>        </span><span class="kw">const </span>ENABLE_INVPCID = <span class="number">1 </span>&lt;&lt; <span class="number">12</span>;
<a href=#160 id=160 data-nosnippet>160</a>        <span class="doccomment">/// Setting this control to 1 enables use of the VMFUNC instruction in VMX non-root operation. See Section 25.5.6.
<a href=#161 id=161 data-nosnippet>161</a>        </span><span class="kw">const </span>ENABLE_VM_FUNCTIONS = <span class="number">1 </span>&lt;&lt; <span class="number">13</span>;
<a href=#162 id=162 data-nosnippet>162</a>        <span class="doccomment">/// If this control is 1, executions of VMREAD and VMWRITE in VMX non-root operation may access
<a href=#163 id=163 data-nosnippet>163</a>        /// a shadow VMCS (instead of causing VM exits). See Section 24.10 and Section 30.3.
<a href=#164 id=164 data-nosnippet>164</a>        </span><span class="kw">const </span>VMCS_SHADOWING = <span class="number">1 </span>&lt;&lt; <span class="number">14</span>;
<a href=#165 id=165 data-nosnippet>165</a>        <span class="doccomment">/// If this control is 1, executions of ENCLS consult the ENCLS-exiting bitmap to determine whether
<a href=#166 id=166 data-nosnippet>166</a>        /// the instruction causes a VM exit. See Section 24.6.16 and Section 25.1.3.
<a href=#167 id=167 data-nosnippet>167</a>        </span><span class="kw">const </span>ENABLE_ENCLS_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">15</span>;
<a href=#168 id=168 data-nosnippet>168</a>        <span class="doccomment">/// This control determines whether executions of RDSEED cause VM exits.
<a href=#169 id=169 data-nosnippet>169</a>        </span><span class="kw">const </span>RDSEED_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">16</span>;
<a href=#170 id=170 data-nosnippet>170</a>        <span class="doccomment">/// If this control is 1, an access to a guest-physical address that sets an EPT dirty bit first adds an
<a href=#171 id=171 data-nosnippet>171</a>        /// entry to the page-modification log. See Section 28.3.6.
<a href=#172 id=172 data-nosnippet>172</a>        </span><span class="kw">const </span>ENABLE_PML = <span class="number">1 </span>&lt;&lt; <span class="number">17</span>;
<a href=#173 id=173 data-nosnippet>173</a>        <span class="doccomment">/// If this control is 1, EPT violations may cause virtualization exceptions (#VE) instead of VM exits.
<a href=#174 id=174 data-nosnippet>174</a>        /// See Section 25.5.7.
<a href=#175 id=175 data-nosnippet>175</a>        </span><span class="kw">const </span>EPT_VIOLATION_VE = <span class="number">1 </span>&lt;&lt; <span class="number">18</span>;
<a href=#176 id=176 data-nosnippet>176</a>        <span class="doccomment">/// If this control is 1, Intel Processor Trace suppresses from PIPs an indication that the processor
<a href=#177 id=177 data-nosnippet>177</a>        /// was in VMX non-root operation and omits a VMCS packet from any PSB+ produced in VMX nonroot operation (see Chapter 32).
<a href=#178 id=178 data-nosnippet>178</a>        </span><span class="kw">const </span>CONCEAL_VMX_FROM_PT = <span class="number">1 </span>&lt;&lt; <span class="number">19</span>;
<a href=#179 id=179 data-nosnippet>179</a>        <span class="doccomment">/// If this control is 0, any execution of XSAVES or XRSTORS causes a #UD.
<a href=#180 id=180 data-nosnippet>180</a>        </span><span class="kw">const </span>ENABLE_XSAVES_XRSTORS = <span class="number">1 </span>&lt;&lt; <span class="number">20</span>;
<a href=#181 id=181 data-nosnippet>181</a>        <span class="doccomment">/// If this control is 1, EPT execute permissions are based on whether the linear address being
<a href=#182 id=182 data-nosnippet>182</a>        /// accessed is supervisor mode or user mode. See Chapter 28.
<a href=#183 id=183 data-nosnippet>183</a>        </span><span class="kw">const </span>MODE_BASED_EXEC_CTL_FOR_EPT = <span class="number">1 </span>&lt;&lt; <span class="number">22</span>;
<a href=#184 id=184 data-nosnippet>184</a>        <span class="doccomment">/// If this control is 1, EPT write permissions may be specified at the granularity of 128 bytes. See
<a href=#185 id=185 data-nosnippet>185</a>        /// Section 28.3.4.
<a href=#186 id=186 data-nosnippet>186</a>        </span><span class="kw">const </span>SUBPAGE_WRITE_PERM_FOR_EPT = <span class="number">1 </span>&lt;&lt; <span class="number">23</span>;
<a href=#187 id=187 data-nosnippet>187</a>        <span class="doccomment">/// If this control is 1, all output addresses used by Intel Processor Trace are treated as guest
<a href=#188 id=188 data-nosnippet>188</a>        /// physical addresses and translated using EPT. See Section 25.5.4.
<a href=#189 id=189 data-nosnippet>189</a>        </span><span class="kw">const </span>INTEL_PT_USES_GPA = <span class="number">1 </span>&lt;&lt; <span class="number">24</span>;
<a href=#190 id=190 data-nosnippet>190</a>        <span class="doccomment">/// This control determines whether executions of RDTSC, executions of RDTSCP, and executions
<a href=#191 id=191 data-nosnippet>191</a>        /// of RDMSR that read from the IA32_TIME_STAMP_COUNTER MSR return a value modified by the
<a href=#192 id=192 data-nosnippet>192</a>        /// TSC multiplier field (see Section 24.6.5 and Section 25.3).
<a href=#193 id=193 data-nosnippet>193</a>        </span><span class="kw">const </span>USE_TSC_SCALING = <span class="number">1 </span>&lt;&lt; <span class="number">25</span>;
<a href=#194 id=194 data-nosnippet>194</a>        <span class="doccomment">/// If this control is 0, any execution of TPAUSE, UMONITOR, or UMWAIT causes a #UD.
<a href=#195 id=195 data-nosnippet>195</a>        </span><span class="kw">const </span>ENABLE_UWAIT_PAUSE = <span class="number">1 </span>&lt;&lt; <span class="number">26</span>;
<a href=#196 id=196 data-nosnippet>196</a>        <span class="doccomment">/// If this control is 0, any execution of PCONFIG causes a #UD.
<a href=#197 id=197 data-nosnippet>197</a>        </span><span class="kw">const </span>ENABLE_PCONFIG = <span class="number">1 </span>&lt;&lt; <span class="number">27</span>;
<a href=#198 id=198 data-nosnippet>198</a>        <span class="doccomment">/// If this control is 1, executions of ENCLV consult the ENCLV-exiting bitmap to
<a href=#199 id=199 data-nosnippet>199</a>        </span><span class="kw">const </span>ENABLE_ENCLV_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">28</span>;
<a href=#200 id=200 data-nosnippet>200</a>
<a href=#201 id=201 data-nosnippet>201</a>    }
<a href=#202 id=202 data-nosnippet>202</a>}
<a href=#203 id=203 data-nosnippet>203</a>
<a href=#204 id=204 data-nosnippet>204</a><span class="macro">bitflags::bitflags!</span> {
<a href=#205 id=205 data-nosnippet>205</a>    <span class="doccomment">/// Table 24-15. Definitions of VM-Entry Controls.
<a href=#206 id=206 data-nosnippet>206</a>    </span><span class="kw">pub struct </span>VmcsEntryCtl: u32 {
<a href=#207 id=207 data-nosnippet>207</a>        <span class="doccomment">/// This control determines whether DR7 and the IA32_DEBUGCTL MSR are loaded on VM entry.
<a href=#208 id=208 data-nosnippet>208</a>        ///
<a href=#209 id=209 data-nosnippet>209</a>        /// The first processors to support the virtual-machine extensions supported only the 1-setting of this control.
<a href=#210 id=210 data-nosnippet>210</a>        </span><span class="kw">const </span>LOAD_DEBUG_CTL = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
<a href=#211 id=211 data-nosnippet>211</a>        <span class="doccomment">/// On processors that support Intel 64 architecture, this control determines
<a href=#212 id=212 data-nosnippet>212</a>        /// whether the logical processor is in IA-32e mode after VM entry.
<a href=#213 id=213 data-nosnippet>213</a>        /// Its value is loaded into IA32_EFER.LMA as part of VM entry.1
<a href=#214 id=214 data-nosnippet>214</a>        ///
<a href=#215 id=215 data-nosnippet>215</a>        /// This control must be 0 on processors that do not support Intel 64 architecture.
<a href=#216 id=216 data-nosnippet>216</a>        </span><span class="kw">const </span>IA32E_MODE_GUEST = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;
<a href=#217 id=217 data-nosnippet>217</a>        <span class="doccomment">/// This control determines whether the logical processor is in system-management mode (SMM) after VM entry.
<a href=#218 id=218 data-nosnippet>218</a>        /// This control must be 0 for any VM entry from outside SMM.
<a href=#219 id=219 data-nosnippet>219</a>        </span><span class="kw">const </span>ENTRY_TO_SMM = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
<a href=#220 id=220 data-nosnippet>220</a>        <span class="doccomment">/// If set to 1, the default treatment of SMIs and SMM is in effect after
<a href=#221 id=221 data-nosnippet>221</a>        /// the VM entry (see Section 31.15.7). This control must be 0 for any VM entry from outside SMM.
<a href=#222 id=222 data-nosnippet>222</a>        </span><span class="kw">const </span>DEACTIVATE_DUAL_MONITOR_TREATMENT = <span class="number">1 </span>&lt;&lt; <span class="number">11</span>;
<a href=#223 id=223 data-nosnippet>223</a>        <span class="doccomment">/// This control determines whether the IA32_PERF_GLOBAL_CTRL MSR is loaded on VM entry.
<a href=#224 id=224 data-nosnippet>224</a>        </span><span class="kw">const </span>LOAD_IA32_PERF_GLOBAL_CTRL = <span class="number">1 </span>&lt;&lt; <span class="number">13</span>;
<a href=#225 id=225 data-nosnippet>225</a>        <span class="doccomment">///  This control determines whether the IA32_PAT MSR is loaded on VM entry
<a href=#226 id=226 data-nosnippet>226</a>        </span><span class="kw">const </span>LOAD_IA32_PAT = <span class="number">1 </span>&lt;&lt; <span class="number">14</span>;
<a href=#227 id=227 data-nosnippet>227</a>        <span class="doccomment">/// This control determines whether the IA32_EFER MSR is loaded on VM entry.
<a href=#228 id=228 data-nosnippet>228</a>        </span><span class="kw">const </span>LOAD_IA32_EFER = <span class="number">1 </span>&lt;&lt; <span class="number">15</span>;
<a href=#229 id=229 data-nosnippet>229</a>        <span class="doccomment">/// This control determines whether the IA32_BNDCFGS MSR is loaded on VM entry.
<a href=#230 id=230 data-nosnippet>230</a>        </span><span class="kw">const </span>LOAD_IA32_BNDCFGS = <span class="number">1 </span>&lt;&lt; <span class="number">16</span>;
<a href=#231 id=231 data-nosnippet>231</a>        <span class="doccomment">/// If this control is 1, Intel Processor Trace does not produce a paging information packet (PIP)
<a href=#232 id=232 data-nosnippet>232</a>        /// on a VM entry or a VMCS packet on a VM entry that returns from SMM (see Chapter 32).
<a href=#233 id=233 data-nosnippet>233</a>        </span><span class="kw">const </span>CONCEAL_VMX_FROM_PT = <span class="number">1 </span>&lt;&lt; <span class="number">17</span>;
<a href=#234 id=234 data-nosnippet>234</a>        <span class="doccomment">/// This control determines whether the IA32_RTIT_CTL MSR is loaded on VM entry.
<a href=#235 id=235 data-nosnippet>235</a>        </span><span class="kw">const </span>LOAD_IA32_RTIT_CTL = <span class="number">1 </span>&lt;&lt; <span class="number">18</span>;
<a href=#236 id=236 data-nosnippet>236</a>        <span class="doccomment">/// This control determines whether CET-related MSRs and SPP are loaded on VM entry
<a href=#237 id=237 data-nosnippet>237</a>        </span><span class="kw">const </span>LOAD_CET_STATE = <span class="number">1 </span>&lt;&lt; <span class="number">20</span>;
<a href=#238 id=238 data-nosnippet>238</a>        <span class="doccomment">/// This control determines whether the IA32_LBR_CTL MSR is loaded on VM entry.
<a href=#239 id=239 data-nosnippet>239</a>        </span><span class="kw">const </span>LOAD_GUEST_IA32_LBR_CTL = <span class="number">1 </span>&lt;&lt; <span class="number">21</span>;
<a href=#240 id=240 data-nosnippet>240</a>        <span class="doccomment">/// This control determines whether the IA32_PKRS MSR is loaded on VM entry.
<a href=#241 id=241 data-nosnippet>241</a>        </span><span class="kw">const </span>LOAD_PKRS = <span class="number">1 </span>&lt;&lt; <span class="number">22</span>;
<a href=#242 id=242 data-nosnippet>242</a>    }
<a href=#243 id=243 data-nosnippet>243</a>}
<a href=#244 id=244 data-nosnippet>244</a>
<a href=#245 id=245 data-nosnippet>245</a><span class="macro">bitflags::bitflags!</span> {
<a href=#246 id=246 data-nosnippet>246</a>    <span class="doccomment">/// Table 24-13. Definitions of Primary VM-Exit Controls.
<a href=#247 id=247 data-nosnippet>247</a>    </span><span class="kw">pub struct </span>VmcsExitCtl: u32 {
<a href=#248 id=248 data-nosnippet>248</a>        <span class="doccomment">/// This control determines whether DR7 and the IA32_DEBUGCTL MSR are saved on
<a href=#249 id=249 data-nosnippet>249</a>        /// VM exit.
<a href=#250 id=250 data-nosnippet>250</a>        ///
<a href=#251 id=251 data-nosnippet>251</a>        /// The first processors to support the virtual-machine extensions supported only the 1-setting of this control.
<a href=#252 id=252 data-nosnippet>252</a>        </span><span class="kw">const </span>SAVE_DEBUG_CTLS = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
<a href=#253 id=253 data-nosnippet>253</a>        <span class="doccomment">/// On processors that support Intel 64 architecture, this control determines whether a logical processor
<a href=#254 id=254 data-nosnippet>254</a>        /// is in 64-bit mode after the next VM exit. Its value is loaded into CS.L, IA32_EFER.LME, and IA32_EFER.LMA on every VM exit.1
<a href=#255 id=255 data-nosnippet>255</a>        /// This control must be 0 on processors that do not support Intel 64 architecture.
<a href=#256 id=256 data-nosnippet>256</a>        </span><span class="kw">const </span>HOST_ADDRESS_SPACE_SIZE = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;
<a href=#257 id=257 data-nosnippet>257</a>        <span class="doccomment">/// This control determines whether the IA32_PERF_GLOBAL_CTRL MSR is loaded on VM exit.
<a href=#258 id=258 data-nosnippet>258</a>        </span><span class="kw">const </span>LOAD_IA32_PERF_GLOBAL_CTRL = <span class="number">1 </span>&lt;&lt; <span class="number">12</span>;
<a href=#259 id=259 data-nosnippet>259</a>        <span class="doccomment">/// This control affects VM exits due to external interrupts:
<a href=#260 id=260 data-nosnippet>260</a>        ///
<a href=#261 id=261 data-nosnippet>261</a>        /// - If such a VM exit occurs and this control is 1, the logical processor acknowledges
<a href=#262 id=262 data-nosnippet>262</a>        /// the interrupt controller, acquiring the interrupt’s vector. The vector is stored in
<a href=#263 id=263 data-nosnippet>263</a>        /// the VM-exit interruption-information field, which is marked valid.
<a href=#264 id=264 data-nosnippet>264</a>        /// - If such a VM exit occurs and this control is 0, the interrupt is not acknowledged and
<a href=#265 id=265 data-nosnippet>265</a>        /// the VM-exit interruption-information field is marked invalid.
<a href=#266 id=266 data-nosnippet>266</a>        </span><span class="kw">const </span>ACK_INTR_ON_EXIT = <span class="number">1 </span>&lt;&lt; <span class="number">15</span>;
<a href=#267 id=267 data-nosnippet>267</a>        <span class="doccomment">/// This control determines whether the IA32_PAT MSR is saved on VM exit.
<a href=#268 id=268 data-nosnippet>268</a>        </span><span class="kw">const </span>SAVE_IA32_PAT = <span class="number">1 </span>&lt;&lt; <span class="number">18</span>;
<a href=#269 id=269 data-nosnippet>269</a>        <span class="doccomment">/// This control determines whether the IA32_PAT MSR is loaded on VM exit.
<a href=#270 id=270 data-nosnippet>270</a>        </span><span class="kw">const </span>LOAD_IA32_PAT = <span class="number">1 </span>&lt;&lt; <span class="number">19</span>;
<a href=#271 id=271 data-nosnippet>271</a>        <span class="doccomment">/// This control determines whether the IA32_EFER MSR is saved on VM exit.
<a href=#272 id=272 data-nosnippet>272</a>        </span><span class="kw">const </span>SAVE_IA32_EFER = <span class="number">1 </span>&lt;&lt; <span class="number">20</span>;
<a href=#273 id=273 data-nosnippet>273</a>        <span class="doccomment">/// This control determines whether the IA32_EFER MSR is loaded on VM exit.
<a href=#274 id=274 data-nosnippet>274</a>        </span><span class="kw">const </span>LOAD_IA32_EFER = <span class="number">1 </span>&lt;&lt; <span class="number">20</span>;
<a href=#275 id=275 data-nosnippet>275</a>        <span class="doccomment">/// This control determines whether the value of the VMX-preemption timer is saved on VM exit.
<a href=#276 id=276 data-nosnippet>276</a>        </span><span class="kw">const </span>SAVE_VMX_PREEMPTION_TIMER_VALUE = <span class="number">1 </span>&lt;&lt; <span class="number">22</span>;
<a href=#277 id=277 data-nosnippet>277</a>        <span class="doccomment">/// This control determines whether the IA32_BNDCFGS MSR is cleared on VM exit.
<a href=#278 id=278 data-nosnippet>278</a>        </span><span class="kw">const </span>CLEAR_IA32_BNDCFGS = <span class="number">1 </span>&lt;&lt; <span class="number">23</span>;
<a href=#279 id=279 data-nosnippet>279</a>        <span class="doccomment">/// If this control is 1, Intel Processor Trace does not produce a paging information packet (PIP)
<a href=#280 id=280 data-nosnippet>280</a>        /// on a VM exit or a VMCS packet on an SMM VM exit (see Chapter 32).
<a href=#281 id=281 data-nosnippet>281</a>        </span><span class="kw">const </span>CONCEAL_VMX_FROM_PT = <span class="number">1 </span>&lt;&lt; <span class="number">24</span>;
<a href=#282 id=282 data-nosnippet>282</a>        <span class="doccomment">/// This control determines whether the IA32_RTIT_CTL MSR is cleared on VM exit.
<a href=#283 id=283 data-nosnippet>283</a>        </span><span class="kw">const </span>CLEAR_IA32_RTIT_CTL = <span class="number">1 </span>&lt;&lt; <span class="number">25</span>;
<a href=#284 id=284 data-nosnippet>284</a>        <span class="doccomment">/// This control determines whether the IA32_LBR_CTL MSR is cleared on VM exit.
<a href=#285 id=285 data-nosnippet>285</a>        </span><span class="kw">const </span>CLEAR_LBR_CTL = <span class="number">1 </span>&lt;&lt; <span class="number">26</span>;
<a href=#286 id=286 data-nosnippet>286</a>        <span class="doccomment">/// This control determines whether CET-related MSRs and SPP are loaded on VM exit.
<a href=#287 id=287 data-nosnippet>287</a>        </span><span class="kw">const </span>LOAD_CET_STATE = <span class="number">1 </span>&lt;&lt; <span class="number">28</span>;
<a href=#288 id=288 data-nosnippet>288</a>        <span class="doccomment">/// This control determines whether the IA32_PKRS MSR is loaded on VM exit.
<a href=#289 id=289 data-nosnippet>289</a>        </span><span class="kw">const </span>LOAD_PKRS = <span class="number">1 </span>&lt;&lt; <span class="number">29</span>;
<a href=#290 id=290 data-nosnippet>290</a>        <span class="doccomment">/// This control determines whether the IA32_PERF_GLOBAL_CTL MSR is saved on VM exit.
<a href=#291 id=291 data-nosnippet>291</a>        </span><span class="kw">const </span>SAVE_IA32_PERF_GLOBAL_CTL = <span class="number">1 </span>&lt;&lt; <span class="number">30</span>;
<a href=#292 id=292 data-nosnippet>292</a>        <span class="doccomment">/// This control determines whether the secondary VM-exit controls are used.
<a href=#293 id=293 data-nosnippet>293</a>        /// If this control is 0, the logical processor operates as if all the secondary VM-exit controls were also 0.
<a href=#294 id=294 data-nosnippet>294</a>        </span><span class="kw">const </span>ACTIVATE_SECONDARY_CTL = <span class="number">1 </span>&lt;&lt; <span class="number">31</span>;
<a href=#295 id=295 data-nosnippet>295</a>    }
<a href=#296 id=296 data-nosnippet>296</a>}</code></pre></div></section></main></body></html>