 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : AntiLog2
Version: L-2016.03-SP5-5
Date   : Thu Jun 28 20:56:05 2018
****************************************


Library(s) Used:

    C28SOI_SC_12_CORE_LL (File: /usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_125C.db)


Operating Conditions: ss28_0.80V_0.00V_0.00V_0.00V_125C   Library: C28SOI_SC_12_CORE_LL
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
AntiLog2               wl_zero           C28SOI_SC_12_CORE_LL


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1mW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
AntiLog2                               1.55e-02 2.56e-02 3.61e-02 7.72e-02 100.0
1
