
STM32F446_TP_Reseaux.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000acf4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007f0  0800aec8  0800aec8  0000bec8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b6b8  0800b6b8  0000d540  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b6b8  0800b6b8  0000c6b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b6c0  0800b6c0  0000d540  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b6c0  0800b6c0  0000c6c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b6c4  0800b6c4  0000c6c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000540  20000000  0800b6c8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004294  20000540  0800bc08  0000d540  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200047d4  0800bc08  0000d7d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d540  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a1a0  00000000  00000000  0000d570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003efc  00000000  00000000  00027710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016b0  00000000  00000000  0002b610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011a7  00000000  00000000  0002ccc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026132  00000000  00000000  0002de67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c9a7  00000000  00000000  00053f99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de999  00000000  00000000  00070940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014f2d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007424  00000000  00000000  0014f31c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000093  00000000  00000000  00156740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000540 	.word	0x20000540
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800aeac 	.word	0x0800aeac

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000544 	.word	0x20000544
 800020c:	0800aeac 	.word	0x0800aeac

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001060:	b480      	push	{r7}
 8001062:	b085      	sub	sp, #20
 8001064:	af00      	add	r7, sp, #0
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	4a07      	ldr	r2, [pc, #28]	@ (800108c <vApplicationGetIdleTaskMemory+0x2c>)
 8001070:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	4a06      	ldr	r2, [pc, #24]	@ (8001090 <vApplicationGetIdleTaskMemory+0x30>)
 8001076:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2280      	movs	r2, #128	@ 0x80
 800107c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800107e:	bf00      	nop
 8001080:	3714      	adds	r7, #20
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	20000560 	.word	0x20000560
 8001090:	20000600 	.word	0x20000600

08001094 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001094:	b5b0      	push	{r4, r5, r7, lr}
 8001096:	b088      	sub	sp, #32
 8001098:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800109a:	4b0a      	ldr	r3, [pc, #40]	@ (80010c4 <MX_FREERTOS_Init+0x30>)
 800109c:	1d3c      	adds	r4, r7, #4
 800109e:	461d      	mov	r5, r3
 80010a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010a4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80010ac:	1d3b      	adds	r3, r7, #4
 80010ae:	2100      	movs	r1, #0
 80010b0:	4618      	mov	r0, r3
 80010b2:	f003 fe46 	bl	8004d42 <osThreadCreate>
 80010b6:	4603      	mov	r3, r0
 80010b8:	4a03      	ldr	r2, [pc, #12]	@ (80010c8 <MX_FREERTOS_Init+0x34>)
 80010ba:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80010bc:	bf00      	nop
 80010be:	3720      	adds	r7, #32
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bdb0      	pop	{r4, r5, r7, pc}
 80010c4:	0800aed4 	.word	0x0800aed4
 80010c8:	2000055c 	.word	0x2000055c

080010cc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80010d4:	2001      	movs	r0, #1
 80010d6:	f003 fe80 	bl	8004dda <osDelay>
 80010da:	e7fb      	b.n	80010d4 <StartDefaultTask+0x8>

080010dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08a      	sub	sp, #40	@ 0x28
 80010e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e2:	f107 0314 	add.w	r3, r7, #20
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]
 80010f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	613b      	str	r3, [r7, #16]
 80010f6:	4b2d      	ldr	r3, [pc, #180]	@ (80011ac <MX_GPIO_Init+0xd0>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fa:	4a2c      	ldr	r2, [pc, #176]	@ (80011ac <MX_GPIO_Init+0xd0>)
 80010fc:	f043 0304 	orr.w	r3, r3, #4
 8001100:	6313      	str	r3, [r2, #48]	@ 0x30
 8001102:	4b2a      	ldr	r3, [pc, #168]	@ (80011ac <MX_GPIO_Init+0xd0>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001106:	f003 0304 	and.w	r3, r3, #4
 800110a:	613b      	str	r3, [r7, #16]
 800110c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800110e:	2300      	movs	r3, #0
 8001110:	60fb      	str	r3, [r7, #12]
 8001112:	4b26      	ldr	r3, [pc, #152]	@ (80011ac <MX_GPIO_Init+0xd0>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001116:	4a25      	ldr	r2, [pc, #148]	@ (80011ac <MX_GPIO_Init+0xd0>)
 8001118:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800111c:	6313      	str	r3, [r2, #48]	@ 0x30
 800111e:	4b23      	ldr	r3, [pc, #140]	@ (80011ac <MX_GPIO_Init+0xd0>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001122:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	60bb      	str	r3, [r7, #8]
 800112e:	4b1f      	ldr	r3, [pc, #124]	@ (80011ac <MX_GPIO_Init+0xd0>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001132:	4a1e      	ldr	r2, [pc, #120]	@ (80011ac <MX_GPIO_Init+0xd0>)
 8001134:	f043 0301 	orr.w	r3, r3, #1
 8001138:	6313      	str	r3, [r2, #48]	@ 0x30
 800113a:	4b1c      	ldr	r3, [pc, #112]	@ (80011ac <MX_GPIO_Init+0xd0>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	60bb      	str	r3, [r7, #8]
 8001144:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	4b18      	ldr	r3, [pc, #96]	@ (80011ac <MX_GPIO_Init+0xd0>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114e:	4a17      	ldr	r2, [pc, #92]	@ (80011ac <MX_GPIO_Init+0xd0>)
 8001150:	f043 0302 	orr.w	r3, r3, #2
 8001154:	6313      	str	r3, [r2, #48]	@ 0x30
 8001156:	4b15      	ldr	r3, [pc, #84]	@ (80011ac <MX_GPIO_Init+0xd0>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115a:	f003 0302 	and.w	r3, r3, #2
 800115e:	607b      	str	r3, [r7, #4]
 8001160:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001162:	2200      	movs	r2, #0
 8001164:	2120      	movs	r1, #32
 8001166:	4812      	ldr	r0, [pc, #72]	@ (80011b0 <MX_GPIO_Init+0xd4>)
 8001168:	f001 f860 	bl	800222c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800116c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001172:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001176:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800117c:	f107 0314 	add.w	r3, r7, #20
 8001180:	4619      	mov	r1, r3
 8001182:	480c      	ldr	r0, [pc, #48]	@ (80011b4 <MX_GPIO_Init+0xd8>)
 8001184:	f000 febe 	bl	8001f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001188:	2320      	movs	r3, #32
 800118a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800118c:	2301      	movs	r3, #1
 800118e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001190:	2300      	movs	r3, #0
 8001192:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001194:	2300      	movs	r3, #0
 8001196:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001198:	f107 0314 	add.w	r3, r7, #20
 800119c:	4619      	mov	r1, r3
 800119e:	4804      	ldr	r0, [pc, #16]	@ (80011b0 <MX_GPIO_Init+0xd4>)
 80011a0:	f000 feb0 	bl	8001f04 <HAL_GPIO_Init>

}
 80011a4:	bf00      	nop
 80011a6:	3728      	adds	r7, #40	@ 0x28
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	40023800 	.word	0x40023800
 80011b0:	40020000 	.word	0x40020000
 80011b4:	40020800 	.word	0x40020800

080011b8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011bc:	4b12      	ldr	r3, [pc, #72]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011be:	4a13      	ldr	r2, [pc, #76]	@ (800120c <MX_I2C1_Init+0x54>)
 80011c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011c2:	4b11      	ldr	r3, [pc, #68]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011c4:	4a12      	ldr	r2, [pc, #72]	@ (8001210 <MX_I2C1_Init+0x58>)
 80011c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011de:	2200      	movs	r2, #0
 80011e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011e2:	4b09      	ldr	r3, [pc, #36]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011e8:	4b07      	ldr	r3, [pc, #28]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011ee:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011f4:	4804      	ldr	r0, [pc, #16]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011f6:	f001 f833 	bl	8002260 <HAL_I2C_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001200:	f000 fab6 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001204:	bf00      	nop
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20000800 	.word	0x20000800
 800120c:	40005400 	.word	0x40005400
 8001210:	000186a0 	.word	0x000186a0

08001214 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b08a      	sub	sp, #40	@ 0x28
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
 800122a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a19      	ldr	r2, [pc, #100]	@ (8001298 <HAL_I2C_MspInit+0x84>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d12c      	bne.n	8001290 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	4b18      	ldr	r3, [pc, #96]	@ (800129c <HAL_I2C_MspInit+0x88>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123e:	4a17      	ldr	r2, [pc, #92]	@ (800129c <HAL_I2C_MspInit+0x88>)
 8001240:	f043 0302 	orr.w	r3, r3, #2
 8001244:	6313      	str	r3, [r2, #48]	@ 0x30
 8001246:	4b15      	ldr	r3, [pc, #84]	@ (800129c <HAL_I2C_MspInit+0x88>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	613b      	str	r3, [r7, #16]
 8001250:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001252:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001256:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001258:	2312      	movs	r3, #18
 800125a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125c:	2300      	movs	r3, #0
 800125e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001260:	2303      	movs	r3, #3
 8001262:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001264:	2304      	movs	r3, #4
 8001266:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	4619      	mov	r1, r3
 800126e:	480c      	ldr	r0, [pc, #48]	@ (80012a0 <HAL_I2C_MspInit+0x8c>)
 8001270:	f000 fe48 	bl	8001f04 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001274:	2300      	movs	r3, #0
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	4b08      	ldr	r3, [pc, #32]	@ (800129c <HAL_I2C_MspInit+0x88>)
 800127a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127c:	4a07      	ldr	r2, [pc, #28]	@ (800129c <HAL_I2C_MspInit+0x88>)
 800127e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001282:	6413      	str	r3, [r2, #64]	@ 0x40
 8001284:	4b05      	ldr	r3, [pc, #20]	@ (800129c <HAL_I2C_MspInit+0x88>)
 8001286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001288:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001290:	bf00      	nop
 8001292:	3728      	adds	r7, #40	@ 0x28
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40005400 	.word	0x40005400
 800129c:	40023800 	.word	0x40023800
 80012a0:	40020400 	.word	0x40020400

080012a4 <__io_putchar>:
//	return p;
//}


int __io_putchar(int ch)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80012ac:	1d39      	adds	r1, r7, #4
 80012ae:	f04f 33ff 	mov.w	r3, #4294967295
 80012b2:	2201      	movs	r2, #1
 80012b4:	4807      	ldr	r0, [pc, #28]	@ (80012d4 <__io_putchar+0x30>)
 80012b6:	f003 f8d3 	bl	8004460 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80012ba:	1d39      	adds	r1, r7, #4
 80012bc:	f04f 33ff 	mov.w	r3, #4294967295
 80012c0:	2201      	movs	r2, #1
 80012c2:	4805      	ldr	r0, [pc, #20]	@ (80012d8 <__io_putchar+0x34>)
 80012c4:	f003 f8cc 	bl	8004460 <HAL_UART_Transmit>
	return ch;
 80012c8:	687b      	ldr	r3, [r7, #4]
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	200008e8 	.word	0x200008e8
 80012d8:	200008a0 	.word	0x200008a0

080012dc <addition>:


int addition(int argc, char ** argv,h_shell_t *h_shell){
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
	int sum=0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	617b      	str	r3, [r7, #20]
	for(int i=1;i<argc;i++){
 80012ec:	2301      	movs	r3, #1
 80012ee:	613b      	str	r3, [r7, #16]
 80012f0:	e00e      	b.n	8001310 <addition+0x34>
		sum+=atoi(argv[i]);
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	68ba      	ldr	r2, [r7, #8]
 80012f8:	4413      	add	r3, r2
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f005 fb86 	bl	8006a0e <atoi>
 8001302:	4602      	mov	r2, r0
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	4413      	add	r3, r2
 8001308:	617b      	str	r3, [r7, #20]
	for(int i=1;i<argc;i++){
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	3301      	adds	r3, #1
 800130e:	613b      	str	r3, [r7, #16]
 8001310:	693a      	ldr	r2, [r7, #16]
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	429a      	cmp	r2, r3
 8001316:	dbec      	blt.n	80012f2 <addition+0x16>
	}
	printf("\r\nsum=%d\r\n",sum);
 8001318:	6979      	ldr	r1, [r7, #20]
 800131a:	4804      	ldr	r0, [pc, #16]	@ (800132c <addition+0x50>)
 800131c:	f006 ffe4 	bl	80082e8 <iprintf>
	return sum;
 8001320:	697b      	ldr	r3, [r7, #20]
}
 8001322:	4618      	mov	r0, r3
 8001324:	3718      	adds	r7, #24
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	0800aef0 	.word	0x0800aef0

08001330 <drv_uart_receive>:
uint8_t drv_uart_receive(char * pData, uint16_t size){
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	460b      	mov	r3, r1
 800133a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart1,(uint8_t*)pData,size,HAL_MAX_DELAY);
 800133c:	887a      	ldrh	r2, [r7, #2]
 800133e:	f04f 33ff 	mov.w	r3, #4294967295
 8001342:	6879      	ldr	r1, [r7, #4]
 8001344:	4803      	ldr	r0, [pc, #12]	@ (8001354 <drv_uart_receive+0x24>)
 8001346:	f003 f916 	bl	8004576 <HAL_UART_Receive>
	return 0;
 800134a:	2300      	movs	r3, #0
}
 800134c:	4618      	mov	r0, r3
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	200008a0 	.word	0x200008a0

08001358 <drv_uart_transmit>:
uint8_t drv_uart_transmit(char * pData, uint16_t size){
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	460b      	mov	r3, r1
 8001362:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart1,(uint8_t*)pData,size,HAL_MAX_DELAY);
 8001364:	887a      	ldrh	r2, [r7, #2]
 8001366:	f04f 33ff 	mov.w	r3, #4294967295
 800136a:	6879      	ldr	r1, [r7, #4]
 800136c:	4803      	ldr	r0, [pc, #12]	@ (800137c <drv_uart_transmit+0x24>)
 800136e:	f003 f877 	bl	8004460 <HAL_UART_Transmit>
	return 0;
 8001372:	2300      	movs	r3, #0
}
 8001374:	4618      	mov	r0, r3
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	200008a0 	.word	0x200008a0

08001380 <GET_T>:
				.drv_shell_transmit= drv_uart_transmit
		}

};

int GET_T(int argc, char ** argv,h_shell_t *h_shell){
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
	BMP280_S32_t temperature;
	temperature =BMP280_get_temperature();
 800138c:	f005 f91a 	bl	80065c4 <BMP280_get_temperature>
 8001390:	6178      	str	r0, [r7, #20]
	printf("Temprature compense sur 10 caractres %ld \r\n",temperature);
 8001392:	6979      	ldr	r1, [r7, #20]
 8001394:	4803      	ldr	r0, [pc, #12]	@ (80013a4 <GET_T+0x24>)
 8001396:	f006 ffa7 	bl	80082e8 <iprintf>
	return 0;
 800139a:	2300      	movs	r3, #0

}
 800139c:	4618      	mov	r0, r3
 800139e:	3718      	adds	r7, #24
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	0800aefc 	.word	0x0800aefc

080013a8 <GET_P>:


int GET_P(int argc, char ** argv,h_shell_t *h_shell){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	60b9      	str	r1, [r7, #8]
 80013b2:	607a      	str	r2, [r7, #4]
	BMP280_S32_t pression;
	pression =BMP280_get_pressure();
 80013b4:	f005 f938 	bl	8006628 <BMP280_get_pressure>
 80013b8:	6178      	str	r0, [r7, #20]
	printf("Pression compense sur 10 caractres %ld \r\n",pression);
 80013ba:	6979      	ldr	r1, [r7, #20]
 80013bc:	4803      	ldr	r0, [pc, #12]	@ (80013cc <GET_P+0x24>)
 80013be:	f006 ff93 	bl	80082e8 <iprintf>
	return 0;
 80013c2:	2300      	movs	r3, #0
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3718      	adds	r7, #24
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	0800af30 	.word	0x0800af30

080013d0 <SET_K>:

int SET_K(int argc, char ** argv, h_shell_t *h_shell){
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60f8      	str	r0, [r7, #12]
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	607a      	str	r2, [r7, #4]
    if(argc < 2){
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	2b01      	cmp	r3, #1
 80013e0:	dc04      	bgt.n	80013ec <SET_K+0x1c>
        printf("Usage : SET_K <valeur>\r\n");
 80013e2:	4811      	ldr	r0, [pc, #68]	@ (8001428 <SET_K+0x58>)
 80013e4:	f006 ffe8 	bl	80083b8 <puts>
        return 1;
 80013e8:	2301      	movs	r3, #1
 80013ea:	e019      	b.n	8001420 <SET_K+0x50>
    }

    K = atof(argv[1]);  // conversion ASCII  float
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	3304      	adds	r3, #4
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f005 fb08 	bl	8006a08 <atof>
 80013f8:	ec53 2b10 	vmov	r2, r3, d0
 80013fc:	4610      	mov	r0, r2
 80013fe:	4619      	mov	r1, r3
 8001400:	f7ff fc12 	bl	8000c28 <__aeabi_d2f>
 8001404:	4603      	mov	r3, r0
 8001406:	4a09      	ldr	r2, [pc, #36]	@ (800142c <SET_K+0x5c>)
 8001408:	6013      	str	r3, [r2, #0]
    printf("Coefficient K mis  jour : %.3f\r\n", K);
 800140a:	4b08      	ldr	r3, [pc, #32]	@ (800142c <SET_K+0x5c>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff f8ba 	bl	8000588 <__aeabi_f2d>
 8001414:	4602      	mov	r2, r0
 8001416:	460b      	mov	r3, r1
 8001418:	4805      	ldr	r0, [pc, #20]	@ (8001430 <SET_K+0x60>)
 800141a:	f006 ff65 	bl	80082e8 <iprintf>
    return 0;
 800141e:	2300      	movs	r3, #0
}
 8001420:	4618      	mov	r0, r3
 8001422:	3710      	adds	r7, #16
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	0800af60 	.word	0x0800af60
 800142c:	20000000 	.word	0x20000000
 8001430:	0800af78 	.word	0x0800af78

08001434 <GET_K>:
int GET_K(int argc, char ** argv, h_shell_t *h_shell){
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	60b9      	str	r1, [r7, #8]
 800143e:	607a      	str	r2, [r7, #4]
    printf("Coefficient K : %.3f\r\n", K);
 8001440:	4b07      	ldr	r3, [pc, #28]	@ (8001460 <GET_K+0x2c>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff f89f 	bl	8000588 <__aeabi_f2d>
 800144a:	4602      	mov	r2, r0
 800144c:	460b      	mov	r3, r1
 800144e:	4805      	ldr	r0, [pc, #20]	@ (8001464 <GET_K+0x30>)
 8001450:	f006 ff4a 	bl	80082e8 <iprintf>
    return 0;
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	3710      	adds	r7, #16
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000000 	.word	0x20000000
 8001464:	0800af9c 	.word	0x0800af9c

08001468 <GET_A>:

int GET_A(int argc, char ** argv, h_shell_t *h_shell){
 8001468:	b480      	push	{r7}
 800146a:	b085      	sub	sp, #20
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	607a      	str	r2, [r7, #4]
	return 0;
 8001474:	2300      	movs	r3, #0
}
 8001476:	4618      	mov	r0, r3
 8001478:	3714      	adds	r7, #20
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
	...

08001484 <taskShell>:


void taskShell(void *unused){
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]

	printf("\r\n ===== SHELL LE VRAI =====");
 800148c:	4818      	ldr	r0, [pc, #96]	@ (80014f0 <taskShell+0x6c>)
 800148e:	f006 ff2b 	bl	80082e8 <iprintf>
	shell_init(&h_shell);
 8001492:	4818      	ldr	r0, [pc, #96]	@ (80014f4 <taskShell+0x70>)
 8001494:	f005 f95a 	bl	800674c <shell_init>
    shell_add('a', addition, "Ma super addition", &h_shell);
 8001498:	4b16      	ldr	r3, [pc, #88]	@ (80014f4 <taskShell+0x70>)
 800149a:	4a17      	ldr	r2, [pc, #92]	@ (80014f8 <taskShell+0x74>)
 800149c:	4917      	ldr	r1, [pc, #92]	@ (80014fc <taskShell+0x78>)
 800149e:	2061      	movs	r0, #97	@ 0x61
 80014a0:	f005 f988 	bl	80067b4 <shell_add>
    shell_add('t', GET_T, "Temprature compense", &h_shell);
 80014a4:	4b13      	ldr	r3, [pc, #76]	@ (80014f4 <taskShell+0x70>)
 80014a6:	4a16      	ldr	r2, [pc, #88]	@ (8001500 <taskShell+0x7c>)
 80014a8:	4916      	ldr	r1, [pc, #88]	@ (8001504 <taskShell+0x80>)
 80014aa:	2074      	movs	r0, #116	@ 0x74
 80014ac:	f005 f982 	bl	80067b4 <shell_add>
    shell_add('p', GET_P, "Pression compense", &h_shell);
 80014b0:	4b10      	ldr	r3, [pc, #64]	@ (80014f4 <taskShell+0x70>)
 80014b2:	4a15      	ldr	r2, [pc, #84]	@ (8001508 <taskShell+0x84>)
 80014b4:	4915      	ldr	r1, [pc, #84]	@ (800150c <taskShell+0x88>)
 80014b6:	2070      	movs	r0, #112	@ 0x70
 80014b8:	f005 f97c 	bl	80067b4 <shell_add>
    shell_add('k', SET_K, "Fixe le coefficient K", &h_shell);
 80014bc:	4b0d      	ldr	r3, [pc, #52]	@ (80014f4 <taskShell+0x70>)
 80014be:	4a14      	ldr	r2, [pc, #80]	@ (8001510 <taskShell+0x8c>)
 80014c0:	4914      	ldr	r1, [pc, #80]	@ (8001514 <taskShell+0x90>)
 80014c2:	206b      	movs	r0, #107	@ 0x6b
 80014c4:	f005 f976 	bl	80067b4 <shell_add>
    shell_add('K', GET_K, "Affiche K", &h_shell);
 80014c8:	4b0a      	ldr	r3, [pc, #40]	@ (80014f4 <taskShell+0x70>)
 80014ca:	4a13      	ldr	r2, [pc, #76]	@ (8001518 <taskShell+0x94>)
 80014cc:	4913      	ldr	r1, [pc, #76]	@ (800151c <taskShell+0x98>)
 80014ce:	204b      	movs	r0, #75	@ 0x4b
 80014d0:	f005 f970 	bl	80067b4 <shell_add>
    shell_add('A', GET_A, "Affiche l'angle", &h_shell);
 80014d4:	4b07      	ldr	r3, [pc, #28]	@ (80014f4 <taskShell+0x70>)
 80014d6:	4a12      	ldr	r2, [pc, #72]	@ (8001520 <taskShell+0x9c>)
 80014d8:	4912      	ldr	r1, [pc, #72]	@ (8001524 <taskShell+0xa0>)
 80014da:	2041      	movs	r0, #65	@ 0x41
 80014dc:	f005 f96a 	bl	80067b4 <shell_add>
	shell_run(&h_shell);//shell_run contient une boucle infinie donc on ne retournera jamais de cette fonction
 80014e0:	4804      	ldr	r0, [pc, #16]	@ (80014f4 <taskShell+0x70>)
 80014e2:	f005 fa0f 	bl	8006904 <shell_run>
}
 80014e6:	bf00      	nop
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	0800afb4 	.word	0x0800afb4
 80014f4:	20000004 	.word	0x20000004
 80014f8:	0800afd4 	.word	0x0800afd4
 80014fc:	080012dd 	.word	0x080012dd
 8001500:	0800afe8 	.word	0x0800afe8
 8001504:	08001381 	.word	0x08001381
 8001508:	0800b000 	.word	0x0800b000
 800150c:	080013a9 	.word	0x080013a9
 8001510:	0800b014 	.word	0x0800b014
 8001514:	080013d1 	.word	0x080013d1
 8001518:	0800b02c 	.word	0x0800b02c
 800151c:	08001435 	.word	0x08001435
 8001520:	0800b038 	.word	0x0800b038
 8001524:	08001469 	.word	0x08001469

08001528 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b08c      	sub	sp, #48	@ 0x30
 800152c:	af02      	add	r7, sp, #8

	/* USER CODE BEGIN 1 */
	uint8_t RX_buffer[32];
	uint8_t TX_buffer = BMP280_ID_REG;   // 0xD0
 800152e:	23d0      	movs	r3, #208	@ 0xd0
 8001530:	71fb      	strb	r3, [r7, #7]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001532:	f000 fbc3 	bl	8001cbc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001536:	f000 f89b 	bl	8001670 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800153a:	f7ff fdcf 	bl	80010dc <MX_GPIO_Init>
	MX_I2C1_Init();
 800153e:	f7ff fe3b 	bl	80011b8 <MX_I2C1_Init>
	MX_USART2_UART_Init();
 8001542:	f000 faeb 	bl	8001b1c <MX_USART2_UART_Init>
	MX_USART1_UART_Init();
 8001546:	f000 fabf 	bl	8001ac8 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	printf("=============Hello World========= \r\n");
 800154a:	4840      	ldr	r0, [pc, #256]	@ (800164c <main+0x124>)
 800154c:	f006 ff34 	bl	80083b8 <puts>
	BMP280_init();
 8001550:	f004 ff90 	bl	8006474 <BMP280_init>
	TX_buffer=0x57;
 8001554:	2357      	movs	r3, #87	@ 0x57
 8001556:	71fb      	strb	r3, [r7, #7]

	// envoyer l'adresse du registre ID
	if (HAL_I2C_Master_Transmit(&hi2c1, BMP280_DEVADRESS, &TX_buffer, 1, HAL_MAX_DELAY) != HAL_OK)
 8001558:	1dfa      	adds	r2, r7, #7
 800155a:	f04f 33ff 	mov.w	r3, #4294967295
 800155e:	9300      	str	r3, [sp, #0]
 8001560:	2301      	movs	r3, #1
 8001562:	21ee      	movs	r1, #238	@ 0xee
 8001564:	483a      	ldr	r0, [pc, #232]	@ (8001650 <main+0x128>)
 8001566:	f000 ffbf 	bl	80024e8 <HAL_I2C_Master_Transmit>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d002      	beq.n	8001576 <main+0x4e>
		printf("Erreur transmit\r\n");
 8001570:	4838      	ldr	r0, [pc, #224]	@ (8001654 <main+0x12c>)
 8001572:	f006 ff21 	bl	80083b8 <puts>

	TX_buffer=BMP280_ID_REG;
 8001576:	23d0      	movs	r3, #208	@ 0xd0
 8001578:	71fb      	strb	r3, [r7, #7]
	if (HAL_I2C_Master_Transmit(&hi2c1, BMP280_DEVADRESS, &TX_buffer, 1, HAL_MAX_DELAY) != HAL_OK)
 800157a:	1dfa      	adds	r2, r7, #7
 800157c:	f04f 33ff 	mov.w	r3, #4294967295
 8001580:	9300      	str	r3, [sp, #0]
 8001582:	2301      	movs	r3, #1
 8001584:	21ee      	movs	r1, #238	@ 0xee
 8001586:	4832      	ldr	r0, [pc, #200]	@ (8001650 <main+0x128>)
 8001588:	f000 ffae 	bl	80024e8 <HAL_I2C_Master_Transmit>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d002      	beq.n	8001598 <main+0x70>
		printf("Erreur transmit\r\n");
 8001592:	4830      	ldr	r0, [pc, #192]	@ (8001654 <main+0x12c>)
 8001594:	f006 ff10 	bl	80083b8 <puts>
	// recevoir le registre
	if (HAL_I2C_Master_Receive(&hi2c1, BMP280_DEVADRESS, RX_buffer, 1, HAL_MAX_DELAY) != HAL_OK)
 8001598:	f107 0208 	add.w	r2, r7, #8
 800159c:	f04f 33ff 	mov.w	r3, #4294967295
 80015a0:	9300      	str	r3, [sp, #0]
 80015a2:	2301      	movs	r3, #1
 80015a4:	21ee      	movs	r1, #238	@ 0xee
 80015a6:	482a      	ldr	r0, [pc, #168]	@ (8001650 <main+0x128>)
 80015a8:	f001 f89c 	bl	80026e4 <HAL_I2C_Master_Receive>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d002      	beq.n	80015b8 <main+0x90>
		printf("Erreur receive\r\n");
 80015b2:	4829      	ldr	r0, [pc, #164]	@ (8001658 <main+0x130>)
 80015b4:	f006 ff00 	bl	80083b8 <puts>
	printf("Le registre ID est 0x%02X\r\n", RX_buffer[0]);
 80015b8:	7a3b      	ldrb	r3, [r7, #8]
 80015ba:	4619      	mov	r1, r3
 80015bc:	4827      	ldr	r0, [pc, #156]	@ (800165c <main+0x134>)
 80015be:	f006 fe93 	bl	80082e8 <iprintf>
	TX_buffer=BMP280_CALIB00;
 80015c2:	2388      	movs	r3, #136	@ 0x88
 80015c4:	71fb      	strb	r3, [r7, #7]
	if (HAL_I2C_Master_Transmit(&hi2c1, BMP280_DEVADRESS, &TX_buffer,1, HAL_MAX_DELAY) != HAL_OK)
 80015c6:	1dfa      	adds	r2, r7, #7
 80015c8:	f04f 33ff 	mov.w	r3, #4294967295
 80015cc:	9300      	str	r3, [sp, #0]
 80015ce:	2301      	movs	r3, #1
 80015d0:	21ee      	movs	r1, #238	@ 0xee
 80015d2:	481f      	ldr	r0, [pc, #124]	@ (8001650 <main+0x128>)
 80015d4:	f000 ff88 	bl	80024e8 <HAL_I2C_Master_Transmit>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d002      	beq.n	80015e4 <main+0xbc>
		printf("Erreur transmit\r\n");
 80015de:	481d      	ldr	r0, [pc, #116]	@ (8001654 <main+0x12c>)
 80015e0:	f006 feea 	bl	80083b8 <puts>
	// recevoir le registre
	if (HAL_I2C_Master_Receive(&hi2c1, BMP280_DEVADRESS, RX_buffer, 26, HAL_MAX_DELAY) != HAL_OK){
 80015e4:	f107 0208 	add.w	r2, r7, #8
 80015e8:	f04f 33ff 	mov.w	r3, #4294967295
 80015ec:	9300      	str	r3, [sp, #0]
 80015ee:	231a      	movs	r3, #26
 80015f0:	21ee      	movs	r1, #238	@ 0xee
 80015f2:	4817      	ldr	r0, [pc, #92]	@ (8001650 <main+0x128>)
 80015f4:	f001 f876 	bl	80026e4 <HAL_I2C_Master_Receive>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d002      	beq.n	8001604 <main+0xdc>
		printf("Erreur receive\r\n");
 80015fe:	4816      	ldr	r0, [pc, #88]	@ (8001658 <main+0x130>)
 8001600:	f006 feda 	bl	80083b8 <puts>
	}
	printf("Les registres calib 4 et calib 25 sont 0x%02X et 0x%02X\r\n", RX_buffer[4], RX_buffer[25] );
 8001604:	7b3b      	ldrb	r3, [r7, #12]
 8001606:	4619      	mov	r1, r3
 8001608:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800160c:	461a      	mov	r2, r3
 800160e:	4814      	ldr	r0, [pc, #80]	@ (8001660 <main+0x138>)
 8001610:	f006 fe6a 	bl	80082e8 <iprintf>

	if (xTaskCreate(
 8001614:	2300      	movs	r3, #0
 8001616:	9301      	str	r3, [sp, #4]
 8001618:	2301      	movs	r3, #1
 800161a:	9300      	str	r3, [sp, #0]
 800161c:	2300      	movs	r3, #0
 800161e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001622:	4910      	ldr	r1, [pc, #64]	@ (8001664 <main+0x13c>)
 8001624:	4810      	ldr	r0, [pc, #64]	@ (8001668 <main+0x140>)
 8001626:	f003 fdc5 	bl	80051b4 <xTaskCreate>
 800162a:	4603      	mov	r3, r0
 800162c:	2b01      	cmp	r3, #1
 800162e:	d004      	beq.n	800163a <main+0x112>
			512,                  // stack (en mots, pas en octets)
			NULL,                 // paramtre
			1, // priorit
			NULL                  // handle (optionnel)
	)!=pdPASS){
		printf("Error creating task shell\r\n");
 8001630:	480e      	ldr	r0, [pc, #56]	@ (800166c <main+0x144>)
 8001632:	f006 fec1 	bl	80083b8 <puts>
		Error_Handler();
 8001636:	f000 f89b 	bl	8001770 <Error_Handler>
	}
	vTaskStartScheduler();
 800163a:	f003 ff41 	bl	80054c0 <vTaskStartScheduler>
	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 800163e:	f7ff fd29 	bl	8001094 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8001642:	f003 fb77 	bl	8004d34 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8001646:	bf00      	nop
 8001648:	e7fd      	b.n	8001646 <main+0x11e>
 800164a:	bf00      	nop
 800164c:	0800b048 	.word	0x0800b048
 8001650:	20000800 	.word	0x20000800
 8001654:	0800b06c 	.word	0x0800b06c
 8001658:	0800b080 	.word	0x0800b080
 800165c:	0800b090 	.word	0x0800b090
 8001660:	0800b0ac 	.word	0x0800b0ac
 8001664:	0800b0e8 	.word	0x0800b0e8
 8001668:	08001485 	.word	0x08001485
 800166c:	0800b0f0 	.word	0x0800b0f0

08001670 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b094      	sub	sp, #80	@ 0x50
 8001674:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001676:	f107 031c 	add.w	r3, r7, #28
 800167a:	2234      	movs	r2, #52	@ 0x34
 800167c:	2100      	movs	r1, #0
 800167e:	4618      	mov	r0, r3
 8001680:	f006 ffb0 	bl	80085e4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001684:	f107 0308 	add.w	r3, r7, #8
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	609a      	str	r2, [r3, #8]
 8001690:	60da      	str	r2, [r3, #12]
 8001692:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001694:	2300      	movs	r3, #0
 8001696:	607b      	str	r3, [r7, #4]
 8001698:	4b2a      	ldr	r3, [pc, #168]	@ (8001744 <SystemClock_Config+0xd4>)
 800169a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169c:	4a29      	ldr	r2, [pc, #164]	@ (8001744 <SystemClock_Config+0xd4>)
 800169e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80016a4:	4b27      	ldr	r3, [pc, #156]	@ (8001744 <SystemClock_Config+0xd4>)
 80016a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016ac:	607b      	str	r3, [r7, #4]
 80016ae:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80016b0:	2300      	movs	r3, #0
 80016b2:	603b      	str	r3, [r7, #0]
 80016b4:	4b24      	ldr	r3, [pc, #144]	@ (8001748 <SystemClock_Config+0xd8>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80016bc:	4a22      	ldr	r2, [pc, #136]	@ (8001748 <SystemClock_Config+0xd8>)
 80016be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016c2:	6013      	str	r3, [r2, #0]
 80016c4:	4b20      	ldr	r3, [pc, #128]	@ (8001748 <SystemClock_Config+0xd8>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80016cc:	603b      	str	r3, [r7, #0]
 80016ce:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016d0:	2302      	movs	r3, #2
 80016d2:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016d4:	2301      	movs	r3, #1
 80016d6:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016d8:	2310      	movs	r3, #16
 80016da:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016dc:	2302      	movs	r3, #2
 80016de:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016e0:	2300      	movs	r3, #0
 80016e2:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = 16;
 80016e4:	2310      	movs	r3, #16
 80016e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 336;
 80016e8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80016ec:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80016ee:	2304      	movs	r3, #4
 80016f0:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 80016f2:	2302      	movs	r3, #2
 80016f4:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 80016f6:	2302      	movs	r3, #2
 80016f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016fa:	f107 031c 	add.w	r3, r7, #28
 80016fe:	4618      	mov	r0, r3
 8001700:	f002 f924 	bl	800394c <HAL_RCC_OscConfig>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <SystemClock_Config+0x9e>
	{
		Error_Handler();
 800170a:	f000 f831 	bl	8001770 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800170e:	230f      	movs	r3, #15
 8001710:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001712:	2302      	movs	r3, #2
 8001714:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001716:	2300      	movs	r3, #0
 8001718:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800171a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800171e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001720:	2300      	movs	r3, #0
 8001722:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001724:	f107 0308 	add.w	r3, r7, #8
 8001728:	2102      	movs	r1, #2
 800172a:	4618      	mov	r0, r3
 800172c:	f001 fd92 	bl	8003254 <HAL_RCC_ClockConfig>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <SystemClock_Config+0xca>
	{
		Error_Handler();
 8001736:	f000 f81b 	bl	8001770 <Error_Handler>
	}
}
 800173a:	bf00      	nop
 800173c:	3750      	adds	r7, #80	@ 0x50
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40023800 	.word	0x40023800
 8001748:	40007000 	.word	0x40007000

0800174c <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a04      	ldr	r2, [pc, #16]	@ (800176c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d101      	bne.n	8001762 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 800175e:	f000 facf 	bl	8001d00 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8001762:	bf00      	nop
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40001000 	.word	0x40001000

08001770 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001774:	b672      	cpsid	i
}
 8001776:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001778:	bf00      	nop
 800177a:	e7fd      	b.n	8001778 <Error_Handler+0x8>

0800177c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	607b      	str	r3, [r7, #4]
 8001786:	4b12      	ldr	r3, [pc, #72]	@ (80017d0 <HAL_MspInit+0x54>)
 8001788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800178a:	4a11      	ldr	r2, [pc, #68]	@ (80017d0 <HAL_MspInit+0x54>)
 800178c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001790:	6453      	str	r3, [r2, #68]	@ 0x44
 8001792:	4b0f      	ldr	r3, [pc, #60]	@ (80017d0 <HAL_MspInit+0x54>)
 8001794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001796:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800179a:	607b      	str	r3, [r7, #4]
 800179c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800179e:	2300      	movs	r3, #0
 80017a0:	603b      	str	r3, [r7, #0]
 80017a2:	4b0b      	ldr	r3, [pc, #44]	@ (80017d0 <HAL_MspInit+0x54>)
 80017a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a6:	4a0a      	ldr	r2, [pc, #40]	@ (80017d0 <HAL_MspInit+0x54>)
 80017a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80017ae:	4b08      	ldr	r3, [pc, #32]	@ (80017d0 <HAL_MspInit+0x54>)
 80017b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017b6:	603b      	str	r3, [r7, #0]
 80017b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017ba:	2200      	movs	r2, #0
 80017bc:	210f      	movs	r1, #15
 80017be:	f06f 0001 	mvn.w	r0, #1
 80017c2:	f000 fb75 	bl	8001eb0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017c6:	bf00      	nop
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40023800 	.word	0x40023800

080017d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b08e      	sub	sp, #56	@ 0x38
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80017dc:	2300      	movs	r3, #0
 80017de:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80017e0:	2300      	movs	r3, #0
 80017e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80017e4:	2300      	movs	r3, #0
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	4b33      	ldr	r3, [pc, #204]	@ (80018b8 <HAL_InitTick+0xe4>)
 80017ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ec:	4a32      	ldr	r2, [pc, #200]	@ (80018b8 <HAL_InitTick+0xe4>)
 80017ee:	f043 0310 	orr.w	r3, r3, #16
 80017f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80017f4:	4b30      	ldr	r3, [pc, #192]	@ (80018b8 <HAL_InitTick+0xe4>)
 80017f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f8:	f003 0310 	and.w	r3, r3, #16
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001800:	f107 0210 	add.w	r2, r7, #16
 8001804:	f107 0314 	add.w	r3, r7, #20
 8001808:	4611      	mov	r1, r2
 800180a:	4618      	mov	r0, r3
 800180c:	f001 fe3c 	bl	8003488 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001810:	6a3b      	ldr	r3, [r7, #32]
 8001812:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001816:	2b00      	cmp	r3, #0
 8001818:	d103      	bne.n	8001822 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800181a:	f001 fe0d 	bl	8003438 <HAL_RCC_GetPCLK1Freq>
 800181e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001820:	e004      	b.n	800182c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001822:	f001 fe09 	bl	8003438 <HAL_RCC_GetPCLK1Freq>
 8001826:	4603      	mov	r3, r0
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800182c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800182e:	4a23      	ldr	r2, [pc, #140]	@ (80018bc <HAL_InitTick+0xe8>)
 8001830:	fba2 2303 	umull	r2, r3, r2, r3
 8001834:	0c9b      	lsrs	r3, r3, #18
 8001836:	3b01      	subs	r3, #1
 8001838:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800183a:	4b21      	ldr	r3, [pc, #132]	@ (80018c0 <HAL_InitTick+0xec>)
 800183c:	4a21      	ldr	r2, [pc, #132]	@ (80018c4 <HAL_InitTick+0xf0>)
 800183e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001840:	4b1f      	ldr	r3, [pc, #124]	@ (80018c0 <HAL_InitTick+0xec>)
 8001842:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001846:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001848:	4a1d      	ldr	r2, [pc, #116]	@ (80018c0 <HAL_InitTick+0xec>)
 800184a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800184c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800184e:	4b1c      	ldr	r3, [pc, #112]	@ (80018c0 <HAL_InitTick+0xec>)
 8001850:	2200      	movs	r2, #0
 8001852:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001854:	4b1a      	ldr	r3, [pc, #104]	@ (80018c0 <HAL_InitTick+0xec>)
 8001856:	2200      	movs	r2, #0
 8001858:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800185a:	4b19      	ldr	r3, [pc, #100]	@ (80018c0 <HAL_InitTick+0xec>)
 800185c:	2200      	movs	r2, #0
 800185e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001860:	4817      	ldr	r0, [pc, #92]	@ (80018c0 <HAL_InitTick+0xec>)
 8001862:	f002 fb11 	bl	8003e88 <HAL_TIM_Base_Init>
 8001866:	4603      	mov	r3, r0
 8001868:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800186c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001870:	2b00      	cmp	r3, #0
 8001872:	d11b      	bne.n	80018ac <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001874:	4812      	ldr	r0, [pc, #72]	@ (80018c0 <HAL_InitTick+0xec>)
 8001876:	f002 fb61 	bl	8003f3c <HAL_TIM_Base_Start_IT>
 800187a:	4603      	mov	r3, r0
 800187c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001880:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001884:	2b00      	cmp	r3, #0
 8001886:	d111      	bne.n	80018ac <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001888:	2036      	movs	r0, #54	@ 0x36
 800188a:	f000 fb2d 	bl	8001ee8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2b0f      	cmp	r3, #15
 8001892:	d808      	bhi.n	80018a6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001894:	2200      	movs	r2, #0
 8001896:	6879      	ldr	r1, [r7, #4]
 8001898:	2036      	movs	r0, #54	@ 0x36
 800189a:	f000 fb09 	bl	8001eb0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800189e:	4a0a      	ldr	r2, [pc, #40]	@ (80018c8 <HAL_InitTick+0xf4>)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6013      	str	r3, [r2, #0]
 80018a4:	e002      	b.n	80018ac <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80018ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3738      	adds	r7, #56	@ 0x38
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	40023800 	.word	0x40023800
 80018bc:	431bde83 	.word	0x431bde83
 80018c0:	20000854 	.word	0x20000854
 80018c4:	40001000 	.word	0x40001000
 80018c8:	2000036c 	.word	0x2000036c

080018cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018d0:	bf00      	nop
 80018d2:	e7fd      	b.n	80018d0 <NMI_Handler+0x4>

080018d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d8:	bf00      	nop
 80018da:	e7fd      	b.n	80018d8 <HardFault_Handler+0x4>

080018dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018e0:	bf00      	nop
 80018e2:	e7fd      	b.n	80018e0 <MemManage_Handler+0x4>

080018e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018e8:	bf00      	nop
 80018ea:	e7fd      	b.n	80018e8 <BusFault_Handler+0x4>

080018ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018f0:	bf00      	nop
 80018f2:	e7fd      	b.n	80018f0 <UsageFault_Handler+0x4>

080018f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018f8:	bf00      	nop
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
	...

08001904 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001908:	4802      	ldr	r0, [pc, #8]	@ (8001914 <TIM6_DAC_IRQHandler+0x10>)
 800190a:	f002 fb87 	bl	800401c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20000854 	.word	0x20000854

08001918 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  return 1;
 800191c:	2301      	movs	r3, #1
}
 800191e:	4618      	mov	r0, r3
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <_kill>:

int _kill(int pid, int sig)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001932:	f006 ff29 	bl	8008788 <__errno>
 8001936:	4603      	mov	r3, r0
 8001938:	2216      	movs	r2, #22
 800193a:	601a      	str	r2, [r3, #0]
  return -1;
 800193c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001940:	4618      	mov	r0, r3
 8001942:	3708      	adds	r7, #8
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}

08001948 <_exit>:

void _exit (int status)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001950:	f04f 31ff 	mov.w	r1, #4294967295
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f7ff ffe7 	bl	8001928 <_kill>
  while (1) {}    /* Make sure we hang here */
 800195a:	bf00      	nop
 800195c:	e7fd      	b.n	800195a <_exit+0x12>

0800195e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b086      	sub	sp, #24
 8001962:	af00      	add	r7, sp, #0
 8001964:	60f8      	str	r0, [r7, #12]
 8001966:	60b9      	str	r1, [r7, #8]
 8001968:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196a:	2300      	movs	r3, #0
 800196c:	617b      	str	r3, [r7, #20]
 800196e:	e00a      	b.n	8001986 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001970:	f3af 8000 	nop.w
 8001974:	4601      	mov	r1, r0
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	1c5a      	adds	r2, r3, #1
 800197a:	60ba      	str	r2, [r7, #8]
 800197c:	b2ca      	uxtb	r2, r1
 800197e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	3301      	adds	r3, #1
 8001984:	617b      	str	r3, [r7, #20]
 8001986:	697a      	ldr	r2, [r7, #20]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	429a      	cmp	r2, r3
 800198c:	dbf0      	blt.n	8001970 <_read+0x12>
  }

  return len;
 800198e:	687b      	ldr	r3, [r7, #4]
}
 8001990:	4618      	mov	r0, r3
 8001992:	3718      	adds	r7, #24
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}

08001998 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af00      	add	r7, sp, #0
 800199e:	60f8      	str	r0, [r7, #12]
 80019a0:	60b9      	str	r1, [r7, #8]
 80019a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a4:	2300      	movs	r3, #0
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	e009      	b.n	80019be <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	1c5a      	adds	r2, r3, #1
 80019ae:	60ba      	str	r2, [r7, #8]
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff fc76 	bl	80012a4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	3301      	adds	r3, #1
 80019bc:	617b      	str	r3, [r7, #20]
 80019be:	697a      	ldr	r2, [r7, #20]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	429a      	cmp	r2, r3
 80019c4:	dbf1      	blt.n	80019aa <_write+0x12>
  }
  return len;
 80019c6:	687b      	ldr	r3, [r7, #4]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3718      	adds	r7, #24
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <_close>:

int _close(int file)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019dc:	4618      	mov	r0, r3
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019f8:	605a      	str	r2, [r3, #4]
  return 0;
 80019fa:	2300      	movs	r3, #0
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <_isatty>:

int _isatty(int file)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a10:	2301      	movs	r3, #1
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	370c      	adds	r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr

08001a1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	b085      	sub	sp, #20
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	60f8      	str	r0, [r7, #12]
 8001a26:	60b9      	str	r1, [r7, #8]
 8001a28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a2a:	2300      	movs	r3, #0
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3714      	adds	r7, #20
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr

08001a38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a40:	4a14      	ldr	r2, [pc, #80]	@ (8001a94 <_sbrk+0x5c>)
 8001a42:	4b15      	ldr	r3, [pc, #84]	@ (8001a98 <_sbrk+0x60>)
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a4c:	4b13      	ldr	r3, [pc, #76]	@ (8001a9c <_sbrk+0x64>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d102      	bne.n	8001a5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a54:	4b11      	ldr	r3, [pc, #68]	@ (8001a9c <_sbrk+0x64>)
 8001a56:	4a12      	ldr	r2, [pc, #72]	@ (8001aa0 <_sbrk+0x68>)
 8001a58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a5a:	4b10      	ldr	r3, [pc, #64]	@ (8001a9c <_sbrk+0x64>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4413      	add	r3, r2
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d207      	bcs.n	8001a78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a68:	f006 fe8e 	bl	8008788 <__errno>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	220c      	movs	r2, #12
 8001a70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a72:	f04f 33ff 	mov.w	r3, #4294967295
 8001a76:	e009      	b.n	8001a8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a78:	4b08      	ldr	r3, [pc, #32]	@ (8001a9c <_sbrk+0x64>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a7e:	4b07      	ldr	r3, [pc, #28]	@ (8001a9c <_sbrk+0x64>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4413      	add	r3, r2
 8001a86:	4a05      	ldr	r2, [pc, #20]	@ (8001a9c <_sbrk+0x64>)
 8001a88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3718      	adds	r7, #24
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	20020000 	.word	0x20020000
 8001a98:	00000400 	.word	0x00000400
 8001a9c:	2000089c 	.word	0x2000089c
 8001aa0:	200047d8 	.word	0x200047d8

08001aa4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001aa8:	4b06      	ldr	r3, [pc, #24]	@ (8001ac4 <SystemInit+0x20>)
 8001aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001aae:	4a05      	ldr	r2, [pc, #20]	@ (8001ac4 <SystemInit+0x20>)
 8001ab0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ab4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	e000ed00 	.word	0xe000ed00

08001ac8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001acc:	4b11      	ldr	r3, [pc, #68]	@ (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001ace:	4a12      	ldr	r2, [pc, #72]	@ (8001b18 <MX_USART1_UART_Init+0x50>)
 8001ad0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ad2:	4b10      	ldr	r3, [pc, #64]	@ (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001ad4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ad8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ada:	4b0e      	ldr	r3, [pc, #56]	@ (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001aec:	4b09      	ldr	r3, [pc, #36]	@ (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001aee:	220c      	movs	r2, #12
 8001af0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001af2:	4b08      	ldr	r3, [pc, #32]	@ (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001af8:	4b06      	ldr	r3, [pc, #24]	@ (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001afe:	4805      	ldr	r0, [pc, #20]	@ (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001b00:	f002 fc5e 	bl	80043c0 <HAL_UART_Init>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b0a:	f7ff fe31 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	200008a0 	.word	0x200008a0
 8001b18:	40011000 	.word	0x40011000

08001b1c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b20:	4b11      	ldr	r3, [pc, #68]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b22:	4a12      	ldr	r2, [pc, #72]	@ (8001b6c <MX_USART2_UART_Init+0x50>)
 8001b24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b26:	4b10      	ldr	r3, [pc, #64]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b34:	4b0c      	ldr	r3, [pc, #48]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b40:	4b09      	ldr	r3, [pc, #36]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b42:	220c      	movs	r2, #12
 8001b44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b46:	4b08      	ldr	r3, [pc, #32]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b4c:	4b06      	ldr	r3, [pc, #24]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b52:	4805      	ldr	r0, [pc, #20]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b54:	f002 fc34 	bl	80043c0 <HAL_UART_Init>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b5e:	f7ff fe07 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	200008e8 	.word	0x200008e8
 8001b6c:	40004400 	.word	0x40004400

08001b70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b08c      	sub	sp, #48	@ 0x30
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b78:	f107 031c 	add.w	r3, r7, #28
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	605a      	str	r2, [r3, #4]
 8001b82:	609a      	str	r2, [r3, #8]
 8001b84:	60da      	str	r2, [r3, #12]
 8001b86:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a32      	ldr	r2, [pc, #200]	@ (8001c58 <HAL_UART_MspInit+0xe8>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d12d      	bne.n	8001bee <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	61bb      	str	r3, [r7, #24]
 8001b96:	4b31      	ldr	r3, [pc, #196]	@ (8001c5c <HAL_UART_MspInit+0xec>)
 8001b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b9a:	4a30      	ldr	r2, [pc, #192]	@ (8001c5c <HAL_UART_MspInit+0xec>)
 8001b9c:	f043 0310 	orr.w	r3, r3, #16
 8001ba0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ba2:	4b2e      	ldr	r3, [pc, #184]	@ (8001c5c <HAL_UART_MspInit+0xec>)
 8001ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba6:	f003 0310 	and.w	r3, r3, #16
 8001baa:	61bb      	str	r3, [r7, #24]
 8001bac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	617b      	str	r3, [r7, #20]
 8001bb2:	4b2a      	ldr	r3, [pc, #168]	@ (8001c5c <HAL_UART_MspInit+0xec>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb6:	4a29      	ldr	r2, [pc, #164]	@ (8001c5c <HAL_UART_MspInit+0xec>)
 8001bb8:	f043 0301 	orr.w	r3, r3, #1
 8001bbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bbe:	4b27      	ldr	r3, [pc, #156]	@ (8001c5c <HAL_UART_MspInit+0xec>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc2:	f003 0301 	and.w	r3, r3, #1
 8001bc6:	617b      	str	r3, [r7, #20]
 8001bc8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001bca:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001bce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001bdc:	2307      	movs	r3, #7
 8001bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be0:	f107 031c 	add.w	r3, r7, #28
 8001be4:	4619      	mov	r1, r3
 8001be6:	481e      	ldr	r0, [pc, #120]	@ (8001c60 <HAL_UART_MspInit+0xf0>)
 8001be8:	f000 f98c 	bl	8001f04 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001bec:	e030      	b.n	8001c50 <HAL_UART_MspInit+0xe0>
  else if(uartHandle->Instance==USART2)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a1c      	ldr	r2, [pc, #112]	@ (8001c64 <HAL_UART_MspInit+0xf4>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d12b      	bne.n	8001c50 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	613b      	str	r3, [r7, #16]
 8001bfc:	4b17      	ldr	r3, [pc, #92]	@ (8001c5c <HAL_UART_MspInit+0xec>)
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c00:	4a16      	ldr	r2, [pc, #88]	@ (8001c5c <HAL_UART_MspInit+0xec>)
 8001c02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c06:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c08:	4b14      	ldr	r3, [pc, #80]	@ (8001c5c <HAL_UART_MspInit+0xec>)
 8001c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c10:	613b      	str	r3, [r7, #16]
 8001c12:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c14:	2300      	movs	r3, #0
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	4b10      	ldr	r3, [pc, #64]	@ (8001c5c <HAL_UART_MspInit+0xec>)
 8001c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1c:	4a0f      	ldr	r2, [pc, #60]	@ (8001c5c <HAL_UART_MspInit+0xec>)
 8001c1e:	f043 0301 	orr.w	r3, r3, #1
 8001c22:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c24:	4b0d      	ldr	r3, [pc, #52]	@ (8001c5c <HAL_UART_MspInit+0xec>)
 8001c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	60fb      	str	r3, [r7, #12]
 8001c2e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c30:	230c      	movs	r3, #12
 8001c32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c34:	2302      	movs	r3, #2
 8001c36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c40:	2307      	movs	r3, #7
 8001c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c44:	f107 031c 	add.w	r3, r7, #28
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4805      	ldr	r0, [pc, #20]	@ (8001c60 <HAL_UART_MspInit+0xf0>)
 8001c4c:	f000 f95a 	bl	8001f04 <HAL_GPIO_Init>
}
 8001c50:	bf00      	nop
 8001c52:	3730      	adds	r7, #48	@ 0x30
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	40011000 	.word	0x40011000
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	40020000 	.word	0x40020000
 8001c64:	40004400 	.word	0x40004400

08001c68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c68:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ca0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001c6c:	f7ff ff1a 	bl	8001aa4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c70:	480c      	ldr	r0, [pc, #48]	@ (8001ca4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c72:	490d      	ldr	r1, [pc, #52]	@ (8001ca8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c74:	4a0d      	ldr	r2, [pc, #52]	@ (8001cac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c78:	e002      	b.n	8001c80 <LoopCopyDataInit>

08001c7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c7e:	3304      	adds	r3, #4

08001c80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c84:	d3f9      	bcc.n	8001c7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c86:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c88:	4c0a      	ldr	r4, [pc, #40]	@ (8001cb4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c8c:	e001      	b.n	8001c92 <LoopFillZerobss>

08001c8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c90:	3204      	adds	r2, #4

08001c92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c94:	d3fb      	bcc.n	8001c8e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001c96:	f006 fd7d 	bl	8008794 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c9a:	f7ff fc45 	bl	8001528 <main>
  bx  lr    
 8001c9e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ca0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ca4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ca8:	20000540 	.word	0x20000540
  ldr r2, =_sidata
 8001cac:	0800b6c8 	.word	0x0800b6c8
  ldr r2, =_sbss
 8001cb0:	20000540 	.word	0x20000540
  ldr r4, =_ebss
 8001cb4:	200047d4 	.word	0x200047d4

08001cb8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cb8:	e7fe      	b.n	8001cb8 <ADC_IRQHandler>
	...

08001cbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8001cfc <HAL_Init+0x40>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001cfc <HAL_Init+0x40>)
 8001cc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8001cfc <HAL_Init+0x40>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a0a      	ldr	r2, [pc, #40]	@ (8001cfc <HAL_Init+0x40>)
 8001cd2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cd6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cd8:	4b08      	ldr	r3, [pc, #32]	@ (8001cfc <HAL_Init+0x40>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a07      	ldr	r2, [pc, #28]	@ (8001cfc <HAL_Init+0x40>)
 8001cde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ce2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ce4:	2003      	movs	r0, #3
 8001ce6:	f000 f8d8 	bl	8001e9a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cea:	200f      	movs	r0, #15
 8001cec:	f7ff fd72 	bl	80017d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cf0:	f7ff fd44 	bl	800177c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40023c00 	.word	0x40023c00

08001d00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d04:	4b06      	ldr	r3, [pc, #24]	@ (8001d20 <HAL_IncTick+0x20>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	461a      	mov	r2, r3
 8001d0a:	4b06      	ldr	r3, [pc, #24]	@ (8001d24 <HAL_IncTick+0x24>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4413      	add	r3, r2
 8001d10:	4a04      	ldr	r2, [pc, #16]	@ (8001d24 <HAL_IncTick+0x24>)
 8001d12:	6013      	str	r3, [r2, #0]
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	20000370 	.word	0x20000370
 8001d24:	20000930 	.word	0x20000930

08001d28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d2c:	4b03      	ldr	r3, [pc, #12]	@ (8001d3c <HAL_GetTick+0x14>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	20000930 	.word	0x20000930

08001d40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f003 0307 	and.w	r3, r3, #7
 8001d4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d50:	4b0c      	ldr	r3, [pc, #48]	@ (8001d84 <__NVIC_SetPriorityGrouping+0x44>)
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d56:	68ba      	ldr	r2, [r7, #8]
 8001d58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d72:	4a04      	ldr	r2, [pc, #16]	@ (8001d84 <__NVIC_SetPriorityGrouping+0x44>)
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	60d3      	str	r3, [r2, #12]
}
 8001d78:	bf00      	nop
 8001d7a:	3714      	adds	r7, #20
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	e000ed00 	.word	0xe000ed00

08001d88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d8c:	4b04      	ldr	r3, [pc, #16]	@ (8001da0 <__NVIC_GetPriorityGrouping+0x18>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	0a1b      	lsrs	r3, r3, #8
 8001d92:	f003 0307 	and.w	r3, r3, #7
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr
 8001da0:	e000ed00 	.word	0xe000ed00

08001da4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	db0b      	blt.n	8001dce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001db6:	79fb      	ldrb	r3, [r7, #7]
 8001db8:	f003 021f 	and.w	r2, r3, #31
 8001dbc:	4907      	ldr	r1, [pc, #28]	@ (8001ddc <__NVIC_EnableIRQ+0x38>)
 8001dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc2:	095b      	lsrs	r3, r3, #5
 8001dc4:	2001      	movs	r0, #1
 8001dc6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dce:	bf00      	nop
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	e000e100 	.word	0xe000e100

08001de0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	6039      	str	r1, [r7, #0]
 8001dea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	db0a      	blt.n	8001e0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	b2da      	uxtb	r2, r3
 8001df8:	490c      	ldr	r1, [pc, #48]	@ (8001e2c <__NVIC_SetPriority+0x4c>)
 8001dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfe:	0112      	lsls	r2, r2, #4
 8001e00:	b2d2      	uxtb	r2, r2
 8001e02:	440b      	add	r3, r1
 8001e04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e08:	e00a      	b.n	8001e20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	b2da      	uxtb	r2, r3
 8001e0e:	4908      	ldr	r1, [pc, #32]	@ (8001e30 <__NVIC_SetPriority+0x50>)
 8001e10:	79fb      	ldrb	r3, [r7, #7]
 8001e12:	f003 030f 	and.w	r3, r3, #15
 8001e16:	3b04      	subs	r3, #4
 8001e18:	0112      	lsls	r2, r2, #4
 8001e1a:	b2d2      	uxtb	r2, r2
 8001e1c:	440b      	add	r3, r1
 8001e1e:	761a      	strb	r2, [r3, #24]
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	e000e100 	.word	0xe000e100
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b089      	sub	sp, #36	@ 0x24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f003 0307 	and.w	r3, r3, #7
 8001e46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	f1c3 0307 	rsb	r3, r3, #7
 8001e4e:	2b04      	cmp	r3, #4
 8001e50:	bf28      	it	cs
 8001e52:	2304      	movcs	r3, #4
 8001e54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	3304      	adds	r3, #4
 8001e5a:	2b06      	cmp	r3, #6
 8001e5c:	d902      	bls.n	8001e64 <NVIC_EncodePriority+0x30>
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	3b03      	subs	r3, #3
 8001e62:	e000      	b.n	8001e66 <NVIC_EncodePriority+0x32>
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e68:	f04f 32ff 	mov.w	r2, #4294967295
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e72:	43da      	mvns	r2, r3
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	401a      	ands	r2, r3
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	fa01 f303 	lsl.w	r3, r1, r3
 8001e86:	43d9      	mvns	r1, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e8c:	4313      	orrs	r3, r2
         );
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3724      	adds	r7, #36	@ 0x24
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr

08001e9a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b082      	sub	sp, #8
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f7ff ff4c 	bl	8001d40 <__NVIC_SetPriorityGrouping>
}
 8001ea8:	bf00      	nop
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	607a      	str	r2, [r7, #4]
 8001ebc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ec2:	f7ff ff61 	bl	8001d88 <__NVIC_GetPriorityGrouping>
 8001ec6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	68b9      	ldr	r1, [r7, #8]
 8001ecc:	6978      	ldr	r0, [r7, #20]
 8001ece:	f7ff ffb1 	bl	8001e34 <NVIC_EncodePriority>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ed8:	4611      	mov	r1, r2
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7ff ff80 	bl	8001de0 <__NVIC_SetPriority>
}
 8001ee0:	bf00      	nop
 8001ee2:	3718      	adds	r7, #24
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7ff ff54 	bl	8001da4 <__NVIC_EnableIRQ>
}
 8001efc:	bf00      	nop
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b089      	sub	sp, #36	@ 0x24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f12:	2300      	movs	r3, #0
 8001f14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f16:	2300      	movs	r3, #0
 8001f18:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	61fb      	str	r3, [r7, #28]
 8001f1e:	e165      	b.n	80021ec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f20:	2201      	movs	r2, #1
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	697a      	ldr	r2, [r7, #20]
 8001f30:	4013      	ands	r3, r2
 8001f32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f34:	693a      	ldr	r2, [r7, #16]
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	f040 8154 	bne.w	80021e6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f003 0303 	and.w	r3, r3, #3
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d005      	beq.n	8001f56 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d130      	bne.n	8001fb8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	005b      	lsls	r3, r3, #1
 8001f60:	2203      	movs	r2, #3
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	43db      	mvns	r3, r3
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	68da      	ldr	r2, [r3, #12]
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7a:	69ba      	ldr	r2, [r7, #24]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	69ba      	ldr	r2, [r7, #24]
 8001f84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	43db      	mvns	r3, r3
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	091b      	lsrs	r3, r3, #4
 8001fa2:	f003 0201 	and.w	r2, r3, #1
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f003 0303 	and.w	r3, r3, #3
 8001fc0:	2b03      	cmp	r3, #3
 8001fc2:	d017      	beq.n	8001ff4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	005b      	lsls	r3, r3, #1
 8001fce:	2203      	movs	r2, #3
 8001fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd4:	43db      	mvns	r3, r3
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	4013      	ands	r3, r2
 8001fda:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	689a      	ldr	r2, [r3, #8]
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f003 0303 	and.w	r3, r3, #3
 8001ffc:	2b02      	cmp	r3, #2
 8001ffe:	d123      	bne.n	8002048 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	08da      	lsrs	r2, r3, #3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	3208      	adds	r2, #8
 8002008:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800200c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	f003 0307 	and.w	r3, r3, #7
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	220f      	movs	r2, #15
 8002018:	fa02 f303 	lsl.w	r3, r2, r3
 800201c:	43db      	mvns	r3, r3
 800201e:	69ba      	ldr	r2, [r7, #24]
 8002020:	4013      	ands	r3, r2
 8002022:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	691a      	ldr	r2, [r3, #16]
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	f003 0307 	and.w	r3, r3, #7
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	fa02 f303 	lsl.w	r3, r2, r3
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	4313      	orrs	r3, r2
 8002038:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	08da      	lsrs	r2, r3, #3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	3208      	adds	r2, #8
 8002042:	69b9      	ldr	r1, [r7, #24]
 8002044:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	2203      	movs	r2, #3
 8002054:	fa02 f303 	lsl.w	r3, r2, r3
 8002058:	43db      	mvns	r3, r3
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	4013      	ands	r3, r2
 800205e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f003 0203 	and.w	r2, r3, #3
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	005b      	lsls	r3, r3, #1
 800206c:	fa02 f303 	lsl.w	r3, r2, r3
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	4313      	orrs	r3, r2
 8002074:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002084:	2b00      	cmp	r3, #0
 8002086:	f000 80ae 	beq.w	80021e6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800208a:	2300      	movs	r3, #0
 800208c:	60fb      	str	r3, [r7, #12]
 800208e:	4b5d      	ldr	r3, [pc, #372]	@ (8002204 <HAL_GPIO_Init+0x300>)
 8002090:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002092:	4a5c      	ldr	r2, [pc, #368]	@ (8002204 <HAL_GPIO_Init+0x300>)
 8002094:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002098:	6453      	str	r3, [r2, #68]	@ 0x44
 800209a:	4b5a      	ldr	r3, [pc, #360]	@ (8002204 <HAL_GPIO_Init+0x300>)
 800209c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800209e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020a6:	4a58      	ldr	r2, [pc, #352]	@ (8002208 <HAL_GPIO_Init+0x304>)
 80020a8:	69fb      	ldr	r3, [r7, #28]
 80020aa:	089b      	lsrs	r3, r3, #2
 80020ac:	3302      	adds	r3, #2
 80020ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	f003 0303 	and.w	r3, r3, #3
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	220f      	movs	r2, #15
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	43db      	mvns	r3, r3
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	4013      	ands	r3, r2
 80020c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a4f      	ldr	r2, [pc, #316]	@ (800220c <HAL_GPIO_Init+0x308>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d025      	beq.n	800211e <HAL_GPIO_Init+0x21a>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a4e      	ldr	r2, [pc, #312]	@ (8002210 <HAL_GPIO_Init+0x30c>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d01f      	beq.n	800211a <HAL_GPIO_Init+0x216>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a4d      	ldr	r2, [pc, #308]	@ (8002214 <HAL_GPIO_Init+0x310>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d019      	beq.n	8002116 <HAL_GPIO_Init+0x212>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a4c      	ldr	r2, [pc, #304]	@ (8002218 <HAL_GPIO_Init+0x314>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d013      	beq.n	8002112 <HAL_GPIO_Init+0x20e>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a4b      	ldr	r2, [pc, #300]	@ (800221c <HAL_GPIO_Init+0x318>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d00d      	beq.n	800210e <HAL_GPIO_Init+0x20a>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a4a      	ldr	r2, [pc, #296]	@ (8002220 <HAL_GPIO_Init+0x31c>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d007      	beq.n	800210a <HAL_GPIO_Init+0x206>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a49      	ldr	r2, [pc, #292]	@ (8002224 <HAL_GPIO_Init+0x320>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d101      	bne.n	8002106 <HAL_GPIO_Init+0x202>
 8002102:	2306      	movs	r3, #6
 8002104:	e00c      	b.n	8002120 <HAL_GPIO_Init+0x21c>
 8002106:	2307      	movs	r3, #7
 8002108:	e00a      	b.n	8002120 <HAL_GPIO_Init+0x21c>
 800210a:	2305      	movs	r3, #5
 800210c:	e008      	b.n	8002120 <HAL_GPIO_Init+0x21c>
 800210e:	2304      	movs	r3, #4
 8002110:	e006      	b.n	8002120 <HAL_GPIO_Init+0x21c>
 8002112:	2303      	movs	r3, #3
 8002114:	e004      	b.n	8002120 <HAL_GPIO_Init+0x21c>
 8002116:	2302      	movs	r3, #2
 8002118:	e002      	b.n	8002120 <HAL_GPIO_Init+0x21c>
 800211a:	2301      	movs	r3, #1
 800211c:	e000      	b.n	8002120 <HAL_GPIO_Init+0x21c>
 800211e:	2300      	movs	r3, #0
 8002120:	69fa      	ldr	r2, [r7, #28]
 8002122:	f002 0203 	and.w	r2, r2, #3
 8002126:	0092      	lsls	r2, r2, #2
 8002128:	4093      	lsls	r3, r2
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	4313      	orrs	r3, r2
 800212e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002130:	4935      	ldr	r1, [pc, #212]	@ (8002208 <HAL_GPIO_Init+0x304>)
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	089b      	lsrs	r3, r3, #2
 8002136:	3302      	adds	r3, #2
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800213e:	4b3a      	ldr	r3, [pc, #232]	@ (8002228 <HAL_GPIO_Init+0x324>)
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	43db      	mvns	r3, r3
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	4013      	ands	r3, r2
 800214c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d003      	beq.n	8002162 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800215a:	69ba      	ldr	r2, [r7, #24]
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	4313      	orrs	r3, r2
 8002160:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002162:	4a31      	ldr	r2, [pc, #196]	@ (8002228 <HAL_GPIO_Init+0x324>)
 8002164:	69bb      	ldr	r3, [r7, #24]
 8002166:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002168:	4b2f      	ldr	r3, [pc, #188]	@ (8002228 <HAL_GPIO_Init+0x324>)
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	43db      	mvns	r3, r3
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	4013      	ands	r3, r2
 8002176:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d003      	beq.n	800218c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002184:	69ba      	ldr	r2, [r7, #24]
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	4313      	orrs	r3, r2
 800218a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800218c:	4a26      	ldr	r2, [pc, #152]	@ (8002228 <HAL_GPIO_Init+0x324>)
 800218e:	69bb      	ldr	r3, [r7, #24]
 8002190:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002192:	4b25      	ldr	r3, [pc, #148]	@ (8002228 <HAL_GPIO_Init+0x324>)
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	43db      	mvns	r3, r3
 800219c:	69ba      	ldr	r2, [r7, #24]
 800219e:	4013      	ands	r3, r2
 80021a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d003      	beq.n	80021b6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80021ae:	69ba      	ldr	r2, [r7, #24]
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002228 <HAL_GPIO_Init+0x324>)
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002228 <HAL_GPIO_Init+0x324>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	43db      	mvns	r3, r3
 80021c6:	69ba      	ldr	r2, [r7, #24]
 80021c8:	4013      	ands	r3, r2
 80021ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d003      	beq.n	80021e0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	4313      	orrs	r3, r2
 80021de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021e0:	4a11      	ldr	r2, [pc, #68]	@ (8002228 <HAL_GPIO_Init+0x324>)
 80021e2:	69bb      	ldr	r3, [r7, #24]
 80021e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	3301      	adds	r3, #1
 80021ea:	61fb      	str	r3, [r7, #28]
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	2b0f      	cmp	r3, #15
 80021f0:	f67f ae96 	bls.w	8001f20 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80021f4:	bf00      	nop
 80021f6:	bf00      	nop
 80021f8:	3724      	adds	r7, #36	@ 0x24
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	40023800 	.word	0x40023800
 8002208:	40013800 	.word	0x40013800
 800220c:	40020000 	.word	0x40020000
 8002210:	40020400 	.word	0x40020400
 8002214:	40020800 	.word	0x40020800
 8002218:	40020c00 	.word	0x40020c00
 800221c:	40021000 	.word	0x40021000
 8002220:	40021400 	.word	0x40021400
 8002224:	40021800 	.word	0x40021800
 8002228:	40013c00 	.word	0x40013c00

0800222c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	460b      	mov	r3, r1
 8002236:	807b      	strh	r3, [r7, #2]
 8002238:	4613      	mov	r3, r2
 800223a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800223c:	787b      	ldrb	r3, [r7, #1]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d003      	beq.n	800224a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002242:	887a      	ldrh	r2, [r7, #2]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002248:	e003      	b.n	8002252 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800224a:	887b      	ldrh	r3, [r7, #2]
 800224c:	041a      	lsls	r2, r3, #16
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	619a      	str	r2, [r3, #24]
}
 8002252:	bf00      	nop
 8002254:	370c      	adds	r7, #12
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
	...

08002260 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d101      	bne.n	8002272 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e12b      	b.n	80024ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d106      	bne.n	800228c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f7fe ffc4 	bl	8001214 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2224      	movs	r2, #36	@ 0x24
 8002290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 0201 	bic.w	r2, r2, #1
 80022a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80022b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022c4:	f001 f8b8 	bl	8003438 <HAL_RCC_GetPCLK1Freq>
 80022c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	4a81      	ldr	r2, [pc, #516]	@ (80024d4 <HAL_I2C_Init+0x274>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d807      	bhi.n	80022e4 <HAL_I2C_Init+0x84>
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	4a80      	ldr	r2, [pc, #512]	@ (80024d8 <HAL_I2C_Init+0x278>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	bf94      	ite	ls
 80022dc:	2301      	movls	r3, #1
 80022de:	2300      	movhi	r3, #0
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	e006      	b.n	80022f2 <HAL_I2C_Init+0x92>
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	4a7d      	ldr	r2, [pc, #500]	@ (80024dc <HAL_I2C_Init+0x27c>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	bf94      	ite	ls
 80022ec:	2301      	movls	r3, #1
 80022ee:	2300      	movhi	r3, #0
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e0e7      	b.n	80024ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	4a78      	ldr	r2, [pc, #480]	@ (80024e0 <HAL_I2C_Init+0x280>)
 80022fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002302:	0c9b      	lsrs	r3, r3, #18
 8002304:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	68ba      	ldr	r2, [r7, #8]
 8002316:	430a      	orrs	r2, r1
 8002318:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	6a1b      	ldr	r3, [r3, #32]
 8002320:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	4a6a      	ldr	r2, [pc, #424]	@ (80024d4 <HAL_I2C_Init+0x274>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d802      	bhi.n	8002334 <HAL_I2C_Init+0xd4>
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	3301      	adds	r3, #1
 8002332:	e009      	b.n	8002348 <HAL_I2C_Init+0xe8>
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800233a:	fb02 f303 	mul.w	r3, r2, r3
 800233e:	4a69      	ldr	r2, [pc, #420]	@ (80024e4 <HAL_I2C_Init+0x284>)
 8002340:	fba2 2303 	umull	r2, r3, r2, r3
 8002344:	099b      	lsrs	r3, r3, #6
 8002346:	3301      	adds	r3, #1
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	6812      	ldr	r2, [r2, #0]
 800234c:	430b      	orrs	r3, r1
 800234e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	69db      	ldr	r3, [r3, #28]
 8002356:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800235a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	495c      	ldr	r1, [pc, #368]	@ (80024d4 <HAL_I2C_Init+0x274>)
 8002364:	428b      	cmp	r3, r1
 8002366:	d819      	bhi.n	800239c <HAL_I2C_Init+0x13c>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	1e59      	subs	r1, r3, #1
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	fbb1 f3f3 	udiv	r3, r1, r3
 8002376:	1c59      	adds	r1, r3, #1
 8002378:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800237c:	400b      	ands	r3, r1
 800237e:	2b00      	cmp	r3, #0
 8002380:	d00a      	beq.n	8002398 <HAL_I2C_Init+0x138>
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	1e59      	subs	r1, r3, #1
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002390:	3301      	adds	r3, #1
 8002392:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002396:	e051      	b.n	800243c <HAL_I2C_Init+0x1dc>
 8002398:	2304      	movs	r3, #4
 800239a:	e04f      	b.n	800243c <HAL_I2C_Init+0x1dc>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d111      	bne.n	80023c8 <HAL_I2C_Init+0x168>
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	1e58      	subs	r0, r3, #1
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6859      	ldr	r1, [r3, #4]
 80023ac:	460b      	mov	r3, r1
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	440b      	add	r3, r1
 80023b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80023b6:	3301      	adds	r3, #1
 80023b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023bc:	2b00      	cmp	r3, #0
 80023be:	bf0c      	ite	eq
 80023c0:	2301      	moveq	r3, #1
 80023c2:	2300      	movne	r3, #0
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	e012      	b.n	80023ee <HAL_I2C_Init+0x18e>
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	1e58      	subs	r0, r3, #1
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6859      	ldr	r1, [r3, #4]
 80023d0:	460b      	mov	r3, r1
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	440b      	add	r3, r1
 80023d6:	0099      	lsls	r1, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	fbb0 f3f3 	udiv	r3, r0, r3
 80023de:	3301      	adds	r3, #1
 80023e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	bf0c      	ite	eq
 80023e8:	2301      	moveq	r3, #1
 80023ea:	2300      	movne	r3, #0
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <HAL_I2C_Init+0x196>
 80023f2:	2301      	movs	r3, #1
 80023f4:	e022      	b.n	800243c <HAL_I2C_Init+0x1dc>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d10e      	bne.n	800241c <HAL_I2C_Init+0x1bc>
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	1e58      	subs	r0, r3, #1
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6859      	ldr	r1, [r3, #4]
 8002406:	460b      	mov	r3, r1
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	440b      	add	r3, r1
 800240c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002410:	3301      	adds	r3, #1
 8002412:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002416:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800241a:	e00f      	b.n	800243c <HAL_I2C_Init+0x1dc>
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	1e58      	subs	r0, r3, #1
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6859      	ldr	r1, [r3, #4]
 8002424:	460b      	mov	r3, r1
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	440b      	add	r3, r1
 800242a:	0099      	lsls	r1, r3, #2
 800242c:	440b      	add	r3, r1
 800242e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002432:	3301      	adds	r3, #1
 8002434:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002438:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800243c:	6879      	ldr	r1, [r7, #4]
 800243e:	6809      	ldr	r1, [r1, #0]
 8002440:	4313      	orrs	r3, r2
 8002442:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	69da      	ldr	r2, [r3, #28]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6a1b      	ldr	r3, [r3, #32]
 8002456:	431a      	orrs	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	430a      	orrs	r2, r1
 800245e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800246a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	6911      	ldr	r1, [r2, #16]
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	68d2      	ldr	r2, [r2, #12]
 8002476:	4311      	orrs	r1, r2
 8002478:	687a      	ldr	r2, [r7, #4]
 800247a:	6812      	ldr	r2, [r2, #0]
 800247c:	430b      	orrs	r3, r1
 800247e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	695a      	ldr	r2, [r3, #20]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	431a      	orrs	r2, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	430a      	orrs	r2, r1
 800249a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f042 0201 	orr.w	r2, r2, #1
 80024aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2220      	movs	r2, #32
 80024b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80024c8:	2300      	movs	r3, #0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3710      	adds	r7, #16
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	000186a0 	.word	0x000186a0
 80024d8:	001e847f 	.word	0x001e847f
 80024dc:	003d08ff 	.word	0x003d08ff
 80024e0:	431bde83 	.word	0x431bde83
 80024e4:	10624dd3 	.word	0x10624dd3

080024e8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b088      	sub	sp, #32
 80024ec:	af02      	add	r7, sp, #8
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	607a      	str	r2, [r7, #4]
 80024f2:	461a      	mov	r2, r3
 80024f4:	460b      	mov	r3, r1
 80024f6:	817b      	strh	r3, [r7, #10]
 80024f8:	4613      	mov	r3, r2
 80024fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024fc:	f7ff fc14 	bl	8001d28 <HAL_GetTick>
 8002500:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002508:	b2db      	uxtb	r3, r3
 800250a:	2b20      	cmp	r3, #32
 800250c:	f040 80e0 	bne.w	80026d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	9300      	str	r3, [sp, #0]
 8002514:	2319      	movs	r3, #25
 8002516:	2201      	movs	r2, #1
 8002518:	4970      	ldr	r1, [pc, #448]	@ (80026dc <HAL_I2C_Master_Transmit+0x1f4>)
 800251a:	68f8      	ldr	r0, [r7, #12]
 800251c:	f000 fc64 	bl	8002de8 <I2C_WaitOnFlagUntilTimeout>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002526:	2302      	movs	r3, #2
 8002528:	e0d3      	b.n	80026d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002530:	2b01      	cmp	r3, #1
 8002532:	d101      	bne.n	8002538 <HAL_I2C_Master_Transmit+0x50>
 8002534:	2302      	movs	r3, #2
 8002536:	e0cc      	b.n	80026d2 <HAL_I2C_Master_Transmit+0x1ea>
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0301 	and.w	r3, r3, #1
 800254a:	2b01      	cmp	r3, #1
 800254c:	d007      	beq.n	800255e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f042 0201 	orr.w	r2, r2, #1
 800255c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800256c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2221      	movs	r2, #33	@ 0x21
 8002572:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2210      	movs	r2, #16
 800257a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2200      	movs	r2, #0
 8002582:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	893a      	ldrh	r2, [r7, #8]
 800258e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002594:	b29a      	uxth	r2, r3
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	4a50      	ldr	r2, [pc, #320]	@ (80026e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800259e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80025a0:	8979      	ldrh	r1, [r7, #10]
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	6a3a      	ldr	r2, [r7, #32]
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f000 face 	bl	8002b48 <I2C_MasterRequestWrite>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e08d      	b.n	80026d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025b6:	2300      	movs	r3, #0
 80025b8:	613b      	str	r3, [r7, #16]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	695b      	ldr	r3, [r3, #20]
 80025c0:	613b      	str	r3, [r7, #16]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	699b      	ldr	r3, [r3, #24]
 80025c8:	613b      	str	r3, [r7, #16]
 80025ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80025cc:	e066      	b.n	800269c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	6a39      	ldr	r1, [r7, #32]
 80025d2:	68f8      	ldr	r0, [r7, #12]
 80025d4:	f000 fd22 	bl	800301c <I2C_WaitOnTXEFlagUntilTimeout>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d00d      	beq.n	80025fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	d107      	bne.n	80025f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e06b      	b.n	80026d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fe:	781a      	ldrb	r2, [r3, #0]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800260a:	1c5a      	adds	r2, r3, #1
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002614:	b29b      	uxth	r3, r3
 8002616:	3b01      	subs	r3, #1
 8002618:	b29a      	uxth	r2, r3
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002622:	3b01      	subs	r3, #1
 8002624:	b29a      	uxth	r2, r3
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	695b      	ldr	r3, [r3, #20]
 8002630:	f003 0304 	and.w	r3, r3, #4
 8002634:	2b04      	cmp	r3, #4
 8002636:	d11b      	bne.n	8002670 <HAL_I2C_Master_Transmit+0x188>
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800263c:	2b00      	cmp	r3, #0
 800263e:	d017      	beq.n	8002670 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002644:	781a      	ldrb	r2, [r3, #0]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800265a:	b29b      	uxth	r3, r3
 800265c:	3b01      	subs	r3, #1
 800265e:	b29a      	uxth	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002668:	3b01      	subs	r3, #1
 800266a:	b29a      	uxth	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002670:	697a      	ldr	r2, [r7, #20]
 8002672:	6a39      	ldr	r1, [r7, #32]
 8002674:	68f8      	ldr	r0, [r7, #12]
 8002676:	f000 fd19 	bl	80030ac <I2C_WaitOnBTFFlagUntilTimeout>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d00d      	beq.n	800269c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002684:	2b04      	cmp	r3, #4
 8002686:	d107      	bne.n	8002698 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002696:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e01a      	b.n	80026d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d194      	bne.n	80025ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2220      	movs	r2, #32
 80026b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80026cc:	2300      	movs	r3, #0
 80026ce:	e000      	b.n	80026d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80026d0:	2302      	movs	r3, #2
  }
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3718      	adds	r7, #24
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	00100002 	.word	0x00100002
 80026e0:	ffff0000 	.word	0xffff0000

080026e4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b08c      	sub	sp, #48	@ 0x30
 80026e8:	af02      	add	r7, sp, #8
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	607a      	str	r2, [r7, #4]
 80026ee:	461a      	mov	r2, r3
 80026f0:	460b      	mov	r3, r1
 80026f2:	817b      	strh	r3, [r7, #10]
 80026f4:	4613      	mov	r3, r2
 80026f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80026f8:	f7ff fb16 	bl	8001d28 <HAL_GetTick>
 80026fc:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b20      	cmp	r3, #32
 8002708:	f040 8217 	bne.w	8002b3a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800270c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270e:	9300      	str	r3, [sp, #0]
 8002710:	2319      	movs	r3, #25
 8002712:	2201      	movs	r2, #1
 8002714:	497c      	ldr	r1, [pc, #496]	@ (8002908 <HAL_I2C_Master_Receive+0x224>)
 8002716:	68f8      	ldr	r0, [r7, #12]
 8002718:	f000 fb66 	bl	8002de8 <I2C_WaitOnFlagUntilTimeout>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002722:	2302      	movs	r3, #2
 8002724:	e20a      	b.n	8002b3c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800272c:	2b01      	cmp	r3, #1
 800272e:	d101      	bne.n	8002734 <HAL_I2C_Master_Receive+0x50>
 8002730:	2302      	movs	r3, #2
 8002732:	e203      	b.n	8002b3c <HAL_I2C_Master_Receive+0x458>
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b01      	cmp	r3, #1
 8002748:	d007      	beq.n	800275a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f042 0201 	orr.w	r2, r2, #1
 8002758:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002768:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2222      	movs	r2, #34	@ 0x22
 800276e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2210      	movs	r2, #16
 8002776:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2200      	movs	r2, #0
 800277e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	893a      	ldrh	r2, [r7, #8]
 800278a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002790:	b29a      	uxth	r2, r3
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	4a5c      	ldr	r2, [pc, #368]	@ (800290c <HAL_I2C_Master_Receive+0x228>)
 800279a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800279c:	8979      	ldrh	r1, [r7, #10]
 800279e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027a2:	68f8      	ldr	r0, [r7, #12]
 80027a4:	f000 fa52 	bl	8002c4c <I2C_MasterRequestRead>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e1c4      	b.n	8002b3c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d113      	bne.n	80027e2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027ba:	2300      	movs	r3, #0
 80027bc:	623b      	str	r3, [r7, #32]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	695b      	ldr	r3, [r3, #20]
 80027c4:	623b      	str	r3, [r7, #32]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	623b      	str	r3, [r7, #32]
 80027ce:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027de:	601a      	str	r2, [r3, #0]
 80027e0:	e198      	b.n	8002b14 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d11b      	bne.n	8002822 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027fa:	2300      	movs	r3, #0
 80027fc:	61fb      	str	r3, [r7, #28]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	695b      	ldr	r3, [r3, #20]
 8002804:	61fb      	str	r3, [r7, #28]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	61fb      	str	r3, [r7, #28]
 800280e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	e178      	b.n	8002b14 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002826:	2b02      	cmp	r3, #2
 8002828:	d11b      	bne.n	8002862 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002838:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002848:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800284a:	2300      	movs	r3, #0
 800284c:	61bb      	str	r3, [r7, #24]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	695b      	ldr	r3, [r3, #20]
 8002854:	61bb      	str	r3, [r7, #24]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	699b      	ldr	r3, [r3, #24]
 800285c:	61bb      	str	r3, [r7, #24]
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	e158      	b.n	8002b14 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002870:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002872:	2300      	movs	r3, #0
 8002874:	617b      	str	r3, [r7, #20]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	695b      	ldr	r3, [r3, #20]
 800287c:	617b      	str	r3, [r7, #20]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	617b      	str	r3, [r7, #20]
 8002886:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002888:	e144      	b.n	8002b14 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800288e:	2b03      	cmp	r3, #3
 8002890:	f200 80f1 	bhi.w	8002a76 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002898:	2b01      	cmp	r3, #1
 800289a:	d123      	bne.n	80028e4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800289c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800289e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	f000 fc4b 	bl	800313c <I2C_WaitOnRXNEFlagUntilTimeout>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e145      	b.n	8002b3c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	691a      	ldr	r2, [r3, #16]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ba:	b2d2      	uxtb	r2, r2
 80028bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c2:	1c5a      	adds	r2, r3, #1
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028cc:	3b01      	subs	r3, #1
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028d8:	b29b      	uxth	r3, r3
 80028da:	3b01      	subs	r3, #1
 80028dc:	b29a      	uxth	r2, r3
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80028e2:	e117      	b.n	8002b14 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d14e      	bne.n	800298a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80028ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ee:	9300      	str	r3, [sp, #0]
 80028f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028f2:	2200      	movs	r2, #0
 80028f4:	4906      	ldr	r1, [pc, #24]	@ (8002910 <HAL_I2C_Master_Receive+0x22c>)
 80028f6:	68f8      	ldr	r0, [r7, #12]
 80028f8:	f000 fa76 	bl	8002de8 <I2C_WaitOnFlagUntilTimeout>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d008      	beq.n	8002914 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e11a      	b.n	8002b3c <HAL_I2C_Master_Receive+0x458>
 8002906:	bf00      	nop
 8002908:	00100002 	.word	0x00100002
 800290c:	ffff0000 	.word	0xffff0000
 8002910:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002922:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	691a      	ldr	r2, [r3, #16]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800292e:	b2d2      	uxtb	r2, r2
 8002930:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002936:	1c5a      	adds	r2, r3, #1
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002940:	3b01      	subs	r3, #1
 8002942:	b29a      	uxth	r2, r3
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800294c:	b29b      	uxth	r3, r3
 800294e:	3b01      	subs	r3, #1
 8002950:	b29a      	uxth	r2, r3
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	691a      	ldr	r2, [r3, #16]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002960:	b2d2      	uxtb	r2, r2
 8002962:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002968:	1c5a      	adds	r2, r3, #1
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002972:	3b01      	subs	r3, #1
 8002974:	b29a      	uxth	r2, r3
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800297e:	b29b      	uxth	r3, r3
 8002980:	3b01      	subs	r3, #1
 8002982:	b29a      	uxth	r2, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002988:	e0c4      	b.n	8002b14 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800298a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002990:	2200      	movs	r2, #0
 8002992:	496c      	ldr	r1, [pc, #432]	@ (8002b44 <HAL_I2C_Master_Receive+0x460>)
 8002994:	68f8      	ldr	r0, [r7, #12]
 8002996:	f000 fa27 	bl	8002de8 <I2C_WaitOnFlagUntilTimeout>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e0cb      	b.n	8002b3c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	691a      	ldr	r2, [r3, #16]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029be:	b2d2      	uxtb	r2, r2
 80029c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c6:	1c5a      	adds	r2, r3, #1
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029d0:	3b01      	subs	r3, #1
 80029d2:	b29a      	uxth	r2, r3
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029dc:	b29b      	uxth	r3, r3
 80029de:	3b01      	subs	r3, #1
 80029e0:	b29a      	uxth	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e8:	9300      	str	r3, [sp, #0]
 80029ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029ec:	2200      	movs	r2, #0
 80029ee:	4955      	ldr	r1, [pc, #340]	@ (8002b44 <HAL_I2C_Master_Receive+0x460>)
 80029f0:	68f8      	ldr	r0, [r7, #12]
 80029f2:	f000 f9f9 	bl	8002de8 <I2C_WaitOnFlagUntilTimeout>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e09d      	b.n	8002b3c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	691a      	ldr	r2, [r3, #16]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a1a:	b2d2      	uxtb	r2, r2
 8002a1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a22:	1c5a      	adds	r2, r3, #1
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	691a      	ldr	r2, [r3, #16]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a4c:	b2d2      	uxtb	r2, r2
 8002a4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a54:	1c5a      	adds	r2, r3, #1
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	b29a      	uxth	r2, r3
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	3b01      	subs	r3, #1
 8002a6e:	b29a      	uxth	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002a74:	e04e      	b.n	8002b14 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a78:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002a7a:	68f8      	ldr	r0, [r7, #12]
 8002a7c:	f000 fb5e 	bl	800313c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e058      	b.n	8002b3c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	691a      	ldr	r2, [r3, #16]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a94:	b2d2      	uxtb	r2, r2
 8002a96:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a9c:	1c5a      	adds	r2, r3, #1
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	b29a      	uxth	r2, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ab2:	b29b      	uxth	r3, r3
 8002ab4:	3b01      	subs	r3, #1
 8002ab6:	b29a      	uxth	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	695b      	ldr	r3, [r3, #20]
 8002ac2:	f003 0304 	and.w	r3, r3, #4
 8002ac6:	2b04      	cmp	r3, #4
 8002ac8:	d124      	bne.n	8002b14 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ace:	2b03      	cmp	r3, #3
 8002ad0:	d107      	bne.n	8002ae2 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ae0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	691a      	ldr	r2, [r3, #16]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aec:	b2d2      	uxtb	r2, r2
 8002aee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af4:	1c5a      	adds	r2, r3, #1
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002afe:	3b01      	subs	r3, #1
 8002b00:	b29a      	uxth	r2, r3
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	3b01      	subs	r3, #1
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	f47f aeb6 	bne.w	800288a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2220      	movs	r2, #32
 8002b22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2200      	movs	r2, #0
 8002b32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002b36:	2300      	movs	r3, #0
 8002b38:	e000      	b.n	8002b3c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002b3a:	2302      	movs	r3, #2
  }
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3728      	adds	r7, #40	@ 0x28
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	00010004 	.word	0x00010004

08002b48 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b088      	sub	sp, #32
 8002b4c:	af02      	add	r7, sp, #8
 8002b4e:	60f8      	str	r0, [r7, #12]
 8002b50:	607a      	str	r2, [r7, #4]
 8002b52:	603b      	str	r3, [r7, #0]
 8002b54:	460b      	mov	r3, r1
 8002b56:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b5c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	2b08      	cmp	r3, #8
 8002b62:	d006      	beq.n	8002b72 <I2C_MasterRequestWrite+0x2a>
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d003      	beq.n	8002b72 <I2C_MasterRequestWrite+0x2a>
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002b70:	d108      	bne.n	8002b84 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b80:	601a      	str	r2, [r3, #0]
 8002b82:	e00b      	b.n	8002b9c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b88:	2b12      	cmp	r3, #18
 8002b8a:	d107      	bne.n	8002b9c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b9a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	9300      	str	r3, [sp, #0]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ba8:	68f8      	ldr	r0, [r7, #12]
 8002baa:	f000 f91d 	bl	8002de8 <I2C_WaitOnFlagUntilTimeout>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00d      	beq.n	8002bd0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bc2:	d103      	bne.n	8002bcc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e035      	b.n	8002c3c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	691b      	ldr	r3, [r3, #16]
 8002bd4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002bd8:	d108      	bne.n	8002bec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002bda:	897b      	ldrh	r3, [r7, #10]
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	461a      	mov	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002be8:	611a      	str	r2, [r3, #16]
 8002bea:	e01b      	b.n	8002c24 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002bec:	897b      	ldrh	r3, [r7, #10]
 8002bee:	11db      	asrs	r3, r3, #7
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	f003 0306 	and.w	r3, r3, #6
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	f063 030f 	orn	r3, r3, #15
 8002bfc:	b2da      	uxtb	r2, r3
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	490e      	ldr	r1, [pc, #56]	@ (8002c44 <I2C_MasterRequestWrite+0xfc>)
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f000 f966 	bl	8002edc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d001      	beq.n	8002c1a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e010      	b.n	8002c3c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002c1a:	897b      	ldrh	r3, [r7, #10]
 8002c1c:	b2da      	uxtb	r2, r3
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	4907      	ldr	r1, [pc, #28]	@ (8002c48 <I2C_MasterRequestWrite+0x100>)
 8002c2a:	68f8      	ldr	r0, [r7, #12]
 8002c2c:	f000 f956 	bl	8002edc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d001      	beq.n	8002c3a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e000      	b.n	8002c3c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002c3a:	2300      	movs	r3, #0
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3718      	adds	r7, #24
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	00010008 	.word	0x00010008
 8002c48:	00010002 	.word	0x00010002

08002c4c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b088      	sub	sp, #32
 8002c50:	af02      	add	r7, sp, #8
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	607a      	str	r2, [r7, #4]
 8002c56:	603b      	str	r3, [r7, #0]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c60:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002c70:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	2b08      	cmp	r3, #8
 8002c76:	d006      	beq.n	8002c86 <I2C_MasterRequestRead+0x3a>
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d003      	beq.n	8002c86 <I2C_MasterRequestRead+0x3a>
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002c84:	d108      	bne.n	8002c98 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c94:	601a      	str	r2, [r3, #0]
 8002c96:	e00b      	b.n	8002cb0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9c:	2b11      	cmp	r3, #17
 8002c9e:	d107      	bne.n	8002cb0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002cae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	9300      	str	r3, [sp, #0]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002cbc:	68f8      	ldr	r0, [r7, #12]
 8002cbe:	f000 f893 	bl	8002de8 <I2C_WaitOnFlagUntilTimeout>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d00d      	beq.n	8002ce4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cd6:	d103      	bne.n	8002ce0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cde:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e079      	b.n	8002dd8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	691b      	ldr	r3, [r3, #16]
 8002ce8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002cec:	d108      	bne.n	8002d00 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002cee:	897b      	ldrh	r3, [r7, #10]
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	f043 0301 	orr.w	r3, r3, #1
 8002cf6:	b2da      	uxtb	r2, r3
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	611a      	str	r2, [r3, #16]
 8002cfe:	e05f      	b.n	8002dc0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002d00:	897b      	ldrh	r3, [r7, #10]
 8002d02:	11db      	asrs	r3, r3, #7
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	f003 0306 	and.w	r3, r3, #6
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	f063 030f 	orn	r3, r3, #15
 8002d10:	b2da      	uxtb	r2, r3
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	4930      	ldr	r1, [pc, #192]	@ (8002de0 <I2C_MasterRequestRead+0x194>)
 8002d1e:	68f8      	ldr	r0, [r7, #12]
 8002d20:	f000 f8dc 	bl	8002edc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e054      	b.n	8002dd8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002d2e:	897b      	ldrh	r3, [r7, #10]
 8002d30:	b2da      	uxtb	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	4929      	ldr	r1, [pc, #164]	@ (8002de4 <I2C_MasterRequestRead+0x198>)
 8002d3e:	68f8      	ldr	r0, [r7, #12]
 8002d40:	f000 f8cc 	bl	8002edc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e044      	b.n	8002dd8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d4e:	2300      	movs	r3, #0
 8002d50:	613b      	str	r3, [r7, #16]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	613b      	str	r3, [r7, #16]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	613b      	str	r3, [r7, #16]
 8002d62:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d72:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	9300      	str	r3, [sp, #0]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002d80:	68f8      	ldr	r0, [r7, #12]
 8002d82:	f000 f831 	bl	8002de8 <I2C_WaitOnFlagUntilTimeout>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d00d      	beq.n	8002da8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d9a:	d103      	bne.n	8002da4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002da2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e017      	b.n	8002dd8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002da8:	897b      	ldrh	r3, [r7, #10]
 8002daa:	11db      	asrs	r3, r3, #7
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	f003 0306 	and.w	r3, r3, #6
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	f063 030e 	orn	r3, r3, #14
 8002db8:	b2da      	uxtb	r2, r3
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	4907      	ldr	r1, [pc, #28]	@ (8002de4 <I2C_MasterRequestRead+0x198>)
 8002dc6:	68f8      	ldr	r0, [r7, #12]
 8002dc8:	f000 f888 	bl	8002edc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d001      	beq.n	8002dd6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e000      	b.n	8002dd8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3718      	adds	r7, #24
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	00010008 	.word	0x00010008
 8002de4:	00010002 	.word	0x00010002

08002de8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	603b      	str	r3, [r7, #0]
 8002df4:	4613      	mov	r3, r2
 8002df6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002df8:	e048      	b.n	8002e8c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e00:	d044      	beq.n	8002e8c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e02:	f7fe ff91 	bl	8001d28 <HAL_GetTick>
 8002e06:	4602      	mov	r2, r0
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d302      	bcc.n	8002e18 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d139      	bne.n	8002e8c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	0c1b      	lsrs	r3, r3, #16
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d10d      	bne.n	8002e3e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	695b      	ldr	r3, [r3, #20]
 8002e28:	43da      	mvns	r2, r3
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	bf0c      	ite	eq
 8002e34:	2301      	moveq	r3, #1
 8002e36:	2300      	movne	r3, #0
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	e00c      	b.n	8002e58 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	699b      	ldr	r3, [r3, #24]
 8002e44:	43da      	mvns	r2, r3
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	bf0c      	ite	eq
 8002e50:	2301      	moveq	r3, #1
 8002e52:	2300      	movne	r3, #0
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	461a      	mov	r2, r3
 8002e58:	79fb      	ldrb	r3, [r7, #7]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d116      	bne.n	8002e8c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2200      	movs	r2, #0
 8002e62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2220      	movs	r2, #32
 8002e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e78:	f043 0220 	orr.w	r2, r3, #32
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e023      	b.n	8002ed4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	0c1b      	lsrs	r3, r3, #16
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d10d      	bne.n	8002eb2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	695b      	ldr	r3, [r3, #20]
 8002e9c:	43da      	mvns	r2, r3
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	bf0c      	ite	eq
 8002ea8:	2301      	moveq	r3, #1
 8002eaa:	2300      	movne	r3, #0
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	461a      	mov	r2, r3
 8002eb0:	e00c      	b.n	8002ecc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	43da      	mvns	r2, r3
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	bf0c      	ite	eq
 8002ec4:	2301      	moveq	r3, #1
 8002ec6:	2300      	movne	r3, #0
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	461a      	mov	r2, r3
 8002ecc:	79fb      	ldrb	r3, [r7, #7]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d093      	beq.n	8002dfa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ed2:	2300      	movs	r3, #0
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3710      	adds	r7, #16
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
 8002ee8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002eea:	e071      	b.n	8002fd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002efa:	d123      	bne.n	8002f44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f0a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2220      	movs	r2, #32
 8002f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2200      	movs	r2, #0
 8002f28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f30:	f043 0204 	orr.w	r2, r3, #4
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e067      	b.n	8003014 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f4a:	d041      	beq.n	8002fd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f4c:	f7fe feec 	bl	8001d28 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d302      	bcc.n	8002f62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d136      	bne.n	8002fd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	0c1b      	lsrs	r3, r3, #16
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d10c      	bne.n	8002f86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	695b      	ldr	r3, [r3, #20]
 8002f72:	43da      	mvns	r2, r3
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	4013      	ands	r3, r2
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	bf14      	ite	ne
 8002f7e:	2301      	movne	r3, #1
 8002f80:	2300      	moveq	r3, #0
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	e00b      	b.n	8002f9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	43da      	mvns	r2, r3
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	4013      	ands	r3, r2
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	bf14      	ite	ne
 8002f98:	2301      	movne	r3, #1
 8002f9a:	2300      	moveq	r3, #0
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d016      	beq.n	8002fd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2220      	movs	r2, #32
 8002fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fbc:	f043 0220 	orr.w	r2, r3, #32
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e021      	b.n	8003014 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	0c1b      	lsrs	r3, r3, #16
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d10c      	bne.n	8002ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	695b      	ldr	r3, [r3, #20]
 8002fe0:	43da      	mvns	r2, r3
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	bf14      	ite	ne
 8002fec:	2301      	movne	r3, #1
 8002fee:	2300      	moveq	r3, #0
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	e00b      	b.n	800300c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	43da      	mvns	r2, r3
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	4013      	ands	r3, r2
 8003000:	b29b      	uxth	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	bf14      	ite	ne
 8003006:	2301      	movne	r3, #1
 8003008:	2300      	moveq	r3, #0
 800300a:	b2db      	uxtb	r3, r3
 800300c:	2b00      	cmp	r3, #0
 800300e:	f47f af6d 	bne.w	8002eec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003028:	e034      	b.n	8003094 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f000 f8e3 	bl	80031f6 <I2C_IsAcknowledgeFailed>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e034      	b.n	80030a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003040:	d028      	beq.n	8003094 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003042:	f7fe fe71 	bl	8001d28 <HAL_GetTick>
 8003046:	4602      	mov	r2, r0
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	68ba      	ldr	r2, [r7, #8]
 800304e:	429a      	cmp	r2, r3
 8003050:	d302      	bcc.n	8003058 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d11d      	bne.n	8003094 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	695b      	ldr	r3, [r3, #20]
 800305e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003062:	2b80      	cmp	r3, #128	@ 0x80
 8003064:	d016      	beq.n	8003094 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2200      	movs	r2, #0
 800306a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2220      	movs	r2, #32
 8003070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003080:	f043 0220 	orr.w	r2, r3, #32
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2200      	movs	r2, #0
 800308c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e007      	b.n	80030a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800309e:	2b80      	cmp	r3, #128	@ 0x80
 80030a0:	d1c3      	bne.n	800302a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3710      	adds	r7, #16
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}

080030ac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	60b9      	str	r1, [r7, #8]
 80030b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80030b8:	e034      	b.n	8003124 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80030ba:	68f8      	ldr	r0, [r7, #12]
 80030bc:	f000 f89b 	bl	80031f6 <I2C_IsAcknowledgeFailed>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e034      	b.n	8003134 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030d0:	d028      	beq.n	8003124 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030d2:	f7fe fe29 	bl	8001d28 <HAL_GetTick>
 80030d6:	4602      	mov	r2, r0
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	68ba      	ldr	r2, [r7, #8]
 80030de:	429a      	cmp	r2, r3
 80030e0:	d302      	bcc.n	80030e8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d11d      	bne.n	8003124 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	695b      	ldr	r3, [r3, #20]
 80030ee:	f003 0304 	and.w	r3, r3, #4
 80030f2:	2b04      	cmp	r3, #4
 80030f4:	d016      	beq.n	8003124 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2200      	movs	r2, #0
 80030fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2220      	movs	r2, #32
 8003100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003110:	f043 0220 	orr.w	r2, r3, #32
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e007      	b.n	8003134 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	695b      	ldr	r3, [r3, #20]
 800312a:	f003 0304 	and.w	r3, r3, #4
 800312e:	2b04      	cmp	r3, #4
 8003130:	d1c3      	bne.n	80030ba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003132:	2300      	movs	r3, #0
}
 8003134:	4618      	mov	r0, r3
 8003136:	3710      	adds	r7, #16
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	60b9      	str	r1, [r7, #8]
 8003146:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003148:	e049      	b.n	80031de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	695b      	ldr	r3, [r3, #20]
 8003150:	f003 0310 	and.w	r3, r3, #16
 8003154:	2b10      	cmp	r3, #16
 8003156:	d119      	bne.n	800318c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f06f 0210 	mvn.w	r2, #16
 8003160:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2200      	movs	r2, #0
 8003166:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2220      	movs	r2, #32
 800316c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2200      	movs	r2, #0
 8003184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e030      	b.n	80031ee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800318c:	f7fe fdcc 	bl	8001d28 <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	68ba      	ldr	r2, [r7, #8]
 8003198:	429a      	cmp	r2, r3
 800319a:	d302      	bcc.n	80031a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d11d      	bne.n	80031de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	695b      	ldr	r3, [r3, #20]
 80031a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031ac:	2b40      	cmp	r3, #64	@ 0x40
 80031ae:	d016      	beq.n	80031de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2220      	movs	r2, #32
 80031ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ca:	f043 0220 	orr.w	r2, r3, #32
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e007      	b.n	80031ee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	695b      	ldr	r3, [r3, #20]
 80031e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031e8:	2b40      	cmp	r3, #64	@ 0x40
 80031ea:	d1ae      	bne.n	800314a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}

080031f6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80031f6:	b480      	push	{r7}
 80031f8:	b083      	sub	sp, #12
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	695b      	ldr	r3, [r3, #20]
 8003204:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003208:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800320c:	d11b      	bne.n	8003246 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003216:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2220      	movs	r2, #32
 8003222:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003232:	f043 0204 	orr.w	r2, r3, #4
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e000      	b.n	8003248 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003246:	2300      	movs	r3, #0
}
 8003248:	4618      	mov	r0, r3
 800324a:	370c      	adds	r7, #12
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr

08003254 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d101      	bne.n	8003268 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e0cc      	b.n	8003402 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003268:	4b68      	ldr	r3, [pc, #416]	@ (800340c <HAL_RCC_ClockConfig+0x1b8>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 030f 	and.w	r3, r3, #15
 8003270:	683a      	ldr	r2, [r7, #0]
 8003272:	429a      	cmp	r2, r3
 8003274:	d90c      	bls.n	8003290 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003276:	4b65      	ldr	r3, [pc, #404]	@ (800340c <HAL_RCC_ClockConfig+0x1b8>)
 8003278:	683a      	ldr	r2, [r7, #0]
 800327a:	b2d2      	uxtb	r2, r2
 800327c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800327e:	4b63      	ldr	r3, [pc, #396]	@ (800340c <HAL_RCC_ClockConfig+0x1b8>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 030f 	and.w	r3, r3, #15
 8003286:	683a      	ldr	r2, [r7, #0]
 8003288:	429a      	cmp	r2, r3
 800328a:	d001      	beq.n	8003290 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e0b8      	b.n	8003402 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0302 	and.w	r3, r3, #2
 8003298:	2b00      	cmp	r3, #0
 800329a:	d020      	beq.n	80032de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0304 	and.w	r3, r3, #4
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d005      	beq.n	80032b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032a8:	4b59      	ldr	r3, [pc, #356]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	4a58      	ldr	r2, [pc, #352]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80032ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80032b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0308 	and.w	r3, r3, #8
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d005      	beq.n	80032cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032c0:	4b53      	ldr	r3, [pc, #332]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	4a52      	ldr	r2, [pc, #328]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80032c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80032ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032cc:	4b50      	ldr	r3, [pc, #320]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	494d      	ldr	r1, [pc, #308]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80032da:	4313      	orrs	r3, r2
 80032dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0301 	and.w	r3, r3, #1
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d044      	beq.n	8003374 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d107      	bne.n	8003302 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032f2:	4b47      	ldr	r3, [pc, #284]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d119      	bne.n	8003332 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e07f      	b.n	8003402 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	2b02      	cmp	r3, #2
 8003308:	d003      	beq.n	8003312 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800330e:	2b03      	cmp	r3, #3
 8003310:	d107      	bne.n	8003322 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003312:	4b3f      	ldr	r3, [pc, #252]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d109      	bne.n	8003332 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e06f      	b.n	8003402 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003322:	4b3b      	ldr	r3, [pc, #236]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d101      	bne.n	8003332 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e067      	b.n	8003402 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003332:	4b37      	ldr	r3, [pc, #220]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	f023 0203 	bic.w	r2, r3, #3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	4934      	ldr	r1, [pc, #208]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 8003340:	4313      	orrs	r3, r2
 8003342:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003344:	f7fe fcf0 	bl	8001d28 <HAL_GetTick>
 8003348:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800334a:	e00a      	b.n	8003362 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800334c:	f7fe fcec 	bl	8001d28 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	f241 3288 	movw	r2, #5000	@ 0x1388
 800335a:	4293      	cmp	r3, r2
 800335c:	d901      	bls.n	8003362 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e04f      	b.n	8003402 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003362:	4b2b      	ldr	r3, [pc, #172]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f003 020c 	and.w	r2, r3, #12
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	429a      	cmp	r2, r3
 8003372:	d1eb      	bne.n	800334c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003374:	4b25      	ldr	r3, [pc, #148]	@ (800340c <HAL_RCC_ClockConfig+0x1b8>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 030f 	and.w	r3, r3, #15
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	429a      	cmp	r2, r3
 8003380:	d20c      	bcs.n	800339c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003382:	4b22      	ldr	r3, [pc, #136]	@ (800340c <HAL_RCC_ClockConfig+0x1b8>)
 8003384:	683a      	ldr	r2, [r7, #0]
 8003386:	b2d2      	uxtb	r2, r2
 8003388:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800338a:	4b20      	ldr	r3, [pc, #128]	@ (800340c <HAL_RCC_ClockConfig+0x1b8>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 030f 	and.w	r3, r3, #15
 8003392:	683a      	ldr	r2, [r7, #0]
 8003394:	429a      	cmp	r2, r3
 8003396:	d001      	beq.n	800339c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e032      	b.n	8003402 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0304 	and.w	r3, r3, #4
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d008      	beq.n	80033ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033a8:	4b19      	ldr	r3, [pc, #100]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	4916      	ldr	r1, [pc, #88]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0308 	and.w	r3, r3, #8
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d009      	beq.n	80033da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033c6:	4b12      	ldr	r3, [pc, #72]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	00db      	lsls	r3, r3, #3
 80033d4:	490e      	ldr	r1, [pc, #56]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80033da:	f000 f887 	bl	80034ec <HAL_RCC_GetSysClockFreq>
 80033de:	4602      	mov	r2, r0
 80033e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	091b      	lsrs	r3, r3, #4
 80033e6:	f003 030f 	and.w	r3, r3, #15
 80033ea:	490a      	ldr	r1, [pc, #40]	@ (8003414 <HAL_RCC_ClockConfig+0x1c0>)
 80033ec:	5ccb      	ldrb	r3, [r1, r3]
 80033ee:	fa22 f303 	lsr.w	r3, r2, r3
 80033f2:	4a09      	ldr	r2, [pc, #36]	@ (8003418 <HAL_RCC_ClockConfig+0x1c4>)
 80033f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80033f6:	4b09      	ldr	r3, [pc, #36]	@ (800341c <HAL_RCC_ClockConfig+0x1c8>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7fe f9ea 	bl	80017d4 <HAL_InitTick>

  return HAL_OK;
 8003400:	2300      	movs	r3, #0
}
 8003402:	4618      	mov	r0, r3
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	40023c00 	.word	0x40023c00
 8003410:	40023800 	.word	0x40023800
 8003414:	0800b278 	.word	0x0800b278
 8003418:	20000368 	.word	0x20000368
 800341c:	2000036c 	.word	0x2000036c

08003420 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003420:	b480      	push	{r7}
 8003422:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003424:	4b03      	ldr	r3, [pc, #12]	@ (8003434 <HAL_RCC_GetHCLKFreq+0x14>)
 8003426:	681b      	ldr	r3, [r3, #0]
}
 8003428:	4618      	mov	r0, r3
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr
 8003432:	bf00      	nop
 8003434:	20000368 	.word	0x20000368

08003438 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800343c:	f7ff fff0 	bl	8003420 <HAL_RCC_GetHCLKFreq>
 8003440:	4602      	mov	r2, r0
 8003442:	4b05      	ldr	r3, [pc, #20]	@ (8003458 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	0a9b      	lsrs	r3, r3, #10
 8003448:	f003 0307 	and.w	r3, r3, #7
 800344c:	4903      	ldr	r1, [pc, #12]	@ (800345c <HAL_RCC_GetPCLK1Freq+0x24>)
 800344e:	5ccb      	ldrb	r3, [r1, r3]
 8003450:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003454:	4618      	mov	r0, r3
 8003456:	bd80      	pop	{r7, pc}
 8003458:	40023800 	.word	0x40023800
 800345c:	0800b288 	.word	0x0800b288

08003460 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003464:	f7ff ffdc 	bl	8003420 <HAL_RCC_GetHCLKFreq>
 8003468:	4602      	mov	r2, r0
 800346a:	4b05      	ldr	r3, [pc, #20]	@ (8003480 <HAL_RCC_GetPCLK2Freq+0x20>)
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	0b5b      	lsrs	r3, r3, #13
 8003470:	f003 0307 	and.w	r3, r3, #7
 8003474:	4903      	ldr	r1, [pc, #12]	@ (8003484 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003476:	5ccb      	ldrb	r3, [r1, r3]
 8003478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800347c:	4618      	mov	r0, r3
 800347e:	bd80      	pop	{r7, pc}
 8003480:	40023800 	.word	0x40023800
 8003484:	0800b288 	.word	0x0800b288

08003488 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	220f      	movs	r2, #15
 8003496:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003498:	4b12      	ldr	r3, [pc, #72]	@ (80034e4 <HAL_RCC_GetClockConfig+0x5c>)
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	f003 0203 	and.w	r2, r3, #3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80034a4:	4b0f      	ldr	r3, [pc, #60]	@ (80034e4 <HAL_RCC_GetClockConfig+0x5c>)
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80034b0:	4b0c      	ldr	r3, [pc, #48]	@ (80034e4 <HAL_RCC_GetClockConfig+0x5c>)
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80034bc:	4b09      	ldr	r3, [pc, #36]	@ (80034e4 <HAL_RCC_GetClockConfig+0x5c>)
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	08db      	lsrs	r3, r3, #3
 80034c2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80034ca:	4b07      	ldr	r3, [pc, #28]	@ (80034e8 <HAL_RCC_GetClockConfig+0x60>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 020f 	and.w	r2, r3, #15
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	601a      	str	r2, [r3, #0]
}
 80034d6:	bf00      	nop
 80034d8:	370c      	adds	r7, #12
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	40023800 	.word	0x40023800
 80034e8:	40023c00 	.word	0x40023c00

080034ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034f0:	b0ae      	sub	sp, #184	@ 0xb8
 80034f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80034f4:	2300      	movs	r3, #0
 80034f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80034fa:	2300      	movs	r3, #0
 80034fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003500:	2300      	movs	r3, #0
 8003502:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003506:	2300      	movs	r3, #0
 8003508:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800350c:	2300      	movs	r3, #0
 800350e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003512:	4bcb      	ldr	r3, [pc, #812]	@ (8003840 <HAL_RCC_GetSysClockFreq+0x354>)
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f003 030c 	and.w	r3, r3, #12
 800351a:	2b0c      	cmp	r3, #12
 800351c:	f200 8206 	bhi.w	800392c <HAL_RCC_GetSysClockFreq+0x440>
 8003520:	a201      	add	r2, pc, #4	@ (adr r2, 8003528 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003526:	bf00      	nop
 8003528:	0800355d 	.word	0x0800355d
 800352c:	0800392d 	.word	0x0800392d
 8003530:	0800392d 	.word	0x0800392d
 8003534:	0800392d 	.word	0x0800392d
 8003538:	08003565 	.word	0x08003565
 800353c:	0800392d 	.word	0x0800392d
 8003540:	0800392d 	.word	0x0800392d
 8003544:	0800392d 	.word	0x0800392d
 8003548:	0800356d 	.word	0x0800356d
 800354c:	0800392d 	.word	0x0800392d
 8003550:	0800392d 	.word	0x0800392d
 8003554:	0800392d 	.word	0x0800392d
 8003558:	0800375d 	.word	0x0800375d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800355c:	4bb9      	ldr	r3, [pc, #740]	@ (8003844 <HAL_RCC_GetSysClockFreq+0x358>)
 800355e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003562:	e1e7      	b.n	8003934 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003564:	4bb8      	ldr	r3, [pc, #736]	@ (8003848 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003566:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800356a:	e1e3      	b.n	8003934 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800356c:	4bb4      	ldr	r3, [pc, #720]	@ (8003840 <HAL_RCC_GetSysClockFreq+0x354>)
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003574:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003578:	4bb1      	ldr	r3, [pc, #708]	@ (8003840 <HAL_RCC_GetSysClockFreq+0x354>)
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003580:	2b00      	cmp	r3, #0
 8003582:	d071      	beq.n	8003668 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003584:	4bae      	ldr	r3, [pc, #696]	@ (8003840 <HAL_RCC_GetSysClockFreq+0x354>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	099b      	lsrs	r3, r3, #6
 800358a:	2200      	movs	r2, #0
 800358c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003590:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003594:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003598:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800359c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80035a0:	2300      	movs	r3, #0
 80035a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80035a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80035aa:	4622      	mov	r2, r4
 80035ac:	462b      	mov	r3, r5
 80035ae:	f04f 0000 	mov.w	r0, #0
 80035b2:	f04f 0100 	mov.w	r1, #0
 80035b6:	0159      	lsls	r1, r3, #5
 80035b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035bc:	0150      	lsls	r0, r2, #5
 80035be:	4602      	mov	r2, r0
 80035c0:	460b      	mov	r3, r1
 80035c2:	4621      	mov	r1, r4
 80035c4:	1a51      	subs	r1, r2, r1
 80035c6:	6439      	str	r1, [r7, #64]	@ 0x40
 80035c8:	4629      	mov	r1, r5
 80035ca:	eb63 0301 	sbc.w	r3, r3, r1
 80035ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80035d0:	f04f 0200 	mov.w	r2, #0
 80035d4:	f04f 0300 	mov.w	r3, #0
 80035d8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80035dc:	4649      	mov	r1, r9
 80035de:	018b      	lsls	r3, r1, #6
 80035e0:	4641      	mov	r1, r8
 80035e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80035e6:	4641      	mov	r1, r8
 80035e8:	018a      	lsls	r2, r1, #6
 80035ea:	4641      	mov	r1, r8
 80035ec:	1a51      	subs	r1, r2, r1
 80035ee:	63b9      	str	r1, [r7, #56]	@ 0x38
 80035f0:	4649      	mov	r1, r9
 80035f2:	eb63 0301 	sbc.w	r3, r3, r1
 80035f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80035f8:	f04f 0200 	mov.w	r2, #0
 80035fc:	f04f 0300 	mov.w	r3, #0
 8003600:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003604:	4649      	mov	r1, r9
 8003606:	00cb      	lsls	r3, r1, #3
 8003608:	4641      	mov	r1, r8
 800360a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800360e:	4641      	mov	r1, r8
 8003610:	00ca      	lsls	r2, r1, #3
 8003612:	4610      	mov	r0, r2
 8003614:	4619      	mov	r1, r3
 8003616:	4603      	mov	r3, r0
 8003618:	4622      	mov	r2, r4
 800361a:	189b      	adds	r3, r3, r2
 800361c:	633b      	str	r3, [r7, #48]	@ 0x30
 800361e:	462b      	mov	r3, r5
 8003620:	460a      	mov	r2, r1
 8003622:	eb42 0303 	adc.w	r3, r2, r3
 8003626:	637b      	str	r3, [r7, #52]	@ 0x34
 8003628:	f04f 0200 	mov.w	r2, #0
 800362c:	f04f 0300 	mov.w	r3, #0
 8003630:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003634:	4629      	mov	r1, r5
 8003636:	024b      	lsls	r3, r1, #9
 8003638:	4621      	mov	r1, r4
 800363a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800363e:	4621      	mov	r1, r4
 8003640:	024a      	lsls	r2, r1, #9
 8003642:	4610      	mov	r0, r2
 8003644:	4619      	mov	r1, r3
 8003646:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800364a:	2200      	movs	r2, #0
 800364c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003650:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003654:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003658:	f7fd fb36 	bl	8000cc8 <__aeabi_uldivmod>
 800365c:	4602      	mov	r2, r0
 800365e:	460b      	mov	r3, r1
 8003660:	4613      	mov	r3, r2
 8003662:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003666:	e067      	b.n	8003738 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003668:	4b75      	ldr	r3, [pc, #468]	@ (8003840 <HAL_RCC_GetSysClockFreq+0x354>)
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	099b      	lsrs	r3, r3, #6
 800366e:	2200      	movs	r2, #0
 8003670:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003674:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003678:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800367c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003680:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003682:	2300      	movs	r3, #0
 8003684:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003686:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800368a:	4622      	mov	r2, r4
 800368c:	462b      	mov	r3, r5
 800368e:	f04f 0000 	mov.w	r0, #0
 8003692:	f04f 0100 	mov.w	r1, #0
 8003696:	0159      	lsls	r1, r3, #5
 8003698:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800369c:	0150      	lsls	r0, r2, #5
 800369e:	4602      	mov	r2, r0
 80036a0:	460b      	mov	r3, r1
 80036a2:	4621      	mov	r1, r4
 80036a4:	1a51      	subs	r1, r2, r1
 80036a6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80036a8:	4629      	mov	r1, r5
 80036aa:	eb63 0301 	sbc.w	r3, r3, r1
 80036ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036b0:	f04f 0200 	mov.w	r2, #0
 80036b4:	f04f 0300 	mov.w	r3, #0
 80036b8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80036bc:	4649      	mov	r1, r9
 80036be:	018b      	lsls	r3, r1, #6
 80036c0:	4641      	mov	r1, r8
 80036c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80036c6:	4641      	mov	r1, r8
 80036c8:	018a      	lsls	r2, r1, #6
 80036ca:	4641      	mov	r1, r8
 80036cc:	ebb2 0a01 	subs.w	sl, r2, r1
 80036d0:	4649      	mov	r1, r9
 80036d2:	eb63 0b01 	sbc.w	fp, r3, r1
 80036d6:	f04f 0200 	mov.w	r2, #0
 80036da:	f04f 0300 	mov.w	r3, #0
 80036de:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80036e2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80036e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80036ea:	4692      	mov	sl, r2
 80036ec:	469b      	mov	fp, r3
 80036ee:	4623      	mov	r3, r4
 80036f0:	eb1a 0303 	adds.w	r3, sl, r3
 80036f4:	623b      	str	r3, [r7, #32]
 80036f6:	462b      	mov	r3, r5
 80036f8:	eb4b 0303 	adc.w	r3, fp, r3
 80036fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80036fe:	f04f 0200 	mov.w	r2, #0
 8003702:	f04f 0300 	mov.w	r3, #0
 8003706:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800370a:	4629      	mov	r1, r5
 800370c:	028b      	lsls	r3, r1, #10
 800370e:	4621      	mov	r1, r4
 8003710:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003714:	4621      	mov	r1, r4
 8003716:	028a      	lsls	r2, r1, #10
 8003718:	4610      	mov	r0, r2
 800371a:	4619      	mov	r1, r3
 800371c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003720:	2200      	movs	r2, #0
 8003722:	673b      	str	r3, [r7, #112]	@ 0x70
 8003724:	677a      	str	r2, [r7, #116]	@ 0x74
 8003726:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800372a:	f7fd facd 	bl	8000cc8 <__aeabi_uldivmod>
 800372e:	4602      	mov	r2, r0
 8003730:	460b      	mov	r3, r1
 8003732:	4613      	mov	r3, r2
 8003734:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003738:	4b41      	ldr	r3, [pc, #260]	@ (8003840 <HAL_RCC_GetSysClockFreq+0x354>)
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	0c1b      	lsrs	r3, r3, #16
 800373e:	f003 0303 	and.w	r3, r3, #3
 8003742:	3301      	adds	r3, #1
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800374a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800374e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003752:	fbb2 f3f3 	udiv	r3, r2, r3
 8003756:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800375a:	e0eb      	b.n	8003934 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800375c:	4b38      	ldr	r3, [pc, #224]	@ (8003840 <HAL_RCC_GetSysClockFreq+0x354>)
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003764:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003768:	4b35      	ldr	r3, [pc, #212]	@ (8003840 <HAL_RCC_GetSysClockFreq+0x354>)
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d06b      	beq.n	800384c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003774:	4b32      	ldr	r3, [pc, #200]	@ (8003840 <HAL_RCC_GetSysClockFreq+0x354>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	099b      	lsrs	r3, r3, #6
 800377a:	2200      	movs	r2, #0
 800377c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800377e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003780:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003782:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003786:	663b      	str	r3, [r7, #96]	@ 0x60
 8003788:	2300      	movs	r3, #0
 800378a:	667b      	str	r3, [r7, #100]	@ 0x64
 800378c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003790:	4622      	mov	r2, r4
 8003792:	462b      	mov	r3, r5
 8003794:	f04f 0000 	mov.w	r0, #0
 8003798:	f04f 0100 	mov.w	r1, #0
 800379c:	0159      	lsls	r1, r3, #5
 800379e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037a2:	0150      	lsls	r0, r2, #5
 80037a4:	4602      	mov	r2, r0
 80037a6:	460b      	mov	r3, r1
 80037a8:	4621      	mov	r1, r4
 80037aa:	1a51      	subs	r1, r2, r1
 80037ac:	61b9      	str	r1, [r7, #24]
 80037ae:	4629      	mov	r1, r5
 80037b0:	eb63 0301 	sbc.w	r3, r3, r1
 80037b4:	61fb      	str	r3, [r7, #28]
 80037b6:	f04f 0200 	mov.w	r2, #0
 80037ba:	f04f 0300 	mov.w	r3, #0
 80037be:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80037c2:	4659      	mov	r1, fp
 80037c4:	018b      	lsls	r3, r1, #6
 80037c6:	4651      	mov	r1, sl
 80037c8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80037cc:	4651      	mov	r1, sl
 80037ce:	018a      	lsls	r2, r1, #6
 80037d0:	4651      	mov	r1, sl
 80037d2:	ebb2 0801 	subs.w	r8, r2, r1
 80037d6:	4659      	mov	r1, fp
 80037d8:	eb63 0901 	sbc.w	r9, r3, r1
 80037dc:	f04f 0200 	mov.w	r2, #0
 80037e0:	f04f 0300 	mov.w	r3, #0
 80037e4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037e8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037ec:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80037f0:	4690      	mov	r8, r2
 80037f2:	4699      	mov	r9, r3
 80037f4:	4623      	mov	r3, r4
 80037f6:	eb18 0303 	adds.w	r3, r8, r3
 80037fa:	613b      	str	r3, [r7, #16]
 80037fc:	462b      	mov	r3, r5
 80037fe:	eb49 0303 	adc.w	r3, r9, r3
 8003802:	617b      	str	r3, [r7, #20]
 8003804:	f04f 0200 	mov.w	r2, #0
 8003808:	f04f 0300 	mov.w	r3, #0
 800380c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003810:	4629      	mov	r1, r5
 8003812:	024b      	lsls	r3, r1, #9
 8003814:	4621      	mov	r1, r4
 8003816:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800381a:	4621      	mov	r1, r4
 800381c:	024a      	lsls	r2, r1, #9
 800381e:	4610      	mov	r0, r2
 8003820:	4619      	mov	r1, r3
 8003822:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003826:	2200      	movs	r2, #0
 8003828:	65bb      	str	r3, [r7, #88]	@ 0x58
 800382a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800382c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003830:	f7fd fa4a 	bl	8000cc8 <__aeabi_uldivmod>
 8003834:	4602      	mov	r2, r0
 8003836:	460b      	mov	r3, r1
 8003838:	4613      	mov	r3, r2
 800383a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800383e:	e065      	b.n	800390c <HAL_RCC_GetSysClockFreq+0x420>
 8003840:	40023800 	.word	0x40023800
 8003844:	00f42400 	.word	0x00f42400
 8003848:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800384c:	4b3d      	ldr	r3, [pc, #244]	@ (8003944 <HAL_RCC_GetSysClockFreq+0x458>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	099b      	lsrs	r3, r3, #6
 8003852:	2200      	movs	r2, #0
 8003854:	4618      	mov	r0, r3
 8003856:	4611      	mov	r1, r2
 8003858:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800385c:	653b      	str	r3, [r7, #80]	@ 0x50
 800385e:	2300      	movs	r3, #0
 8003860:	657b      	str	r3, [r7, #84]	@ 0x54
 8003862:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003866:	4642      	mov	r2, r8
 8003868:	464b      	mov	r3, r9
 800386a:	f04f 0000 	mov.w	r0, #0
 800386e:	f04f 0100 	mov.w	r1, #0
 8003872:	0159      	lsls	r1, r3, #5
 8003874:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003878:	0150      	lsls	r0, r2, #5
 800387a:	4602      	mov	r2, r0
 800387c:	460b      	mov	r3, r1
 800387e:	4641      	mov	r1, r8
 8003880:	1a51      	subs	r1, r2, r1
 8003882:	60b9      	str	r1, [r7, #8]
 8003884:	4649      	mov	r1, r9
 8003886:	eb63 0301 	sbc.w	r3, r3, r1
 800388a:	60fb      	str	r3, [r7, #12]
 800388c:	f04f 0200 	mov.w	r2, #0
 8003890:	f04f 0300 	mov.w	r3, #0
 8003894:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003898:	4659      	mov	r1, fp
 800389a:	018b      	lsls	r3, r1, #6
 800389c:	4651      	mov	r1, sl
 800389e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038a2:	4651      	mov	r1, sl
 80038a4:	018a      	lsls	r2, r1, #6
 80038a6:	4651      	mov	r1, sl
 80038a8:	1a54      	subs	r4, r2, r1
 80038aa:	4659      	mov	r1, fp
 80038ac:	eb63 0501 	sbc.w	r5, r3, r1
 80038b0:	f04f 0200 	mov.w	r2, #0
 80038b4:	f04f 0300 	mov.w	r3, #0
 80038b8:	00eb      	lsls	r3, r5, #3
 80038ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038be:	00e2      	lsls	r2, r4, #3
 80038c0:	4614      	mov	r4, r2
 80038c2:	461d      	mov	r5, r3
 80038c4:	4643      	mov	r3, r8
 80038c6:	18e3      	adds	r3, r4, r3
 80038c8:	603b      	str	r3, [r7, #0]
 80038ca:	464b      	mov	r3, r9
 80038cc:	eb45 0303 	adc.w	r3, r5, r3
 80038d0:	607b      	str	r3, [r7, #4]
 80038d2:	f04f 0200 	mov.w	r2, #0
 80038d6:	f04f 0300 	mov.w	r3, #0
 80038da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80038de:	4629      	mov	r1, r5
 80038e0:	028b      	lsls	r3, r1, #10
 80038e2:	4621      	mov	r1, r4
 80038e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038e8:	4621      	mov	r1, r4
 80038ea:	028a      	lsls	r2, r1, #10
 80038ec:	4610      	mov	r0, r2
 80038ee:	4619      	mov	r1, r3
 80038f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038f4:	2200      	movs	r2, #0
 80038f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80038f8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80038fa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80038fe:	f7fd f9e3 	bl	8000cc8 <__aeabi_uldivmod>
 8003902:	4602      	mov	r2, r0
 8003904:	460b      	mov	r3, r1
 8003906:	4613      	mov	r3, r2
 8003908:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800390c:	4b0d      	ldr	r3, [pc, #52]	@ (8003944 <HAL_RCC_GetSysClockFreq+0x458>)
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	0f1b      	lsrs	r3, r3, #28
 8003912:	f003 0307 	and.w	r3, r3, #7
 8003916:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800391a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800391e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003922:	fbb2 f3f3 	udiv	r3, r2, r3
 8003926:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800392a:	e003      	b.n	8003934 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800392c:	4b06      	ldr	r3, [pc, #24]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x45c>)
 800392e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003932:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003934:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003938:	4618      	mov	r0, r3
 800393a:	37b8      	adds	r7, #184	@ 0xb8
 800393c:	46bd      	mov	sp, r7
 800393e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003942:	bf00      	nop
 8003944:	40023800 	.word	0x40023800
 8003948:	00f42400 	.word	0x00f42400

0800394c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d101      	bne.n	800395e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e28d      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	2b00      	cmp	r3, #0
 8003968:	f000 8083 	beq.w	8003a72 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800396c:	4b94      	ldr	r3, [pc, #592]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	f003 030c 	and.w	r3, r3, #12
 8003974:	2b04      	cmp	r3, #4
 8003976:	d019      	beq.n	80039ac <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003978:	4b91      	ldr	r3, [pc, #580]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f003 030c 	and.w	r3, r3, #12
        || \
 8003980:	2b08      	cmp	r3, #8
 8003982:	d106      	bne.n	8003992 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003984:	4b8e      	ldr	r3, [pc, #568]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800398c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003990:	d00c      	beq.n	80039ac <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003992:	4b8b      	ldr	r3, [pc, #556]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800399a:	2b0c      	cmp	r3, #12
 800399c:	d112      	bne.n	80039c4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800399e:	4b88      	ldr	r3, [pc, #544]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039aa:	d10b      	bne.n	80039c4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039ac:	4b84      	ldr	r3, [pc, #528]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d05b      	beq.n	8003a70 <HAL_RCC_OscConfig+0x124>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d157      	bne.n	8003a70 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e25a      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039cc:	d106      	bne.n	80039dc <HAL_RCC_OscConfig+0x90>
 80039ce:	4b7c      	ldr	r3, [pc, #496]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a7b      	ldr	r2, [pc, #492]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 80039d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039d8:	6013      	str	r3, [r2, #0]
 80039da:	e01d      	b.n	8003a18 <HAL_RCC_OscConfig+0xcc>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039e4:	d10c      	bne.n	8003a00 <HAL_RCC_OscConfig+0xb4>
 80039e6:	4b76      	ldr	r3, [pc, #472]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a75      	ldr	r2, [pc, #468]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 80039ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039f0:	6013      	str	r3, [r2, #0]
 80039f2:	4b73      	ldr	r3, [pc, #460]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a72      	ldr	r2, [pc, #456]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 80039f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039fc:	6013      	str	r3, [r2, #0]
 80039fe:	e00b      	b.n	8003a18 <HAL_RCC_OscConfig+0xcc>
 8003a00:	4b6f      	ldr	r3, [pc, #444]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a6e      	ldr	r2, [pc, #440]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003a06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a0a:	6013      	str	r3, [r2, #0]
 8003a0c:	4b6c      	ldr	r3, [pc, #432]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a6b      	ldr	r2, [pc, #428]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003a12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d013      	beq.n	8003a48 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a20:	f7fe f982 	bl	8001d28 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a26:	e008      	b.n	8003a3a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a28:	f7fe f97e 	bl	8001d28 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b64      	cmp	r3, #100	@ 0x64
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e21f      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a3a:	4b61      	ldr	r3, [pc, #388]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d0f0      	beq.n	8003a28 <HAL_RCC_OscConfig+0xdc>
 8003a46:	e014      	b.n	8003a72 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a48:	f7fe f96e 	bl	8001d28 <HAL_GetTick>
 8003a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a4e:	e008      	b.n	8003a62 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a50:	f7fe f96a 	bl	8001d28 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	2b64      	cmp	r3, #100	@ 0x64
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e20b      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a62:	4b57      	ldr	r3, [pc, #348]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d1f0      	bne.n	8003a50 <HAL_RCC_OscConfig+0x104>
 8003a6e:	e000      	b.n	8003a72 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0302 	and.w	r3, r3, #2
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d06f      	beq.n	8003b5e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003a7e:	4b50      	ldr	r3, [pc, #320]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f003 030c 	and.w	r3, r3, #12
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d017      	beq.n	8003aba <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003a8a:	4b4d      	ldr	r3, [pc, #308]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f003 030c 	and.w	r3, r3, #12
        || \
 8003a92:	2b08      	cmp	r3, #8
 8003a94:	d105      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003a96:	4b4a      	ldr	r3, [pc, #296]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00b      	beq.n	8003aba <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003aa2:	4b47      	ldr	r3, [pc, #284]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003aaa:	2b0c      	cmp	r3, #12
 8003aac:	d11c      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003aae:	4b44      	ldr	r3, [pc, #272]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d116      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aba:	4b41      	ldr	r3, [pc, #260]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0302 	and.w	r3, r3, #2
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d005      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x186>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d001      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e1d3      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ad2:	4b3b      	ldr	r3, [pc, #236]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	00db      	lsls	r3, r3, #3
 8003ae0:	4937      	ldr	r1, [pc, #220]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ae6:	e03a      	b.n	8003b5e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d020      	beq.n	8003b32 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003af0:	4b34      	ldr	r3, [pc, #208]	@ (8003bc4 <HAL_RCC_OscConfig+0x278>)
 8003af2:	2201      	movs	r2, #1
 8003af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af6:	f7fe f917 	bl	8001d28 <HAL_GetTick>
 8003afa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003afc:	e008      	b.n	8003b10 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003afe:	f7fe f913 	bl	8001d28 <HAL_GetTick>
 8003b02:	4602      	mov	r2, r0
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d901      	bls.n	8003b10 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e1b4      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b10:	4b2b      	ldr	r3, [pc, #172]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0302 	and.w	r3, r3, #2
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d0f0      	beq.n	8003afe <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b1c:	4b28      	ldr	r3, [pc, #160]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	691b      	ldr	r3, [r3, #16]
 8003b28:	00db      	lsls	r3, r3, #3
 8003b2a:	4925      	ldr	r1, [pc, #148]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	600b      	str	r3, [r1, #0]
 8003b30:	e015      	b.n	8003b5e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b32:	4b24      	ldr	r3, [pc, #144]	@ (8003bc4 <HAL_RCC_OscConfig+0x278>)
 8003b34:	2200      	movs	r2, #0
 8003b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b38:	f7fe f8f6 	bl	8001d28 <HAL_GetTick>
 8003b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b3e:	e008      	b.n	8003b52 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b40:	f7fe f8f2 	bl	8001d28 <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d901      	bls.n	8003b52 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e193      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b52:	4b1b      	ldr	r3, [pc, #108]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1f0      	bne.n	8003b40 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0308 	and.w	r3, r3, #8
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d036      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d016      	beq.n	8003ba0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b72:	4b15      	ldr	r3, [pc, #84]	@ (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003b74:	2201      	movs	r2, #1
 8003b76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b78:	f7fe f8d6 	bl	8001d28 <HAL_GetTick>
 8003b7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b7e:	e008      	b.n	8003b92 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b80:	f7fe f8d2 	bl	8001d28 <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d901      	bls.n	8003b92 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e173      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b92:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc0 <HAL_RCC_OscConfig+0x274>)
 8003b94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b96:	f003 0302 	and.w	r3, r3, #2
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d0f0      	beq.n	8003b80 <HAL_RCC_OscConfig+0x234>
 8003b9e:	e01b      	b.n	8003bd8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ba0:	4b09      	ldr	r3, [pc, #36]	@ (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba6:	f7fe f8bf 	bl	8001d28 <HAL_GetTick>
 8003baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bac:	e00e      	b.n	8003bcc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bae:	f7fe f8bb 	bl	8001d28 <HAL_GetTick>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	d907      	bls.n	8003bcc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e15c      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
 8003bc0:	40023800 	.word	0x40023800
 8003bc4:	42470000 	.word	0x42470000
 8003bc8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bcc:	4b8a      	ldr	r3, [pc, #552]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003bce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1ea      	bne.n	8003bae <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 0304 	and.w	r3, r3, #4
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	f000 8097 	beq.w	8003d14 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003be6:	2300      	movs	r3, #0
 8003be8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bea:	4b83      	ldr	r3, [pc, #524]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d10f      	bne.n	8003c16 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	60bb      	str	r3, [r7, #8]
 8003bfa:	4b7f      	ldr	r3, [pc, #508]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfe:	4a7e      	ldr	r2, [pc, #504]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003c00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c04:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c06:	4b7c      	ldr	r3, [pc, #496]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c0e:	60bb      	str	r3, [r7, #8]
 8003c10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c12:	2301      	movs	r3, #1
 8003c14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c16:	4b79      	ldr	r3, [pc, #484]	@ (8003dfc <HAL_RCC_OscConfig+0x4b0>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d118      	bne.n	8003c54 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c22:	4b76      	ldr	r3, [pc, #472]	@ (8003dfc <HAL_RCC_OscConfig+0x4b0>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a75      	ldr	r2, [pc, #468]	@ (8003dfc <HAL_RCC_OscConfig+0x4b0>)
 8003c28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c2e:	f7fe f87b 	bl	8001d28 <HAL_GetTick>
 8003c32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c34:	e008      	b.n	8003c48 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c36:	f7fe f877 	bl	8001d28 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d901      	bls.n	8003c48 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e118      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c48:	4b6c      	ldr	r3, [pc, #432]	@ (8003dfc <HAL_RCC_OscConfig+0x4b0>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d0f0      	beq.n	8003c36 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d106      	bne.n	8003c6a <HAL_RCC_OscConfig+0x31e>
 8003c5c:	4b66      	ldr	r3, [pc, #408]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003c5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c60:	4a65      	ldr	r2, [pc, #404]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003c62:	f043 0301 	orr.w	r3, r3, #1
 8003c66:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c68:	e01c      	b.n	8003ca4 <HAL_RCC_OscConfig+0x358>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	2b05      	cmp	r3, #5
 8003c70:	d10c      	bne.n	8003c8c <HAL_RCC_OscConfig+0x340>
 8003c72:	4b61      	ldr	r3, [pc, #388]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003c74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c76:	4a60      	ldr	r2, [pc, #384]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003c78:	f043 0304 	orr.w	r3, r3, #4
 8003c7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c7e:	4b5e      	ldr	r3, [pc, #376]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c82:	4a5d      	ldr	r2, [pc, #372]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003c84:	f043 0301 	orr.w	r3, r3, #1
 8003c88:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c8a:	e00b      	b.n	8003ca4 <HAL_RCC_OscConfig+0x358>
 8003c8c:	4b5a      	ldr	r3, [pc, #360]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003c8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c90:	4a59      	ldr	r2, [pc, #356]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003c92:	f023 0301 	bic.w	r3, r3, #1
 8003c96:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c98:	4b57      	ldr	r3, [pc, #348]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003c9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c9c:	4a56      	ldr	r2, [pc, #344]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003c9e:	f023 0304 	bic.w	r3, r3, #4
 8003ca2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d015      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cac:	f7fe f83c 	bl	8001d28 <HAL_GetTick>
 8003cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cb2:	e00a      	b.n	8003cca <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cb4:	f7fe f838 	bl	8001d28 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e0d7      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cca:	4b4b      	ldr	r3, [pc, #300]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003ccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cce:	f003 0302 	and.w	r3, r3, #2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d0ee      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x368>
 8003cd6:	e014      	b.n	8003d02 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cd8:	f7fe f826 	bl	8001d28 <HAL_GetTick>
 8003cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cde:	e00a      	b.n	8003cf6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce0:	f7fe f822 	bl	8001d28 <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d901      	bls.n	8003cf6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	e0c1      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cf6:	4b40      	ldr	r3, [pc, #256]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1ee      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d02:	7dfb      	ldrb	r3, [r7, #23]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d105      	bne.n	8003d14 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d08:	4b3b      	ldr	r3, [pc, #236]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0c:	4a3a      	ldr	r2, [pc, #232]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003d0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d12:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	f000 80ad 	beq.w	8003e78 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d1e:	4b36      	ldr	r3, [pc, #216]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	f003 030c 	and.w	r3, r3, #12
 8003d26:	2b08      	cmp	r3, #8
 8003d28:	d060      	beq.n	8003dec <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	699b      	ldr	r3, [r3, #24]
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d145      	bne.n	8003dbe <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d32:	4b33      	ldr	r3, [pc, #204]	@ (8003e00 <HAL_RCC_OscConfig+0x4b4>)
 8003d34:	2200      	movs	r2, #0
 8003d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d38:	f7fd fff6 	bl	8001d28 <HAL_GetTick>
 8003d3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d3e:	e008      	b.n	8003d52 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d40:	f7fd fff2 	bl	8001d28 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e093      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d52:	4b29      	ldr	r3, [pc, #164]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1f0      	bne.n	8003d40 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	69da      	ldr	r2, [r3, #28]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a1b      	ldr	r3, [r3, #32]
 8003d66:	431a      	orrs	r2, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d6c:	019b      	lsls	r3, r3, #6
 8003d6e:	431a      	orrs	r2, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d74:	085b      	lsrs	r3, r3, #1
 8003d76:	3b01      	subs	r3, #1
 8003d78:	041b      	lsls	r3, r3, #16
 8003d7a:	431a      	orrs	r2, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d80:	061b      	lsls	r3, r3, #24
 8003d82:	431a      	orrs	r2, r3
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d88:	071b      	lsls	r3, r3, #28
 8003d8a:	491b      	ldr	r1, [pc, #108]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d90:	4b1b      	ldr	r3, [pc, #108]	@ (8003e00 <HAL_RCC_OscConfig+0x4b4>)
 8003d92:	2201      	movs	r2, #1
 8003d94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d96:	f7fd ffc7 	bl	8001d28 <HAL_GetTick>
 8003d9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d9c:	e008      	b.n	8003db0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d9e:	f7fd ffc3 	bl	8001d28 <HAL_GetTick>
 8003da2:	4602      	mov	r2, r0
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	2b02      	cmp	r3, #2
 8003daa:	d901      	bls.n	8003db0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e064      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003db0:	4b11      	ldr	r3, [pc, #68]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d0f0      	beq.n	8003d9e <HAL_RCC_OscConfig+0x452>
 8003dbc:	e05c      	b.n	8003e78 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dbe:	4b10      	ldr	r3, [pc, #64]	@ (8003e00 <HAL_RCC_OscConfig+0x4b4>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc4:	f7fd ffb0 	bl	8001d28 <HAL_GetTick>
 8003dc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dca:	e008      	b.n	8003dde <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dcc:	f7fd ffac 	bl	8001d28 <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d901      	bls.n	8003dde <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e04d      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dde:	4b06      	ldr	r3, [pc, #24]	@ (8003df8 <HAL_RCC_OscConfig+0x4ac>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1f0      	bne.n	8003dcc <HAL_RCC_OscConfig+0x480>
 8003dea:	e045      	b.n	8003e78 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d107      	bne.n	8003e04 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e040      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
 8003df8:	40023800 	.word	0x40023800
 8003dfc:	40007000 	.word	0x40007000
 8003e00:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e04:	4b1f      	ldr	r3, [pc, #124]	@ (8003e84 <HAL_RCC_OscConfig+0x538>)
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d030      	beq.n	8003e74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d129      	bne.n	8003e74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d122      	bne.n	8003e74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e2e:	68fa      	ldr	r2, [r7, #12]
 8003e30:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003e34:	4013      	ands	r3, r2
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e3a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d119      	bne.n	8003e74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e4a:	085b      	lsrs	r3, r3, #1
 8003e4c:	3b01      	subs	r3, #1
 8003e4e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d10f      	bne.n	8003e74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e5e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d107      	bne.n	8003e74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e6e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d001      	beq.n	8003e78 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e000      	b.n	8003e7a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3718      	adds	r7, #24
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	40023800 	.word	0x40023800

08003e88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e041      	b.n	8003f1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d106      	bne.n	8003eb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f000 f839 	bl	8003f26 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2202      	movs	r2, #2
 8003eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	3304      	adds	r3, #4
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	4610      	mov	r0, r2
 8003ec8:	f000 f9c0 	bl	800424c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3708      	adds	r7, #8
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003f26:	b480      	push	{r7}
 8003f28:	b083      	sub	sp, #12
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003f2e:	bf00      	nop
 8003f30:	370c      	adds	r7, #12
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
	...

08003f3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b085      	sub	sp, #20
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d001      	beq.n	8003f54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e04e      	b.n	8003ff2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2202      	movs	r2, #2
 8003f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	68da      	ldr	r2, [r3, #12]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f042 0201 	orr.w	r2, r2, #1
 8003f6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a23      	ldr	r2, [pc, #140]	@ (8004000 <HAL_TIM_Base_Start_IT+0xc4>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d022      	beq.n	8003fbc <HAL_TIM_Base_Start_IT+0x80>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f7e:	d01d      	beq.n	8003fbc <HAL_TIM_Base_Start_IT+0x80>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a1f      	ldr	r2, [pc, #124]	@ (8004004 <HAL_TIM_Base_Start_IT+0xc8>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d018      	beq.n	8003fbc <HAL_TIM_Base_Start_IT+0x80>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a1e      	ldr	r2, [pc, #120]	@ (8004008 <HAL_TIM_Base_Start_IT+0xcc>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d013      	beq.n	8003fbc <HAL_TIM_Base_Start_IT+0x80>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a1c      	ldr	r2, [pc, #112]	@ (800400c <HAL_TIM_Base_Start_IT+0xd0>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d00e      	beq.n	8003fbc <HAL_TIM_Base_Start_IT+0x80>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a1b      	ldr	r2, [pc, #108]	@ (8004010 <HAL_TIM_Base_Start_IT+0xd4>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d009      	beq.n	8003fbc <HAL_TIM_Base_Start_IT+0x80>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a19      	ldr	r2, [pc, #100]	@ (8004014 <HAL_TIM_Base_Start_IT+0xd8>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d004      	beq.n	8003fbc <HAL_TIM_Base_Start_IT+0x80>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a18      	ldr	r2, [pc, #96]	@ (8004018 <HAL_TIM_Base_Start_IT+0xdc>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d111      	bne.n	8003fe0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f003 0307 	and.w	r3, r3, #7
 8003fc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2b06      	cmp	r3, #6
 8003fcc:	d010      	beq.n	8003ff0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f042 0201 	orr.w	r2, r2, #1
 8003fdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fde:	e007      	b.n	8003ff0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f042 0201 	orr.w	r2, r2, #1
 8003fee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3714      	adds	r7, #20
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr
 8003ffe:	bf00      	nop
 8004000:	40010000 	.word	0x40010000
 8004004:	40000400 	.word	0x40000400
 8004008:	40000800 	.word	0x40000800
 800400c:	40000c00 	.word	0x40000c00
 8004010:	40010400 	.word	0x40010400
 8004014:	40014000 	.word	0x40014000
 8004018:	40001800 	.word	0x40001800

0800401c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	691b      	ldr	r3, [r3, #16]
 8004032:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	f003 0302 	and.w	r3, r3, #2
 800403a:	2b00      	cmp	r3, #0
 800403c:	d020      	beq.n	8004080 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f003 0302 	and.w	r3, r3, #2
 8004044:	2b00      	cmp	r3, #0
 8004046:	d01b      	beq.n	8004080 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f06f 0202 	mvn.w	r2, #2
 8004050:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2201      	movs	r2, #1
 8004056:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	f003 0303 	and.w	r3, r3, #3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d003      	beq.n	800406e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 f8d2 	bl	8004210 <HAL_TIM_IC_CaptureCallback>
 800406c:	e005      	b.n	800407a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f8c4 	bl	80041fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f000 f8d5 	bl	8004224 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	f003 0304 	and.w	r3, r3, #4
 8004086:	2b00      	cmp	r3, #0
 8004088:	d020      	beq.n	80040cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f003 0304 	and.w	r3, r3, #4
 8004090:	2b00      	cmp	r3, #0
 8004092:	d01b      	beq.n	80040cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f06f 0204 	mvn.w	r2, #4
 800409c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2202      	movs	r2, #2
 80040a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d003      	beq.n	80040ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 f8ac 	bl	8004210 <HAL_TIM_IC_CaptureCallback>
 80040b8:	e005      	b.n	80040c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 f89e 	bl	80041fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f000 f8af 	bl	8004224 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	f003 0308 	and.w	r3, r3, #8
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d020      	beq.n	8004118 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	f003 0308 	and.w	r3, r3, #8
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d01b      	beq.n	8004118 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f06f 0208 	mvn.w	r2, #8
 80040e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2204      	movs	r2, #4
 80040ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	69db      	ldr	r3, [r3, #28]
 80040f6:	f003 0303 	and.w	r3, r3, #3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d003      	beq.n	8004106 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 f886 	bl	8004210 <HAL_TIM_IC_CaptureCallback>
 8004104:	e005      	b.n	8004112 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f000 f878 	bl	80041fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f000 f889 	bl	8004224 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	f003 0310 	and.w	r3, r3, #16
 800411e:	2b00      	cmp	r3, #0
 8004120:	d020      	beq.n	8004164 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f003 0310 	and.w	r3, r3, #16
 8004128:	2b00      	cmp	r3, #0
 800412a:	d01b      	beq.n	8004164 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f06f 0210 	mvn.w	r2, #16
 8004134:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2208      	movs	r2, #8
 800413a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	69db      	ldr	r3, [r3, #28]
 8004142:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004146:	2b00      	cmp	r3, #0
 8004148:	d003      	beq.n	8004152 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f000 f860 	bl	8004210 <HAL_TIM_IC_CaptureCallback>
 8004150:	e005      	b.n	800415e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 f852 	bl	80041fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f000 f863 	bl	8004224 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	d00c      	beq.n	8004188 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f003 0301 	and.w	r3, r3, #1
 8004174:	2b00      	cmp	r3, #0
 8004176:	d007      	beq.n	8004188 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f06f 0201 	mvn.w	r2, #1
 8004180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f7fd fae2 	bl	800174c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800418e:	2b00      	cmp	r3, #0
 8004190:	d00c      	beq.n	80041ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004198:	2b00      	cmp	r3, #0
 800419a:	d007      	beq.n	80041ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80041a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f000 f900 	bl	80043ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00c      	beq.n	80041d0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d007      	beq.n	80041d0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80041c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f000 f834 	bl	8004238 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	f003 0320 	and.w	r3, r3, #32
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00c      	beq.n	80041f4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	f003 0320 	and.w	r3, r3, #32
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d007      	beq.n	80041f4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f06f 0220 	mvn.w	r2, #32
 80041ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 f8d2 	bl	8004398 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041f4:	bf00      	nop
 80041f6:	3710      	adds	r7, #16
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004204:	bf00      	nop
 8004206:	370c      	adds	r7, #12
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004218:	bf00      	nop
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr

08004224 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800422c:	bf00      	nop
 800422e:	370c      	adds	r7, #12
 8004230:	46bd      	mov	sp, r7
 8004232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004236:	4770      	bx	lr

08004238 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004240:	bf00      	nop
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr

0800424c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	4a43      	ldr	r2, [pc, #268]	@ (800436c <TIM_Base_SetConfig+0x120>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d013      	beq.n	800428c <TIM_Base_SetConfig+0x40>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800426a:	d00f      	beq.n	800428c <TIM_Base_SetConfig+0x40>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a40      	ldr	r2, [pc, #256]	@ (8004370 <TIM_Base_SetConfig+0x124>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d00b      	beq.n	800428c <TIM_Base_SetConfig+0x40>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a3f      	ldr	r2, [pc, #252]	@ (8004374 <TIM_Base_SetConfig+0x128>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d007      	beq.n	800428c <TIM_Base_SetConfig+0x40>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a3e      	ldr	r2, [pc, #248]	@ (8004378 <TIM_Base_SetConfig+0x12c>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d003      	beq.n	800428c <TIM_Base_SetConfig+0x40>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	4a3d      	ldr	r2, [pc, #244]	@ (800437c <TIM_Base_SetConfig+0x130>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d108      	bne.n	800429e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004292:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	68fa      	ldr	r2, [r7, #12]
 800429a:	4313      	orrs	r3, r2
 800429c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a32      	ldr	r2, [pc, #200]	@ (800436c <TIM_Base_SetConfig+0x120>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d02b      	beq.n	80042fe <TIM_Base_SetConfig+0xb2>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042ac:	d027      	beq.n	80042fe <TIM_Base_SetConfig+0xb2>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a2f      	ldr	r2, [pc, #188]	@ (8004370 <TIM_Base_SetConfig+0x124>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d023      	beq.n	80042fe <TIM_Base_SetConfig+0xb2>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a2e      	ldr	r2, [pc, #184]	@ (8004374 <TIM_Base_SetConfig+0x128>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d01f      	beq.n	80042fe <TIM_Base_SetConfig+0xb2>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a2d      	ldr	r2, [pc, #180]	@ (8004378 <TIM_Base_SetConfig+0x12c>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d01b      	beq.n	80042fe <TIM_Base_SetConfig+0xb2>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a2c      	ldr	r2, [pc, #176]	@ (800437c <TIM_Base_SetConfig+0x130>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d017      	beq.n	80042fe <TIM_Base_SetConfig+0xb2>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a2b      	ldr	r2, [pc, #172]	@ (8004380 <TIM_Base_SetConfig+0x134>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d013      	beq.n	80042fe <TIM_Base_SetConfig+0xb2>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a2a      	ldr	r2, [pc, #168]	@ (8004384 <TIM_Base_SetConfig+0x138>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d00f      	beq.n	80042fe <TIM_Base_SetConfig+0xb2>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a29      	ldr	r2, [pc, #164]	@ (8004388 <TIM_Base_SetConfig+0x13c>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d00b      	beq.n	80042fe <TIM_Base_SetConfig+0xb2>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a28      	ldr	r2, [pc, #160]	@ (800438c <TIM_Base_SetConfig+0x140>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d007      	beq.n	80042fe <TIM_Base_SetConfig+0xb2>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a27      	ldr	r2, [pc, #156]	@ (8004390 <TIM_Base_SetConfig+0x144>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d003      	beq.n	80042fe <TIM_Base_SetConfig+0xb2>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a26      	ldr	r2, [pc, #152]	@ (8004394 <TIM_Base_SetConfig+0x148>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d108      	bne.n	8004310 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004304:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	4313      	orrs	r3, r2
 800430e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	695b      	ldr	r3, [r3, #20]
 800431a:	4313      	orrs	r3, r2
 800431c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	689a      	ldr	r2, [r3, #8]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a0e      	ldr	r2, [pc, #56]	@ (800436c <TIM_Base_SetConfig+0x120>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d003      	beq.n	800433e <TIM_Base_SetConfig+0xf2>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a10      	ldr	r2, [pc, #64]	@ (800437c <TIM_Base_SetConfig+0x130>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d103      	bne.n	8004346 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	691a      	ldr	r2, [r3, #16]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f043 0204 	orr.w	r2, r3, #4
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2201      	movs	r2, #1
 8004356:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	68fa      	ldr	r2, [r7, #12]
 800435c:	601a      	str	r2, [r3, #0]
}
 800435e:	bf00      	nop
 8004360:	3714      	adds	r7, #20
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop
 800436c:	40010000 	.word	0x40010000
 8004370:	40000400 	.word	0x40000400
 8004374:	40000800 	.word	0x40000800
 8004378:	40000c00 	.word	0x40000c00
 800437c:	40010400 	.word	0x40010400
 8004380:	40014000 	.word	0x40014000
 8004384:	40014400 	.word	0x40014400
 8004388:	40014800 	.word	0x40014800
 800438c:	40001800 	.word	0x40001800
 8004390:	40001c00 	.word	0x40001c00
 8004394:	40002000 	.word	0x40002000

08004398 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80043a0:	bf00      	nop
 80043a2:	370c      	adds	r7, #12
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80043b4:	bf00      	nop
 80043b6:	370c      	adds	r7, #12
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr

080043c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d101      	bne.n	80043d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e042      	b.n	8004458 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d106      	bne.n	80043ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f7fd fbc2 	bl	8001b70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2224      	movs	r2, #36	@ 0x24
 80043f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68da      	ldr	r2, [r3, #12]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004402:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f000 fa09 	bl	800481c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	691a      	ldr	r2, [r3, #16]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004418:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	695a      	ldr	r2, [r3, #20]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004428:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68da      	ldr	r2, [r3, #12]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004438:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2220      	movs	r2, #32
 8004444:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2220      	movs	r2, #32
 800444c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004456:	2300      	movs	r3, #0
}
 8004458:	4618      	mov	r0, r3
 800445a:	3708      	adds	r7, #8
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b08a      	sub	sp, #40	@ 0x28
 8004464:	af02      	add	r7, sp, #8
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	60b9      	str	r1, [r7, #8]
 800446a:	603b      	str	r3, [r7, #0]
 800446c:	4613      	mov	r3, r2
 800446e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004470:	2300      	movs	r3, #0
 8004472:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800447a:	b2db      	uxtb	r3, r3
 800447c:	2b20      	cmp	r3, #32
 800447e:	d175      	bne.n	800456c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d002      	beq.n	800448c <HAL_UART_Transmit+0x2c>
 8004486:	88fb      	ldrh	r3, [r7, #6]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d101      	bne.n	8004490 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e06e      	b.n	800456e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2200      	movs	r2, #0
 8004494:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2221      	movs	r2, #33	@ 0x21
 800449a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800449e:	f7fd fc43 	bl	8001d28 <HAL_GetTick>
 80044a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	88fa      	ldrh	r2, [r7, #6]
 80044a8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	88fa      	ldrh	r2, [r7, #6]
 80044ae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044b8:	d108      	bne.n	80044cc <HAL_UART_Transmit+0x6c>
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d104      	bne.n	80044cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80044c2:	2300      	movs	r3, #0
 80044c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	61bb      	str	r3, [r7, #24]
 80044ca:	e003      	b.n	80044d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80044d0:	2300      	movs	r3, #0
 80044d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80044d4:	e02e      	b.n	8004534 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	9300      	str	r3, [sp, #0]
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	2200      	movs	r2, #0
 80044de:	2180      	movs	r1, #128	@ 0x80
 80044e0:	68f8      	ldr	r0, [r7, #12]
 80044e2:	f000 f8df 	bl	80046a4 <UART_WaitOnFlagUntilTimeout>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d005      	beq.n	80044f8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2220      	movs	r2, #32
 80044f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80044f4:	2303      	movs	r3, #3
 80044f6:	e03a      	b.n	800456e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d10b      	bne.n	8004516 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	881b      	ldrh	r3, [r3, #0]
 8004502:	461a      	mov	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800450c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800450e:	69bb      	ldr	r3, [r7, #24]
 8004510:	3302      	adds	r3, #2
 8004512:	61bb      	str	r3, [r7, #24]
 8004514:	e007      	b.n	8004526 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004516:	69fb      	ldr	r3, [r7, #28]
 8004518:	781a      	ldrb	r2, [r3, #0]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	3301      	adds	r3, #1
 8004524:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800452a:	b29b      	uxth	r3, r3
 800452c:	3b01      	subs	r3, #1
 800452e:	b29a      	uxth	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004538:	b29b      	uxth	r3, r3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1cb      	bne.n	80044d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	9300      	str	r3, [sp, #0]
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	2200      	movs	r2, #0
 8004546:	2140      	movs	r1, #64	@ 0x40
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f000 f8ab 	bl	80046a4 <UART_WaitOnFlagUntilTimeout>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d005      	beq.n	8004560 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2220      	movs	r2, #32
 8004558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800455c:	2303      	movs	r3, #3
 800455e:	e006      	b.n	800456e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2220      	movs	r2, #32
 8004564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004568:	2300      	movs	r3, #0
 800456a:	e000      	b.n	800456e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800456c:	2302      	movs	r3, #2
  }
}
 800456e:	4618      	mov	r0, r3
 8004570:	3720      	adds	r7, #32
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}

08004576 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004576:	b580      	push	{r7, lr}
 8004578:	b08a      	sub	sp, #40	@ 0x28
 800457a:	af02      	add	r7, sp, #8
 800457c:	60f8      	str	r0, [r7, #12]
 800457e:	60b9      	str	r1, [r7, #8]
 8004580:	603b      	str	r3, [r7, #0]
 8004582:	4613      	mov	r3, r2
 8004584:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004586:	2300      	movs	r3, #0
 8004588:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004590:	b2db      	uxtb	r3, r3
 8004592:	2b20      	cmp	r3, #32
 8004594:	f040 8081 	bne.w	800469a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d002      	beq.n	80045a4 <HAL_UART_Receive+0x2e>
 800459e:	88fb      	ldrh	r3, [r7, #6]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d101      	bne.n	80045a8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e079      	b.n	800469c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2200      	movs	r2, #0
 80045ac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2222      	movs	r2, #34	@ 0x22
 80045b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045bc:	f7fd fbb4 	bl	8001d28 <HAL_GetTick>
 80045c0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	88fa      	ldrh	r2, [r7, #6]
 80045c6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	88fa      	ldrh	r2, [r7, #6]
 80045cc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045d6:	d108      	bne.n	80045ea <HAL_UART_Receive+0x74>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	691b      	ldr	r3, [r3, #16]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d104      	bne.n	80045ea <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80045e0:	2300      	movs	r3, #0
 80045e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	61bb      	str	r3, [r7, #24]
 80045e8:	e003      	b.n	80045f2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045ee:	2300      	movs	r3, #0
 80045f0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80045f2:	e047      	b.n	8004684 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	9300      	str	r3, [sp, #0]
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	2200      	movs	r2, #0
 80045fc:	2120      	movs	r1, #32
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	f000 f850 	bl	80046a4 <UART_WaitOnFlagUntilTimeout>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	d005      	beq.n	8004616 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2220      	movs	r2, #32
 800460e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	e042      	b.n	800469c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d10c      	bne.n	8004636 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	b29b      	uxth	r3, r3
 8004624:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004628:	b29a      	uxth	r2, r3
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	3302      	adds	r3, #2
 8004632:	61bb      	str	r3, [r7, #24]
 8004634:	e01f      	b.n	8004676 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800463e:	d007      	beq.n	8004650 <HAL_UART_Receive+0xda>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d10a      	bne.n	800465e <HAL_UART_Receive+0xe8>
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	691b      	ldr	r3, [r3, #16]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d106      	bne.n	800465e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	b2da      	uxtb	r2, r3
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	701a      	strb	r2, [r3, #0]
 800465c:	e008      	b.n	8004670 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	b2db      	uxtb	r3, r3
 8004666:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800466a:	b2da      	uxtb	r2, r3
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	3301      	adds	r3, #1
 8004674:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800467a:	b29b      	uxth	r3, r3
 800467c:	3b01      	subs	r3, #1
 800467e:	b29a      	uxth	r2, r3
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004688:	b29b      	uxth	r3, r3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d1b2      	bne.n	80045f4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2220      	movs	r2, #32
 8004692:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004696:	2300      	movs	r3, #0
 8004698:	e000      	b.n	800469c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800469a:	2302      	movs	r3, #2
  }
}
 800469c:	4618      	mov	r0, r3
 800469e:	3720      	adds	r7, #32
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b086      	sub	sp, #24
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	60f8      	str	r0, [r7, #12]
 80046ac:	60b9      	str	r1, [r7, #8]
 80046ae:	603b      	str	r3, [r7, #0]
 80046b0:	4613      	mov	r3, r2
 80046b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046b4:	e03b      	b.n	800472e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046b6:	6a3b      	ldr	r3, [r7, #32]
 80046b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046bc:	d037      	beq.n	800472e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046be:	f7fd fb33 	bl	8001d28 <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	6a3a      	ldr	r2, [r7, #32]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d302      	bcc.n	80046d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80046ce:	6a3b      	ldr	r3, [r7, #32]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d101      	bne.n	80046d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80046d4:	2303      	movs	r3, #3
 80046d6:	e03a      	b.n	800474e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	f003 0304 	and.w	r3, r3, #4
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d023      	beq.n	800472e <UART_WaitOnFlagUntilTimeout+0x8a>
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	2b80      	cmp	r3, #128	@ 0x80
 80046ea:	d020      	beq.n	800472e <UART_WaitOnFlagUntilTimeout+0x8a>
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	2b40      	cmp	r3, #64	@ 0x40
 80046f0:	d01d      	beq.n	800472e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0308 	and.w	r3, r3, #8
 80046fc:	2b08      	cmp	r3, #8
 80046fe:	d116      	bne.n	800472e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004700:	2300      	movs	r3, #0
 8004702:	617b      	str	r3, [r7, #20]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	617b      	str	r3, [r7, #20]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	617b      	str	r3, [r7, #20]
 8004714:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004716:	68f8      	ldr	r0, [r7, #12]
 8004718:	f000 f81d 	bl	8004756 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2208      	movs	r2, #8
 8004720:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e00f      	b.n	800474e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	4013      	ands	r3, r2
 8004738:	68ba      	ldr	r2, [r7, #8]
 800473a:	429a      	cmp	r2, r3
 800473c:	bf0c      	ite	eq
 800473e:	2301      	moveq	r3, #1
 8004740:	2300      	movne	r3, #0
 8004742:	b2db      	uxtb	r3, r3
 8004744:	461a      	mov	r2, r3
 8004746:	79fb      	ldrb	r3, [r7, #7]
 8004748:	429a      	cmp	r2, r3
 800474a:	d0b4      	beq.n	80046b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	4618      	mov	r0, r3
 8004750:	3718      	adds	r7, #24
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}

08004756 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004756:	b480      	push	{r7}
 8004758:	b095      	sub	sp, #84	@ 0x54
 800475a:	af00      	add	r7, sp, #0
 800475c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	330c      	adds	r3, #12
 8004764:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004768:	e853 3f00 	ldrex	r3, [r3]
 800476c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800476e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004770:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004774:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	330c      	adds	r3, #12
 800477c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800477e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004780:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004782:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004784:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004786:	e841 2300 	strex	r3, r2, [r1]
 800478a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800478c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800478e:	2b00      	cmp	r3, #0
 8004790:	d1e5      	bne.n	800475e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	3314      	adds	r3, #20
 8004798:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800479a:	6a3b      	ldr	r3, [r7, #32]
 800479c:	e853 3f00 	ldrex	r3, [r3]
 80047a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	f023 0301 	bic.w	r3, r3, #1
 80047a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	3314      	adds	r3, #20
 80047b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047ba:	e841 2300 	strex	r3, r2, [r1]
 80047be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80047c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d1e5      	bne.n	8004792 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d119      	bne.n	8004802 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	330c      	adds	r3, #12
 80047d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	e853 3f00 	ldrex	r3, [r3]
 80047dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	f023 0310 	bic.w	r3, r3, #16
 80047e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	330c      	adds	r3, #12
 80047ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047ee:	61ba      	str	r2, [r7, #24]
 80047f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f2:	6979      	ldr	r1, [r7, #20]
 80047f4:	69ba      	ldr	r2, [r7, #24]
 80047f6:	e841 2300 	strex	r3, r2, [r1]
 80047fa:	613b      	str	r3, [r7, #16]
   return(result);
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1e5      	bne.n	80047ce <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2220      	movs	r2, #32
 8004806:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004810:	bf00      	nop
 8004812:	3754      	adds	r7, #84	@ 0x54
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr

0800481c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800481c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004820:	b0c0      	sub	sp, #256	@ 0x100
 8004822:	af00      	add	r7, sp, #0
 8004824:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	691b      	ldr	r3, [r3, #16]
 8004830:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004838:	68d9      	ldr	r1, [r3, #12]
 800483a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	ea40 0301 	orr.w	r3, r0, r1
 8004844:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800484a:	689a      	ldr	r2, [r3, #8]
 800484c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	431a      	orrs	r2, r3
 8004854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004858:	695b      	ldr	r3, [r3, #20]
 800485a:	431a      	orrs	r2, r3
 800485c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004860:	69db      	ldr	r3, [r3, #28]
 8004862:	4313      	orrs	r3, r2
 8004864:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004874:	f021 010c 	bic.w	r1, r1, #12
 8004878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004882:	430b      	orrs	r3, r1
 8004884:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	695b      	ldr	r3, [r3, #20]
 800488e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004896:	6999      	ldr	r1, [r3, #24]
 8004898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	ea40 0301 	orr.w	r3, r0, r1
 80048a2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80048a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	4b8f      	ldr	r3, [pc, #572]	@ (8004ae8 <UART_SetConfig+0x2cc>)
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d005      	beq.n	80048bc <UART_SetConfig+0xa0>
 80048b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	4b8d      	ldr	r3, [pc, #564]	@ (8004aec <UART_SetConfig+0x2d0>)
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d104      	bne.n	80048c6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80048bc:	f7fe fdd0 	bl	8003460 <HAL_RCC_GetPCLK2Freq>
 80048c0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80048c4:	e003      	b.n	80048ce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80048c6:	f7fe fdb7 	bl	8003438 <HAL_RCC_GetPCLK1Freq>
 80048ca:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048d2:	69db      	ldr	r3, [r3, #28]
 80048d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048d8:	f040 810c 	bne.w	8004af4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048e0:	2200      	movs	r2, #0
 80048e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80048e6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80048ea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80048ee:	4622      	mov	r2, r4
 80048f0:	462b      	mov	r3, r5
 80048f2:	1891      	adds	r1, r2, r2
 80048f4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80048f6:	415b      	adcs	r3, r3
 80048f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80048fe:	4621      	mov	r1, r4
 8004900:	eb12 0801 	adds.w	r8, r2, r1
 8004904:	4629      	mov	r1, r5
 8004906:	eb43 0901 	adc.w	r9, r3, r1
 800490a:	f04f 0200 	mov.w	r2, #0
 800490e:	f04f 0300 	mov.w	r3, #0
 8004912:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004916:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800491a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800491e:	4690      	mov	r8, r2
 8004920:	4699      	mov	r9, r3
 8004922:	4623      	mov	r3, r4
 8004924:	eb18 0303 	adds.w	r3, r8, r3
 8004928:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800492c:	462b      	mov	r3, r5
 800492e:	eb49 0303 	adc.w	r3, r9, r3
 8004932:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004936:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004942:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004946:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800494a:	460b      	mov	r3, r1
 800494c:	18db      	adds	r3, r3, r3
 800494e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004950:	4613      	mov	r3, r2
 8004952:	eb42 0303 	adc.w	r3, r2, r3
 8004956:	657b      	str	r3, [r7, #84]	@ 0x54
 8004958:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800495c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004960:	f7fc f9b2 	bl	8000cc8 <__aeabi_uldivmod>
 8004964:	4602      	mov	r2, r0
 8004966:	460b      	mov	r3, r1
 8004968:	4b61      	ldr	r3, [pc, #388]	@ (8004af0 <UART_SetConfig+0x2d4>)
 800496a:	fba3 2302 	umull	r2, r3, r3, r2
 800496e:	095b      	lsrs	r3, r3, #5
 8004970:	011c      	lsls	r4, r3, #4
 8004972:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004976:	2200      	movs	r2, #0
 8004978:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800497c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004980:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004984:	4642      	mov	r2, r8
 8004986:	464b      	mov	r3, r9
 8004988:	1891      	adds	r1, r2, r2
 800498a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800498c:	415b      	adcs	r3, r3
 800498e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004990:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004994:	4641      	mov	r1, r8
 8004996:	eb12 0a01 	adds.w	sl, r2, r1
 800499a:	4649      	mov	r1, r9
 800499c:	eb43 0b01 	adc.w	fp, r3, r1
 80049a0:	f04f 0200 	mov.w	r2, #0
 80049a4:	f04f 0300 	mov.w	r3, #0
 80049a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80049ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80049b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049b4:	4692      	mov	sl, r2
 80049b6:	469b      	mov	fp, r3
 80049b8:	4643      	mov	r3, r8
 80049ba:	eb1a 0303 	adds.w	r3, sl, r3
 80049be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80049c2:	464b      	mov	r3, r9
 80049c4:	eb4b 0303 	adc.w	r3, fp, r3
 80049c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80049cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	2200      	movs	r2, #0
 80049d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80049d8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80049dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80049e0:	460b      	mov	r3, r1
 80049e2:	18db      	adds	r3, r3, r3
 80049e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80049e6:	4613      	mov	r3, r2
 80049e8:	eb42 0303 	adc.w	r3, r2, r3
 80049ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80049ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80049f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80049f6:	f7fc f967 	bl	8000cc8 <__aeabi_uldivmod>
 80049fa:	4602      	mov	r2, r0
 80049fc:	460b      	mov	r3, r1
 80049fe:	4611      	mov	r1, r2
 8004a00:	4b3b      	ldr	r3, [pc, #236]	@ (8004af0 <UART_SetConfig+0x2d4>)
 8004a02:	fba3 2301 	umull	r2, r3, r3, r1
 8004a06:	095b      	lsrs	r3, r3, #5
 8004a08:	2264      	movs	r2, #100	@ 0x64
 8004a0a:	fb02 f303 	mul.w	r3, r2, r3
 8004a0e:	1acb      	subs	r3, r1, r3
 8004a10:	00db      	lsls	r3, r3, #3
 8004a12:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004a16:	4b36      	ldr	r3, [pc, #216]	@ (8004af0 <UART_SetConfig+0x2d4>)
 8004a18:	fba3 2302 	umull	r2, r3, r3, r2
 8004a1c:	095b      	lsrs	r3, r3, #5
 8004a1e:	005b      	lsls	r3, r3, #1
 8004a20:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004a24:	441c      	add	r4, r3
 8004a26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a30:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004a34:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004a38:	4642      	mov	r2, r8
 8004a3a:	464b      	mov	r3, r9
 8004a3c:	1891      	adds	r1, r2, r2
 8004a3e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a40:	415b      	adcs	r3, r3
 8004a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a44:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a48:	4641      	mov	r1, r8
 8004a4a:	1851      	adds	r1, r2, r1
 8004a4c:	6339      	str	r1, [r7, #48]	@ 0x30
 8004a4e:	4649      	mov	r1, r9
 8004a50:	414b      	adcs	r3, r1
 8004a52:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a54:	f04f 0200 	mov.w	r2, #0
 8004a58:	f04f 0300 	mov.w	r3, #0
 8004a5c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004a60:	4659      	mov	r1, fp
 8004a62:	00cb      	lsls	r3, r1, #3
 8004a64:	4651      	mov	r1, sl
 8004a66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a6a:	4651      	mov	r1, sl
 8004a6c:	00ca      	lsls	r2, r1, #3
 8004a6e:	4610      	mov	r0, r2
 8004a70:	4619      	mov	r1, r3
 8004a72:	4603      	mov	r3, r0
 8004a74:	4642      	mov	r2, r8
 8004a76:	189b      	adds	r3, r3, r2
 8004a78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a7c:	464b      	mov	r3, r9
 8004a7e:	460a      	mov	r2, r1
 8004a80:	eb42 0303 	adc.w	r3, r2, r3
 8004a84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a94:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004a98:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a9c:	460b      	mov	r3, r1
 8004a9e:	18db      	adds	r3, r3, r3
 8004aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	eb42 0303 	adc.w	r3, r2, r3
 8004aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004aaa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004aae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004ab2:	f7fc f909 	bl	8000cc8 <__aeabi_uldivmod>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	460b      	mov	r3, r1
 8004aba:	4b0d      	ldr	r3, [pc, #52]	@ (8004af0 <UART_SetConfig+0x2d4>)
 8004abc:	fba3 1302 	umull	r1, r3, r3, r2
 8004ac0:	095b      	lsrs	r3, r3, #5
 8004ac2:	2164      	movs	r1, #100	@ 0x64
 8004ac4:	fb01 f303 	mul.w	r3, r1, r3
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	00db      	lsls	r3, r3, #3
 8004acc:	3332      	adds	r3, #50	@ 0x32
 8004ace:	4a08      	ldr	r2, [pc, #32]	@ (8004af0 <UART_SetConfig+0x2d4>)
 8004ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ad4:	095b      	lsrs	r3, r3, #5
 8004ad6:	f003 0207 	and.w	r2, r3, #7
 8004ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4422      	add	r2, r4
 8004ae2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ae4:	e106      	b.n	8004cf4 <UART_SetConfig+0x4d8>
 8004ae6:	bf00      	nop
 8004ae8:	40011000 	.word	0x40011000
 8004aec:	40011400 	.word	0x40011400
 8004af0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004af4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004af8:	2200      	movs	r2, #0
 8004afa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004afe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004b02:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004b06:	4642      	mov	r2, r8
 8004b08:	464b      	mov	r3, r9
 8004b0a:	1891      	adds	r1, r2, r2
 8004b0c:	6239      	str	r1, [r7, #32]
 8004b0e:	415b      	adcs	r3, r3
 8004b10:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b12:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b16:	4641      	mov	r1, r8
 8004b18:	1854      	adds	r4, r2, r1
 8004b1a:	4649      	mov	r1, r9
 8004b1c:	eb43 0501 	adc.w	r5, r3, r1
 8004b20:	f04f 0200 	mov.w	r2, #0
 8004b24:	f04f 0300 	mov.w	r3, #0
 8004b28:	00eb      	lsls	r3, r5, #3
 8004b2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b2e:	00e2      	lsls	r2, r4, #3
 8004b30:	4614      	mov	r4, r2
 8004b32:	461d      	mov	r5, r3
 8004b34:	4643      	mov	r3, r8
 8004b36:	18e3      	adds	r3, r4, r3
 8004b38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b3c:	464b      	mov	r3, r9
 8004b3e:	eb45 0303 	adc.w	r3, r5, r3
 8004b42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b52:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b56:	f04f 0200 	mov.w	r2, #0
 8004b5a:	f04f 0300 	mov.w	r3, #0
 8004b5e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004b62:	4629      	mov	r1, r5
 8004b64:	008b      	lsls	r3, r1, #2
 8004b66:	4621      	mov	r1, r4
 8004b68:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b6c:	4621      	mov	r1, r4
 8004b6e:	008a      	lsls	r2, r1, #2
 8004b70:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004b74:	f7fc f8a8 	bl	8000cc8 <__aeabi_uldivmod>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	460b      	mov	r3, r1
 8004b7c:	4b60      	ldr	r3, [pc, #384]	@ (8004d00 <UART_SetConfig+0x4e4>)
 8004b7e:	fba3 2302 	umull	r2, r3, r3, r2
 8004b82:	095b      	lsrs	r3, r3, #5
 8004b84:	011c      	lsls	r4, r3, #4
 8004b86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004b90:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004b94:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004b98:	4642      	mov	r2, r8
 8004b9a:	464b      	mov	r3, r9
 8004b9c:	1891      	adds	r1, r2, r2
 8004b9e:	61b9      	str	r1, [r7, #24]
 8004ba0:	415b      	adcs	r3, r3
 8004ba2:	61fb      	str	r3, [r7, #28]
 8004ba4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ba8:	4641      	mov	r1, r8
 8004baa:	1851      	adds	r1, r2, r1
 8004bac:	6139      	str	r1, [r7, #16]
 8004bae:	4649      	mov	r1, r9
 8004bb0:	414b      	adcs	r3, r1
 8004bb2:	617b      	str	r3, [r7, #20]
 8004bb4:	f04f 0200 	mov.w	r2, #0
 8004bb8:	f04f 0300 	mov.w	r3, #0
 8004bbc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bc0:	4659      	mov	r1, fp
 8004bc2:	00cb      	lsls	r3, r1, #3
 8004bc4:	4651      	mov	r1, sl
 8004bc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bca:	4651      	mov	r1, sl
 8004bcc:	00ca      	lsls	r2, r1, #3
 8004bce:	4610      	mov	r0, r2
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	4642      	mov	r2, r8
 8004bd6:	189b      	adds	r3, r3, r2
 8004bd8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004bdc:	464b      	mov	r3, r9
 8004bde:	460a      	mov	r2, r1
 8004be0:	eb42 0303 	adc.w	r3, r2, r3
 8004be4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004bf2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004bf4:	f04f 0200 	mov.w	r2, #0
 8004bf8:	f04f 0300 	mov.w	r3, #0
 8004bfc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004c00:	4649      	mov	r1, r9
 8004c02:	008b      	lsls	r3, r1, #2
 8004c04:	4641      	mov	r1, r8
 8004c06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c0a:	4641      	mov	r1, r8
 8004c0c:	008a      	lsls	r2, r1, #2
 8004c0e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004c12:	f7fc f859 	bl	8000cc8 <__aeabi_uldivmod>
 8004c16:	4602      	mov	r2, r0
 8004c18:	460b      	mov	r3, r1
 8004c1a:	4611      	mov	r1, r2
 8004c1c:	4b38      	ldr	r3, [pc, #224]	@ (8004d00 <UART_SetConfig+0x4e4>)
 8004c1e:	fba3 2301 	umull	r2, r3, r3, r1
 8004c22:	095b      	lsrs	r3, r3, #5
 8004c24:	2264      	movs	r2, #100	@ 0x64
 8004c26:	fb02 f303 	mul.w	r3, r2, r3
 8004c2a:	1acb      	subs	r3, r1, r3
 8004c2c:	011b      	lsls	r3, r3, #4
 8004c2e:	3332      	adds	r3, #50	@ 0x32
 8004c30:	4a33      	ldr	r2, [pc, #204]	@ (8004d00 <UART_SetConfig+0x4e4>)
 8004c32:	fba2 2303 	umull	r2, r3, r2, r3
 8004c36:	095b      	lsrs	r3, r3, #5
 8004c38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c3c:	441c      	add	r4, r3
 8004c3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c42:	2200      	movs	r2, #0
 8004c44:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c46:	677a      	str	r2, [r7, #116]	@ 0x74
 8004c48:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004c4c:	4642      	mov	r2, r8
 8004c4e:	464b      	mov	r3, r9
 8004c50:	1891      	adds	r1, r2, r2
 8004c52:	60b9      	str	r1, [r7, #8]
 8004c54:	415b      	adcs	r3, r3
 8004c56:	60fb      	str	r3, [r7, #12]
 8004c58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c5c:	4641      	mov	r1, r8
 8004c5e:	1851      	adds	r1, r2, r1
 8004c60:	6039      	str	r1, [r7, #0]
 8004c62:	4649      	mov	r1, r9
 8004c64:	414b      	adcs	r3, r1
 8004c66:	607b      	str	r3, [r7, #4]
 8004c68:	f04f 0200 	mov.w	r2, #0
 8004c6c:	f04f 0300 	mov.w	r3, #0
 8004c70:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004c74:	4659      	mov	r1, fp
 8004c76:	00cb      	lsls	r3, r1, #3
 8004c78:	4651      	mov	r1, sl
 8004c7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c7e:	4651      	mov	r1, sl
 8004c80:	00ca      	lsls	r2, r1, #3
 8004c82:	4610      	mov	r0, r2
 8004c84:	4619      	mov	r1, r3
 8004c86:	4603      	mov	r3, r0
 8004c88:	4642      	mov	r2, r8
 8004c8a:	189b      	adds	r3, r3, r2
 8004c8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c8e:	464b      	mov	r3, r9
 8004c90:	460a      	mov	r2, r1
 8004c92:	eb42 0303 	adc.w	r3, r2, r3
 8004c96:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ca2:	667a      	str	r2, [r7, #100]	@ 0x64
 8004ca4:	f04f 0200 	mov.w	r2, #0
 8004ca8:	f04f 0300 	mov.w	r3, #0
 8004cac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004cb0:	4649      	mov	r1, r9
 8004cb2:	008b      	lsls	r3, r1, #2
 8004cb4:	4641      	mov	r1, r8
 8004cb6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cba:	4641      	mov	r1, r8
 8004cbc:	008a      	lsls	r2, r1, #2
 8004cbe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004cc2:	f7fc f801 	bl	8000cc8 <__aeabi_uldivmod>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	460b      	mov	r3, r1
 8004cca:	4b0d      	ldr	r3, [pc, #52]	@ (8004d00 <UART_SetConfig+0x4e4>)
 8004ccc:	fba3 1302 	umull	r1, r3, r3, r2
 8004cd0:	095b      	lsrs	r3, r3, #5
 8004cd2:	2164      	movs	r1, #100	@ 0x64
 8004cd4:	fb01 f303 	mul.w	r3, r1, r3
 8004cd8:	1ad3      	subs	r3, r2, r3
 8004cda:	011b      	lsls	r3, r3, #4
 8004cdc:	3332      	adds	r3, #50	@ 0x32
 8004cde:	4a08      	ldr	r2, [pc, #32]	@ (8004d00 <UART_SetConfig+0x4e4>)
 8004ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ce4:	095b      	lsrs	r3, r3, #5
 8004ce6:	f003 020f 	and.w	r2, r3, #15
 8004cea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4422      	add	r2, r4
 8004cf2:	609a      	str	r2, [r3, #8]
}
 8004cf4:	bf00      	nop
 8004cf6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d00:	51eb851f 	.word	0x51eb851f

08004d04 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b085      	sub	sp, #20
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004d12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d16:	2b84      	cmp	r3, #132	@ 0x84
 8004d18:	d005      	beq.n	8004d26 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004d1a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	4413      	add	r3, r2
 8004d22:	3303      	adds	r3, #3
 8004d24:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004d26:	68fb      	ldr	r3, [r7, #12]
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3714      	adds	r7, #20
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004d38:	f000 fbc2 	bl	80054c0 <vTaskStartScheduler>
  
  return osOK;
 8004d3c:	2300      	movs	r3, #0
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004d42:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d44:	b089      	sub	sp, #36	@ 0x24
 8004d46:	af04      	add	r7, sp, #16
 8004d48:	6078      	str	r0, [r7, #4]
 8004d4a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	695b      	ldr	r3, [r3, #20]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d020      	beq.n	8004d96 <osThreadCreate+0x54>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	699b      	ldr	r3, [r3, #24]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d01c      	beq.n	8004d96 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	685c      	ldr	r4, [r3, #4]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	691e      	ldr	r6, [r3, #16]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7ff ffc8 	bl	8004d04 <makeFreeRtosPriority>
 8004d74:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	695b      	ldr	r3, [r3, #20]
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d7e:	9202      	str	r2, [sp, #8]
 8004d80:	9301      	str	r3, [sp, #4]
 8004d82:	9100      	str	r1, [sp, #0]
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	4632      	mov	r2, r6
 8004d88:	4629      	mov	r1, r5
 8004d8a:	4620      	mov	r0, r4
 8004d8c:	f000 f9b2 	bl	80050f4 <xTaskCreateStatic>
 8004d90:	4603      	mov	r3, r0
 8004d92:	60fb      	str	r3, [r7, #12]
 8004d94:	e01c      	b.n	8004dd0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	685c      	ldr	r4, [r3, #4]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004da2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004daa:	4618      	mov	r0, r3
 8004dac:	f7ff ffaa 	bl	8004d04 <makeFreeRtosPriority>
 8004db0:	4602      	mov	r2, r0
 8004db2:	f107 030c 	add.w	r3, r7, #12
 8004db6:	9301      	str	r3, [sp, #4]
 8004db8:	9200      	str	r2, [sp, #0]
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	4632      	mov	r2, r6
 8004dbe:	4629      	mov	r1, r5
 8004dc0:	4620      	mov	r0, r4
 8004dc2:	f000 f9f7 	bl	80051b4 <xTaskCreate>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d001      	beq.n	8004dd0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	e000      	b.n	8004dd2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3714      	adds	r7, #20
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004dda <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004dda:	b580      	push	{r7, lr}
 8004ddc:	b084      	sub	sp, #16
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d001      	beq.n	8004df0 <osDelay+0x16>
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	e000      	b.n	8004df2 <osDelay+0x18>
 8004df0:	2301      	movs	r3, #1
 8004df2:	4618      	mov	r0, r3
 8004df4:	f000 fb2e 	bl	8005454 <vTaskDelay>
  
  return osOK;
 8004df8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3710      	adds	r7, #16
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004e02:	b480      	push	{r7}
 8004e04:	b083      	sub	sp, #12
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f103 0208 	add.w	r2, r3, #8
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f04f 32ff 	mov.w	r2, #4294967295
 8004e1a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f103 0208 	add.w	r2, r3, #8
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f103 0208 	add.w	r2, r3, #8
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2200      	movs	r2, #0
 8004e34:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004e36:	bf00      	nop
 8004e38:	370c      	adds	r7, #12
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr

08004e42 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004e42:	b480      	push	{r7}
 8004e44:	b083      	sub	sp, #12
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004e50:	bf00      	nop
 8004e52:	370c      	adds	r7, #12
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr

08004e5c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b085      	sub	sp, #20
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	689a      	ldr	r2, [r3, #8]
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	683a      	ldr	r2, [r7, #0]
 8004e80:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	683a      	ldr	r2, [r7, #0]
 8004e86:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	1c5a      	adds	r2, r3, #1
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	601a      	str	r2, [r3, #0]
}
 8004e98:	bf00      	nop
 8004e9a:	3714      	adds	r7, #20
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b085      	sub	sp, #20
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eba:	d103      	bne.n	8004ec4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	691b      	ldr	r3, [r3, #16]
 8004ec0:	60fb      	str	r3, [r7, #12]
 8004ec2:	e00c      	b.n	8004ede <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	3308      	adds	r3, #8
 8004ec8:	60fb      	str	r3, [r7, #12]
 8004eca:	e002      	b.n	8004ed2 <vListInsert+0x2e>
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	60fb      	str	r3, [r7, #12]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	68ba      	ldr	r2, [r7, #8]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d2f6      	bcs.n	8004ecc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	685a      	ldr	r2, [r3, #4]
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	683a      	ldr	r2, [r7, #0]
 8004eec:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	68fa      	ldr	r2, [r7, #12]
 8004ef2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	683a      	ldr	r2, [r7, #0]
 8004ef8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	687a      	ldr	r2, [r7, #4]
 8004efe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	1c5a      	adds	r2, r3, #1
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	601a      	str	r2, [r3, #0]
}
 8004f0a:	bf00      	nop
 8004f0c:	3714      	adds	r7, #20
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr

08004f16 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004f16:	b480      	push	{r7}
 8004f18:	b085      	sub	sp, #20
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	691b      	ldr	r3, [r3, #16]
 8004f22:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	687a      	ldr	r2, [r7, #4]
 8004f2a:	6892      	ldr	r2, [r2, #8]
 8004f2c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	6852      	ldr	r2, [r2, #4]
 8004f36:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	687a      	ldr	r2, [r7, #4]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d103      	bne.n	8004f4a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	689a      	ldr	r2, [r3, #8]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	1e5a      	subs	r2, r3, #1
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3714      	adds	r7, #20
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr
	...

08004f6c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d10b      	bne.n	8004f98 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f84:	f383 8811 	msr	BASEPRI, r3
 8004f88:	f3bf 8f6f 	isb	sy
 8004f8c:	f3bf 8f4f 	dsb	sy
 8004f90:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004f92:	bf00      	nop
 8004f94:	bf00      	nop
 8004f96:	e7fd      	b.n	8004f94 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004f98:	f000 ff9e 	bl	8005ed8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fa4:	68f9      	ldr	r1, [r7, #12]
 8004fa6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004fa8:	fb01 f303 	mul.w	r3, r1, r3
 8004fac:	441a      	add	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	68f9      	ldr	r1, [r7, #12]
 8004fcc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004fce:	fb01 f303 	mul.w	r3, r1, r3
 8004fd2:	441a      	add	r2, r3
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	22ff      	movs	r2, #255	@ 0xff
 8004fdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	22ff      	movs	r2, #255	@ 0xff
 8004fe4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d114      	bne.n	8005018 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d01a      	beq.n	800502c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	3310      	adds	r3, #16
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f000 fc94 	bl	8005928 <xTaskRemoveFromEventList>
 8005000:	4603      	mov	r3, r0
 8005002:	2b00      	cmp	r3, #0
 8005004:	d012      	beq.n	800502c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005006:	4b0d      	ldr	r3, [pc, #52]	@ (800503c <xQueueGenericReset+0xd0>)
 8005008:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800500c:	601a      	str	r2, [r3, #0]
 800500e:	f3bf 8f4f 	dsb	sy
 8005012:	f3bf 8f6f 	isb	sy
 8005016:	e009      	b.n	800502c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	3310      	adds	r3, #16
 800501c:	4618      	mov	r0, r3
 800501e:	f7ff fef0 	bl	8004e02 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	3324      	adds	r3, #36	@ 0x24
 8005026:	4618      	mov	r0, r3
 8005028:	f7ff feeb 	bl	8004e02 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800502c:	f000 ff86 	bl	8005f3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005030:	2301      	movs	r3, #1
}
 8005032:	4618      	mov	r0, r3
 8005034:	3710      	adds	r7, #16
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	e000ed04 	.word	0xe000ed04

08005040 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005040:	b580      	push	{r7, lr}
 8005042:	b08a      	sub	sp, #40	@ 0x28
 8005044:	af02      	add	r7, sp, #8
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	4613      	mov	r3, r2
 800504c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10b      	bne.n	800506c <xQueueGenericCreate+0x2c>
	__asm volatile
 8005054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005058:	f383 8811 	msr	BASEPRI, r3
 800505c:	f3bf 8f6f 	isb	sy
 8005060:	f3bf 8f4f 	dsb	sy
 8005064:	613b      	str	r3, [r7, #16]
}
 8005066:	bf00      	nop
 8005068:	bf00      	nop
 800506a:	e7fd      	b.n	8005068 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	68ba      	ldr	r2, [r7, #8]
 8005070:	fb02 f303 	mul.w	r3, r2, r3
 8005074:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	3348      	adds	r3, #72	@ 0x48
 800507a:	4618      	mov	r0, r3
 800507c:	f001 f80c 	bl	8006098 <pvPortMalloc>
 8005080:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005082:	69bb      	ldr	r3, [r7, #24]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d011      	beq.n	80050ac <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005088:	69bb      	ldr	r3, [r7, #24]
 800508a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	3348      	adds	r3, #72	@ 0x48
 8005090:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800509a:	79fa      	ldrb	r2, [r7, #7]
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	9300      	str	r3, [sp, #0]
 80050a0:	4613      	mov	r3, r2
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	68b9      	ldr	r1, [r7, #8]
 80050a6:	68f8      	ldr	r0, [r7, #12]
 80050a8:	f000 f805 	bl	80050b6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80050ac:	69bb      	ldr	r3, [r7, #24]
	}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3720      	adds	r7, #32
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}

080050b6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80050b6:	b580      	push	{r7, lr}
 80050b8:	b084      	sub	sp, #16
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	60f8      	str	r0, [r7, #12]
 80050be:	60b9      	str	r1, [r7, #8]
 80050c0:	607a      	str	r2, [r7, #4]
 80050c2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d103      	bne.n	80050d2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80050ca:	69bb      	ldr	r3, [r7, #24]
 80050cc:	69ba      	ldr	r2, [r7, #24]
 80050ce:	601a      	str	r2, [r3, #0]
 80050d0:	e002      	b.n	80050d8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	687a      	ldr	r2, [r7, #4]
 80050d6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80050d8:	69bb      	ldr	r3, [r7, #24]
 80050da:	68fa      	ldr	r2, [r7, #12]
 80050dc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80050de:	69bb      	ldr	r3, [r7, #24]
 80050e0:	68ba      	ldr	r2, [r7, #8]
 80050e2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80050e4:	2101      	movs	r1, #1
 80050e6:	69b8      	ldr	r0, [r7, #24]
 80050e8:	f7ff ff40 	bl	8004f6c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80050ec:	bf00      	nop
 80050ee:	3710      	adds	r7, #16
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}

080050f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b08e      	sub	sp, #56	@ 0x38
 80050f8:	af04      	add	r7, sp, #16
 80050fa:	60f8      	str	r0, [r7, #12]
 80050fc:	60b9      	str	r1, [r7, #8]
 80050fe:	607a      	str	r2, [r7, #4]
 8005100:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005102:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005104:	2b00      	cmp	r3, #0
 8005106:	d10b      	bne.n	8005120 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800510c:	f383 8811 	msr	BASEPRI, r3
 8005110:	f3bf 8f6f 	isb	sy
 8005114:	f3bf 8f4f 	dsb	sy
 8005118:	623b      	str	r3, [r7, #32]
}
 800511a:	bf00      	nop
 800511c:	bf00      	nop
 800511e:	e7fd      	b.n	800511c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10b      	bne.n	800513e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800512a:	f383 8811 	msr	BASEPRI, r3
 800512e:	f3bf 8f6f 	isb	sy
 8005132:	f3bf 8f4f 	dsb	sy
 8005136:	61fb      	str	r3, [r7, #28]
}
 8005138:	bf00      	nop
 800513a:	bf00      	nop
 800513c:	e7fd      	b.n	800513a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800513e:	23a0      	movs	r3, #160	@ 0xa0
 8005140:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	2ba0      	cmp	r3, #160	@ 0xa0
 8005146:	d00b      	beq.n	8005160 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800514c:	f383 8811 	msr	BASEPRI, r3
 8005150:	f3bf 8f6f 	isb	sy
 8005154:	f3bf 8f4f 	dsb	sy
 8005158:	61bb      	str	r3, [r7, #24]
}
 800515a:	bf00      	nop
 800515c:	bf00      	nop
 800515e:	e7fd      	b.n	800515c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005160:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005164:	2b00      	cmp	r3, #0
 8005166:	d01e      	beq.n	80051a6 <xTaskCreateStatic+0xb2>
 8005168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800516a:	2b00      	cmp	r3, #0
 800516c:	d01b      	beq.n	80051a6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800516e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005170:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005174:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005176:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800517a:	2202      	movs	r2, #2
 800517c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005180:	2300      	movs	r3, #0
 8005182:	9303      	str	r3, [sp, #12]
 8005184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005186:	9302      	str	r3, [sp, #8]
 8005188:	f107 0314 	add.w	r3, r7, #20
 800518c:	9301      	str	r3, [sp, #4]
 800518e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005190:	9300      	str	r3, [sp, #0]
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	687a      	ldr	r2, [r7, #4]
 8005196:	68b9      	ldr	r1, [r7, #8]
 8005198:	68f8      	ldr	r0, [r7, #12]
 800519a:	f000 f851 	bl	8005240 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800519e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80051a0:	f000 f8ee 	bl	8005380 <prvAddNewTaskToReadyList>
 80051a4:	e001      	b.n	80051aa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80051a6:	2300      	movs	r3, #0
 80051a8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80051aa:	697b      	ldr	r3, [r7, #20]
	}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3728      	adds	r7, #40	@ 0x28
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b08c      	sub	sp, #48	@ 0x30
 80051b8:	af04      	add	r7, sp, #16
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	603b      	str	r3, [r7, #0]
 80051c0:	4613      	mov	r3, r2
 80051c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80051c4:	88fb      	ldrh	r3, [r7, #6]
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	4618      	mov	r0, r3
 80051ca:	f000 ff65 	bl	8006098 <pvPortMalloc>
 80051ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d00e      	beq.n	80051f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80051d6:	20a0      	movs	r0, #160	@ 0xa0
 80051d8:	f000 ff5e 	bl	8006098 <pvPortMalloc>
 80051dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80051de:	69fb      	ldr	r3, [r7, #28]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d003      	beq.n	80051ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80051e4:	69fb      	ldr	r3, [r7, #28]
 80051e6:	697a      	ldr	r2, [r7, #20]
 80051e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80051ea:	e005      	b.n	80051f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80051ec:	6978      	ldr	r0, [r7, #20]
 80051ee:	f001 f821 	bl	8006234 <vPortFree>
 80051f2:	e001      	b.n	80051f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80051f4:	2300      	movs	r3, #0
 80051f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80051f8:	69fb      	ldr	r3, [r7, #28]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d017      	beq.n	800522e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005206:	88fa      	ldrh	r2, [r7, #6]
 8005208:	2300      	movs	r3, #0
 800520a:	9303      	str	r3, [sp, #12]
 800520c:	69fb      	ldr	r3, [r7, #28]
 800520e:	9302      	str	r3, [sp, #8]
 8005210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005212:	9301      	str	r3, [sp, #4]
 8005214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005216:	9300      	str	r3, [sp, #0]
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	68b9      	ldr	r1, [r7, #8]
 800521c:	68f8      	ldr	r0, [r7, #12]
 800521e:	f000 f80f 	bl	8005240 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005222:	69f8      	ldr	r0, [r7, #28]
 8005224:	f000 f8ac 	bl	8005380 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005228:	2301      	movs	r3, #1
 800522a:	61bb      	str	r3, [r7, #24]
 800522c:	e002      	b.n	8005234 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800522e:	f04f 33ff 	mov.w	r3, #4294967295
 8005232:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005234:	69bb      	ldr	r3, [r7, #24]
	}
 8005236:	4618      	mov	r0, r3
 8005238:	3720      	adds	r7, #32
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
	...

08005240 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b088      	sub	sp, #32
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	607a      	str	r2, [r7, #4]
 800524c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800524e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005250:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005258:	3b01      	subs	r3, #1
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	4413      	add	r3, r2
 800525e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005260:	69bb      	ldr	r3, [r7, #24]
 8005262:	f023 0307 	bic.w	r3, r3, #7
 8005266:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005268:	69bb      	ldr	r3, [r7, #24]
 800526a:	f003 0307 	and.w	r3, r3, #7
 800526e:	2b00      	cmp	r3, #0
 8005270:	d00b      	beq.n	800528a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005276:	f383 8811 	msr	BASEPRI, r3
 800527a:	f3bf 8f6f 	isb	sy
 800527e:	f3bf 8f4f 	dsb	sy
 8005282:	617b      	str	r3, [r7, #20]
}
 8005284:	bf00      	nop
 8005286:	bf00      	nop
 8005288:	e7fd      	b.n	8005286 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d01f      	beq.n	80052d0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005290:	2300      	movs	r3, #0
 8005292:	61fb      	str	r3, [r7, #28]
 8005294:	e012      	b.n	80052bc <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005296:	68ba      	ldr	r2, [r7, #8]
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	4413      	add	r3, r2
 800529c:	7819      	ldrb	r1, [r3, #0]
 800529e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052a0:	69fb      	ldr	r3, [r7, #28]
 80052a2:	4413      	add	r3, r2
 80052a4:	3334      	adds	r3, #52	@ 0x34
 80052a6:	460a      	mov	r2, r1
 80052a8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80052aa:	68ba      	ldr	r2, [r7, #8]
 80052ac:	69fb      	ldr	r3, [r7, #28]
 80052ae:	4413      	add	r3, r2
 80052b0:	781b      	ldrb	r3, [r3, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d006      	beq.n	80052c4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	3301      	adds	r3, #1
 80052ba:	61fb      	str	r3, [r7, #28]
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	2b0f      	cmp	r3, #15
 80052c0:	d9e9      	bls.n	8005296 <prvInitialiseNewTask+0x56>
 80052c2:	e000      	b.n	80052c6 <prvInitialiseNewTask+0x86>
			{
				break;
 80052c4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80052c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052ce:	e003      	b.n	80052d8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80052d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d2:	2200      	movs	r2, #0
 80052d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80052d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052da:	2b06      	cmp	r3, #6
 80052dc:	d901      	bls.n	80052e2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80052de:	2306      	movs	r3, #6
 80052e0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80052e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052e6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80052e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052ec:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80052ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f0:	2200      	movs	r2, #0
 80052f2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80052f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f6:	3304      	adds	r3, #4
 80052f8:	4618      	mov	r0, r3
 80052fa:	f7ff fda2 	bl	8004e42 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80052fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005300:	3318      	adds	r3, #24
 8005302:	4618      	mov	r0, r3
 8005304:	f7ff fd9d 	bl	8004e42 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800530a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800530c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800530e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005310:	f1c3 0207 	rsb	r2, r3, #7
 8005314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005316:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800531a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800531c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800531e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005320:	2200      	movs	r2, #0
 8005322:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005328:	2200      	movs	r2, #0
 800532a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800532e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005330:	334c      	adds	r3, #76	@ 0x4c
 8005332:	224c      	movs	r2, #76	@ 0x4c
 8005334:	2100      	movs	r1, #0
 8005336:	4618      	mov	r0, r3
 8005338:	f003 f954 	bl	80085e4 <memset>
 800533c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800533e:	4a0d      	ldr	r2, [pc, #52]	@ (8005374 <prvInitialiseNewTask+0x134>)
 8005340:	651a      	str	r2, [r3, #80]	@ 0x50
 8005342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005344:	4a0c      	ldr	r2, [pc, #48]	@ (8005378 <prvInitialiseNewTask+0x138>)
 8005346:	655a      	str	r2, [r3, #84]	@ 0x54
 8005348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800534a:	4a0c      	ldr	r2, [pc, #48]	@ (800537c <prvInitialiseNewTask+0x13c>)
 800534c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	68f9      	ldr	r1, [r7, #12]
 8005352:	69b8      	ldr	r0, [r7, #24]
 8005354:	f000 fc8e 	bl	8005c74 <pxPortInitialiseStack>
 8005358:	4602      	mov	r2, r0
 800535a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800535c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800535e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005360:	2b00      	cmp	r3, #0
 8005362:	d002      	beq.n	800536a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005366:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005368:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800536a:	bf00      	nop
 800536c:	3720      	adds	r7, #32
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	20004690 	.word	0x20004690
 8005378:	200046f8 	.word	0x200046f8
 800537c:	20004760 	.word	0x20004760

08005380 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b082      	sub	sp, #8
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005388:	f000 fda6 	bl	8005ed8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800538c:	4b2a      	ldr	r3, [pc, #168]	@ (8005438 <prvAddNewTaskToReadyList+0xb8>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	3301      	adds	r3, #1
 8005392:	4a29      	ldr	r2, [pc, #164]	@ (8005438 <prvAddNewTaskToReadyList+0xb8>)
 8005394:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005396:	4b29      	ldr	r3, [pc, #164]	@ (800543c <prvAddNewTaskToReadyList+0xbc>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d109      	bne.n	80053b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800539e:	4a27      	ldr	r2, [pc, #156]	@ (800543c <prvAddNewTaskToReadyList+0xbc>)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80053a4:	4b24      	ldr	r3, [pc, #144]	@ (8005438 <prvAddNewTaskToReadyList+0xb8>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d110      	bne.n	80053ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80053ac:	f000 fb38 	bl	8005a20 <prvInitialiseTaskLists>
 80053b0:	e00d      	b.n	80053ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80053b2:	4b23      	ldr	r3, [pc, #140]	@ (8005440 <prvAddNewTaskToReadyList+0xc0>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d109      	bne.n	80053ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80053ba:	4b20      	ldr	r3, [pc, #128]	@ (800543c <prvAddNewTaskToReadyList+0xbc>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d802      	bhi.n	80053ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80053c8:	4a1c      	ldr	r2, [pc, #112]	@ (800543c <prvAddNewTaskToReadyList+0xbc>)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80053ce:	4b1d      	ldr	r3, [pc, #116]	@ (8005444 <prvAddNewTaskToReadyList+0xc4>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	3301      	adds	r3, #1
 80053d4:	4a1b      	ldr	r2, [pc, #108]	@ (8005444 <prvAddNewTaskToReadyList+0xc4>)
 80053d6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053dc:	2201      	movs	r2, #1
 80053de:	409a      	lsls	r2, r3
 80053e0:	4b19      	ldr	r3, [pc, #100]	@ (8005448 <prvAddNewTaskToReadyList+0xc8>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	4a18      	ldr	r2, [pc, #96]	@ (8005448 <prvAddNewTaskToReadyList+0xc8>)
 80053e8:	6013      	str	r3, [r2, #0]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053ee:	4613      	mov	r3, r2
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	4413      	add	r3, r2
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	4a15      	ldr	r2, [pc, #84]	@ (800544c <prvAddNewTaskToReadyList+0xcc>)
 80053f8:	441a      	add	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	3304      	adds	r3, #4
 80053fe:	4619      	mov	r1, r3
 8005400:	4610      	mov	r0, r2
 8005402:	f7ff fd2b 	bl	8004e5c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005406:	f000 fd99 	bl	8005f3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800540a:	4b0d      	ldr	r3, [pc, #52]	@ (8005440 <prvAddNewTaskToReadyList+0xc0>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00e      	beq.n	8005430 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005412:	4b0a      	ldr	r3, [pc, #40]	@ (800543c <prvAddNewTaskToReadyList+0xbc>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800541c:	429a      	cmp	r2, r3
 800541e:	d207      	bcs.n	8005430 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005420:	4b0b      	ldr	r3, [pc, #44]	@ (8005450 <prvAddNewTaskToReadyList+0xd0>)
 8005422:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005426:	601a      	str	r2, [r3, #0]
 8005428:	f3bf 8f4f 	dsb	sy
 800542c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005430:	bf00      	nop
 8005432:	3708      	adds	r7, #8
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	20000a34 	.word	0x20000a34
 800543c:	20000934 	.word	0x20000934
 8005440:	20000a40 	.word	0x20000a40
 8005444:	20000a50 	.word	0x20000a50
 8005448:	20000a3c 	.word	0x20000a3c
 800544c:	20000938 	.word	0x20000938
 8005450:	e000ed04 	.word	0xe000ed04

08005454 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005454:	b580      	push	{r7, lr}
 8005456:	b084      	sub	sp, #16
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800545c:	2300      	movs	r3, #0
 800545e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d018      	beq.n	8005498 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005466:	4b14      	ldr	r3, [pc, #80]	@ (80054b8 <vTaskDelay+0x64>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d00b      	beq.n	8005486 <vTaskDelay+0x32>
	__asm volatile
 800546e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005472:	f383 8811 	msr	BASEPRI, r3
 8005476:	f3bf 8f6f 	isb	sy
 800547a:	f3bf 8f4f 	dsb	sy
 800547e:	60bb      	str	r3, [r7, #8]
}
 8005480:	bf00      	nop
 8005482:	bf00      	nop
 8005484:	e7fd      	b.n	8005482 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005486:	f000 f885 	bl	8005594 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800548a:	2100      	movs	r1, #0
 800548c:	6878      	ldr	r0, [r7, #4]
 800548e:	f000 fb8b 	bl	8005ba8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005492:	f000 f88d 	bl	80055b0 <xTaskResumeAll>
 8005496:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d107      	bne.n	80054ae <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800549e:	4b07      	ldr	r3, [pc, #28]	@ (80054bc <vTaskDelay+0x68>)
 80054a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054a4:	601a      	str	r2, [r3, #0]
 80054a6:	f3bf 8f4f 	dsb	sy
 80054aa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80054ae:	bf00      	nop
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	20000a5c 	.word	0x20000a5c
 80054bc:	e000ed04 	.word	0xe000ed04

080054c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b08a      	sub	sp, #40	@ 0x28
 80054c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80054c6:	2300      	movs	r3, #0
 80054c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80054ca:	2300      	movs	r3, #0
 80054cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80054ce:	463a      	mov	r2, r7
 80054d0:	1d39      	adds	r1, r7, #4
 80054d2:	f107 0308 	add.w	r3, r7, #8
 80054d6:	4618      	mov	r0, r3
 80054d8:	f7fb fdc2 	bl	8001060 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80054dc:	6839      	ldr	r1, [r7, #0]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	68ba      	ldr	r2, [r7, #8]
 80054e2:	9202      	str	r2, [sp, #8]
 80054e4:	9301      	str	r3, [sp, #4]
 80054e6:	2300      	movs	r3, #0
 80054e8:	9300      	str	r3, [sp, #0]
 80054ea:	2300      	movs	r3, #0
 80054ec:	460a      	mov	r2, r1
 80054ee:	4921      	ldr	r1, [pc, #132]	@ (8005574 <vTaskStartScheduler+0xb4>)
 80054f0:	4821      	ldr	r0, [pc, #132]	@ (8005578 <vTaskStartScheduler+0xb8>)
 80054f2:	f7ff fdff 	bl	80050f4 <xTaskCreateStatic>
 80054f6:	4603      	mov	r3, r0
 80054f8:	4a20      	ldr	r2, [pc, #128]	@ (800557c <vTaskStartScheduler+0xbc>)
 80054fa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80054fc:	4b1f      	ldr	r3, [pc, #124]	@ (800557c <vTaskStartScheduler+0xbc>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d002      	beq.n	800550a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005504:	2301      	movs	r3, #1
 8005506:	617b      	str	r3, [r7, #20]
 8005508:	e001      	b.n	800550e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800550a:	2300      	movs	r3, #0
 800550c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	2b01      	cmp	r3, #1
 8005512:	d11b      	bne.n	800554c <vTaskStartScheduler+0x8c>
	__asm volatile
 8005514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005518:	f383 8811 	msr	BASEPRI, r3
 800551c:	f3bf 8f6f 	isb	sy
 8005520:	f3bf 8f4f 	dsb	sy
 8005524:	613b      	str	r3, [r7, #16]
}
 8005526:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005528:	4b15      	ldr	r3, [pc, #84]	@ (8005580 <vTaskStartScheduler+0xc0>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	334c      	adds	r3, #76	@ 0x4c
 800552e:	4a15      	ldr	r2, [pc, #84]	@ (8005584 <vTaskStartScheduler+0xc4>)
 8005530:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005532:	4b15      	ldr	r3, [pc, #84]	@ (8005588 <vTaskStartScheduler+0xc8>)
 8005534:	f04f 32ff 	mov.w	r2, #4294967295
 8005538:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800553a:	4b14      	ldr	r3, [pc, #80]	@ (800558c <vTaskStartScheduler+0xcc>)
 800553c:	2201      	movs	r2, #1
 800553e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005540:	4b13      	ldr	r3, [pc, #76]	@ (8005590 <vTaskStartScheduler+0xd0>)
 8005542:	2200      	movs	r2, #0
 8005544:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005546:	f000 fc23 	bl	8005d90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800554a:	e00f      	b.n	800556c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005552:	d10b      	bne.n	800556c <vTaskStartScheduler+0xac>
	__asm volatile
 8005554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005558:	f383 8811 	msr	BASEPRI, r3
 800555c:	f3bf 8f6f 	isb	sy
 8005560:	f3bf 8f4f 	dsb	sy
 8005564:	60fb      	str	r3, [r7, #12]
}
 8005566:	bf00      	nop
 8005568:	bf00      	nop
 800556a:	e7fd      	b.n	8005568 <vTaskStartScheduler+0xa8>
}
 800556c:	bf00      	nop
 800556e:	3718      	adds	r7, #24
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}
 8005574:	0800b10c 	.word	0x0800b10c
 8005578:	080059f1 	.word	0x080059f1
 800557c:	20000a58 	.word	0x20000a58
 8005580:	20000934 	.word	0x20000934
 8005584:	200004f0 	.word	0x200004f0
 8005588:	20000a54 	.word	0x20000a54
 800558c:	20000a40 	.word	0x20000a40
 8005590:	20000a38 	.word	0x20000a38

08005594 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005594:	b480      	push	{r7}
 8005596:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005598:	4b04      	ldr	r3, [pc, #16]	@ (80055ac <vTaskSuspendAll+0x18>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	3301      	adds	r3, #1
 800559e:	4a03      	ldr	r2, [pc, #12]	@ (80055ac <vTaskSuspendAll+0x18>)
 80055a0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80055a2:	bf00      	nop
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr
 80055ac:	20000a5c 	.word	0x20000a5c

080055b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80055b6:	2300      	movs	r3, #0
 80055b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80055ba:	2300      	movs	r3, #0
 80055bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80055be:	4b42      	ldr	r3, [pc, #264]	@ (80056c8 <xTaskResumeAll+0x118>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d10b      	bne.n	80055de <xTaskResumeAll+0x2e>
	__asm volatile
 80055c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ca:	f383 8811 	msr	BASEPRI, r3
 80055ce:	f3bf 8f6f 	isb	sy
 80055d2:	f3bf 8f4f 	dsb	sy
 80055d6:	603b      	str	r3, [r7, #0]
}
 80055d8:	bf00      	nop
 80055da:	bf00      	nop
 80055dc:	e7fd      	b.n	80055da <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80055de:	f000 fc7b 	bl	8005ed8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80055e2:	4b39      	ldr	r3, [pc, #228]	@ (80056c8 <xTaskResumeAll+0x118>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	3b01      	subs	r3, #1
 80055e8:	4a37      	ldr	r2, [pc, #220]	@ (80056c8 <xTaskResumeAll+0x118>)
 80055ea:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055ec:	4b36      	ldr	r3, [pc, #216]	@ (80056c8 <xTaskResumeAll+0x118>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d161      	bne.n	80056b8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80055f4:	4b35      	ldr	r3, [pc, #212]	@ (80056cc <xTaskResumeAll+0x11c>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d05d      	beq.n	80056b8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80055fc:	e02e      	b.n	800565c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055fe:	4b34      	ldr	r3, [pc, #208]	@ (80056d0 <xTaskResumeAll+0x120>)
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	3318      	adds	r3, #24
 800560a:	4618      	mov	r0, r3
 800560c:	f7ff fc83 	bl	8004f16 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	3304      	adds	r3, #4
 8005614:	4618      	mov	r0, r3
 8005616:	f7ff fc7e 	bl	8004f16 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800561e:	2201      	movs	r2, #1
 8005620:	409a      	lsls	r2, r3
 8005622:	4b2c      	ldr	r3, [pc, #176]	@ (80056d4 <xTaskResumeAll+0x124>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4313      	orrs	r3, r2
 8005628:	4a2a      	ldr	r2, [pc, #168]	@ (80056d4 <xTaskResumeAll+0x124>)
 800562a:	6013      	str	r3, [r2, #0]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005630:	4613      	mov	r3, r2
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	4413      	add	r3, r2
 8005636:	009b      	lsls	r3, r3, #2
 8005638:	4a27      	ldr	r2, [pc, #156]	@ (80056d8 <xTaskResumeAll+0x128>)
 800563a:	441a      	add	r2, r3
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	3304      	adds	r3, #4
 8005640:	4619      	mov	r1, r3
 8005642:	4610      	mov	r0, r2
 8005644:	f7ff fc0a 	bl	8004e5c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800564c:	4b23      	ldr	r3, [pc, #140]	@ (80056dc <xTaskResumeAll+0x12c>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005652:	429a      	cmp	r2, r3
 8005654:	d302      	bcc.n	800565c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005656:	4b22      	ldr	r3, [pc, #136]	@ (80056e0 <xTaskResumeAll+0x130>)
 8005658:	2201      	movs	r2, #1
 800565a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800565c:	4b1c      	ldr	r3, [pc, #112]	@ (80056d0 <xTaskResumeAll+0x120>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d1cc      	bne.n	80055fe <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d001      	beq.n	800566e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800566a:	f000 fa7d 	bl	8005b68 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800566e:	4b1d      	ldr	r3, [pc, #116]	@ (80056e4 <xTaskResumeAll+0x134>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d010      	beq.n	800569c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800567a:	f000 f837 	bl	80056ec <xTaskIncrementTick>
 800567e:	4603      	mov	r3, r0
 8005680:	2b00      	cmp	r3, #0
 8005682:	d002      	beq.n	800568a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005684:	4b16      	ldr	r3, [pc, #88]	@ (80056e0 <xTaskResumeAll+0x130>)
 8005686:	2201      	movs	r2, #1
 8005688:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	3b01      	subs	r3, #1
 800568e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d1f1      	bne.n	800567a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005696:	4b13      	ldr	r3, [pc, #76]	@ (80056e4 <xTaskResumeAll+0x134>)
 8005698:	2200      	movs	r2, #0
 800569a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800569c:	4b10      	ldr	r3, [pc, #64]	@ (80056e0 <xTaskResumeAll+0x130>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d009      	beq.n	80056b8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80056a4:	2301      	movs	r3, #1
 80056a6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80056a8:	4b0f      	ldr	r3, [pc, #60]	@ (80056e8 <xTaskResumeAll+0x138>)
 80056aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056ae:	601a      	str	r2, [r3, #0]
 80056b0:	f3bf 8f4f 	dsb	sy
 80056b4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80056b8:	f000 fc40 	bl	8005f3c <vPortExitCritical>

	return xAlreadyYielded;
 80056bc:	68bb      	ldr	r3, [r7, #8]
}
 80056be:	4618      	mov	r0, r3
 80056c0:	3710      	adds	r7, #16
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}
 80056c6:	bf00      	nop
 80056c8:	20000a5c 	.word	0x20000a5c
 80056cc:	20000a34 	.word	0x20000a34
 80056d0:	200009f4 	.word	0x200009f4
 80056d4:	20000a3c 	.word	0x20000a3c
 80056d8:	20000938 	.word	0x20000938
 80056dc:	20000934 	.word	0x20000934
 80056e0:	20000a48 	.word	0x20000a48
 80056e4:	20000a44 	.word	0x20000a44
 80056e8:	e000ed04 	.word	0xe000ed04

080056ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b086      	sub	sp, #24
 80056f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80056f2:	2300      	movs	r3, #0
 80056f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056f6:	4b4f      	ldr	r3, [pc, #316]	@ (8005834 <xTaskIncrementTick+0x148>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	f040 808f 	bne.w	800581e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005700:	4b4d      	ldr	r3, [pc, #308]	@ (8005838 <xTaskIncrementTick+0x14c>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	3301      	adds	r3, #1
 8005706:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005708:	4a4b      	ldr	r2, [pc, #300]	@ (8005838 <xTaskIncrementTick+0x14c>)
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d121      	bne.n	8005758 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005714:	4b49      	ldr	r3, [pc, #292]	@ (800583c <xTaskIncrementTick+0x150>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d00b      	beq.n	8005736 <xTaskIncrementTick+0x4a>
	__asm volatile
 800571e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005722:	f383 8811 	msr	BASEPRI, r3
 8005726:	f3bf 8f6f 	isb	sy
 800572a:	f3bf 8f4f 	dsb	sy
 800572e:	603b      	str	r3, [r7, #0]
}
 8005730:	bf00      	nop
 8005732:	bf00      	nop
 8005734:	e7fd      	b.n	8005732 <xTaskIncrementTick+0x46>
 8005736:	4b41      	ldr	r3, [pc, #260]	@ (800583c <xTaskIncrementTick+0x150>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	60fb      	str	r3, [r7, #12]
 800573c:	4b40      	ldr	r3, [pc, #256]	@ (8005840 <xTaskIncrementTick+0x154>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a3e      	ldr	r2, [pc, #248]	@ (800583c <xTaskIncrementTick+0x150>)
 8005742:	6013      	str	r3, [r2, #0]
 8005744:	4a3e      	ldr	r2, [pc, #248]	@ (8005840 <xTaskIncrementTick+0x154>)
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6013      	str	r3, [r2, #0]
 800574a:	4b3e      	ldr	r3, [pc, #248]	@ (8005844 <xTaskIncrementTick+0x158>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	3301      	adds	r3, #1
 8005750:	4a3c      	ldr	r2, [pc, #240]	@ (8005844 <xTaskIncrementTick+0x158>)
 8005752:	6013      	str	r3, [r2, #0]
 8005754:	f000 fa08 	bl	8005b68 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005758:	4b3b      	ldr	r3, [pc, #236]	@ (8005848 <xTaskIncrementTick+0x15c>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	429a      	cmp	r2, r3
 8005760:	d348      	bcc.n	80057f4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005762:	4b36      	ldr	r3, [pc, #216]	@ (800583c <xTaskIncrementTick+0x150>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d104      	bne.n	8005776 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800576c:	4b36      	ldr	r3, [pc, #216]	@ (8005848 <xTaskIncrementTick+0x15c>)
 800576e:	f04f 32ff 	mov.w	r2, #4294967295
 8005772:	601a      	str	r2, [r3, #0]
					break;
 8005774:	e03e      	b.n	80057f4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005776:	4b31      	ldr	r3, [pc, #196]	@ (800583c <xTaskIncrementTick+0x150>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	68db      	ldr	r3, [r3, #12]
 800577e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005786:	693a      	ldr	r2, [r7, #16]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	429a      	cmp	r2, r3
 800578c:	d203      	bcs.n	8005796 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800578e:	4a2e      	ldr	r2, [pc, #184]	@ (8005848 <xTaskIncrementTick+0x15c>)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005794:	e02e      	b.n	80057f4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	3304      	adds	r3, #4
 800579a:	4618      	mov	r0, r3
 800579c:	f7ff fbbb 	bl	8004f16 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d004      	beq.n	80057b2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	3318      	adds	r3, #24
 80057ac:	4618      	mov	r0, r3
 80057ae:	f7ff fbb2 	bl	8004f16 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b6:	2201      	movs	r2, #1
 80057b8:	409a      	lsls	r2, r3
 80057ba:	4b24      	ldr	r3, [pc, #144]	@ (800584c <xTaskIncrementTick+0x160>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4313      	orrs	r3, r2
 80057c0:	4a22      	ldr	r2, [pc, #136]	@ (800584c <xTaskIncrementTick+0x160>)
 80057c2:	6013      	str	r3, [r2, #0]
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057c8:	4613      	mov	r3, r2
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	4413      	add	r3, r2
 80057ce:	009b      	lsls	r3, r3, #2
 80057d0:	4a1f      	ldr	r2, [pc, #124]	@ (8005850 <xTaskIncrementTick+0x164>)
 80057d2:	441a      	add	r2, r3
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	3304      	adds	r3, #4
 80057d8:	4619      	mov	r1, r3
 80057da:	4610      	mov	r0, r2
 80057dc:	f7ff fb3e 	bl	8004e5c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057e4:	4b1b      	ldr	r3, [pc, #108]	@ (8005854 <xTaskIncrementTick+0x168>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ea:	429a      	cmp	r2, r3
 80057ec:	d3b9      	bcc.n	8005762 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80057ee:	2301      	movs	r3, #1
 80057f0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057f2:	e7b6      	b.n	8005762 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80057f4:	4b17      	ldr	r3, [pc, #92]	@ (8005854 <xTaskIncrementTick+0x168>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057fa:	4915      	ldr	r1, [pc, #84]	@ (8005850 <xTaskIncrementTick+0x164>)
 80057fc:	4613      	mov	r3, r2
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	4413      	add	r3, r2
 8005802:	009b      	lsls	r3, r3, #2
 8005804:	440b      	add	r3, r1
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	2b01      	cmp	r3, #1
 800580a:	d901      	bls.n	8005810 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800580c:	2301      	movs	r3, #1
 800580e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005810:	4b11      	ldr	r3, [pc, #68]	@ (8005858 <xTaskIncrementTick+0x16c>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d007      	beq.n	8005828 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005818:	2301      	movs	r3, #1
 800581a:	617b      	str	r3, [r7, #20]
 800581c:	e004      	b.n	8005828 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800581e:	4b0f      	ldr	r3, [pc, #60]	@ (800585c <xTaskIncrementTick+0x170>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	3301      	adds	r3, #1
 8005824:	4a0d      	ldr	r2, [pc, #52]	@ (800585c <xTaskIncrementTick+0x170>)
 8005826:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005828:	697b      	ldr	r3, [r7, #20]
}
 800582a:	4618      	mov	r0, r3
 800582c:	3718      	adds	r7, #24
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	20000a5c 	.word	0x20000a5c
 8005838:	20000a38 	.word	0x20000a38
 800583c:	200009ec 	.word	0x200009ec
 8005840:	200009f0 	.word	0x200009f0
 8005844:	20000a4c 	.word	0x20000a4c
 8005848:	20000a54 	.word	0x20000a54
 800584c:	20000a3c 	.word	0x20000a3c
 8005850:	20000938 	.word	0x20000938
 8005854:	20000934 	.word	0x20000934
 8005858:	20000a48 	.word	0x20000a48
 800585c:	20000a44 	.word	0x20000a44

08005860 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005860:	b480      	push	{r7}
 8005862:	b087      	sub	sp, #28
 8005864:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005866:	4b2a      	ldr	r3, [pc, #168]	@ (8005910 <vTaskSwitchContext+0xb0>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d003      	beq.n	8005876 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800586e:	4b29      	ldr	r3, [pc, #164]	@ (8005914 <vTaskSwitchContext+0xb4>)
 8005870:	2201      	movs	r2, #1
 8005872:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005874:	e045      	b.n	8005902 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8005876:	4b27      	ldr	r3, [pc, #156]	@ (8005914 <vTaskSwitchContext+0xb4>)
 8005878:	2200      	movs	r2, #0
 800587a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800587c:	4b26      	ldr	r3, [pc, #152]	@ (8005918 <vTaskSwitchContext+0xb8>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	fab3 f383 	clz	r3, r3
 8005888:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800588a:	7afb      	ldrb	r3, [r7, #11]
 800588c:	f1c3 031f 	rsb	r3, r3, #31
 8005890:	617b      	str	r3, [r7, #20]
 8005892:	4922      	ldr	r1, [pc, #136]	@ (800591c <vTaskSwitchContext+0xbc>)
 8005894:	697a      	ldr	r2, [r7, #20]
 8005896:	4613      	mov	r3, r2
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	4413      	add	r3, r2
 800589c:	009b      	lsls	r3, r3, #2
 800589e:	440b      	add	r3, r1
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d10b      	bne.n	80058be <vTaskSwitchContext+0x5e>
	__asm volatile
 80058a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058aa:	f383 8811 	msr	BASEPRI, r3
 80058ae:	f3bf 8f6f 	isb	sy
 80058b2:	f3bf 8f4f 	dsb	sy
 80058b6:	607b      	str	r3, [r7, #4]
}
 80058b8:	bf00      	nop
 80058ba:	bf00      	nop
 80058bc:	e7fd      	b.n	80058ba <vTaskSwitchContext+0x5a>
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	4613      	mov	r3, r2
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	4413      	add	r3, r2
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	4a14      	ldr	r2, [pc, #80]	@ (800591c <vTaskSwitchContext+0xbc>)
 80058ca:	4413      	add	r3, r2
 80058cc:	613b      	str	r3, [r7, #16]
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	685a      	ldr	r2, [r3, #4]
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	605a      	str	r2, [r3, #4]
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	685a      	ldr	r2, [r3, #4]
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	3308      	adds	r3, #8
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d104      	bne.n	80058ee <vTaskSwitchContext+0x8e>
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	685a      	ldr	r2, [r3, #4]
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	605a      	str	r2, [r3, #4]
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	4a0a      	ldr	r2, [pc, #40]	@ (8005920 <vTaskSwitchContext+0xc0>)
 80058f6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80058f8:	4b09      	ldr	r3, [pc, #36]	@ (8005920 <vTaskSwitchContext+0xc0>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	334c      	adds	r3, #76	@ 0x4c
 80058fe:	4a09      	ldr	r2, [pc, #36]	@ (8005924 <vTaskSwitchContext+0xc4>)
 8005900:	6013      	str	r3, [r2, #0]
}
 8005902:	bf00      	nop
 8005904:	371c      	adds	r7, #28
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr
 800590e:	bf00      	nop
 8005910:	20000a5c 	.word	0x20000a5c
 8005914:	20000a48 	.word	0x20000a48
 8005918:	20000a3c 	.word	0x20000a3c
 800591c:	20000938 	.word	0x20000938
 8005920:	20000934 	.word	0x20000934
 8005924:	200004f0 	.word	0x200004f0

08005928 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b086      	sub	sp, #24
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d10b      	bne.n	8005956 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800593e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005942:	f383 8811 	msr	BASEPRI, r3
 8005946:	f3bf 8f6f 	isb	sy
 800594a:	f3bf 8f4f 	dsb	sy
 800594e:	60fb      	str	r3, [r7, #12]
}
 8005950:	bf00      	nop
 8005952:	bf00      	nop
 8005954:	e7fd      	b.n	8005952 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	3318      	adds	r3, #24
 800595a:	4618      	mov	r0, r3
 800595c:	f7ff fadb 	bl	8004f16 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005960:	4b1d      	ldr	r3, [pc, #116]	@ (80059d8 <xTaskRemoveFromEventList+0xb0>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d11c      	bne.n	80059a2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	3304      	adds	r3, #4
 800596c:	4618      	mov	r0, r3
 800596e:	f7ff fad2 	bl	8004f16 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005976:	2201      	movs	r2, #1
 8005978:	409a      	lsls	r2, r3
 800597a:	4b18      	ldr	r3, [pc, #96]	@ (80059dc <xTaskRemoveFromEventList+0xb4>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4313      	orrs	r3, r2
 8005980:	4a16      	ldr	r2, [pc, #88]	@ (80059dc <xTaskRemoveFromEventList+0xb4>)
 8005982:	6013      	str	r3, [r2, #0]
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005988:	4613      	mov	r3, r2
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	4413      	add	r3, r2
 800598e:	009b      	lsls	r3, r3, #2
 8005990:	4a13      	ldr	r2, [pc, #76]	@ (80059e0 <xTaskRemoveFromEventList+0xb8>)
 8005992:	441a      	add	r2, r3
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	3304      	adds	r3, #4
 8005998:	4619      	mov	r1, r3
 800599a:	4610      	mov	r0, r2
 800599c:	f7ff fa5e 	bl	8004e5c <vListInsertEnd>
 80059a0:	e005      	b.n	80059ae <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	3318      	adds	r3, #24
 80059a6:	4619      	mov	r1, r3
 80059a8:	480e      	ldr	r0, [pc, #56]	@ (80059e4 <xTaskRemoveFromEventList+0xbc>)
 80059aa:	f7ff fa57 	bl	8004e5c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059b2:	4b0d      	ldr	r3, [pc, #52]	@ (80059e8 <xTaskRemoveFromEventList+0xc0>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d905      	bls.n	80059c8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80059bc:	2301      	movs	r3, #1
 80059be:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80059c0:	4b0a      	ldr	r3, [pc, #40]	@ (80059ec <xTaskRemoveFromEventList+0xc4>)
 80059c2:	2201      	movs	r2, #1
 80059c4:	601a      	str	r2, [r3, #0]
 80059c6:	e001      	b.n	80059cc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80059c8:	2300      	movs	r3, #0
 80059ca:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80059cc:	697b      	ldr	r3, [r7, #20]
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3718      	adds	r7, #24
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	20000a5c 	.word	0x20000a5c
 80059dc:	20000a3c 	.word	0x20000a3c
 80059e0:	20000938 	.word	0x20000938
 80059e4:	200009f4 	.word	0x200009f4
 80059e8:	20000934 	.word	0x20000934
 80059ec:	20000a48 	.word	0x20000a48

080059f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80059f8:	f000 f852 	bl	8005aa0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80059fc:	4b06      	ldr	r3, [pc, #24]	@ (8005a18 <prvIdleTask+0x28>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d9f9      	bls.n	80059f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005a04:	4b05      	ldr	r3, [pc, #20]	@ (8005a1c <prvIdleTask+0x2c>)
 8005a06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a0a:	601a      	str	r2, [r3, #0]
 8005a0c:	f3bf 8f4f 	dsb	sy
 8005a10:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005a14:	e7f0      	b.n	80059f8 <prvIdleTask+0x8>
 8005a16:	bf00      	nop
 8005a18:	20000938 	.word	0x20000938
 8005a1c:	e000ed04 	.word	0xe000ed04

08005a20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b082      	sub	sp, #8
 8005a24:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005a26:	2300      	movs	r3, #0
 8005a28:	607b      	str	r3, [r7, #4]
 8005a2a:	e00c      	b.n	8005a46 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005a2c:	687a      	ldr	r2, [r7, #4]
 8005a2e:	4613      	mov	r3, r2
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	4413      	add	r3, r2
 8005a34:	009b      	lsls	r3, r3, #2
 8005a36:	4a12      	ldr	r2, [pc, #72]	@ (8005a80 <prvInitialiseTaskLists+0x60>)
 8005a38:	4413      	add	r3, r2
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f7ff f9e1 	bl	8004e02 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	3301      	adds	r3, #1
 8005a44:	607b      	str	r3, [r7, #4]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2b06      	cmp	r3, #6
 8005a4a:	d9ef      	bls.n	8005a2c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005a4c:	480d      	ldr	r0, [pc, #52]	@ (8005a84 <prvInitialiseTaskLists+0x64>)
 8005a4e:	f7ff f9d8 	bl	8004e02 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005a52:	480d      	ldr	r0, [pc, #52]	@ (8005a88 <prvInitialiseTaskLists+0x68>)
 8005a54:	f7ff f9d5 	bl	8004e02 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005a58:	480c      	ldr	r0, [pc, #48]	@ (8005a8c <prvInitialiseTaskLists+0x6c>)
 8005a5a:	f7ff f9d2 	bl	8004e02 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005a5e:	480c      	ldr	r0, [pc, #48]	@ (8005a90 <prvInitialiseTaskLists+0x70>)
 8005a60:	f7ff f9cf 	bl	8004e02 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005a64:	480b      	ldr	r0, [pc, #44]	@ (8005a94 <prvInitialiseTaskLists+0x74>)
 8005a66:	f7ff f9cc 	bl	8004e02 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8005a98 <prvInitialiseTaskLists+0x78>)
 8005a6c:	4a05      	ldr	r2, [pc, #20]	@ (8005a84 <prvInitialiseTaskLists+0x64>)
 8005a6e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005a70:	4b0a      	ldr	r3, [pc, #40]	@ (8005a9c <prvInitialiseTaskLists+0x7c>)
 8005a72:	4a05      	ldr	r2, [pc, #20]	@ (8005a88 <prvInitialiseTaskLists+0x68>)
 8005a74:	601a      	str	r2, [r3, #0]
}
 8005a76:	bf00      	nop
 8005a78:	3708      	adds	r7, #8
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
 8005a7e:	bf00      	nop
 8005a80:	20000938 	.word	0x20000938
 8005a84:	200009c4 	.word	0x200009c4
 8005a88:	200009d8 	.word	0x200009d8
 8005a8c:	200009f4 	.word	0x200009f4
 8005a90:	20000a08 	.word	0x20000a08
 8005a94:	20000a20 	.word	0x20000a20
 8005a98:	200009ec 	.word	0x200009ec
 8005a9c:	200009f0 	.word	0x200009f0

08005aa0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b082      	sub	sp, #8
 8005aa4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005aa6:	e019      	b.n	8005adc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005aa8:	f000 fa16 	bl	8005ed8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005aac:	4b10      	ldr	r3, [pc, #64]	@ (8005af0 <prvCheckTasksWaitingTermination+0x50>)
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	3304      	adds	r3, #4
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f7ff fa2c 	bl	8004f16 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005abe:	4b0d      	ldr	r3, [pc, #52]	@ (8005af4 <prvCheckTasksWaitingTermination+0x54>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	4a0b      	ldr	r2, [pc, #44]	@ (8005af4 <prvCheckTasksWaitingTermination+0x54>)
 8005ac6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8005af8 <prvCheckTasksWaitingTermination+0x58>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	3b01      	subs	r3, #1
 8005ace:	4a0a      	ldr	r2, [pc, #40]	@ (8005af8 <prvCheckTasksWaitingTermination+0x58>)
 8005ad0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005ad2:	f000 fa33 	bl	8005f3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 f810 	bl	8005afc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005adc:	4b06      	ldr	r3, [pc, #24]	@ (8005af8 <prvCheckTasksWaitingTermination+0x58>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d1e1      	bne.n	8005aa8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005ae4:	bf00      	nop
 8005ae6:	bf00      	nop
 8005ae8:	3708      	adds	r7, #8
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	20000a08 	.word	0x20000a08
 8005af4:	20000a34 	.word	0x20000a34
 8005af8:	20000a1c 	.word	0x20000a1c

08005afc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	334c      	adds	r3, #76	@ 0x4c
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f002 fd99 	bl	8008640 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d108      	bne.n	8005b2a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f000 fb89 	bl	8006234 <vPortFree>
				vPortFree( pxTCB );
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f000 fb86 	bl	8006234 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005b28:	e019      	b.n	8005b5e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d103      	bne.n	8005b3c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005b34:	6878      	ldr	r0, [r7, #4]
 8005b36:	f000 fb7d 	bl	8006234 <vPortFree>
	}
 8005b3a:	e010      	b.n	8005b5e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005b42:	2b02      	cmp	r3, #2
 8005b44:	d00b      	beq.n	8005b5e <prvDeleteTCB+0x62>
	__asm volatile
 8005b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b4a:	f383 8811 	msr	BASEPRI, r3
 8005b4e:	f3bf 8f6f 	isb	sy
 8005b52:	f3bf 8f4f 	dsb	sy
 8005b56:	60fb      	str	r3, [r7, #12]
}
 8005b58:	bf00      	nop
 8005b5a:	bf00      	nop
 8005b5c:	e7fd      	b.n	8005b5a <prvDeleteTCB+0x5e>
	}
 8005b5e:	bf00      	nop
 8005b60:	3710      	adds	r7, #16
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}
	...

08005b68 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b083      	sub	sp, #12
 8005b6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8005ba0 <prvResetNextTaskUnblockTime+0x38>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d104      	bne.n	8005b82 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005b78:	4b0a      	ldr	r3, [pc, #40]	@ (8005ba4 <prvResetNextTaskUnblockTime+0x3c>)
 8005b7a:	f04f 32ff 	mov.w	r2, #4294967295
 8005b7e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005b80:	e008      	b.n	8005b94 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b82:	4b07      	ldr	r3, [pc, #28]	@ (8005ba0 <prvResetNextTaskUnblockTime+0x38>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	68db      	ldr	r3, [r3, #12]
 8005b88:	68db      	ldr	r3, [r3, #12]
 8005b8a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	4a04      	ldr	r2, [pc, #16]	@ (8005ba4 <prvResetNextTaskUnblockTime+0x3c>)
 8005b92:	6013      	str	r3, [r2, #0]
}
 8005b94:	bf00      	nop
 8005b96:	370c      	adds	r7, #12
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr
 8005ba0:	200009ec 	.word	0x200009ec
 8005ba4:	20000a54 	.word	0x20000a54

08005ba8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005bb2:	4b29      	ldr	r3, [pc, #164]	@ (8005c58 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005bb8:	4b28      	ldr	r3, [pc, #160]	@ (8005c5c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	3304      	adds	r3, #4
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7ff f9a9 	bl	8004f16 <uxListRemove>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d10b      	bne.n	8005be2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005bca:	4b24      	ldr	r3, [pc, #144]	@ (8005c5c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd6:	43da      	mvns	r2, r3
 8005bd8:	4b21      	ldr	r3, [pc, #132]	@ (8005c60 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4013      	ands	r3, r2
 8005bde:	4a20      	ldr	r2, [pc, #128]	@ (8005c60 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005be0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005be8:	d10a      	bne.n	8005c00 <prvAddCurrentTaskToDelayedList+0x58>
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d007      	beq.n	8005c00 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005bf0:	4b1a      	ldr	r3, [pc, #104]	@ (8005c5c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	3304      	adds	r3, #4
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	481a      	ldr	r0, [pc, #104]	@ (8005c64 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005bfa:	f7ff f92f 	bl	8004e5c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005bfe:	e026      	b.n	8005c4e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005c00:	68fa      	ldr	r2, [r7, #12]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4413      	add	r3, r2
 8005c06:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005c08:	4b14      	ldr	r3, [pc, #80]	@ (8005c5c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	68ba      	ldr	r2, [r7, #8]
 8005c0e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005c10:	68ba      	ldr	r2, [r7, #8]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d209      	bcs.n	8005c2c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c18:	4b13      	ldr	r3, [pc, #76]	@ (8005c68 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8005c5c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	3304      	adds	r3, #4
 8005c22:	4619      	mov	r1, r3
 8005c24:	4610      	mov	r0, r2
 8005c26:	f7ff f93d 	bl	8004ea4 <vListInsert>
}
 8005c2a:	e010      	b.n	8005c4e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c2c:	4b0f      	ldr	r3, [pc, #60]	@ (8005c6c <prvAddCurrentTaskToDelayedList+0xc4>)
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	4b0a      	ldr	r3, [pc, #40]	@ (8005c5c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	3304      	adds	r3, #4
 8005c36:	4619      	mov	r1, r3
 8005c38:	4610      	mov	r0, r2
 8005c3a:	f7ff f933 	bl	8004ea4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005c3e:	4b0c      	ldr	r3, [pc, #48]	@ (8005c70 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	68ba      	ldr	r2, [r7, #8]
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d202      	bcs.n	8005c4e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005c48:	4a09      	ldr	r2, [pc, #36]	@ (8005c70 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	6013      	str	r3, [r2, #0]
}
 8005c4e:	bf00      	nop
 8005c50:	3710      	adds	r7, #16
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	20000a38 	.word	0x20000a38
 8005c5c:	20000934 	.word	0x20000934
 8005c60:	20000a3c 	.word	0x20000a3c
 8005c64:	20000a20 	.word	0x20000a20
 8005c68:	200009f0 	.word	0x200009f0
 8005c6c:	200009ec 	.word	0x200009ec
 8005c70:	20000a54 	.word	0x20000a54

08005c74 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005c74:	b480      	push	{r7}
 8005c76:	b085      	sub	sp, #20
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	3b04      	subs	r3, #4
 8005c84:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005c8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	3b04      	subs	r3, #4
 8005c92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	f023 0201 	bic.w	r2, r3, #1
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	3b04      	subs	r3, #4
 8005ca2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005ca4:	4a0c      	ldr	r2, [pc, #48]	@ (8005cd8 <pxPortInitialiseStack+0x64>)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	3b14      	subs	r3, #20
 8005cae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	3b04      	subs	r3, #4
 8005cba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f06f 0202 	mvn.w	r2, #2
 8005cc2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	3b20      	subs	r3, #32
 8005cc8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005cca:	68fb      	ldr	r3, [r7, #12]
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3714      	adds	r7, #20
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr
 8005cd8:	08005cdd 	.word	0x08005cdd

08005cdc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b085      	sub	sp, #20
 8005ce0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005ce6:	4b13      	ldr	r3, [pc, #76]	@ (8005d34 <prvTaskExitError+0x58>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cee:	d00b      	beq.n	8005d08 <prvTaskExitError+0x2c>
	__asm volatile
 8005cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cf4:	f383 8811 	msr	BASEPRI, r3
 8005cf8:	f3bf 8f6f 	isb	sy
 8005cfc:	f3bf 8f4f 	dsb	sy
 8005d00:	60fb      	str	r3, [r7, #12]
}
 8005d02:	bf00      	nop
 8005d04:	bf00      	nop
 8005d06:	e7fd      	b.n	8005d04 <prvTaskExitError+0x28>
	__asm volatile
 8005d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d0c:	f383 8811 	msr	BASEPRI, r3
 8005d10:	f3bf 8f6f 	isb	sy
 8005d14:	f3bf 8f4f 	dsb	sy
 8005d18:	60bb      	str	r3, [r7, #8]
}
 8005d1a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005d1c:	bf00      	nop
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d0fc      	beq.n	8005d1e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005d24:	bf00      	nop
 8005d26:	bf00      	nop
 8005d28:	3714      	adds	r7, #20
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	20000374 	.word	0x20000374
	...

08005d40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005d40:	4b07      	ldr	r3, [pc, #28]	@ (8005d60 <pxCurrentTCBConst2>)
 8005d42:	6819      	ldr	r1, [r3, #0]
 8005d44:	6808      	ldr	r0, [r1, #0]
 8005d46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d4a:	f380 8809 	msr	PSP, r0
 8005d4e:	f3bf 8f6f 	isb	sy
 8005d52:	f04f 0000 	mov.w	r0, #0
 8005d56:	f380 8811 	msr	BASEPRI, r0
 8005d5a:	4770      	bx	lr
 8005d5c:	f3af 8000 	nop.w

08005d60 <pxCurrentTCBConst2>:
 8005d60:	20000934 	.word	0x20000934
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005d64:	bf00      	nop
 8005d66:	bf00      	nop

08005d68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005d68:	4808      	ldr	r0, [pc, #32]	@ (8005d8c <prvPortStartFirstTask+0x24>)
 8005d6a:	6800      	ldr	r0, [r0, #0]
 8005d6c:	6800      	ldr	r0, [r0, #0]
 8005d6e:	f380 8808 	msr	MSP, r0
 8005d72:	f04f 0000 	mov.w	r0, #0
 8005d76:	f380 8814 	msr	CONTROL, r0
 8005d7a:	b662      	cpsie	i
 8005d7c:	b661      	cpsie	f
 8005d7e:	f3bf 8f4f 	dsb	sy
 8005d82:	f3bf 8f6f 	isb	sy
 8005d86:	df00      	svc	0
 8005d88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005d8a:	bf00      	nop
 8005d8c:	e000ed08 	.word	0xe000ed08

08005d90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b086      	sub	sp, #24
 8005d94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005d96:	4b47      	ldr	r3, [pc, #284]	@ (8005eb4 <xPortStartScheduler+0x124>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a47      	ldr	r2, [pc, #284]	@ (8005eb8 <xPortStartScheduler+0x128>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d10b      	bne.n	8005db8 <xPortStartScheduler+0x28>
	__asm volatile
 8005da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da4:	f383 8811 	msr	BASEPRI, r3
 8005da8:	f3bf 8f6f 	isb	sy
 8005dac:	f3bf 8f4f 	dsb	sy
 8005db0:	60fb      	str	r3, [r7, #12]
}
 8005db2:	bf00      	nop
 8005db4:	bf00      	nop
 8005db6:	e7fd      	b.n	8005db4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005db8:	4b3e      	ldr	r3, [pc, #248]	@ (8005eb4 <xPortStartScheduler+0x124>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a3f      	ldr	r2, [pc, #252]	@ (8005ebc <xPortStartScheduler+0x12c>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d10b      	bne.n	8005dda <xPortStartScheduler+0x4a>
	__asm volatile
 8005dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc6:	f383 8811 	msr	BASEPRI, r3
 8005dca:	f3bf 8f6f 	isb	sy
 8005dce:	f3bf 8f4f 	dsb	sy
 8005dd2:	613b      	str	r3, [r7, #16]
}
 8005dd4:	bf00      	nop
 8005dd6:	bf00      	nop
 8005dd8:	e7fd      	b.n	8005dd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005dda:	4b39      	ldr	r3, [pc, #228]	@ (8005ec0 <xPortStartScheduler+0x130>)
 8005ddc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	781b      	ldrb	r3, [r3, #0]
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	22ff      	movs	r2, #255	@ 0xff
 8005dea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	781b      	ldrb	r3, [r3, #0]
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005df4:	78fb      	ldrb	r3, [r7, #3]
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005dfc:	b2da      	uxtb	r2, r3
 8005dfe:	4b31      	ldr	r3, [pc, #196]	@ (8005ec4 <xPortStartScheduler+0x134>)
 8005e00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005e02:	4b31      	ldr	r3, [pc, #196]	@ (8005ec8 <xPortStartScheduler+0x138>)
 8005e04:	2207      	movs	r2, #7
 8005e06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e08:	e009      	b.n	8005e1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005e0a:	4b2f      	ldr	r3, [pc, #188]	@ (8005ec8 <xPortStartScheduler+0x138>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	3b01      	subs	r3, #1
 8005e10:	4a2d      	ldr	r2, [pc, #180]	@ (8005ec8 <xPortStartScheduler+0x138>)
 8005e12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005e14:	78fb      	ldrb	r3, [r7, #3]
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	005b      	lsls	r3, r3, #1
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e1e:	78fb      	ldrb	r3, [r7, #3]
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e26:	2b80      	cmp	r3, #128	@ 0x80
 8005e28:	d0ef      	beq.n	8005e0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005e2a:	4b27      	ldr	r3, [pc, #156]	@ (8005ec8 <xPortStartScheduler+0x138>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f1c3 0307 	rsb	r3, r3, #7
 8005e32:	2b04      	cmp	r3, #4
 8005e34:	d00b      	beq.n	8005e4e <xPortStartScheduler+0xbe>
	__asm volatile
 8005e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e3a:	f383 8811 	msr	BASEPRI, r3
 8005e3e:	f3bf 8f6f 	isb	sy
 8005e42:	f3bf 8f4f 	dsb	sy
 8005e46:	60bb      	str	r3, [r7, #8]
}
 8005e48:	bf00      	nop
 8005e4a:	bf00      	nop
 8005e4c:	e7fd      	b.n	8005e4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ec8 <xPortStartScheduler+0x138>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	021b      	lsls	r3, r3, #8
 8005e54:	4a1c      	ldr	r2, [pc, #112]	@ (8005ec8 <xPortStartScheduler+0x138>)
 8005e56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005e58:	4b1b      	ldr	r3, [pc, #108]	@ (8005ec8 <xPortStartScheduler+0x138>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005e60:	4a19      	ldr	r2, [pc, #100]	@ (8005ec8 <xPortStartScheduler+0x138>)
 8005e62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	b2da      	uxtb	r2, r3
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005e6c:	4b17      	ldr	r3, [pc, #92]	@ (8005ecc <xPortStartScheduler+0x13c>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a16      	ldr	r2, [pc, #88]	@ (8005ecc <xPortStartScheduler+0x13c>)
 8005e72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005e76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005e78:	4b14      	ldr	r3, [pc, #80]	@ (8005ecc <xPortStartScheduler+0x13c>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a13      	ldr	r2, [pc, #76]	@ (8005ecc <xPortStartScheduler+0x13c>)
 8005e7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005e82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005e84:	f000 f8da 	bl	800603c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005e88:	4b11      	ldr	r3, [pc, #68]	@ (8005ed0 <xPortStartScheduler+0x140>)
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005e8e:	f000 f8f9 	bl	8006084 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005e92:	4b10      	ldr	r3, [pc, #64]	@ (8005ed4 <xPortStartScheduler+0x144>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a0f      	ldr	r2, [pc, #60]	@ (8005ed4 <xPortStartScheduler+0x144>)
 8005e98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005e9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005e9e:	f7ff ff63 	bl	8005d68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005ea2:	f7ff fcdd 	bl	8005860 <vTaskSwitchContext>
	prvTaskExitError();
 8005ea6:	f7ff ff19 	bl	8005cdc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005eaa:	2300      	movs	r3, #0
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3718      	adds	r7, #24
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	e000ed00 	.word	0xe000ed00
 8005eb8:	410fc271 	.word	0x410fc271
 8005ebc:	410fc270 	.word	0x410fc270
 8005ec0:	e000e400 	.word	0xe000e400
 8005ec4:	20000a60 	.word	0x20000a60
 8005ec8:	20000a64 	.word	0x20000a64
 8005ecc:	e000ed20 	.word	0xe000ed20
 8005ed0:	20000374 	.word	0x20000374
 8005ed4:	e000ef34 	.word	0xe000ef34

08005ed8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b083      	sub	sp, #12
 8005edc:	af00      	add	r7, sp, #0
	__asm volatile
 8005ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee2:	f383 8811 	msr	BASEPRI, r3
 8005ee6:	f3bf 8f6f 	isb	sy
 8005eea:	f3bf 8f4f 	dsb	sy
 8005eee:	607b      	str	r3, [r7, #4]
}
 8005ef0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005ef2:	4b10      	ldr	r3, [pc, #64]	@ (8005f34 <vPortEnterCritical+0x5c>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	4a0e      	ldr	r2, [pc, #56]	@ (8005f34 <vPortEnterCritical+0x5c>)
 8005efa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005efc:	4b0d      	ldr	r3, [pc, #52]	@ (8005f34 <vPortEnterCritical+0x5c>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d110      	bne.n	8005f26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005f04:	4b0c      	ldr	r3, [pc, #48]	@ (8005f38 <vPortEnterCritical+0x60>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	b2db      	uxtb	r3, r3
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d00b      	beq.n	8005f26 <vPortEnterCritical+0x4e>
	__asm volatile
 8005f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f12:	f383 8811 	msr	BASEPRI, r3
 8005f16:	f3bf 8f6f 	isb	sy
 8005f1a:	f3bf 8f4f 	dsb	sy
 8005f1e:	603b      	str	r3, [r7, #0]
}
 8005f20:	bf00      	nop
 8005f22:	bf00      	nop
 8005f24:	e7fd      	b.n	8005f22 <vPortEnterCritical+0x4a>
	}
}
 8005f26:	bf00      	nop
 8005f28:	370c      	adds	r7, #12
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr
 8005f32:	bf00      	nop
 8005f34:	20000374 	.word	0x20000374
 8005f38:	e000ed04 	.word	0xe000ed04

08005f3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005f42:	4b12      	ldr	r3, [pc, #72]	@ (8005f8c <vPortExitCritical+0x50>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10b      	bne.n	8005f62 <vPortExitCritical+0x26>
	__asm volatile
 8005f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f4e:	f383 8811 	msr	BASEPRI, r3
 8005f52:	f3bf 8f6f 	isb	sy
 8005f56:	f3bf 8f4f 	dsb	sy
 8005f5a:	607b      	str	r3, [r7, #4]
}
 8005f5c:	bf00      	nop
 8005f5e:	bf00      	nop
 8005f60:	e7fd      	b.n	8005f5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005f62:	4b0a      	ldr	r3, [pc, #40]	@ (8005f8c <vPortExitCritical+0x50>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	3b01      	subs	r3, #1
 8005f68:	4a08      	ldr	r2, [pc, #32]	@ (8005f8c <vPortExitCritical+0x50>)
 8005f6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005f6c:	4b07      	ldr	r3, [pc, #28]	@ (8005f8c <vPortExitCritical+0x50>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d105      	bne.n	8005f80 <vPortExitCritical+0x44>
 8005f74:	2300      	movs	r3, #0
 8005f76:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005f7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005f80:	bf00      	nop
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr
 8005f8c:	20000374 	.word	0x20000374

08005f90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005f90:	f3ef 8009 	mrs	r0, PSP
 8005f94:	f3bf 8f6f 	isb	sy
 8005f98:	4b15      	ldr	r3, [pc, #84]	@ (8005ff0 <pxCurrentTCBConst>)
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	f01e 0f10 	tst.w	lr, #16
 8005fa0:	bf08      	it	eq
 8005fa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005fa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005faa:	6010      	str	r0, [r2, #0]
 8005fac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005fb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005fb4:	f380 8811 	msr	BASEPRI, r0
 8005fb8:	f3bf 8f4f 	dsb	sy
 8005fbc:	f3bf 8f6f 	isb	sy
 8005fc0:	f7ff fc4e 	bl	8005860 <vTaskSwitchContext>
 8005fc4:	f04f 0000 	mov.w	r0, #0
 8005fc8:	f380 8811 	msr	BASEPRI, r0
 8005fcc:	bc09      	pop	{r0, r3}
 8005fce:	6819      	ldr	r1, [r3, #0]
 8005fd0:	6808      	ldr	r0, [r1, #0]
 8005fd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fd6:	f01e 0f10 	tst.w	lr, #16
 8005fda:	bf08      	it	eq
 8005fdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005fe0:	f380 8809 	msr	PSP, r0
 8005fe4:	f3bf 8f6f 	isb	sy
 8005fe8:	4770      	bx	lr
 8005fea:	bf00      	nop
 8005fec:	f3af 8000 	nop.w

08005ff0 <pxCurrentTCBConst>:
 8005ff0:	20000934 	.word	0x20000934
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005ff4:	bf00      	nop
 8005ff6:	bf00      	nop

08005ff8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b082      	sub	sp, #8
 8005ffc:	af00      	add	r7, sp, #0
	__asm volatile
 8005ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006002:	f383 8811 	msr	BASEPRI, r3
 8006006:	f3bf 8f6f 	isb	sy
 800600a:	f3bf 8f4f 	dsb	sy
 800600e:	607b      	str	r3, [r7, #4]
}
 8006010:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006012:	f7ff fb6b 	bl	80056ec <xTaskIncrementTick>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d003      	beq.n	8006024 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800601c:	4b06      	ldr	r3, [pc, #24]	@ (8006038 <SysTick_Handler+0x40>)
 800601e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006022:	601a      	str	r2, [r3, #0]
 8006024:	2300      	movs	r3, #0
 8006026:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	f383 8811 	msr	BASEPRI, r3
}
 800602e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006030:	bf00      	nop
 8006032:	3708      	adds	r7, #8
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}
 8006038:	e000ed04 	.word	0xe000ed04

0800603c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800603c:	b480      	push	{r7}
 800603e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006040:	4b0b      	ldr	r3, [pc, #44]	@ (8006070 <vPortSetupTimerInterrupt+0x34>)
 8006042:	2200      	movs	r2, #0
 8006044:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006046:	4b0b      	ldr	r3, [pc, #44]	@ (8006074 <vPortSetupTimerInterrupt+0x38>)
 8006048:	2200      	movs	r2, #0
 800604a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800604c:	4b0a      	ldr	r3, [pc, #40]	@ (8006078 <vPortSetupTimerInterrupt+0x3c>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a0a      	ldr	r2, [pc, #40]	@ (800607c <vPortSetupTimerInterrupt+0x40>)
 8006052:	fba2 2303 	umull	r2, r3, r2, r3
 8006056:	099b      	lsrs	r3, r3, #6
 8006058:	4a09      	ldr	r2, [pc, #36]	@ (8006080 <vPortSetupTimerInterrupt+0x44>)
 800605a:	3b01      	subs	r3, #1
 800605c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800605e:	4b04      	ldr	r3, [pc, #16]	@ (8006070 <vPortSetupTimerInterrupt+0x34>)
 8006060:	2207      	movs	r2, #7
 8006062:	601a      	str	r2, [r3, #0]
}
 8006064:	bf00      	nop
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	e000e010 	.word	0xe000e010
 8006074:	e000e018 	.word	0xe000e018
 8006078:	20000368 	.word	0x20000368
 800607c:	10624dd3 	.word	0x10624dd3
 8006080:	e000e014 	.word	0xe000e014

08006084 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006084:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006094 <vPortEnableVFP+0x10>
 8006088:	6801      	ldr	r1, [r0, #0]
 800608a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800608e:	6001      	str	r1, [r0, #0]
 8006090:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006092:	bf00      	nop
 8006094:	e000ed88 	.word	0xe000ed88

08006098 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b08a      	sub	sp, #40	@ 0x28
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80060a0:	2300      	movs	r3, #0
 80060a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80060a4:	f7ff fa76 	bl	8005594 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80060a8:	4b5c      	ldr	r3, [pc, #368]	@ (800621c <pvPortMalloc+0x184>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d101      	bne.n	80060b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80060b0:	f000 f924 	bl	80062fc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80060b4:	4b5a      	ldr	r3, [pc, #360]	@ (8006220 <pvPortMalloc+0x188>)
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	4013      	ands	r3, r2
 80060bc:	2b00      	cmp	r3, #0
 80060be:	f040 8095 	bne.w	80061ec <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d01e      	beq.n	8006106 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80060c8:	2208      	movs	r2, #8
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	4413      	add	r3, r2
 80060ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f003 0307 	and.w	r3, r3, #7
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d015      	beq.n	8006106 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f023 0307 	bic.w	r3, r3, #7
 80060e0:	3308      	adds	r3, #8
 80060e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f003 0307 	and.w	r3, r3, #7
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00b      	beq.n	8006106 <pvPortMalloc+0x6e>
	__asm volatile
 80060ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060f2:	f383 8811 	msr	BASEPRI, r3
 80060f6:	f3bf 8f6f 	isb	sy
 80060fa:	f3bf 8f4f 	dsb	sy
 80060fe:	617b      	str	r3, [r7, #20]
}
 8006100:	bf00      	nop
 8006102:	bf00      	nop
 8006104:	e7fd      	b.n	8006102 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d06f      	beq.n	80061ec <pvPortMalloc+0x154>
 800610c:	4b45      	ldr	r3, [pc, #276]	@ (8006224 <pvPortMalloc+0x18c>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	687a      	ldr	r2, [r7, #4]
 8006112:	429a      	cmp	r2, r3
 8006114:	d86a      	bhi.n	80061ec <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006116:	4b44      	ldr	r3, [pc, #272]	@ (8006228 <pvPortMalloc+0x190>)
 8006118:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800611a:	4b43      	ldr	r3, [pc, #268]	@ (8006228 <pvPortMalloc+0x190>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006120:	e004      	b.n	800612c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006124:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800612c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	687a      	ldr	r2, [r7, #4]
 8006132:	429a      	cmp	r2, r3
 8006134:	d903      	bls.n	800613e <pvPortMalloc+0xa6>
 8006136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d1f1      	bne.n	8006122 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800613e:	4b37      	ldr	r3, [pc, #220]	@ (800621c <pvPortMalloc+0x184>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006144:	429a      	cmp	r2, r3
 8006146:	d051      	beq.n	80061ec <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006148:	6a3b      	ldr	r3, [r7, #32]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2208      	movs	r2, #8
 800614e:	4413      	add	r3, r2
 8006150:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	6a3b      	ldr	r3, [r7, #32]
 8006158:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800615a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615c:	685a      	ldr	r2, [r3, #4]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	1ad2      	subs	r2, r2, r3
 8006162:	2308      	movs	r3, #8
 8006164:	005b      	lsls	r3, r3, #1
 8006166:	429a      	cmp	r2, r3
 8006168:	d920      	bls.n	80061ac <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800616a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	4413      	add	r3, r2
 8006170:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006172:	69bb      	ldr	r3, [r7, #24]
 8006174:	f003 0307 	and.w	r3, r3, #7
 8006178:	2b00      	cmp	r3, #0
 800617a:	d00b      	beq.n	8006194 <pvPortMalloc+0xfc>
	__asm volatile
 800617c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006180:	f383 8811 	msr	BASEPRI, r3
 8006184:	f3bf 8f6f 	isb	sy
 8006188:	f3bf 8f4f 	dsb	sy
 800618c:	613b      	str	r3, [r7, #16]
}
 800618e:	bf00      	nop
 8006190:	bf00      	nop
 8006192:	e7fd      	b.n	8006190 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006196:	685a      	ldr	r2, [r3, #4]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	1ad2      	subs	r2, r2, r3
 800619c:	69bb      	ldr	r3, [r7, #24]
 800619e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80061a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a2:	687a      	ldr	r2, [r7, #4]
 80061a4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80061a6:	69b8      	ldr	r0, [r7, #24]
 80061a8:	f000 f90a 	bl	80063c0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80061ac:	4b1d      	ldr	r3, [pc, #116]	@ (8006224 <pvPortMalloc+0x18c>)
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	4a1b      	ldr	r2, [pc, #108]	@ (8006224 <pvPortMalloc+0x18c>)
 80061b8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80061ba:	4b1a      	ldr	r3, [pc, #104]	@ (8006224 <pvPortMalloc+0x18c>)
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	4b1b      	ldr	r3, [pc, #108]	@ (800622c <pvPortMalloc+0x194>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d203      	bcs.n	80061ce <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80061c6:	4b17      	ldr	r3, [pc, #92]	@ (8006224 <pvPortMalloc+0x18c>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a18      	ldr	r2, [pc, #96]	@ (800622c <pvPortMalloc+0x194>)
 80061cc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80061ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d0:	685a      	ldr	r2, [r3, #4]
 80061d2:	4b13      	ldr	r3, [pc, #76]	@ (8006220 <pvPortMalloc+0x188>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	431a      	orrs	r2, r3
 80061d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061da:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80061dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061de:	2200      	movs	r2, #0
 80061e0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80061e2:	4b13      	ldr	r3, [pc, #76]	@ (8006230 <pvPortMalloc+0x198>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	3301      	adds	r3, #1
 80061e8:	4a11      	ldr	r2, [pc, #68]	@ (8006230 <pvPortMalloc+0x198>)
 80061ea:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80061ec:	f7ff f9e0 	bl	80055b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80061f0:	69fb      	ldr	r3, [r7, #28]
 80061f2:	f003 0307 	and.w	r3, r3, #7
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00b      	beq.n	8006212 <pvPortMalloc+0x17a>
	__asm volatile
 80061fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061fe:	f383 8811 	msr	BASEPRI, r3
 8006202:	f3bf 8f6f 	isb	sy
 8006206:	f3bf 8f4f 	dsb	sy
 800620a:	60fb      	str	r3, [r7, #12]
}
 800620c:	bf00      	nop
 800620e:	bf00      	nop
 8006210:	e7fd      	b.n	800620e <pvPortMalloc+0x176>
	return pvReturn;
 8006212:	69fb      	ldr	r3, [r7, #28]
}
 8006214:	4618      	mov	r0, r3
 8006216:	3728      	adds	r7, #40	@ 0x28
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}
 800621c:	20004670 	.word	0x20004670
 8006220:	20004684 	.word	0x20004684
 8006224:	20004674 	.word	0x20004674
 8006228:	20004668 	.word	0x20004668
 800622c:	20004678 	.word	0x20004678
 8006230:	2000467c 	.word	0x2000467c

08006234 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b086      	sub	sp, #24
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d04f      	beq.n	80062e6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006246:	2308      	movs	r3, #8
 8006248:	425b      	negs	r3, r3
 800624a:	697a      	ldr	r2, [r7, #20]
 800624c:	4413      	add	r3, r2
 800624e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	4b25      	ldr	r3, [pc, #148]	@ (80062f0 <vPortFree+0xbc>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4013      	ands	r3, r2
 800625e:	2b00      	cmp	r3, #0
 8006260:	d10b      	bne.n	800627a <vPortFree+0x46>
	__asm volatile
 8006262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006266:	f383 8811 	msr	BASEPRI, r3
 800626a:	f3bf 8f6f 	isb	sy
 800626e:	f3bf 8f4f 	dsb	sy
 8006272:	60fb      	str	r3, [r7, #12]
}
 8006274:	bf00      	nop
 8006276:	bf00      	nop
 8006278:	e7fd      	b.n	8006276 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d00b      	beq.n	800629a <vPortFree+0x66>
	__asm volatile
 8006282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006286:	f383 8811 	msr	BASEPRI, r3
 800628a:	f3bf 8f6f 	isb	sy
 800628e:	f3bf 8f4f 	dsb	sy
 8006292:	60bb      	str	r3, [r7, #8]
}
 8006294:	bf00      	nop
 8006296:	bf00      	nop
 8006298:	e7fd      	b.n	8006296 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	685a      	ldr	r2, [r3, #4]
 800629e:	4b14      	ldr	r3, [pc, #80]	@ (80062f0 <vPortFree+0xbc>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4013      	ands	r3, r2
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d01e      	beq.n	80062e6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d11a      	bne.n	80062e6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	685a      	ldr	r2, [r3, #4]
 80062b4:	4b0e      	ldr	r3, [pc, #56]	@ (80062f0 <vPortFree+0xbc>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	43db      	mvns	r3, r3
 80062ba:	401a      	ands	r2, r3
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80062c0:	f7ff f968 	bl	8005594 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	685a      	ldr	r2, [r3, #4]
 80062c8:	4b0a      	ldr	r3, [pc, #40]	@ (80062f4 <vPortFree+0xc0>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4413      	add	r3, r2
 80062ce:	4a09      	ldr	r2, [pc, #36]	@ (80062f4 <vPortFree+0xc0>)
 80062d0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80062d2:	6938      	ldr	r0, [r7, #16]
 80062d4:	f000 f874 	bl	80063c0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80062d8:	4b07      	ldr	r3, [pc, #28]	@ (80062f8 <vPortFree+0xc4>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	3301      	adds	r3, #1
 80062de:	4a06      	ldr	r2, [pc, #24]	@ (80062f8 <vPortFree+0xc4>)
 80062e0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80062e2:	f7ff f965 	bl	80055b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80062e6:	bf00      	nop
 80062e8:	3718      	adds	r7, #24
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop
 80062f0:	20004684 	.word	0x20004684
 80062f4:	20004674 	.word	0x20004674
 80062f8:	20004680 	.word	0x20004680

080062fc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80062fc:	b480      	push	{r7}
 80062fe:	b085      	sub	sp, #20
 8006300:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006302:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006306:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006308:	4b27      	ldr	r3, [pc, #156]	@ (80063a8 <prvHeapInit+0xac>)
 800630a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f003 0307 	and.w	r3, r3, #7
 8006312:	2b00      	cmp	r3, #0
 8006314:	d00c      	beq.n	8006330 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	3307      	adds	r3, #7
 800631a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f023 0307 	bic.w	r3, r3, #7
 8006322:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006324:	68ba      	ldr	r2, [r7, #8]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	1ad3      	subs	r3, r2, r3
 800632a:	4a1f      	ldr	r2, [pc, #124]	@ (80063a8 <prvHeapInit+0xac>)
 800632c:	4413      	add	r3, r2
 800632e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006334:	4a1d      	ldr	r2, [pc, #116]	@ (80063ac <prvHeapInit+0xb0>)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800633a:	4b1c      	ldr	r3, [pc, #112]	@ (80063ac <prvHeapInit+0xb0>)
 800633c:	2200      	movs	r2, #0
 800633e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	68ba      	ldr	r2, [r7, #8]
 8006344:	4413      	add	r3, r2
 8006346:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006348:	2208      	movs	r2, #8
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	1a9b      	subs	r3, r3, r2
 800634e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f023 0307 	bic.w	r3, r3, #7
 8006356:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	4a15      	ldr	r2, [pc, #84]	@ (80063b0 <prvHeapInit+0xb4>)
 800635c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800635e:	4b14      	ldr	r3, [pc, #80]	@ (80063b0 <prvHeapInit+0xb4>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	2200      	movs	r2, #0
 8006364:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006366:	4b12      	ldr	r3, [pc, #72]	@ (80063b0 <prvHeapInit+0xb4>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2200      	movs	r2, #0
 800636c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	1ad2      	subs	r2, r2, r3
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800637c:	4b0c      	ldr	r3, [pc, #48]	@ (80063b0 <prvHeapInit+0xb4>)
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	4a0a      	ldr	r2, [pc, #40]	@ (80063b4 <prvHeapInit+0xb8>)
 800638a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	4a09      	ldr	r2, [pc, #36]	@ (80063b8 <prvHeapInit+0xbc>)
 8006392:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006394:	4b09      	ldr	r3, [pc, #36]	@ (80063bc <prvHeapInit+0xc0>)
 8006396:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800639a:	601a      	str	r2, [r3, #0]
}
 800639c:	bf00      	nop
 800639e:	3714      	adds	r7, #20
 80063a0:	46bd      	mov	sp, r7
 80063a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a6:	4770      	bx	lr
 80063a8:	20000a68 	.word	0x20000a68
 80063ac:	20004668 	.word	0x20004668
 80063b0:	20004670 	.word	0x20004670
 80063b4:	20004678 	.word	0x20004678
 80063b8:	20004674 	.word	0x20004674
 80063bc:	20004684 	.word	0x20004684

080063c0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80063c0:	b480      	push	{r7}
 80063c2:	b085      	sub	sp, #20
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80063c8:	4b28      	ldr	r3, [pc, #160]	@ (800646c <prvInsertBlockIntoFreeList+0xac>)
 80063ca:	60fb      	str	r3, [r7, #12]
 80063cc:	e002      	b.n	80063d4 <prvInsertBlockIntoFreeList+0x14>
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	60fb      	str	r3, [r7, #12]
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	429a      	cmp	r2, r3
 80063dc:	d8f7      	bhi.n	80063ce <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	68ba      	ldr	r2, [r7, #8]
 80063e8:	4413      	add	r3, r2
 80063ea:	687a      	ldr	r2, [r7, #4]
 80063ec:	429a      	cmp	r2, r3
 80063ee:	d108      	bne.n	8006402 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	685a      	ldr	r2, [r3, #4]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	441a      	add	r2, r3
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	68ba      	ldr	r2, [r7, #8]
 800640c:	441a      	add	r2, r3
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	429a      	cmp	r2, r3
 8006414:	d118      	bne.n	8006448 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	4b15      	ldr	r3, [pc, #84]	@ (8006470 <prvInsertBlockIntoFreeList+0xb0>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	429a      	cmp	r2, r3
 8006420:	d00d      	beq.n	800643e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	685a      	ldr	r2, [r3, #4]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	441a      	add	r2, r3
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681a      	ldr	r2, [r3, #0]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	601a      	str	r2, [r3, #0]
 800643c:	e008      	b.n	8006450 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800643e:	4b0c      	ldr	r3, [pc, #48]	@ (8006470 <prvInsertBlockIntoFreeList+0xb0>)
 8006440:	681a      	ldr	r2, [r3, #0]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	601a      	str	r2, [r3, #0]
 8006446:	e003      	b.n	8006450 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006450:	68fa      	ldr	r2, [r7, #12]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	429a      	cmp	r2, r3
 8006456:	d002      	beq.n	800645e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	687a      	ldr	r2, [r7, #4]
 800645c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800645e:	bf00      	nop
 8006460:	3714      	adds	r7, #20
 8006462:	46bd      	mov	sp, r7
 8006464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006468:	4770      	bx	lr
 800646a:	bf00      	nop
 800646c:	20004668 	.word	0x20004668
 8006470:	20004670 	.word	0x20004670

08006474 <BMP280_init>:
		printf("not Ok!\r\n");
		return 1;
	}
}

int BMP280_init() {
 8006474:	b580      	push	{r7, lr}
 8006476:	b082      	sub	sp, #8
 8006478:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef ret;
	uint8_t ctrl = (0b010 << 5) | (0b101 << 2) | (0b11);
 800647a:	2357      	movs	r3, #87	@ 0x57
 800647c:	71fb      	strb	r3, [r7, #7]
	/* 				osr_t x2       osr_p x16       normal mode   */

	printf("Configure...\r\n");
 800647e:	480d      	ldr	r0, [pc, #52]	@ (80064b4 <BMP280_init+0x40>)
 8006480:	f001 ff9a 	bl	80083b8 <puts>
	ret = BMP280_Write_Reg(BMP280_CTRL_MEAS_REG, ctrl);
 8006484:	22f4      	movs	r2, #244	@ 0xf4
 8006486:	79fb      	ldrb	r3, [r7, #7]
 8006488:	4619      	mov	r1, r3
 800648a:	4610      	mov	r0, r2
 800648c:	f000 f818 	bl	80064c0 <BMP280_Write_Reg>
 8006490:	4603      	mov	r3, r0
 8006492:	71bb      	strb	r3, [r7, #6]
	if (ret == 0) {
 8006494:	79bb      	ldrb	r3, [r7, #6]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d104      	bne.n	80064a4 <BMP280_init+0x30>
		printf("Config Ok\r\n");
 800649a:	4807      	ldr	r0, [pc, #28]	@ (80064b8 <BMP280_init+0x44>)
 800649c:	f001 ff8c 	bl	80083b8 <puts>
	} else {
		printf("Config not Ok!\r\n");
		return 1;
	}
	//BMP280_get_trimming();
	return 0;
 80064a0:	2300      	movs	r3, #0
 80064a2:	e003      	b.n	80064ac <BMP280_init+0x38>
		printf("Config not Ok!\r\n");
 80064a4:	4805      	ldr	r0, [pc, #20]	@ (80064bc <BMP280_init+0x48>)
 80064a6:	f001 ff87 	bl	80083b8 <puts>
		return 1;
 80064aa:	2301      	movs	r3, #1
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	3708      	adds	r7, #8
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	0800b178 	.word	0x0800b178
 80064b8:	0800b188 	.word	0x0800b188
 80064bc:	0800b194 	.word	0x0800b194

080064c0 <BMP280_Write_Reg>:

int BMP280_Write_Reg(uint8_t reg, uint8_t value) {
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b086      	sub	sp, #24
 80064c4:	af02      	add	r7, sp, #8
 80064c6:	4603      	mov	r3, r0
 80064c8:	460a      	mov	r2, r1
 80064ca:	71fb      	strb	r3, [r7, #7]
 80064cc:	4613      	mov	r3, r2
 80064ce:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[3];
	HAL_StatusTypeDef ret;

	buf[0] = reg;
 80064d0:	79fb      	ldrb	r3, [r7, #7]
 80064d2:	733b      	strb	r3, [r7, #12]
	buf[1] = value;
 80064d4:	79bb      	ldrb	r3, [r7, #6]
 80064d6:	737b      	strb	r3, [r7, #13]
	ret = HAL_I2C_Master_Transmit(&hi2c1, BMP280_ADDR, buf, 2, HAL_MAX_DELAY);
 80064d8:	23ee      	movs	r3, #238	@ 0xee
 80064da:	4619      	mov	r1, r3
 80064dc:	f107 020c 	add.w	r2, r7, #12
 80064e0:	f04f 33ff 	mov.w	r3, #4294967295
 80064e4:	9300      	str	r3, [sp, #0]
 80064e6:	2302      	movs	r3, #2
 80064e8:	4814      	ldr	r0, [pc, #80]	@ (800653c <BMP280_Write_Reg+0x7c>)
 80064ea:	f7fb fffd 	bl	80024e8 <HAL_I2C_Master_Transmit>
 80064ee:	4603      	mov	r3, r0
 80064f0:	73fb      	strb	r3, [r7, #15]
	if (ret != 0) {
 80064f2:	7bfb      	ldrb	r3, [r7, #15]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d002      	beq.n	80064fe <BMP280_Write_Reg+0x3e>
		printf("Problem with I2C Transmit\r\n");
 80064f8:	4811      	ldr	r0, [pc, #68]	@ (8006540 <BMP280_Write_Reg+0x80>)
 80064fa:	f001 ff5d 	bl	80083b8 <puts>
	}

	ret = HAL_I2C_Master_Receive(&hi2c1, BMP280_ADDR, buf, 1, HAL_MAX_DELAY);
 80064fe:	23ee      	movs	r3, #238	@ 0xee
 8006500:	4619      	mov	r1, r3
 8006502:	f107 020c 	add.w	r2, r7, #12
 8006506:	f04f 33ff 	mov.w	r3, #4294967295
 800650a:	9300      	str	r3, [sp, #0]
 800650c:	2301      	movs	r3, #1
 800650e:	480b      	ldr	r0, [pc, #44]	@ (800653c <BMP280_Write_Reg+0x7c>)
 8006510:	f7fc f8e8 	bl	80026e4 <HAL_I2C_Master_Receive>
 8006514:	4603      	mov	r3, r0
 8006516:	73fb      	strb	r3, [r7, #15]
	if (ret != 0) {
 8006518:	7bfb      	ldrb	r3, [r7, #15]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d002      	beq.n	8006524 <BMP280_Write_Reg+0x64>
		printf("Problem with I2C Receive\r\n");
 800651e:	4809      	ldr	r0, [pc, #36]	@ (8006544 <BMP280_Write_Reg+0x84>)
 8006520:	f001 ff4a 	bl	80083b8 <puts>
	}

	if (buf[0] == value) {
 8006524:	7b3b      	ldrb	r3, [r7, #12]
 8006526:	79ba      	ldrb	r2, [r7, #6]
 8006528:	429a      	cmp	r2, r3
 800652a:	d101      	bne.n	8006530 <BMP280_Write_Reg+0x70>
		return 0;
 800652c:	2300      	movs	r3, #0
 800652e:	e000      	b.n	8006532 <BMP280_Write_Reg+0x72>
	} else {
		return 1;
 8006530:	2301      	movs	r3, #1
	}
}
 8006532:	4618      	mov	r0, r3
 8006534:	3710      	adds	r7, #16
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	20000800 	.word	0x20000800
 8006540:	0800b1a4 	.word	0x0800b1a4
 8006544:	0800b1c0 	.word	0x0800b1c0

08006548 <BMP280_Read_Reg>:

uint8_t* BMP280_Read_Reg(uint8_t reg, uint8_t length) {
 8006548:	b580      	push	{r7, lr}
 800654a:	b086      	sub	sp, #24
 800654c:	af02      	add	r7, sp, #8
 800654e:	4603      	mov	r3, r0
 8006550:	460a      	mov	r2, r1
 8006552:	71fb      	strb	r3, [r7, #7]
 8006554:	4613      	mov	r3, r2
 8006556:	71bb      	strb	r3, [r7, #6]
	uint8_t *buf;
	HAL_StatusTypeDef ret;

	ret = HAL_I2C_Master_Transmit(&hi2c1, BMP280_ADDR, &reg, 1, HAL_MAX_DELAY);
 8006558:	23ee      	movs	r3, #238	@ 0xee
 800655a:	4619      	mov	r1, r3
 800655c:	1dfa      	adds	r2, r7, #7
 800655e:	f04f 33ff 	mov.w	r3, #4294967295
 8006562:	9300      	str	r3, [sp, #0]
 8006564:	2301      	movs	r3, #1
 8006566:	4814      	ldr	r0, [pc, #80]	@ (80065b8 <BMP280_Read_Reg+0x70>)
 8006568:	f7fb ffbe 	bl	80024e8 <HAL_I2C_Master_Transmit>
 800656c:	4603      	mov	r3, r0
 800656e:	73fb      	strb	r3, [r7, #15]
	if (ret != 0) {
 8006570:	7bfb      	ldrb	r3, [r7, #15]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d002      	beq.n	800657c <BMP280_Read_Reg+0x34>
		printf("Problem with I2C Transmit\r\n");
 8006576:	4811      	ldr	r0, [pc, #68]	@ (80065bc <BMP280_Read_Reg+0x74>)
 8006578:	f001 ff1e 	bl	80083b8 <puts>
	}

	buf = (uint8_t*) malloc(length);
 800657c:	79bb      	ldrb	r3, [r7, #6]
 800657e:	4618      	mov	r0, r3
 8006580:	f000 fa4a 	bl	8006a18 <malloc>
 8006584:	4603      	mov	r3, r0
 8006586:	60bb      	str	r3, [r7, #8]
	ret = HAL_I2C_Master_Receive(&hi2c1, BMP280_ADDR, buf, length,
 8006588:	23ee      	movs	r3, #238	@ 0xee
 800658a:	4619      	mov	r1, r3
 800658c:	79bb      	ldrb	r3, [r7, #6]
 800658e:	b29b      	uxth	r3, r3
 8006590:	f04f 32ff 	mov.w	r2, #4294967295
 8006594:	9200      	str	r2, [sp, #0]
 8006596:	68ba      	ldr	r2, [r7, #8]
 8006598:	4807      	ldr	r0, [pc, #28]	@ (80065b8 <BMP280_Read_Reg+0x70>)
 800659a:	f7fc f8a3 	bl	80026e4 <HAL_I2C_Master_Receive>
 800659e:	4603      	mov	r3, r0
 80065a0:	73fb      	strb	r3, [r7, #15]
			HAL_MAX_DELAY);
	if (ret != 0) {
 80065a2:	7bfb      	ldrb	r3, [r7, #15]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d002      	beq.n	80065ae <BMP280_Read_Reg+0x66>
		printf("Problem with I2C Receive\r\n");
 80065a8:	4805      	ldr	r0, [pc, #20]	@ (80065c0 <BMP280_Read_Reg+0x78>)
 80065aa:	f001 ff05 	bl	80083b8 <puts>
	}

	return buf;
 80065ae:	68bb      	ldr	r3, [r7, #8]
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3710      	adds	r7, #16
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}
 80065b8:	20000800 	.word	0x20000800
 80065bc:	0800b1a4 	.word	0x0800b1a4
 80065c0:	0800b1c0 	.word	0x0800b1c0

080065c4 <BMP280_get_temperature>:

BMP280_S32_t BMP280_get_temperature() {
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b082      	sub	sp, #8
 80065c8:	af00      	add	r7, sp, #0
	uint8_t *buf;
	BMP280_S32_t adc_T;

	buf = BMP280_Read_Reg(BMP280_TEMP_REG_MSB, BMP280_TEMP_LEN);
 80065ca:	23fa      	movs	r3, #250	@ 0xfa
 80065cc:	2203      	movs	r2, #3
 80065ce:	4611      	mov	r1, r2
 80065d0:	4618      	mov	r0, r3
 80065d2:	f7ff ffb9 	bl	8006548 <BMP280_Read_Reg>
 80065d6:	6078      	str	r0, [r7, #4]

	adc_T = ((BMP280_S32_t) (buf[0]) << 12) | ((BMP280_S32_t) (buf[1]) << 4)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	781b      	ldrb	r3, [r3, #0]
 80065dc:	031a      	lsls	r2, r3, #12
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	3301      	adds	r3, #1
 80065e2:	781b      	ldrb	r3, [r3, #0]
 80065e4:	011b      	lsls	r3, r3, #4
 80065e6:	4313      	orrs	r3, r2
			| ((BMP280_S32_t) (buf[2]) >> 4);
 80065e8:	687a      	ldr	r2, [r7, #4]
 80065ea:	3202      	adds	r2, #2
 80065ec:	7812      	ldrb	r2, [r2, #0]
 80065ee:	0912      	lsrs	r2, r2, #4
 80065f0:	b2d2      	uxtb	r2, r2
	adc_T = ((BMP280_S32_t) (buf[0]) << 12) | ((BMP280_S32_t) (buf[1]) << 4)
 80065f2:	4313      	orrs	r3, r2
 80065f4:	603b      	str	r3, [r7, #0]

	free(buf);
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f000 fa16 	bl	8006a28 <free>

	printf("Temperature: ");
 80065fc:	4807      	ldr	r0, [pc, #28]	@ (800661c <BMP280_get_temperature+0x58>)
 80065fe:	f001 fe73 	bl	80082e8 <iprintf>
	printf("0X%05lX", adc_T);
 8006602:	6839      	ldr	r1, [r7, #0]
 8006604:	4806      	ldr	r0, [pc, #24]	@ (8006620 <BMP280_get_temperature+0x5c>)
 8006606:	f001 fe6f 	bl	80082e8 <iprintf>
	printf("\r\n");
 800660a:	4806      	ldr	r0, [pc, #24]	@ (8006624 <BMP280_get_temperature+0x60>)
 800660c:	f001 fed4 	bl	80083b8 <puts>

	return adc_T;
 8006610:	683b      	ldr	r3, [r7, #0]
}
 8006612:	4618      	mov	r0, r3
 8006614:	3708      	adds	r7, #8
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
 800661a:	bf00      	nop
 800661c:	0800b1dc 	.word	0x0800b1dc
 8006620:	0800b1ec 	.word	0x0800b1ec
 8006624:	0800b1f4 	.word	0x0800b1f4

08006628 <BMP280_get_pressure>:

int BMP280_get_pressure() {
 8006628:	b580      	push	{r7, lr}
 800662a:	b082      	sub	sp, #8
 800662c:	af00      	add	r7, sp, #0
	uint8_t *buf;
	BMP280_S32_t adc_P;

	buf = BMP280_Read_Reg(BMP280_PRES_REG_MSB, BMP280_PRES_LEN);
 800662e:	23f7      	movs	r3, #247	@ 0xf7
 8006630:	2203      	movs	r2, #3
 8006632:	4611      	mov	r1, r2
 8006634:	4618      	mov	r0, r3
 8006636:	f7ff ff87 	bl	8006548 <BMP280_Read_Reg>
 800663a:	6078      	str	r0, [r7, #4]

	adc_P = ((BMP280_S32_t) (buf[0]) << 12) | ((BMP280_S32_t) (buf[1]) << 4)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	781b      	ldrb	r3, [r3, #0]
 8006640:	031a      	lsls	r2, r3, #12
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	3301      	adds	r3, #1
 8006646:	781b      	ldrb	r3, [r3, #0]
 8006648:	011b      	lsls	r3, r3, #4
 800664a:	4313      	orrs	r3, r2
			| ((BMP280_S32_t) (buf[2]) >> 4);
 800664c:	687a      	ldr	r2, [r7, #4]
 800664e:	3202      	adds	r2, #2
 8006650:	7812      	ldrb	r2, [r2, #0]
 8006652:	0912      	lsrs	r2, r2, #4
 8006654:	b2d2      	uxtb	r2, r2
	adc_P = ((BMP280_S32_t) (buf[0]) << 12) | ((BMP280_S32_t) (buf[1]) << 4)
 8006656:	4313      	orrs	r3, r2
 8006658:	603b      	str	r3, [r7, #0]

	free(buf);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 f9e4 	bl	8006a28 <free>

	printf("Pressure:    0x");
 8006660:	4807      	ldr	r0, [pc, #28]	@ (8006680 <BMP280_get_pressure+0x58>)
 8006662:	f001 fe41 	bl	80082e8 <iprintf>
	printf("%05lX", adc_P);
 8006666:	6839      	ldr	r1, [r7, #0]
 8006668:	4806      	ldr	r0, [pc, #24]	@ (8006684 <BMP280_get_pressure+0x5c>)
 800666a:	f001 fe3d 	bl	80082e8 <iprintf>
	printf("\r\n");
 800666e:	4806      	ldr	r0, [pc, #24]	@ (8006688 <BMP280_get_pressure+0x60>)
 8006670:	f001 fea2 	bl	80083b8 <puts>

	return 0;
 8006674:	2300      	movs	r3, #0
}
 8006676:	4618      	mov	r0, r3
 8006678:	3708      	adds	r7, #8
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
 800667e:	bf00      	nop
 8006680:	0800b1f8 	.word	0x0800b1f8
 8006684:	0800b208 	.word	0x0800b208
 8006688:	0800b1f4 	.word	0x0800b1f4

0800668c <uart_read>:
//static int shell_func_list_size = 0;
//static shell_func_t shell_func_list[SHELL_FUNC_LIST_MAX_SIZE];

//static char print_buffer[BUFFER_SIZE];

static char uart_read(h_shell_t *h_shell) {
 800668c:	b580      	push	{r7, lr}
 800668e:	b084      	sub	sp, #16
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
	//HAL_UART_Receive_IT(h_shell->huart, (uint8_t*)(&c), 1);
	//Ici il faut bloquer la tche (eg : Prendre un smaphore vide)
	//xSemaphoreTake(h_shell->sem_uart_rx, portMAX_DELAY);
	//return c;

	h_shell->drv_shell.drv_shell_receive(&c,1);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	f107 020f 	add.w	r2, r7, #15
 800669c:	2101      	movs	r1, #1
 800669e:	4610      	mov	r0, r2
 80066a0:	4798      	blx	r3
	return c;
 80066a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	3710      	adds	r7, #16
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}

080066ac <uart_write>:

static int uart_write(char * s, uint16_t size, h_shell_t *h_shell) {
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	460b      	mov	r3, r1
 80066b6:	607a      	str	r2, [r7, #4]
 80066b8:	817b      	strh	r3, [r7, #10]
	//HAL_UART_Transmit(h_shell->huart, (uint8_t*)s, size, HAL_MAX_DELAY);
	h_shell->drv_shell.drv_shell_transmit(s,1);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	2101      	movs	r1, #1
 80066c0:	68f8      	ldr	r0, [r7, #12]
 80066c2:	4798      	blx	r3
	return size;
 80066c4:	897b      	ldrh	r3, [r7, #10]
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3710      	adds	r7, #16
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
	...

080066d0 <sh_help>:

static int sh_help(int argc, char ** argv,h_shell_t *h_shell) {
 80066d0:	b590      	push	{r4, r7, lr}
 80066d2:	b089      	sub	sp, #36	@ 0x24
 80066d4:	af02      	add	r7, sp, #8
 80066d6:	60f8      	str	r0, [r7, #12]
 80066d8:	60b9      	str	r1, [r7, #8]
 80066da:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 80066dc:	2300      	movs	r3, #0
 80066de:	617b      	str	r3, [r7, #20]
 80066e0:	e028      	b.n	8006734 <sh_help+0x64>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->shell_func_list[i].c, h_shell->shell_func_list[i].description);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 80066e8:	6879      	ldr	r1, [r7, #4]
 80066ea:	697a      	ldr	r2, [r7, #20]
 80066ec:	4613      	mov	r3, r2
 80066ee:	005b      	lsls	r3, r3, #1
 80066f0:	4413      	add	r3, r2
 80066f2:	009b      	lsls	r3, r3, #2
 80066f4:	440b      	add	r3, r1
 80066f6:	3314      	adds	r3, #20
 80066f8:	781b      	ldrb	r3, [r3, #0]
 80066fa:	461c      	mov	r4, r3
 80066fc:	6879      	ldr	r1, [r7, #4]
 80066fe:	697a      	ldr	r2, [r7, #20]
 8006700:	4613      	mov	r3, r2
 8006702:	005b      	lsls	r3, r3, #1
 8006704:	4413      	add	r3, r2
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	440b      	add	r3, r1
 800670a:	331c      	adds	r3, #28
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	9300      	str	r3, [sp, #0]
 8006710:	4623      	mov	r3, r4
 8006712:	4a0d      	ldr	r2, [pc, #52]	@ (8006748 <sh_help+0x78>)
 8006714:	2128      	movs	r1, #40	@ 0x28
 8006716:	f001 fe57 	bl	80083c8 <sniprintf>
 800671a:	6138      	str	r0, [r7, #16]
		uart_write(h_shell->print_buffer, size,h_shell);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8006722:	693a      	ldr	r2, [r7, #16]
 8006724:	b291      	uxth	r1, r2
 8006726:	687a      	ldr	r2, [r7, #4]
 8006728:	4618      	mov	r0, r3
 800672a:	f7ff ffbf 	bl	80066ac <uart_write>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	3301      	adds	r3, #1
 8006732:	617b      	str	r3, [r7, #20]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	691b      	ldr	r3, [r3, #16]
 8006738:	697a      	ldr	r2, [r7, #20]
 800673a:	429a      	cmp	r2, r3
 800673c:	dbd1      	blt.n	80066e2 <sh_help+0x12>
	}

	return 0;
 800673e:	2300      	movs	r3, #0
}
 8006740:	4618      	mov	r0, r3
 8006742:	371c      	adds	r7, #28
 8006744:	46bd      	mov	sp, r7
 8006746:	bd90      	pop	{r4, r7, pc}
 8006748:	0800b210 	.word	0x0800b210

0800674c <shell_init>:

void shell_init(h_shell_t *h_shell) {
 800674c:	b580      	push	{r7, lr}
 800674e:	b084      	sub	sp, #16
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
	int size = 0;
 8006754:	2300      	movs	r3, #0
 8006756:	60fb      	str	r3, [r7, #12]
	h_shell->sem_uart_rx= xSemaphoreCreateBinary();
 8006758:	2203      	movs	r2, #3
 800675a:	2100      	movs	r1, #0
 800675c:	2001      	movs	r0, #1
 800675e:	f7fe fc6f 	bl	8005040 <xQueueGenericCreate>
 8006762:	4602      	mov	r2, r0
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	60da      	str	r2, [r3, #12]
	h_shell->shell_func_list_size=0;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	611a      	str	r2, [r3, #16]
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8006774:	4a0c      	ldr	r2, [pc, #48]	@ (80067a8 <shell_init+0x5c>)
 8006776:	2128      	movs	r1, #40	@ 0x28
 8006778:	4618      	mov	r0, r3
 800677a:	f001 fe25 	bl	80083c8 <sniprintf>
 800677e:	60f8      	str	r0, [r7, #12]
	uart_write(h_shell->print_buffer, size,h_shell);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	b291      	uxth	r1, r2
 800678a:	687a      	ldr	r2, [r7, #4]
 800678c:	4618      	mov	r0, r3
 800678e:	f7ff ff8d 	bl	80066ac <uart_write>

	shell_add('h', sh_help, "Help",h_shell);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a05      	ldr	r2, [pc, #20]	@ (80067ac <shell_init+0x60>)
 8006796:	4906      	ldr	r1, [pc, #24]	@ (80067b0 <shell_init+0x64>)
 8006798:	2068      	movs	r0, #104	@ 0x68
 800679a:	f000 f80b 	bl	80067b4 <shell_add>


}
 800679e:	bf00      	nop
 80067a0:	3710      	adds	r7, #16
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}
 80067a6:	bf00      	nop
 80067a8:	0800b21c 	.word	0x0800b21c
 80067ac:	0800b244 	.word	0x0800b244
 80067b0:	080066d1 	.word	0x080066d1

080067b4 <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv,h_shell_t *h_shell), char * description, h_shell_t *h_shell) {
 80067b4:	b480      	push	{r7}
 80067b6:	b087      	sub	sp, #28
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	60b9      	str	r1, [r7, #8]
 80067bc:	607a      	str	r2, [r7, #4]
 80067be:	603b      	str	r3, [r7, #0]
 80067c0:	4603      	mov	r3, r0
 80067c2:	73fb      	strb	r3, [r7, #15]
	int idx = h_shell->shell_func_list_size++;
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	691b      	ldr	r3, [r3, #16]
 80067c8:	1c59      	adds	r1, r3, #1
 80067ca:	683a      	ldr	r2, [r7, #0]
 80067cc:	6111      	str	r1, [r2, #16]
 80067ce:	617b      	str	r3, [r7, #20]
	if (h_shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	691b      	ldr	r3, [r3, #16]
 80067d4:	2b3f      	cmp	r3, #63	@ 0x3f
 80067d6:	dc1f      	bgt.n	8006818 <shell_add+0x64>
		h_shell->shell_func_list[idx].c = c;
 80067d8:	6839      	ldr	r1, [r7, #0]
 80067da:	697a      	ldr	r2, [r7, #20]
 80067dc:	4613      	mov	r3, r2
 80067de:	005b      	lsls	r3, r3, #1
 80067e0:	4413      	add	r3, r2
 80067e2:	009b      	lsls	r3, r3, #2
 80067e4:	440b      	add	r3, r1
 80067e6:	3314      	adds	r3, #20
 80067e8:	7bfa      	ldrb	r2, [r7, #15]
 80067ea:	701a      	strb	r2, [r3, #0]
		h_shell->shell_func_list[idx].func = pfunc;
 80067ec:	6839      	ldr	r1, [r7, #0]
 80067ee:	697a      	ldr	r2, [r7, #20]
 80067f0:	4613      	mov	r3, r2
 80067f2:	005b      	lsls	r3, r3, #1
 80067f4:	4413      	add	r3, r2
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	440b      	add	r3, r1
 80067fa:	3318      	adds	r3, #24
 80067fc:	68ba      	ldr	r2, [r7, #8]
 80067fe:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list[idx].description = description;
 8006800:	6839      	ldr	r1, [r7, #0]
 8006802:	697a      	ldr	r2, [r7, #20]
 8006804:	4613      	mov	r3, r2
 8006806:	005b      	lsls	r3, r3, #1
 8006808:	4413      	add	r3, r2
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	440b      	add	r3, r1
 800680e:	331c      	adds	r3, #28
 8006810:	687a      	ldr	r2, [r7, #4]
 8006812:	601a      	str	r2, [r3, #0]
		return 0;
 8006814:	2300      	movs	r3, #0
 8006816:	e001      	b.n	800681c <shell_add+0x68>
	}

	return -1;
 8006818:	f04f 33ff 	mov.w	r3, #4294967295
}
 800681c:	4618      	mov	r0, r3
 800681e:	371c      	adds	r7, #28
 8006820:	46bd      	mov	sp, r7
 8006822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006826:	4770      	bx	lr

08006828 <shell_exec>:
	BaseType_t higher_priority_task_woken=pdFALSE;
	xSemaphoreGiveFromISR(h_shell->sem_uart_rx,&higher_priority_task_woken);
	portYIELD_FROM_ISR(higher_priority_task_woken);
}

static int shell_exec(char * buf, h_shell_t *h_shell) {
 8006828:	b580      	push	{r7, lr}
 800682a:	b090      	sub	sp, #64	@ 0x40
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
	int i;
	char c = buf[0];
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	781b      	ldrb	r3, [r3, #0]
 8006836:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800683a:	2300      	movs	r3, #0
 800683c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800683e:	e041      	b.n	80068c4 <shell_exec+0x9c>
		if (h_shell->shell_func_list[i].c == c) {
 8006840:	6839      	ldr	r1, [r7, #0]
 8006842:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006844:	4613      	mov	r3, r2
 8006846:	005b      	lsls	r3, r3, #1
 8006848:	4413      	add	r3, r2
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	440b      	add	r3, r1
 800684e:	3314      	adds	r3, #20
 8006850:	781b      	ldrb	r3, [r3, #0]
 8006852:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8006856:	429a      	cmp	r2, r3
 8006858:	d131      	bne.n	80068be <shell_exec+0x96>
			argc = 1;
 800685a:	2301      	movs	r3, #1
 800685c:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	637b      	str	r3, [r7, #52]	@ 0x34
 8006866:	e013      	b.n	8006890 <shell_exec+0x68>
				if(*p == ' ') {
 8006868:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800686a:	781b      	ldrb	r3, [r3, #0]
 800686c:	2b20      	cmp	r3, #32
 800686e:	d10c      	bne.n	800688a <shell_exec+0x62>
					*p = '\0';
 8006870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006872:	2200      	movs	r2, #0
 8006874:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8006876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006878:	1c5a      	adds	r2, r3, #1
 800687a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800687c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800687e:	3201      	adds	r2, #1
 8006880:	009b      	lsls	r3, r3, #2
 8006882:	3340      	adds	r3, #64	@ 0x40
 8006884:	443b      	add	r3, r7
 8006886:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800688a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800688c:	3301      	adds	r3, #1
 800688e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006892:	781b      	ldrb	r3, [r3, #0]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d002      	beq.n	800689e <shell_exec+0x76>
 8006898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800689a:	2b07      	cmp	r3, #7
 800689c:	dde4      	ble.n	8006868 <shell_exec+0x40>
				}
			}

			return h_shell->shell_func_list[i].func(argc, argv,h_shell);
 800689e:	6839      	ldr	r1, [r7, #0]
 80068a0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80068a2:	4613      	mov	r3, r2
 80068a4:	005b      	lsls	r3, r3, #1
 80068a6:	4413      	add	r3, r2
 80068a8:	009b      	lsls	r3, r3, #2
 80068aa:	440b      	add	r3, r1
 80068ac:	3318      	adds	r3, #24
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f107 010c 	add.w	r1, r7, #12
 80068b4:	683a      	ldr	r2, [r7, #0]
 80068b6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80068b8:	4798      	blx	r3
 80068ba:	4603      	mov	r3, r0
 80068bc:	e01c      	b.n	80068f8 <shell_exec+0xd0>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 80068be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068c0:	3301      	adds	r3, #1
 80068c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	691b      	ldr	r3, [r3, #16]
 80068c8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80068ca:	429a      	cmp	r2, r3
 80068cc:	dbb8      	blt.n	8006840 <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 80068d4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80068d8:	4a09      	ldr	r2, [pc, #36]	@ (8006900 <shell_exec+0xd8>)
 80068da:	2128      	movs	r1, #40	@ 0x28
 80068dc:	f001 fd74 	bl	80083c8 <sniprintf>
 80068e0:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(h_shell->print_buffer, size,h_shell);
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 80068e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80068ea:	b291      	uxth	r1, r2
 80068ec:	683a      	ldr	r2, [r7, #0]
 80068ee:	4618      	mov	r0, r3
 80068f0:	f7ff fedc 	bl	80066ac <uart_write>
	return -1;
 80068f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3740      	adds	r7, #64	@ 0x40
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}
 8006900:	0800b24c 	.word	0x0800b24c

08006904 <shell_run>:



int shell_run(h_shell_t *h_shell) {
 8006904:	b580      	push	{r7, lr}
 8006906:	b086      	sub	sp, #24
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
	int reading = 0;
 800690c:	2300      	movs	r3, #0
 800690e:	617b      	str	r3, [r7, #20]
	int pos = 0;
 8006910:	2300      	movs	r3, #0
 8006912:	613b      	str	r3, [r7, #16]


	while (1) {
		uart_write(">", 2,h_shell);
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	2102      	movs	r1, #2
 8006918:	4837      	ldr	r0, [pc, #220]	@ (80069f8 <shell_run+0xf4>)
 800691a:	f7ff fec7 	bl	80066ac <uart_write>
		reading = 1;
 800691e:	2301      	movs	r3, #1
 8006920:	617b      	str	r3, [r7, #20]

		while(reading) {
 8006922:	e05d      	b.n	80069e0 <shell_run+0xdc>
			char c = uart_read(h_shell);
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f7ff feb1 	bl	800668c <uart_read>
 800692a:	4603      	mov	r3, r0
 800692c:	72fb      	strb	r3, [r7, #11]
			int size;

			switch (c) {
 800692e:	7afb      	ldrb	r3, [r7, #11]
 8006930:	2b08      	cmp	r3, #8
 8006932:	d034      	beq.n	800699e <shell_run+0x9a>
 8006934:	2b0d      	cmp	r3, #13
 8006936:	d13e      	bne.n	80069b6 <shell_run+0xb2>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800693e:	4a2f      	ldr	r2, [pc, #188]	@ (80069fc <shell_run+0xf8>)
 8006940:	2128      	movs	r1, #40	@ 0x28
 8006942:	4618      	mov	r0, r3
 8006944:	f001 fd40 	bl	80083c8 <sniprintf>
 8006948:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell->print_buffer, size,h_shell);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8006950:	68fa      	ldr	r2, [r7, #12]
 8006952:	b291      	uxth	r1, r2
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	4618      	mov	r0, r3
 8006958:	f7ff fea8 	bl	80066ac <uart_write>
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	1c5a      	adds	r2, r3, #1
 8006960:	613a      	str	r2, [r7, #16]
 8006962:	687a      	ldr	r2, [r7, #4]
 8006964:	4413      	add	r3, r2
 8006966:	2200      	movs	r2, #0
 8006968:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 8006978:	4a21      	ldr	r2, [pc, #132]	@ (8006a00 <shell_run+0xfc>)
 800697a:	2128      	movs	r1, #40	@ 0x28
 800697c:	f001 fd24 	bl	80083c8 <sniprintf>
 8006980:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell->print_buffer, size,h_shell);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8006988:	68fa      	ldr	r2, [r7, #12]
 800698a:	b291      	uxth	r1, r2
 800698c:	687a      	ldr	r2, [r7, #4]
 800698e:	4618      	mov	r0, r3
 8006990:	f7ff fe8c 	bl	80066ac <uart_write>
				reading = 0;        //exit read loop
 8006994:	2300      	movs	r3, #0
 8006996:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8006998:	2300      	movs	r3, #0
 800699a:	613b      	str	r3, [r7, #16]
				break;
 800699c:	e020      	b.n	80069e0 <shell_run+0xdc>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	dd1c      	ble.n	80069de <shell_run+0xda>
					pos--;          //remove it in buffer
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	3b01      	subs	r3, #1
 80069a8:	613b      	str	r3, [r7, #16]

					uart_write("\b \b", 3,h_shell);	// delete the char on the terminal
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	2103      	movs	r1, #3
 80069ae:	4815      	ldr	r0, [pc, #84]	@ (8006a04 <shell_run+0x100>)
 80069b0:	f7ff fe7c 	bl	80066ac <uart_write>
				}
				break;
 80069b4:	e013      	b.n	80069de <shell_run+0xda>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	2b27      	cmp	r3, #39	@ 0x27
 80069ba:	dc11      	bgt.n	80069e0 <shell_run+0xdc>
					uart_write(&c, 1,h_shell);
 80069bc:	f107 030b 	add.w	r3, r7, #11
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	2101      	movs	r1, #1
 80069c4:	4618      	mov	r0, r3
 80069c6:	f7ff fe71 	bl	80066ac <uart_write>
					h_shell->cmd_buffer[pos++] = c; //store
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	1c5a      	adds	r2, r3, #1
 80069ce:	613a      	str	r2, [r7, #16]
 80069d0:	7af9      	ldrb	r1, [r7, #11]
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	4413      	add	r3, r2
 80069d6:	460a      	mov	r2, r1
 80069d8:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
 80069dc:	e000      	b.n	80069e0 <shell_run+0xdc>
				break;
 80069de:	bf00      	nop
		while(reading) {
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d19e      	bne.n	8006924 <shell_run+0x20>
				}
			}
		}
		shell_exec(h_shell->cmd_buffer,h_shell);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 80069ec:	6879      	ldr	r1, [r7, #4]
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7ff ff1a 	bl	8006828 <shell_exec>
		uart_write(">", 2,h_shell);
 80069f4:	e78e      	b.n	8006914 <shell_run+0x10>
 80069f6:	bf00      	nop
 80069f8:	0800b264 	.word	0x0800b264
 80069fc:	0800b268 	.word	0x0800b268
 8006a00:	0800b26c 	.word	0x0800b26c
 8006a04:	0800b274 	.word	0x0800b274

08006a08 <atof>:
 8006a08:	2100      	movs	r1, #0
 8006a0a:	f000 bec5 	b.w	8007798 <strtod>

08006a0e <atoi>:
 8006a0e:	220a      	movs	r2, #10
 8006a10:	2100      	movs	r1, #0
 8006a12:	f000 bf47 	b.w	80078a4 <strtol>
	...

08006a18 <malloc>:
 8006a18:	4b02      	ldr	r3, [pc, #8]	@ (8006a24 <malloc+0xc>)
 8006a1a:	4601      	mov	r1, r0
 8006a1c:	6818      	ldr	r0, [r3, #0]
 8006a1e:	f000 b82d 	b.w	8006a7c <_malloc_r>
 8006a22:	bf00      	nop
 8006a24:	200004f0 	.word	0x200004f0

08006a28 <free>:
 8006a28:	4b02      	ldr	r3, [pc, #8]	@ (8006a34 <free+0xc>)
 8006a2a:	4601      	mov	r1, r0
 8006a2c:	6818      	ldr	r0, [r3, #0]
 8006a2e:	f002 bd47 	b.w	80094c0 <_free_r>
 8006a32:	bf00      	nop
 8006a34:	200004f0 	.word	0x200004f0

08006a38 <sbrk_aligned>:
 8006a38:	b570      	push	{r4, r5, r6, lr}
 8006a3a:	4e0f      	ldr	r6, [pc, #60]	@ (8006a78 <sbrk_aligned+0x40>)
 8006a3c:	460c      	mov	r4, r1
 8006a3e:	6831      	ldr	r1, [r6, #0]
 8006a40:	4605      	mov	r5, r0
 8006a42:	b911      	cbnz	r1, 8006a4a <sbrk_aligned+0x12>
 8006a44:	f001 fe7e 	bl	8008744 <_sbrk_r>
 8006a48:	6030      	str	r0, [r6, #0]
 8006a4a:	4621      	mov	r1, r4
 8006a4c:	4628      	mov	r0, r5
 8006a4e:	f001 fe79 	bl	8008744 <_sbrk_r>
 8006a52:	1c43      	adds	r3, r0, #1
 8006a54:	d103      	bne.n	8006a5e <sbrk_aligned+0x26>
 8006a56:	f04f 34ff 	mov.w	r4, #4294967295
 8006a5a:	4620      	mov	r0, r4
 8006a5c:	bd70      	pop	{r4, r5, r6, pc}
 8006a5e:	1cc4      	adds	r4, r0, #3
 8006a60:	f024 0403 	bic.w	r4, r4, #3
 8006a64:	42a0      	cmp	r0, r4
 8006a66:	d0f8      	beq.n	8006a5a <sbrk_aligned+0x22>
 8006a68:	1a21      	subs	r1, r4, r0
 8006a6a:	4628      	mov	r0, r5
 8006a6c:	f001 fe6a 	bl	8008744 <_sbrk_r>
 8006a70:	3001      	adds	r0, #1
 8006a72:	d1f2      	bne.n	8006a5a <sbrk_aligned+0x22>
 8006a74:	e7ef      	b.n	8006a56 <sbrk_aligned+0x1e>
 8006a76:	bf00      	nop
 8006a78:	20004688 	.word	0x20004688

08006a7c <_malloc_r>:
 8006a7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a80:	1ccd      	adds	r5, r1, #3
 8006a82:	f025 0503 	bic.w	r5, r5, #3
 8006a86:	3508      	adds	r5, #8
 8006a88:	2d0c      	cmp	r5, #12
 8006a8a:	bf38      	it	cc
 8006a8c:	250c      	movcc	r5, #12
 8006a8e:	2d00      	cmp	r5, #0
 8006a90:	4606      	mov	r6, r0
 8006a92:	db01      	blt.n	8006a98 <_malloc_r+0x1c>
 8006a94:	42a9      	cmp	r1, r5
 8006a96:	d904      	bls.n	8006aa2 <_malloc_r+0x26>
 8006a98:	230c      	movs	r3, #12
 8006a9a:	6033      	str	r3, [r6, #0]
 8006a9c:	2000      	movs	r0, #0
 8006a9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006aa2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006b78 <_malloc_r+0xfc>
 8006aa6:	f000 f869 	bl	8006b7c <__malloc_lock>
 8006aaa:	f8d8 3000 	ldr.w	r3, [r8]
 8006aae:	461c      	mov	r4, r3
 8006ab0:	bb44      	cbnz	r4, 8006b04 <_malloc_r+0x88>
 8006ab2:	4629      	mov	r1, r5
 8006ab4:	4630      	mov	r0, r6
 8006ab6:	f7ff ffbf 	bl	8006a38 <sbrk_aligned>
 8006aba:	1c43      	adds	r3, r0, #1
 8006abc:	4604      	mov	r4, r0
 8006abe:	d158      	bne.n	8006b72 <_malloc_r+0xf6>
 8006ac0:	f8d8 4000 	ldr.w	r4, [r8]
 8006ac4:	4627      	mov	r7, r4
 8006ac6:	2f00      	cmp	r7, #0
 8006ac8:	d143      	bne.n	8006b52 <_malloc_r+0xd6>
 8006aca:	2c00      	cmp	r4, #0
 8006acc:	d04b      	beq.n	8006b66 <_malloc_r+0xea>
 8006ace:	6823      	ldr	r3, [r4, #0]
 8006ad0:	4639      	mov	r1, r7
 8006ad2:	4630      	mov	r0, r6
 8006ad4:	eb04 0903 	add.w	r9, r4, r3
 8006ad8:	f001 fe34 	bl	8008744 <_sbrk_r>
 8006adc:	4581      	cmp	r9, r0
 8006ade:	d142      	bne.n	8006b66 <_malloc_r+0xea>
 8006ae0:	6821      	ldr	r1, [r4, #0]
 8006ae2:	1a6d      	subs	r5, r5, r1
 8006ae4:	4629      	mov	r1, r5
 8006ae6:	4630      	mov	r0, r6
 8006ae8:	f7ff ffa6 	bl	8006a38 <sbrk_aligned>
 8006aec:	3001      	adds	r0, #1
 8006aee:	d03a      	beq.n	8006b66 <_malloc_r+0xea>
 8006af0:	6823      	ldr	r3, [r4, #0]
 8006af2:	442b      	add	r3, r5
 8006af4:	6023      	str	r3, [r4, #0]
 8006af6:	f8d8 3000 	ldr.w	r3, [r8]
 8006afa:	685a      	ldr	r2, [r3, #4]
 8006afc:	bb62      	cbnz	r2, 8006b58 <_malloc_r+0xdc>
 8006afe:	f8c8 7000 	str.w	r7, [r8]
 8006b02:	e00f      	b.n	8006b24 <_malloc_r+0xa8>
 8006b04:	6822      	ldr	r2, [r4, #0]
 8006b06:	1b52      	subs	r2, r2, r5
 8006b08:	d420      	bmi.n	8006b4c <_malloc_r+0xd0>
 8006b0a:	2a0b      	cmp	r2, #11
 8006b0c:	d917      	bls.n	8006b3e <_malloc_r+0xc2>
 8006b0e:	1961      	adds	r1, r4, r5
 8006b10:	42a3      	cmp	r3, r4
 8006b12:	6025      	str	r5, [r4, #0]
 8006b14:	bf18      	it	ne
 8006b16:	6059      	strne	r1, [r3, #4]
 8006b18:	6863      	ldr	r3, [r4, #4]
 8006b1a:	bf08      	it	eq
 8006b1c:	f8c8 1000 	streq.w	r1, [r8]
 8006b20:	5162      	str	r2, [r4, r5]
 8006b22:	604b      	str	r3, [r1, #4]
 8006b24:	4630      	mov	r0, r6
 8006b26:	f000 f82f 	bl	8006b88 <__malloc_unlock>
 8006b2a:	f104 000b 	add.w	r0, r4, #11
 8006b2e:	1d23      	adds	r3, r4, #4
 8006b30:	f020 0007 	bic.w	r0, r0, #7
 8006b34:	1ac2      	subs	r2, r0, r3
 8006b36:	bf1c      	itt	ne
 8006b38:	1a1b      	subne	r3, r3, r0
 8006b3a:	50a3      	strne	r3, [r4, r2]
 8006b3c:	e7af      	b.n	8006a9e <_malloc_r+0x22>
 8006b3e:	6862      	ldr	r2, [r4, #4]
 8006b40:	42a3      	cmp	r3, r4
 8006b42:	bf0c      	ite	eq
 8006b44:	f8c8 2000 	streq.w	r2, [r8]
 8006b48:	605a      	strne	r2, [r3, #4]
 8006b4a:	e7eb      	b.n	8006b24 <_malloc_r+0xa8>
 8006b4c:	4623      	mov	r3, r4
 8006b4e:	6864      	ldr	r4, [r4, #4]
 8006b50:	e7ae      	b.n	8006ab0 <_malloc_r+0x34>
 8006b52:	463c      	mov	r4, r7
 8006b54:	687f      	ldr	r7, [r7, #4]
 8006b56:	e7b6      	b.n	8006ac6 <_malloc_r+0x4a>
 8006b58:	461a      	mov	r2, r3
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	42a3      	cmp	r3, r4
 8006b5e:	d1fb      	bne.n	8006b58 <_malloc_r+0xdc>
 8006b60:	2300      	movs	r3, #0
 8006b62:	6053      	str	r3, [r2, #4]
 8006b64:	e7de      	b.n	8006b24 <_malloc_r+0xa8>
 8006b66:	230c      	movs	r3, #12
 8006b68:	6033      	str	r3, [r6, #0]
 8006b6a:	4630      	mov	r0, r6
 8006b6c:	f000 f80c 	bl	8006b88 <__malloc_unlock>
 8006b70:	e794      	b.n	8006a9c <_malloc_r+0x20>
 8006b72:	6005      	str	r5, [r0, #0]
 8006b74:	e7d6      	b.n	8006b24 <_malloc_r+0xa8>
 8006b76:	bf00      	nop
 8006b78:	2000468c 	.word	0x2000468c

08006b7c <__malloc_lock>:
 8006b7c:	4801      	ldr	r0, [pc, #4]	@ (8006b84 <__malloc_lock+0x8>)
 8006b7e:	f001 be2e 	b.w	80087de <__retarget_lock_acquire_recursive>
 8006b82:	bf00      	nop
 8006b84:	200047d0 	.word	0x200047d0

08006b88 <__malloc_unlock>:
 8006b88:	4801      	ldr	r0, [pc, #4]	@ (8006b90 <__malloc_unlock+0x8>)
 8006b8a:	f001 be29 	b.w	80087e0 <__retarget_lock_release_recursive>
 8006b8e:	bf00      	nop
 8006b90:	200047d0 	.word	0x200047d0

08006b94 <sulp>:
 8006b94:	b570      	push	{r4, r5, r6, lr}
 8006b96:	4604      	mov	r4, r0
 8006b98:	460d      	mov	r5, r1
 8006b9a:	ec45 4b10 	vmov	d0, r4, r5
 8006b9e:	4616      	mov	r6, r2
 8006ba0:	f003 fb90 	bl	800a2c4 <__ulp>
 8006ba4:	ec51 0b10 	vmov	r0, r1, d0
 8006ba8:	b17e      	cbz	r6, 8006bca <sulp+0x36>
 8006baa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006bae:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	dd09      	ble.n	8006bca <sulp+0x36>
 8006bb6:	051b      	lsls	r3, r3, #20
 8006bb8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006bbc:	2400      	movs	r4, #0
 8006bbe:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006bc2:	4622      	mov	r2, r4
 8006bc4:	462b      	mov	r3, r5
 8006bc6:	f7f9 fd37 	bl	8000638 <__aeabi_dmul>
 8006bca:	ec41 0b10 	vmov	d0, r0, r1
 8006bce:	bd70      	pop	{r4, r5, r6, pc}

08006bd0 <_strtod_l>:
 8006bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd4:	b09f      	sub	sp, #124	@ 0x7c
 8006bd6:	460c      	mov	r4, r1
 8006bd8:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006bda:	2200      	movs	r2, #0
 8006bdc:	921a      	str	r2, [sp, #104]	@ 0x68
 8006bde:	9005      	str	r0, [sp, #20]
 8006be0:	f04f 0a00 	mov.w	sl, #0
 8006be4:	f04f 0b00 	mov.w	fp, #0
 8006be8:	460a      	mov	r2, r1
 8006bea:	9219      	str	r2, [sp, #100]	@ 0x64
 8006bec:	7811      	ldrb	r1, [r2, #0]
 8006bee:	292b      	cmp	r1, #43	@ 0x2b
 8006bf0:	d04a      	beq.n	8006c88 <_strtod_l+0xb8>
 8006bf2:	d838      	bhi.n	8006c66 <_strtod_l+0x96>
 8006bf4:	290d      	cmp	r1, #13
 8006bf6:	d832      	bhi.n	8006c5e <_strtod_l+0x8e>
 8006bf8:	2908      	cmp	r1, #8
 8006bfa:	d832      	bhi.n	8006c62 <_strtod_l+0x92>
 8006bfc:	2900      	cmp	r1, #0
 8006bfe:	d03b      	beq.n	8006c78 <_strtod_l+0xa8>
 8006c00:	2200      	movs	r2, #0
 8006c02:	920e      	str	r2, [sp, #56]	@ 0x38
 8006c04:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006c06:	782a      	ldrb	r2, [r5, #0]
 8006c08:	2a30      	cmp	r2, #48	@ 0x30
 8006c0a:	f040 80b2 	bne.w	8006d72 <_strtod_l+0x1a2>
 8006c0e:	786a      	ldrb	r2, [r5, #1]
 8006c10:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006c14:	2a58      	cmp	r2, #88	@ 0x58
 8006c16:	d16e      	bne.n	8006cf6 <_strtod_l+0x126>
 8006c18:	9302      	str	r3, [sp, #8]
 8006c1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c1c:	9301      	str	r3, [sp, #4]
 8006c1e:	ab1a      	add	r3, sp, #104	@ 0x68
 8006c20:	9300      	str	r3, [sp, #0]
 8006c22:	4a8f      	ldr	r2, [pc, #572]	@ (8006e60 <_strtod_l+0x290>)
 8006c24:	9805      	ldr	r0, [sp, #20]
 8006c26:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006c28:	a919      	add	r1, sp, #100	@ 0x64
 8006c2a:	f002 fcfb 	bl	8009624 <__gethex>
 8006c2e:	f010 060f 	ands.w	r6, r0, #15
 8006c32:	4604      	mov	r4, r0
 8006c34:	d005      	beq.n	8006c42 <_strtod_l+0x72>
 8006c36:	2e06      	cmp	r6, #6
 8006c38:	d128      	bne.n	8006c8c <_strtod_l+0xbc>
 8006c3a:	3501      	adds	r5, #1
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	9519      	str	r5, [sp, #100]	@ 0x64
 8006c40:	930e      	str	r3, [sp, #56]	@ 0x38
 8006c42:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	f040 858e 	bne.w	8007766 <_strtod_l+0xb96>
 8006c4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c4c:	b1cb      	cbz	r3, 8006c82 <_strtod_l+0xb2>
 8006c4e:	4652      	mov	r2, sl
 8006c50:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8006c54:	ec43 2b10 	vmov	d0, r2, r3
 8006c58:	b01f      	add	sp, #124	@ 0x7c
 8006c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c5e:	2920      	cmp	r1, #32
 8006c60:	d1ce      	bne.n	8006c00 <_strtod_l+0x30>
 8006c62:	3201      	adds	r2, #1
 8006c64:	e7c1      	b.n	8006bea <_strtod_l+0x1a>
 8006c66:	292d      	cmp	r1, #45	@ 0x2d
 8006c68:	d1ca      	bne.n	8006c00 <_strtod_l+0x30>
 8006c6a:	2101      	movs	r1, #1
 8006c6c:	910e      	str	r1, [sp, #56]	@ 0x38
 8006c6e:	1c51      	adds	r1, r2, #1
 8006c70:	9119      	str	r1, [sp, #100]	@ 0x64
 8006c72:	7852      	ldrb	r2, [r2, #1]
 8006c74:	2a00      	cmp	r2, #0
 8006c76:	d1c5      	bne.n	8006c04 <_strtod_l+0x34>
 8006c78:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006c7a:	9419      	str	r4, [sp, #100]	@ 0x64
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	f040 8570 	bne.w	8007762 <_strtod_l+0xb92>
 8006c82:	4652      	mov	r2, sl
 8006c84:	465b      	mov	r3, fp
 8006c86:	e7e5      	b.n	8006c54 <_strtod_l+0x84>
 8006c88:	2100      	movs	r1, #0
 8006c8a:	e7ef      	b.n	8006c6c <_strtod_l+0x9c>
 8006c8c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006c8e:	b13a      	cbz	r2, 8006ca0 <_strtod_l+0xd0>
 8006c90:	2135      	movs	r1, #53	@ 0x35
 8006c92:	a81c      	add	r0, sp, #112	@ 0x70
 8006c94:	f003 fc10 	bl	800a4b8 <__copybits>
 8006c98:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006c9a:	9805      	ldr	r0, [sp, #20]
 8006c9c:	f002 ffe6 	bl	8009c6c <_Bfree>
 8006ca0:	3e01      	subs	r6, #1
 8006ca2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006ca4:	2e04      	cmp	r6, #4
 8006ca6:	d806      	bhi.n	8006cb6 <_strtod_l+0xe6>
 8006ca8:	e8df f006 	tbb	[pc, r6]
 8006cac:	201d0314 	.word	0x201d0314
 8006cb0:	14          	.byte	0x14
 8006cb1:	00          	.byte	0x00
 8006cb2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006cb6:	05e1      	lsls	r1, r4, #23
 8006cb8:	bf48      	it	mi
 8006cba:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006cbe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006cc2:	0d1b      	lsrs	r3, r3, #20
 8006cc4:	051b      	lsls	r3, r3, #20
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d1bb      	bne.n	8006c42 <_strtod_l+0x72>
 8006cca:	f001 fd5d 	bl	8008788 <__errno>
 8006cce:	2322      	movs	r3, #34	@ 0x22
 8006cd0:	6003      	str	r3, [r0, #0]
 8006cd2:	e7b6      	b.n	8006c42 <_strtod_l+0x72>
 8006cd4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006cd8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006cdc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006ce0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006ce4:	e7e7      	b.n	8006cb6 <_strtod_l+0xe6>
 8006ce6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8006e68 <_strtod_l+0x298>
 8006cea:	e7e4      	b.n	8006cb6 <_strtod_l+0xe6>
 8006cec:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006cf0:	f04f 3aff 	mov.w	sl, #4294967295
 8006cf4:	e7df      	b.n	8006cb6 <_strtod_l+0xe6>
 8006cf6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006cf8:	1c5a      	adds	r2, r3, #1
 8006cfa:	9219      	str	r2, [sp, #100]	@ 0x64
 8006cfc:	785b      	ldrb	r3, [r3, #1]
 8006cfe:	2b30      	cmp	r3, #48	@ 0x30
 8006d00:	d0f9      	beq.n	8006cf6 <_strtod_l+0x126>
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d09d      	beq.n	8006c42 <_strtod_l+0x72>
 8006d06:	2301      	movs	r3, #1
 8006d08:	2700      	movs	r7, #0
 8006d0a:	9308      	str	r3, [sp, #32]
 8006d0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d0e:	930c      	str	r3, [sp, #48]	@ 0x30
 8006d10:	970b      	str	r7, [sp, #44]	@ 0x2c
 8006d12:	46b9      	mov	r9, r7
 8006d14:	220a      	movs	r2, #10
 8006d16:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006d18:	7805      	ldrb	r5, [r0, #0]
 8006d1a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006d1e:	b2d9      	uxtb	r1, r3
 8006d20:	2909      	cmp	r1, #9
 8006d22:	d928      	bls.n	8006d76 <_strtod_l+0x1a6>
 8006d24:	494f      	ldr	r1, [pc, #316]	@ (8006e64 <_strtod_l+0x294>)
 8006d26:	2201      	movs	r2, #1
 8006d28:	f001 fc64 	bl	80085f4 <strncmp>
 8006d2c:	2800      	cmp	r0, #0
 8006d2e:	d032      	beq.n	8006d96 <_strtod_l+0x1c6>
 8006d30:	2000      	movs	r0, #0
 8006d32:	462a      	mov	r2, r5
 8006d34:	900a      	str	r0, [sp, #40]	@ 0x28
 8006d36:	464d      	mov	r5, r9
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2a65      	cmp	r2, #101	@ 0x65
 8006d3c:	d001      	beq.n	8006d42 <_strtod_l+0x172>
 8006d3e:	2a45      	cmp	r2, #69	@ 0x45
 8006d40:	d114      	bne.n	8006d6c <_strtod_l+0x19c>
 8006d42:	b91d      	cbnz	r5, 8006d4c <_strtod_l+0x17c>
 8006d44:	9a08      	ldr	r2, [sp, #32]
 8006d46:	4302      	orrs	r2, r0
 8006d48:	d096      	beq.n	8006c78 <_strtod_l+0xa8>
 8006d4a:	2500      	movs	r5, #0
 8006d4c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006d4e:	1c62      	adds	r2, r4, #1
 8006d50:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d52:	7862      	ldrb	r2, [r4, #1]
 8006d54:	2a2b      	cmp	r2, #43	@ 0x2b
 8006d56:	d07a      	beq.n	8006e4e <_strtod_l+0x27e>
 8006d58:	2a2d      	cmp	r2, #45	@ 0x2d
 8006d5a:	d07e      	beq.n	8006e5a <_strtod_l+0x28a>
 8006d5c:	f04f 0c00 	mov.w	ip, #0
 8006d60:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006d64:	2909      	cmp	r1, #9
 8006d66:	f240 8085 	bls.w	8006e74 <_strtod_l+0x2a4>
 8006d6a:	9419      	str	r4, [sp, #100]	@ 0x64
 8006d6c:	f04f 0800 	mov.w	r8, #0
 8006d70:	e0a5      	b.n	8006ebe <_strtod_l+0x2ee>
 8006d72:	2300      	movs	r3, #0
 8006d74:	e7c8      	b.n	8006d08 <_strtod_l+0x138>
 8006d76:	f1b9 0f08 	cmp.w	r9, #8
 8006d7a:	bfd8      	it	le
 8006d7c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006d7e:	f100 0001 	add.w	r0, r0, #1
 8006d82:	bfda      	itte	le
 8006d84:	fb02 3301 	mlale	r3, r2, r1, r3
 8006d88:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8006d8a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006d8e:	f109 0901 	add.w	r9, r9, #1
 8006d92:	9019      	str	r0, [sp, #100]	@ 0x64
 8006d94:	e7bf      	b.n	8006d16 <_strtod_l+0x146>
 8006d96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d98:	1c5a      	adds	r2, r3, #1
 8006d9a:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d9c:	785a      	ldrb	r2, [r3, #1]
 8006d9e:	f1b9 0f00 	cmp.w	r9, #0
 8006da2:	d03b      	beq.n	8006e1c <_strtod_l+0x24c>
 8006da4:	900a      	str	r0, [sp, #40]	@ 0x28
 8006da6:	464d      	mov	r5, r9
 8006da8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006dac:	2b09      	cmp	r3, #9
 8006dae:	d912      	bls.n	8006dd6 <_strtod_l+0x206>
 8006db0:	2301      	movs	r3, #1
 8006db2:	e7c2      	b.n	8006d3a <_strtod_l+0x16a>
 8006db4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006db6:	1c5a      	adds	r2, r3, #1
 8006db8:	9219      	str	r2, [sp, #100]	@ 0x64
 8006dba:	785a      	ldrb	r2, [r3, #1]
 8006dbc:	3001      	adds	r0, #1
 8006dbe:	2a30      	cmp	r2, #48	@ 0x30
 8006dc0:	d0f8      	beq.n	8006db4 <_strtod_l+0x1e4>
 8006dc2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006dc6:	2b08      	cmp	r3, #8
 8006dc8:	f200 84d2 	bhi.w	8007770 <_strtod_l+0xba0>
 8006dcc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006dce:	900a      	str	r0, [sp, #40]	@ 0x28
 8006dd0:	2000      	movs	r0, #0
 8006dd2:	930c      	str	r3, [sp, #48]	@ 0x30
 8006dd4:	4605      	mov	r5, r0
 8006dd6:	3a30      	subs	r2, #48	@ 0x30
 8006dd8:	f100 0301 	add.w	r3, r0, #1
 8006ddc:	d018      	beq.n	8006e10 <_strtod_l+0x240>
 8006dde:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006de0:	4419      	add	r1, r3
 8006de2:	910a      	str	r1, [sp, #40]	@ 0x28
 8006de4:	462e      	mov	r6, r5
 8006de6:	f04f 0e0a 	mov.w	lr, #10
 8006dea:	1c71      	adds	r1, r6, #1
 8006dec:	eba1 0c05 	sub.w	ip, r1, r5
 8006df0:	4563      	cmp	r3, ip
 8006df2:	dc15      	bgt.n	8006e20 <_strtod_l+0x250>
 8006df4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006df8:	182b      	adds	r3, r5, r0
 8006dfa:	2b08      	cmp	r3, #8
 8006dfc:	f105 0501 	add.w	r5, r5, #1
 8006e00:	4405      	add	r5, r0
 8006e02:	dc1a      	bgt.n	8006e3a <_strtod_l+0x26a>
 8006e04:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e06:	230a      	movs	r3, #10
 8006e08:	fb03 2301 	mla	r3, r3, r1, r2
 8006e0c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e0e:	2300      	movs	r3, #0
 8006e10:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006e12:	1c51      	adds	r1, r2, #1
 8006e14:	9119      	str	r1, [sp, #100]	@ 0x64
 8006e16:	7852      	ldrb	r2, [r2, #1]
 8006e18:	4618      	mov	r0, r3
 8006e1a:	e7c5      	b.n	8006da8 <_strtod_l+0x1d8>
 8006e1c:	4648      	mov	r0, r9
 8006e1e:	e7ce      	b.n	8006dbe <_strtod_l+0x1ee>
 8006e20:	2e08      	cmp	r6, #8
 8006e22:	dc05      	bgt.n	8006e30 <_strtod_l+0x260>
 8006e24:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006e26:	fb0e f606 	mul.w	r6, lr, r6
 8006e2a:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006e2c:	460e      	mov	r6, r1
 8006e2e:	e7dc      	b.n	8006dea <_strtod_l+0x21a>
 8006e30:	2910      	cmp	r1, #16
 8006e32:	bfd8      	it	le
 8006e34:	fb0e f707 	mulle.w	r7, lr, r7
 8006e38:	e7f8      	b.n	8006e2c <_strtod_l+0x25c>
 8006e3a:	2b0f      	cmp	r3, #15
 8006e3c:	bfdc      	itt	le
 8006e3e:	230a      	movle	r3, #10
 8006e40:	fb03 2707 	mlale	r7, r3, r7, r2
 8006e44:	e7e3      	b.n	8006e0e <_strtod_l+0x23e>
 8006e46:	2300      	movs	r3, #0
 8006e48:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e77a      	b.n	8006d44 <_strtod_l+0x174>
 8006e4e:	f04f 0c00 	mov.w	ip, #0
 8006e52:	1ca2      	adds	r2, r4, #2
 8006e54:	9219      	str	r2, [sp, #100]	@ 0x64
 8006e56:	78a2      	ldrb	r2, [r4, #2]
 8006e58:	e782      	b.n	8006d60 <_strtod_l+0x190>
 8006e5a:	f04f 0c01 	mov.w	ip, #1
 8006e5e:	e7f8      	b.n	8006e52 <_strtod_l+0x282>
 8006e60:	0800b478 	.word	0x0800b478
 8006e64:	0800b290 	.word	0x0800b290
 8006e68:	7ff00000 	.word	0x7ff00000
 8006e6c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006e6e:	1c51      	adds	r1, r2, #1
 8006e70:	9119      	str	r1, [sp, #100]	@ 0x64
 8006e72:	7852      	ldrb	r2, [r2, #1]
 8006e74:	2a30      	cmp	r2, #48	@ 0x30
 8006e76:	d0f9      	beq.n	8006e6c <_strtod_l+0x29c>
 8006e78:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006e7c:	2908      	cmp	r1, #8
 8006e7e:	f63f af75 	bhi.w	8006d6c <_strtod_l+0x19c>
 8006e82:	3a30      	subs	r2, #48	@ 0x30
 8006e84:	9209      	str	r2, [sp, #36]	@ 0x24
 8006e86:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006e88:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006e8a:	f04f 080a 	mov.w	r8, #10
 8006e8e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006e90:	1c56      	adds	r6, r2, #1
 8006e92:	9619      	str	r6, [sp, #100]	@ 0x64
 8006e94:	7852      	ldrb	r2, [r2, #1]
 8006e96:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006e9a:	f1be 0f09 	cmp.w	lr, #9
 8006e9e:	d939      	bls.n	8006f14 <_strtod_l+0x344>
 8006ea0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006ea2:	1a76      	subs	r6, r6, r1
 8006ea4:	2e08      	cmp	r6, #8
 8006ea6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006eaa:	dc03      	bgt.n	8006eb4 <_strtod_l+0x2e4>
 8006eac:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006eae:	4588      	cmp	r8, r1
 8006eb0:	bfa8      	it	ge
 8006eb2:	4688      	movge	r8, r1
 8006eb4:	f1bc 0f00 	cmp.w	ip, #0
 8006eb8:	d001      	beq.n	8006ebe <_strtod_l+0x2ee>
 8006eba:	f1c8 0800 	rsb	r8, r8, #0
 8006ebe:	2d00      	cmp	r5, #0
 8006ec0:	d14e      	bne.n	8006f60 <_strtod_l+0x390>
 8006ec2:	9908      	ldr	r1, [sp, #32]
 8006ec4:	4308      	orrs	r0, r1
 8006ec6:	f47f aebc 	bne.w	8006c42 <_strtod_l+0x72>
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	f47f aed4 	bne.w	8006c78 <_strtod_l+0xa8>
 8006ed0:	2a69      	cmp	r2, #105	@ 0x69
 8006ed2:	d028      	beq.n	8006f26 <_strtod_l+0x356>
 8006ed4:	dc25      	bgt.n	8006f22 <_strtod_l+0x352>
 8006ed6:	2a49      	cmp	r2, #73	@ 0x49
 8006ed8:	d025      	beq.n	8006f26 <_strtod_l+0x356>
 8006eda:	2a4e      	cmp	r2, #78	@ 0x4e
 8006edc:	f47f aecc 	bne.w	8006c78 <_strtod_l+0xa8>
 8006ee0:	499a      	ldr	r1, [pc, #616]	@ (800714c <_strtod_l+0x57c>)
 8006ee2:	a819      	add	r0, sp, #100	@ 0x64
 8006ee4:	f002 fdc0 	bl	8009a68 <__match>
 8006ee8:	2800      	cmp	r0, #0
 8006eea:	f43f aec5 	beq.w	8006c78 <_strtod_l+0xa8>
 8006eee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ef0:	781b      	ldrb	r3, [r3, #0]
 8006ef2:	2b28      	cmp	r3, #40	@ 0x28
 8006ef4:	d12e      	bne.n	8006f54 <_strtod_l+0x384>
 8006ef6:	4996      	ldr	r1, [pc, #600]	@ (8007150 <_strtod_l+0x580>)
 8006ef8:	aa1c      	add	r2, sp, #112	@ 0x70
 8006efa:	a819      	add	r0, sp, #100	@ 0x64
 8006efc:	f002 fdc8 	bl	8009a90 <__hexnan>
 8006f00:	2805      	cmp	r0, #5
 8006f02:	d127      	bne.n	8006f54 <_strtod_l+0x384>
 8006f04:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006f06:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006f0a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006f0e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006f12:	e696      	b.n	8006c42 <_strtod_l+0x72>
 8006f14:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006f16:	fb08 2101 	mla	r1, r8, r1, r2
 8006f1a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006f1e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f20:	e7b5      	b.n	8006e8e <_strtod_l+0x2be>
 8006f22:	2a6e      	cmp	r2, #110	@ 0x6e
 8006f24:	e7da      	b.n	8006edc <_strtod_l+0x30c>
 8006f26:	498b      	ldr	r1, [pc, #556]	@ (8007154 <_strtod_l+0x584>)
 8006f28:	a819      	add	r0, sp, #100	@ 0x64
 8006f2a:	f002 fd9d 	bl	8009a68 <__match>
 8006f2e:	2800      	cmp	r0, #0
 8006f30:	f43f aea2 	beq.w	8006c78 <_strtod_l+0xa8>
 8006f34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f36:	4988      	ldr	r1, [pc, #544]	@ (8007158 <_strtod_l+0x588>)
 8006f38:	3b01      	subs	r3, #1
 8006f3a:	a819      	add	r0, sp, #100	@ 0x64
 8006f3c:	9319      	str	r3, [sp, #100]	@ 0x64
 8006f3e:	f002 fd93 	bl	8009a68 <__match>
 8006f42:	b910      	cbnz	r0, 8006f4a <_strtod_l+0x37a>
 8006f44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f46:	3301      	adds	r3, #1
 8006f48:	9319      	str	r3, [sp, #100]	@ 0x64
 8006f4a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8007168 <_strtod_l+0x598>
 8006f4e:	f04f 0a00 	mov.w	sl, #0
 8006f52:	e676      	b.n	8006c42 <_strtod_l+0x72>
 8006f54:	4881      	ldr	r0, [pc, #516]	@ (800715c <_strtod_l+0x58c>)
 8006f56:	f001 fc53 	bl	8008800 <nan>
 8006f5a:	ec5b ab10 	vmov	sl, fp, d0
 8006f5e:	e670      	b.n	8006c42 <_strtod_l+0x72>
 8006f60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f62:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006f64:	eba8 0303 	sub.w	r3, r8, r3
 8006f68:	f1b9 0f00 	cmp.w	r9, #0
 8006f6c:	bf08      	it	eq
 8006f6e:	46a9      	moveq	r9, r5
 8006f70:	2d10      	cmp	r5, #16
 8006f72:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f74:	462c      	mov	r4, r5
 8006f76:	bfa8      	it	ge
 8006f78:	2410      	movge	r4, #16
 8006f7a:	f7f9 fae3 	bl	8000544 <__aeabi_ui2d>
 8006f7e:	2d09      	cmp	r5, #9
 8006f80:	4682      	mov	sl, r0
 8006f82:	468b      	mov	fp, r1
 8006f84:	dc13      	bgt.n	8006fae <_strtod_l+0x3de>
 8006f86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f43f ae5a 	beq.w	8006c42 <_strtod_l+0x72>
 8006f8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f90:	dd78      	ble.n	8007084 <_strtod_l+0x4b4>
 8006f92:	2b16      	cmp	r3, #22
 8006f94:	dc5f      	bgt.n	8007056 <_strtod_l+0x486>
 8006f96:	4972      	ldr	r1, [pc, #456]	@ (8007160 <_strtod_l+0x590>)
 8006f98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006f9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fa0:	4652      	mov	r2, sl
 8006fa2:	465b      	mov	r3, fp
 8006fa4:	f7f9 fb48 	bl	8000638 <__aeabi_dmul>
 8006fa8:	4682      	mov	sl, r0
 8006faa:	468b      	mov	fp, r1
 8006fac:	e649      	b.n	8006c42 <_strtod_l+0x72>
 8006fae:	4b6c      	ldr	r3, [pc, #432]	@ (8007160 <_strtod_l+0x590>)
 8006fb0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006fb4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006fb8:	f7f9 fb3e 	bl	8000638 <__aeabi_dmul>
 8006fbc:	4682      	mov	sl, r0
 8006fbe:	4638      	mov	r0, r7
 8006fc0:	468b      	mov	fp, r1
 8006fc2:	f7f9 fabf 	bl	8000544 <__aeabi_ui2d>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	460b      	mov	r3, r1
 8006fca:	4650      	mov	r0, sl
 8006fcc:	4659      	mov	r1, fp
 8006fce:	f7f9 f97d 	bl	80002cc <__adddf3>
 8006fd2:	2d0f      	cmp	r5, #15
 8006fd4:	4682      	mov	sl, r0
 8006fd6:	468b      	mov	fp, r1
 8006fd8:	ddd5      	ble.n	8006f86 <_strtod_l+0x3b6>
 8006fda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fdc:	1b2c      	subs	r4, r5, r4
 8006fde:	441c      	add	r4, r3
 8006fe0:	2c00      	cmp	r4, #0
 8006fe2:	f340 8093 	ble.w	800710c <_strtod_l+0x53c>
 8006fe6:	f014 030f 	ands.w	r3, r4, #15
 8006fea:	d00a      	beq.n	8007002 <_strtod_l+0x432>
 8006fec:	495c      	ldr	r1, [pc, #368]	@ (8007160 <_strtod_l+0x590>)
 8006fee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006ff2:	4652      	mov	r2, sl
 8006ff4:	465b      	mov	r3, fp
 8006ff6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ffa:	f7f9 fb1d 	bl	8000638 <__aeabi_dmul>
 8006ffe:	4682      	mov	sl, r0
 8007000:	468b      	mov	fp, r1
 8007002:	f034 040f 	bics.w	r4, r4, #15
 8007006:	d073      	beq.n	80070f0 <_strtod_l+0x520>
 8007008:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800700c:	dd49      	ble.n	80070a2 <_strtod_l+0x4d2>
 800700e:	2400      	movs	r4, #0
 8007010:	46a0      	mov	r8, r4
 8007012:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007014:	46a1      	mov	r9, r4
 8007016:	9a05      	ldr	r2, [sp, #20]
 8007018:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8007168 <_strtod_l+0x598>
 800701c:	2322      	movs	r3, #34	@ 0x22
 800701e:	6013      	str	r3, [r2, #0]
 8007020:	f04f 0a00 	mov.w	sl, #0
 8007024:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007026:	2b00      	cmp	r3, #0
 8007028:	f43f ae0b 	beq.w	8006c42 <_strtod_l+0x72>
 800702c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800702e:	9805      	ldr	r0, [sp, #20]
 8007030:	f002 fe1c 	bl	8009c6c <_Bfree>
 8007034:	9805      	ldr	r0, [sp, #20]
 8007036:	4649      	mov	r1, r9
 8007038:	f002 fe18 	bl	8009c6c <_Bfree>
 800703c:	9805      	ldr	r0, [sp, #20]
 800703e:	4641      	mov	r1, r8
 8007040:	f002 fe14 	bl	8009c6c <_Bfree>
 8007044:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007046:	9805      	ldr	r0, [sp, #20]
 8007048:	f002 fe10 	bl	8009c6c <_Bfree>
 800704c:	9805      	ldr	r0, [sp, #20]
 800704e:	4621      	mov	r1, r4
 8007050:	f002 fe0c 	bl	8009c6c <_Bfree>
 8007054:	e5f5      	b.n	8006c42 <_strtod_l+0x72>
 8007056:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007058:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800705c:	4293      	cmp	r3, r2
 800705e:	dbbc      	blt.n	8006fda <_strtod_l+0x40a>
 8007060:	4c3f      	ldr	r4, [pc, #252]	@ (8007160 <_strtod_l+0x590>)
 8007062:	f1c5 050f 	rsb	r5, r5, #15
 8007066:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800706a:	4652      	mov	r2, sl
 800706c:	465b      	mov	r3, fp
 800706e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007072:	f7f9 fae1 	bl	8000638 <__aeabi_dmul>
 8007076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007078:	1b5d      	subs	r5, r3, r5
 800707a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800707e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007082:	e78f      	b.n	8006fa4 <_strtod_l+0x3d4>
 8007084:	3316      	adds	r3, #22
 8007086:	dba8      	blt.n	8006fda <_strtod_l+0x40a>
 8007088:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800708a:	eba3 0808 	sub.w	r8, r3, r8
 800708e:	4b34      	ldr	r3, [pc, #208]	@ (8007160 <_strtod_l+0x590>)
 8007090:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007094:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007098:	4650      	mov	r0, sl
 800709a:	4659      	mov	r1, fp
 800709c:	f7f9 fbf6 	bl	800088c <__aeabi_ddiv>
 80070a0:	e782      	b.n	8006fa8 <_strtod_l+0x3d8>
 80070a2:	2300      	movs	r3, #0
 80070a4:	4f2f      	ldr	r7, [pc, #188]	@ (8007164 <_strtod_l+0x594>)
 80070a6:	1124      	asrs	r4, r4, #4
 80070a8:	4650      	mov	r0, sl
 80070aa:	4659      	mov	r1, fp
 80070ac:	461e      	mov	r6, r3
 80070ae:	2c01      	cmp	r4, #1
 80070b0:	dc21      	bgt.n	80070f6 <_strtod_l+0x526>
 80070b2:	b10b      	cbz	r3, 80070b8 <_strtod_l+0x4e8>
 80070b4:	4682      	mov	sl, r0
 80070b6:	468b      	mov	fp, r1
 80070b8:	492a      	ldr	r1, [pc, #168]	@ (8007164 <_strtod_l+0x594>)
 80070ba:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80070be:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80070c2:	4652      	mov	r2, sl
 80070c4:	465b      	mov	r3, fp
 80070c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80070ca:	f7f9 fab5 	bl	8000638 <__aeabi_dmul>
 80070ce:	4b26      	ldr	r3, [pc, #152]	@ (8007168 <_strtod_l+0x598>)
 80070d0:	460a      	mov	r2, r1
 80070d2:	400b      	ands	r3, r1
 80070d4:	4925      	ldr	r1, [pc, #148]	@ (800716c <_strtod_l+0x59c>)
 80070d6:	428b      	cmp	r3, r1
 80070d8:	4682      	mov	sl, r0
 80070da:	d898      	bhi.n	800700e <_strtod_l+0x43e>
 80070dc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80070e0:	428b      	cmp	r3, r1
 80070e2:	bf86      	itte	hi
 80070e4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8007170 <_strtod_l+0x5a0>
 80070e8:	f04f 3aff 	movhi.w	sl, #4294967295
 80070ec:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80070f0:	2300      	movs	r3, #0
 80070f2:	9308      	str	r3, [sp, #32]
 80070f4:	e076      	b.n	80071e4 <_strtod_l+0x614>
 80070f6:	07e2      	lsls	r2, r4, #31
 80070f8:	d504      	bpl.n	8007104 <_strtod_l+0x534>
 80070fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070fe:	f7f9 fa9b 	bl	8000638 <__aeabi_dmul>
 8007102:	2301      	movs	r3, #1
 8007104:	3601      	adds	r6, #1
 8007106:	1064      	asrs	r4, r4, #1
 8007108:	3708      	adds	r7, #8
 800710a:	e7d0      	b.n	80070ae <_strtod_l+0x4de>
 800710c:	d0f0      	beq.n	80070f0 <_strtod_l+0x520>
 800710e:	4264      	negs	r4, r4
 8007110:	f014 020f 	ands.w	r2, r4, #15
 8007114:	d00a      	beq.n	800712c <_strtod_l+0x55c>
 8007116:	4b12      	ldr	r3, [pc, #72]	@ (8007160 <_strtod_l+0x590>)
 8007118:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800711c:	4650      	mov	r0, sl
 800711e:	4659      	mov	r1, fp
 8007120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007124:	f7f9 fbb2 	bl	800088c <__aeabi_ddiv>
 8007128:	4682      	mov	sl, r0
 800712a:	468b      	mov	fp, r1
 800712c:	1124      	asrs	r4, r4, #4
 800712e:	d0df      	beq.n	80070f0 <_strtod_l+0x520>
 8007130:	2c1f      	cmp	r4, #31
 8007132:	dd1f      	ble.n	8007174 <_strtod_l+0x5a4>
 8007134:	2400      	movs	r4, #0
 8007136:	46a0      	mov	r8, r4
 8007138:	940b      	str	r4, [sp, #44]	@ 0x2c
 800713a:	46a1      	mov	r9, r4
 800713c:	9a05      	ldr	r2, [sp, #20]
 800713e:	2322      	movs	r3, #34	@ 0x22
 8007140:	f04f 0a00 	mov.w	sl, #0
 8007144:	f04f 0b00 	mov.w	fp, #0
 8007148:	6013      	str	r3, [r2, #0]
 800714a:	e76b      	b.n	8007024 <_strtod_l+0x454>
 800714c:	0800b29f 	.word	0x0800b29f
 8007150:	0800b464 	.word	0x0800b464
 8007154:	0800b297 	.word	0x0800b297
 8007158:	0800b2d1 	.word	0x0800b2d1
 800715c:	0800b460 	.word	0x0800b460
 8007160:	0800b5f0 	.word	0x0800b5f0
 8007164:	0800b5c8 	.word	0x0800b5c8
 8007168:	7ff00000 	.word	0x7ff00000
 800716c:	7ca00000 	.word	0x7ca00000
 8007170:	7fefffff 	.word	0x7fefffff
 8007174:	f014 0310 	ands.w	r3, r4, #16
 8007178:	bf18      	it	ne
 800717a:	236a      	movne	r3, #106	@ 0x6a
 800717c:	4ea9      	ldr	r6, [pc, #676]	@ (8007424 <_strtod_l+0x854>)
 800717e:	9308      	str	r3, [sp, #32]
 8007180:	4650      	mov	r0, sl
 8007182:	4659      	mov	r1, fp
 8007184:	2300      	movs	r3, #0
 8007186:	07e7      	lsls	r7, r4, #31
 8007188:	d504      	bpl.n	8007194 <_strtod_l+0x5c4>
 800718a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800718e:	f7f9 fa53 	bl	8000638 <__aeabi_dmul>
 8007192:	2301      	movs	r3, #1
 8007194:	1064      	asrs	r4, r4, #1
 8007196:	f106 0608 	add.w	r6, r6, #8
 800719a:	d1f4      	bne.n	8007186 <_strtod_l+0x5b6>
 800719c:	b10b      	cbz	r3, 80071a2 <_strtod_l+0x5d2>
 800719e:	4682      	mov	sl, r0
 80071a0:	468b      	mov	fp, r1
 80071a2:	9b08      	ldr	r3, [sp, #32]
 80071a4:	b1b3      	cbz	r3, 80071d4 <_strtod_l+0x604>
 80071a6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80071aa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	4659      	mov	r1, fp
 80071b2:	dd0f      	ble.n	80071d4 <_strtod_l+0x604>
 80071b4:	2b1f      	cmp	r3, #31
 80071b6:	dd56      	ble.n	8007266 <_strtod_l+0x696>
 80071b8:	2b34      	cmp	r3, #52	@ 0x34
 80071ba:	bfde      	ittt	le
 80071bc:	f04f 33ff 	movle.w	r3, #4294967295
 80071c0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80071c4:	4093      	lslle	r3, r2
 80071c6:	f04f 0a00 	mov.w	sl, #0
 80071ca:	bfcc      	ite	gt
 80071cc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80071d0:	ea03 0b01 	andle.w	fp, r3, r1
 80071d4:	2200      	movs	r2, #0
 80071d6:	2300      	movs	r3, #0
 80071d8:	4650      	mov	r0, sl
 80071da:	4659      	mov	r1, fp
 80071dc:	f7f9 fc94 	bl	8000b08 <__aeabi_dcmpeq>
 80071e0:	2800      	cmp	r0, #0
 80071e2:	d1a7      	bne.n	8007134 <_strtod_l+0x564>
 80071e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071e6:	9300      	str	r3, [sp, #0]
 80071e8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80071ea:	9805      	ldr	r0, [sp, #20]
 80071ec:	462b      	mov	r3, r5
 80071ee:	464a      	mov	r2, r9
 80071f0:	f002 fda4 	bl	8009d3c <__s2b>
 80071f4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80071f6:	2800      	cmp	r0, #0
 80071f8:	f43f af09 	beq.w	800700e <_strtod_l+0x43e>
 80071fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007200:	2a00      	cmp	r2, #0
 8007202:	eba3 0308 	sub.w	r3, r3, r8
 8007206:	bfa8      	it	ge
 8007208:	2300      	movge	r3, #0
 800720a:	9312      	str	r3, [sp, #72]	@ 0x48
 800720c:	2400      	movs	r4, #0
 800720e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007212:	9316      	str	r3, [sp, #88]	@ 0x58
 8007214:	46a0      	mov	r8, r4
 8007216:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007218:	9805      	ldr	r0, [sp, #20]
 800721a:	6859      	ldr	r1, [r3, #4]
 800721c:	f002 fce6 	bl	8009bec <_Balloc>
 8007220:	4681      	mov	r9, r0
 8007222:	2800      	cmp	r0, #0
 8007224:	f43f aef7 	beq.w	8007016 <_strtod_l+0x446>
 8007228:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800722a:	691a      	ldr	r2, [r3, #16]
 800722c:	3202      	adds	r2, #2
 800722e:	f103 010c 	add.w	r1, r3, #12
 8007232:	0092      	lsls	r2, r2, #2
 8007234:	300c      	adds	r0, #12
 8007236:	f001 fad4 	bl	80087e2 <memcpy>
 800723a:	ec4b ab10 	vmov	d0, sl, fp
 800723e:	9805      	ldr	r0, [sp, #20]
 8007240:	aa1c      	add	r2, sp, #112	@ 0x70
 8007242:	a91b      	add	r1, sp, #108	@ 0x6c
 8007244:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007248:	f003 f8ac 	bl	800a3a4 <__d2b>
 800724c:	901a      	str	r0, [sp, #104]	@ 0x68
 800724e:	2800      	cmp	r0, #0
 8007250:	f43f aee1 	beq.w	8007016 <_strtod_l+0x446>
 8007254:	9805      	ldr	r0, [sp, #20]
 8007256:	2101      	movs	r1, #1
 8007258:	f002 fe06 	bl	8009e68 <__i2b>
 800725c:	4680      	mov	r8, r0
 800725e:	b948      	cbnz	r0, 8007274 <_strtod_l+0x6a4>
 8007260:	f04f 0800 	mov.w	r8, #0
 8007264:	e6d7      	b.n	8007016 <_strtod_l+0x446>
 8007266:	f04f 32ff 	mov.w	r2, #4294967295
 800726a:	fa02 f303 	lsl.w	r3, r2, r3
 800726e:	ea03 0a0a 	and.w	sl, r3, sl
 8007272:	e7af      	b.n	80071d4 <_strtod_l+0x604>
 8007274:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007276:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007278:	2d00      	cmp	r5, #0
 800727a:	bfab      	itete	ge
 800727c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800727e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007280:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007282:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007284:	bfac      	ite	ge
 8007286:	18ef      	addge	r7, r5, r3
 8007288:	1b5e      	sublt	r6, r3, r5
 800728a:	9b08      	ldr	r3, [sp, #32]
 800728c:	1aed      	subs	r5, r5, r3
 800728e:	4415      	add	r5, r2
 8007290:	4b65      	ldr	r3, [pc, #404]	@ (8007428 <_strtod_l+0x858>)
 8007292:	3d01      	subs	r5, #1
 8007294:	429d      	cmp	r5, r3
 8007296:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800729a:	da50      	bge.n	800733e <_strtod_l+0x76e>
 800729c:	1b5b      	subs	r3, r3, r5
 800729e:	2b1f      	cmp	r3, #31
 80072a0:	eba2 0203 	sub.w	r2, r2, r3
 80072a4:	f04f 0101 	mov.w	r1, #1
 80072a8:	dc3d      	bgt.n	8007326 <_strtod_l+0x756>
 80072aa:	fa01 f303 	lsl.w	r3, r1, r3
 80072ae:	9313      	str	r3, [sp, #76]	@ 0x4c
 80072b0:	2300      	movs	r3, #0
 80072b2:	9310      	str	r3, [sp, #64]	@ 0x40
 80072b4:	18bd      	adds	r5, r7, r2
 80072b6:	9b08      	ldr	r3, [sp, #32]
 80072b8:	42af      	cmp	r7, r5
 80072ba:	4416      	add	r6, r2
 80072bc:	441e      	add	r6, r3
 80072be:	463b      	mov	r3, r7
 80072c0:	bfa8      	it	ge
 80072c2:	462b      	movge	r3, r5
 80072c4:	42b3      	cmp	r3, r6
 80072c6:	bfa8      	it	ge
 80072c8:	4633      	movge	r3, r6
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	bfc2      	ittt	gt
 80072ce:	1aed      	subgt	r5, r5, r3
 80072d0:	1af6      	subgt	r6, r6, r3
 80072d2:	1aff      	subgt	r7, r7, r3
 80072d4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	dd16      	ble.n	8007308 <_strtod_l+0x738>
 80072da:	4641      	mov	r1, r8
 80072dc:	9805      	ldr	r0, [sp, #20]
 80072de:	461a      	mov	r2, r3
 80072e0:	f002 fe7a 	bl	8009fd8 <__pow5mult>
 80072e4:	4680      	mov	r8, r0
 80072e6:	2800      	cmp	r0, #0
 80072e8:	d0ba      	beq.n	8007260 <_strtod_l+0x690>
 80072ea:	4601      	mov	r1, r0
 80072ec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80072ee:	9805      	ldr	r0, [sp, #20]
 80072f0:	f002 fdd0 	bl	8009e94 <__multiply>
 80072f4:	900a      	str	r0, [sp, #40]	@ 0x28
 80072f6:	2800      	cmp	r0, #0
 80072f8:	f43f ae8d 	beq.w	8007016 <_strtod_l+0x446>
 80072fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80072fe:	9805      	ldr	r0, [sp, #20]
 8007300:	f002 fcb4 	bl	8009c6c <_Bfree>
 8007304:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007306:	931a      	str	r3, [sp, #104]	@ 0x68
 8007308:	2d00      	cmp	r5, #0
 800730a:	dc1d      	bgt.n	8007348 <_strtod_l+0x778>
 800730c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800730e:	2b00      	cmp	r3, #0
 8007310:	dd23      	ble.n	800735a <_strtod_l+0x78a>
 8007312:	4649      	mov	r1, r9
 8007314:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007316:	9805      	ldr	r0, [sp, #20]
 8007318:	f002 fe5e 	bl	8009fd8 <__pow5mult>
 800731c:	4681      	mov	r9, r0
 800731e:	b9e0      	cbnz	r0, 800735a <_strtod_l+0x78a>
 8007320:	f04f 0900 	mov.w	r9, #0
 8007324:	e677      	b.n	8007016 <_strtod_l+0x446>
 8007326:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800732a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800732e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007332:	35e2      	adds	r5, #226	@ 0xe2
 8007334:	fa01 f305 	lsl.w	r3, r1, r5
 8007338:	9310      	str	r3, [sp, #64]	@ 0x40
 800733a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800733c:	e7ba      	b.n	80072b4 <_strtod_l+0x6e4>
 800733e:	2300      	movs	r3, #0
 8007340:	9310      	str	r3, [sp, #64]	@ 0x40
 8007342:	2301      	movs	r3, #1
 8007344:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007346:	e7b5      	b.n	80072b4 <_strtod_l+0x6e4>
 8007348:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800734a:	9805      	ldr	r0, [sp, #20]
 800734c:	462a      	mov	r2, r5
 800734e:	f002 fe9d 	bl	800a08c <__lshift>
 8007352:	901a      	str	r0, [sp, #104]	@ 0x68
 8007354:	2800      	cmp	r0, #0
 8007356:	d1d9      	bne.n	800730c <_strtod_l+0x73c>
 8007358:	e65d      	b.n	8007016 <_strtod_l+0x446>
 800735a:	2e00      	cmp	r6, #0
 800735c:	dd07      	ble.n	800736e <_strtod_l+0x79e>
 800735e:	4649      	mov	r1, r9
 8007360:	9805      	ldr	r0, [sp, #20]
 8007362:	4632      	mov	r2, r6
 8007364:	f002 fe92 	bl	800a08c <__lshift>
 8007368:	4681      	mov	r9, r0
 800736a:	2800      	cmp	r0, #0
 800736c:	d0d8      	beq.n	8007320 <_strtod_l+0x750>
 800736e:	2f00      	cmp	r7, #0
 8007370:	dd08      	ble.n	8007384 <_strtod_l+0x7b4>
 8007372:	4641      	mov	r1, r8
 8007374:	9805      	ldr	r0, [sp, #20]
 8007376:	463a      	mov	r2, r7
 8007378:	f002 fe88 	bl	800a08c <__lshift>
 800737c:	4680      	mov	r8, r0
 800737e:	2800      	cmp	r0, #0
 8007380:	f43f ae49 	beq.w	8007016 <_strtod_l+0x446>
 8007384:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007386:	9805      	ldr	r0, [sp, #20]
 8007388:	464a      	mov	r2, r9
 800738a:	f002 ff07 	bl	800a19c <__mdiff>
 800738e:	4604      	mov	r4, r0
 8007390:	2800      	cmp	r0, #0
 8007392:	f43f ae40 	beq.w	8007016 <_strtod_l+0x446>
 8007396:	68c3      	ldr	r3, [r0, #12]
 8007398:	930f      	str	r3, [sp, #60]	@ 0x3c
 800739a:	2300      	movs	r3, #0
 800739c:	60c3      	str	r3, [r0, #12]
 800739e:	4641      	mov	r1, r8
 80073a0:	f002 fee0 	bl	800a164 <__mcmp>
 80073a4:	2800      	cmp	r0, #0
 80073a6:	da45      	bge.n	8007434 <_strtod_l+0x864>
 80073a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073aa:	ea53 030a 	orrs.w	r3, r3, sl
 80073ae:	d16b      	bne.n	8007488 <_strtod_l+0x8b8>
 80073b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d167      	bne.n	8007488 <_strtod_l+0x8b8>
 80073b8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80073bc:	0d1b      	lsrs	r3, r3, #20
 80073be:	051b      	lsls	r3, r3, #20
 80073c0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80073c4:	d960      	bls.n	8007488 <_strtod_l+0x8b8>
 80073c6:	6963      	ldr	r3, [r4, #20]
 80073c8:	b913      	cbnz	r3, 80073d0 <_strtod_l+0x800>
 80073ca:	6923      	ldr	r3, [r4, #16]
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	dd5b      	ble.n	8007488 <_strtod_l+0x8b8>
 80073d0:	4621      	mov	r1, r4
 80073d2:	2201      	movs	r2, #1
 80073d4:	9805      	ldr	r0, [sp, #20]
 80073d6:	f002 fe59 	bl	800a08c <__lshift>
 80073da:	4641      	mov	r1, r8
 80073dc:	4604      	mov	r4, r0
 80073de:	f002 fec1 	bl	800a164 <__mcmp>
 80073e2:	2800      	cmp	r0, #0
 80073e4:	dd50      	ble.n	8007488 <_strtod_l+0x8b8>
 80073e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80073ea:	9a08      	ldr	r2, [sp, #32]
 80073ec:	0d1b      	lsrs	r3, r3, #20
 80073ee:	051b      	lsls	r3, r3, #20
 80073f0:	2a00      	cmp	r2, #0
 80073f2:	d06a      	beq.n	80074ca <_strtod_l+0x8fa>
 80073f4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80073f8:	d867      	bhi.n	80074ca <_strtod_l+0x8fa>
 80073fa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80073fe:	f67f ae9d 	bls.w	800713c <_strtod_l+0x56c>
 8007402:	4b0a      	ldr	r3, [pc, #40]	@ (800742c <_strtod_l+0x85c>)
 8007404:	4650      	mov	r0, sl
 8007406:	4659      	mov	r1, fp
 8007408:	2200      	movs	r2, #0
 800740a:	f7f9 f915 	bl	8000638 <__aeabi_dmul>
 800740e:	4b08      	ldr	r3, [pc, #32]	@ (8007430 <_strtod_l+0x860>)
 8007410:	400b      	ands	r3, r1
 8007412:	4682      	mov	sl, r0
 8007414:	468b      	mov	fp, r1
 8007416:	2b00      	cmp	r3, #0
 8007418:	f47f ae08 	bne.w	800702c <_strtod_l+0x45c>
 800741c:	9a05      	ldr	r2, [sp, #20]
 800741e:	2322      	movs	r3, #34	@ 0x22
 8007420:	6013      	str	r3, [r2, #0]
 8007422:	e603      	b.n	800702c <_strtod_l+0x45c>
 8007424:	0800b490 	.word	0x0800b490
 8007428:	fffffc02 	.word	0xfffffc02
 800742c:	39500000 	.word	0x39500000
 8007430:	7ff00000 	.word	0x7ff00000
 8007434:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007438:	d165      	bne.n	8007506 <_strtod_l+0x936>
 800743a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800743c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007440:	b35a      	cbz	r2, 800749a <_strtod_l+0x8ca>
 8007442:	4a9f      	ldr	r2, [pc, #636]	@ (80076c0 <_strtod_l+0xaf0>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d12b      	bne.n	80074a0 <_strtod_l+0x8d0>
 8007448:	9b08      	ldr	r3, [sp, #32]
 800744a:	4651      	mov	r1, sl
 800744c:	b303      	cbz	r3, 8007490 <_strtod_l+0x8c0>
 800744e:	4b9d      	ldr	r3, [pc, #628]	@ (80076c4 <_strtod_l+0xaf4>)
 8007450:	465a      	mov	r2, fp
 8007452:	4013      	ands	r3, r2
 8007454:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007458:	f04f 32ff 	mov.w	r2, #4294967295
 800745c:	d81b      	bhi.n	8007496 <_strtod_l+0x8c6>
 800745e:	0d1b      	lsrs	r3, r3, #20
 8007460:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007464:	fa02 f303 	lsl.w	r3, r2, r3
 8007468:	4299      	cmp	r1, r3
 800746a:	d119      	bne.n	80074a0 <_strtod_l+0x8d0>
 800746c:	4b96      	ldr	r3, [pc, #600]	@ (80076c8 <_strtod_l+0xaf8>)
 800746e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007470:	429a      	cmp	r2, r3
 8007472:	d102      	bne.n	800747a <_strtod_l+0x8aa>
 8007474:	3101      	adds	r1, #1
 8007476:	f43f adce 	beq.w	8007016 <_strtod_l+0x446>
 800747a:	4b92      	ldr	r3, [pc, #584]	@ (80076c4 <_strtod_l+0xaf4>)
 800747c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800747e:	401a      	ands	r2, r3
 8007480:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007484:	f04f 0a00 	mov.w	sl, #0
 8007488:	9b08      	ldr	r3, [sp, #32]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d1b9      	bne.n	8007402 <_strtod_l+0x832>
 800748e:	e5cd      	b.n	800702c <_strtod_l+0x45c>
 8007490:	f04f 33ff 	mov.w	r3, #4294967295
 8007494:	e7e8      	b.n	8007468 <_strtod_l+0x898>
 8007496:	4613      	mov	r3, r2
 8007498:	e7e6      	b.n	8007468 <_strtod_l+0x898>
 800749a:	ea53 030a 	orrs.w	r3, r3, sl
 800749e:	d0a2      	beq.n	80073e6 <_strtod_l+0x816>
 80074a0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80074a2:	b1db      	cbz	r3, 80074dc <_strtod_l+0x90c>
 80074a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80074a6:	4213      	tst	r3, r2
 80074a8:	d0ee      	beq.n	8007488 <_strtod_l+0x8b8>
 80074aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074ac:	9a08      	ldr	r2, [sp, #32]
 80074ae:	4650      	mov	r0, sl
 80074b0:	4659      	mov	r1, fp
 80074b2:	b1bb      	cbz	r3, 80074e4 <_strtod_l+0x914>
 80074b4:	f7ff fb6e 	bl	8006b94 <sulp>
 80074b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074bc:	ec53 2b10 	vmov	r2, r3, d0
 80074c0:	f7f8 ff04 	bl	80002cc <__adddf3>
 80074c4:	4682      	mov	sl, r0
 80074c6:	468b      	mov	fp, r1
 80074c8:	e7de      	b.n	8007488 <_strtod_l+0x8b8>
 80074ca:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80074ce:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80074d2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80074d6:	f04f 3aff 	mov.w	sl, #4294967295
 80074da:	e7d5      	b.n	8007488 <_strtod_l+0x8b8>
 80074dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80074de:	ea13 0f0a 	tst.w	r3, sl
 80074e2:	e7e1      	b.n	80074a8 <_strtod_l+0x8d8>
 80074e4:	f7ff fb56 	bl	8006b94 <sulp>
 80074e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074ec:	ec53 2b10 	vmov	r2, r3, d0
 80074f0:	f7f8 feea 	bl	80002c8 <__aeabi_dsub>
 80074f4:	2200      	movs	r2, #0
 80074f6:	2300      	movs	r3, #0
 80074f8:	4682      	mov	sl, r0
 80074fa:	468b      	mov	fp, r1
 80074fc:	f7f9 fb04 	bl	8000b08 <__aeabi_dcmpeq>
 8007500:	2800      	cmp	r0, #0
 8007502:	d0c1      	beq.n	8007488 <_strtod_l+0x8b8>
 8007504:	e61a      	b.n	800713c <_strtod_l+0x56c>
 8007506:	4641      	mov	r1, r8
 8007508:	4620      	mov	r0, r4
 800750a:	f002 ffa3 	bl	800a454 <__ratio>
 800750e:	ec57 6b10 	vmov	r6, r7, d0
 8007512:	2200      	movs	r2, #0
 8007514:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007518:	4630      	mov	r0, r6
 800751a:	4639      	mov	r1, r7
 800751c:	f7f9 fb08 	bl	8000b30 <__aeabi_dcmple>
 8007520:	2800      	cmp	r0, #0
 8007522:	d06f      	beq.n	8007604 <_strtod_l+0xa34>
 8007524:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007526:	2b00      	cmp	r3, #0
 8007528:	d17a      	bne.n	8007620 <_strtod_l+0xa50>
 800752a:	f1ba 0f00 	cmp.w	sl, #0
 800752e:	d158      	bne.n	80075e2 <_strtod_l+0xa12>
 8007530:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007532:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007536:	2b00      	cmp	r3, #0
 8007538:	d15a      	bne.n	80075f0 <_strtod_l+0xa20>
 800753a:	4b64      	ldr	r3, [pc, #400]	@ (80076cc <_strtod_l+0xafc>)
 800753c:	2200      	movs	r2, #0
 800753e:	4630      	mov	r0, r6
 8007540:	4639      	mov	r1, r7
 8007542:	f7f9 faeb 	bl	8000b1c <__aeabi_dcmplt>
 8007546:	2800      	cmp	r0, #0
 8007548:	d159      	bne.n	80075fe <_strtod_l+0xa2e>
 800754a:	4630      	mov	r0, r6
 800754c:	4639      	mov	r1, r7
 800754e:	4b60      	ldr	r3, [pc, #384]	@ (80076d0 <_strtod_l+0xb00>)
 8007550:	2200      	movs	r2, #0
 8007552:	f7f9 f871 	bl	8000638 <__aeabi_dmul>
 8007556:	4606      	mov	r6, r0
 8007558:	460f      	mov	r7, r1
 800755a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800755e:	9606      	str	r6, [sp, #24]
 8007560:	9307      	str	r3, [sp, #28]
 8007562:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007566:	4d57      	ldr	r5, [pc, #348]	@ (80076c4 <_strtod_l+0xaf4>)
 8007568:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800756c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800756e:	401d      	ands	r5, r3
 8007570:	4b58      	ldr	r3, [pc, #352]	@ (80076d4 <_strtod_l+0xb04>)
 8007572:	429d      	cmp	r5, r3
 8007574:	f040 80b2 	bne.w	80076dc <_strtod_l+0xb0c>
 8007578:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800757a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800757e:	ec4b ab10 	vmov	d0, sl, fp
 8007582:	f002 fe9f 	bl	800a2c4 <__ulp>
 8007586:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800758a:	ec51 0b10 	vmov	r0, r1, d0
 800758e:	f7f9 f853 	bl	8000638 <__aeabi_dmul>
 8007592:	4652      	mov	r2, sl
 8007594:	465b      	mov	r3, fp
 8007596:	f7f8 fe99 	bl	80002cc <__adddf3>
 800759a:	460b      	mov	r3, r1
 800759c:	4949      	ldr	r1, [pc, #292]	@ (80076c4 <_strtod_l+0xaf4>)
 800759e:	4a4e      	ldr	r2, [pc, #312]	@ (80076d8 <_strtod_l+0xb08>)
 80075a0:	4019      	ands	r1, r3
 80075a2:	4291      	cmp	r1, r2
 80075a4:	4682      	mov	sl, r0
 80075a6:	d942      	bls.n	800762e <_strtod_l+0xa5e>
 80075a8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80075aa:	4b47      	ldr	r3, [pc, #284]	@ (80076c8 <_strtod_l+0xaf8>)
 80075ac:	429a      	cmp	r2, r3
 80075ae:	d103      	bne.n	80075b8 <_strtod_l+0x9e8>
 80075b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075b2:	3301      	adds	r3, #1
 80075b4:	f43f ad2f 	beq.w	8007016 <_strtod_l+0x446>
 80075b8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80076c8 <_strtod_l+0xaf8>
 80075bc:	f04f 3aff 	mov.w	sl, #4294967295
 80075c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80075c2:	9805      	ldr	r0, [sp, #20]
 80075c4:	f002 fb52 	bl	8009c6c <_Bfree>
 80075c8:	9805      	ldr	r0, [sp, #20]
 80075ca:	4649      	mov	r1, r9
 80075cc:	f002 fb4e 	bl	8009c6c <_Bfree>
 80075d0:	9805      	ldr	r0, [sp, #20]
 80075d2:	4641      	mov	r1, r8
 80075d4:	f002 fb4a 	bl	8009c6c <_Bfree>
 80075d8:	9805      	ldr	r0, [sp, #20]
 80075da:	4621      	mov	r1, r4
 80075dc:	f002 fb46 	bl	8009c6c <_Bfree>
 80075e0:	e619      	b.n	8007216 <_strtod_l+0x646>
 80075e2:	f1ba 0f01 	cmp.w	sl, #1
 80075e6:	d103      	bne.n	80075f0 <_strtod_l+0xa20>
 80075e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	f43f ada6 	beq.w	800713c <_strtod_l+0x56c>
 80075f0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80076a0 <_strtod_l+0xad0>
 80075f4:	4f35      	ldr	r7, [pc, #212]	@ (80076cc <_strtod_l+0xafc>)
 80075f6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80075fa:	2600      	movs	r6, #0
 80075fc:	e7b1      	b.n	8007562 <_strtod_l+0x992>
 80075fe:	4f34      	ldr	r7, [pc, #208]	@ (80076d0 <_strtod_l+0xb00>)
 8007600:	2600      	movs	r6, #0
 8007602:	e7aa      	b.n	800755a <_strtod_l+0x98a>
 8007604:	4b32      	ldr	r3, [pc, #200]	@ (80076d0 <_strtod_l+0xb00>)
 8007606:	4630      	mov	r0, r6
 8007608:	4639      	mov	r1, r7
 800760a:	2200      	movs	r2, #0
 800760c:	f7f9 f814 	bl	8000638 <__aeabi_dmul>
 8007610:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007612:	4606      	mov	r6, r0
 8007614:	460f      	mov	r7, r1
 8007616:	2b00      	cmp	r3, #0
 8007618:	d09f      	beq.n	800755a <_strtod_l+0x98a>
 800761a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800761e:	e7a0      	b.n	8007562 <_strtod_l+0x992>
 8007620:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80076a8 <_strtod_l+0xad8>
 8007624:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007628:	ec57 6b17 	vmov	r6, r7, d7
 800762c:	e799      	b.n	8007562 <_strtod_l+0x992>
 800762e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007632:	9b08      	ldr	r3, [sp, #32]
 8007634:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007638:	2b00      	cmp	r3, #0
 800763a:	d1c1      	bne.n	80075c0 <_strtod_l+0x9f0>
 800763c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007640:	0d1b      	lsrs	r3, r3, #20
 8007642:	051b      	lsls	r3, r3, #20
 8007644:	429d      	cmp	r5, r3
 8007646:	d1bb      	bne.n	80075c0 <_strtod_l+0x9f0>
 8007648:	4630      	mov	r0, r6
 800764a:	4639      	mov	r1, r7
 800764c:	f7f9 fb54 	bl	8000cf8 <__aeabi_d2lz>
 8007650:	f7f8 ffc4 	bl	80005dc <__aeabi_l2d>
 8007654:	4602      	mov	r2, r0
 8007656:	460b      	mov	r3, r1
 8007658:	4630      	mov	r0, r6
 800765a:	4639      	mov	r1, r7
 800765c:	f7f8 fe34 	bl	80002c8 <__aeabi_dsub>
 8007660:	460b      	mov	r3, r1
 8007662:	4602      	mov	r2, r0
 8007664:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007668:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800766c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800766e:	ea46 060a 	orr.w	r6, r6, sl
 8007672:	431e      	orrs	r6, r3
 8007674:	d06f      	beq.n	8007756 <_strtod_l+0xb86>
 8007676:	a30e      	add	r3, pc, #56	@ (adr r3, 80076b0 <_strtod_l+0xae0>)
 8007678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800767c:	f7f9 fa4e 	bl	8000b1c <__aeabi_dcmplt>
 8007680:	2800      	cmp	r0, #0
 8007682:	f47f acd3 	bne.w	800702c <_strtod_l+0x45c>
 8007686:	a30c      	add	r3, pc, #48	@ (adr r3, 80076b8 <_strtod_l+0xae8>)
 8007688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800768c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007690:	f7f9 fa62 	bl	8000b58 <__aeabi_dcmpgt>
 8007694:	2800      	cmp	r0, #0
 8007696:	d093      	beq.n	80075c0 <_strtod_l+0x9f0>
 8007698:	e4c8      	b.n	800702c <_strtod_l+0x45c>
 800769a:	bf00      	nop
 800769c:	f3af 8000 	nop.w
 80076a0:	00000000 	.word	0x00000000
 80076a4:	bff00000 	.word	0xbff00000
 80076a8:	00000000 	.word	0x00000000
 80076ac:	3ff00000 	.word	0x3ff00000
 80076b0:	94a03595 	.word	0x94a03595
 80076b4:	3fdfffff 	.word	0x3fdfffff
 80076b8:	35afe535 	.word	0x35afe535
 80076bc:	3fe00000 	.word	0x3fe00000
 80076c0:	000fffff 	.word	0x000fffff
 80076c4:	7ff00000 	.word	0x7ff00000
 80076c8:	7fefffff 	.word	0x7fefffff
 80076cc:	3ff00000 	.word	0x3ff00000
 80076d0:	3fe00000 	.word	0x3fe00000
 80076d4:	7fe00000 	.word	0x7fe00000
 80076d8:	7c9fffff 	.word	0x7c9fffff
 80076dc:	9b08      	ldr	r3, [sp, #32]
 80076de:	b323      	cbz	r3, 800772a <_strtod_l+0xb5a>
 80076e0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80076e4:	d821      	bhi.n	800772a <_strtod_l+0xb5a>
 80076e6:	a328      	add	r3, pc, #160	@ (adr r3, 8007788 <_strtod_l+0xbb8>)
 80076e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ec:	4630      	mov	r0, r6
 80076ee:	4639      	mov	r1, r7
 80076f0:	f7f9 fa1e 	bl	8000b30 <__aeabi_dcmple>
 80076f4:	b1a0      	cbz	r0, 8007720 <_strtod_l+0xb50>
 80076f6:	4639      	mov	r1, r7
 80076f8:	4630      	mov	r0, r6
 80076fa:	f7f9 fa75 	bl	8000be8 <__aeabi_d2uiz>
 80076fe:	2801      	cmp	r0, #1
 8007700:	bf38      	it	cc
 8007702:	2001      	movcc	r0, #1
 8007704:	f7f8 ff1e 	bl	8000544 <__aeabi_ui2d>
 8007708:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800770a:	4606      	mov	r6, r0
 800770c:	460f      	mov	r7, r1
 800770e:	b9fb      	cbnz	r3, 8007750 <_strtod_l+0xb80>
 8007710:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007714:	9014      	str	r0, [sp, #80]	@ 0x50
 8007716:	9315      	str	r3, [sp, #84]	@ 0x54
 8007718:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800771c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007720:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007722:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007726:	1b5b      	subs	r3, r3, r5
 8007728:	9311      	str	r3, [sp, #68]	@ 0x44
 800772a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800772e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007732:	f002 fdc7 	bl	800a2c4 <__ulp>
 8007736:	4650      	mov	r0, sl
 8007738:	ec53 2b10 	vmov	r2, r3, d0
 800773c:	4659      	mov	r1, fp
 800773e:	f7f8 ff7b 	bl	8000638 <__aeabi_dmul>
 8007742:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007746:	f7f8 fdc1 	bl	80002cc <__adddf3>
 800774a:	4682      	mov	sl, r0
 800774c:	468b      	mov	fp, r1
 800774e:	e770      	b.n	8007632 <_strtod_l+0xa62>
 8007750:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007754:	e7e0      	b.n	8007718 <_strtod_l+0xb48>
 8007756:	a30e      	add	r3, pc, #56	@ (adr r3, 8007790 <_strtod_l+0xbc0>)
 8007758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800775c:	f7f9 f9de 	bl	8000b1c <__aeabi_dcmplt>
 8007760:	e798      	b.n	8007694 <_strtod_l+0xac4>
 8007762:	2300      	movs	r3, #0
 8007764:	930e      	str	r3, [sp, #56]	@ 0x38
 8007766:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007768:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800776a:	6013      	str	r3, [r2, #0]
 800776c:	f7ff ba6d 	b.w	8006c4a <_strtod_l+0x7a>
 8007770:	2a65      	cmp	r2, #101	@ 0x65
 8007772:	f43f ab68 	beq.w	8006e46 <_strtod_l+0x276>
 8007776:	2a45      	cmp	r2, #69	@ 0x45
 8007778:	f43f ab65 	beq.w	8006e46 <_strtod_l+0x276>
 800777c:	2301      	movs	r3, #1
 800777e:	f7ff bba0 	b.w	8006ec2 <_strtod_l+0x2f2>
 8007782:	bf00      	nop
 8007784:	f3af 8000 	nop.w
 8007788:	ffc00000 	.word	0xffc00000
 800778c:	41dfffff 	.word	0x41dfffff
 8007790:	94a03595 	.word	0x94a03595
 8007794:	3fcfffff 	.word	0x3fcfffff

08007798 <strtod>:
 8007798:	460a      	mov	r2, r1
 800779a:	4601      	mov	r1, r0
 800779c:	4802      	ldr	r0, [pc, #8]	@ (80077a8 <strtod+0x10>)
 800779e:	4b03      	ldr	r3, [pc, #12]	@ (80077ac <strtod+0x14>)
 80077a0:	6800      	ldr	r0, [r0, #0]
 80077a2:	f7ff ba15 	b.w	8006bd0 <_strtod_l>
 80077a6:	bf00      	nop
 80077a8:	200004f0 	.word	0x200004f0
 80077ac:	20000384 	.word	0x20000384

080077b0 <_strtol_l.isra.0>:
 80077b0:	2b24      	cmp	r3, #36	@ 0x24
 80077b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077b6:	4686      	mov	lr, r0
 80077b8:	4690      	mov	r8, r2
 80077ba:	d801      	bhi.n	80077c0 <_strtol_l.isra.0+0x10>
 80077bc:	2b01      	cmp	r3, #1
 80077be:	d106      	bne.n	80077ce <_strtol_l.isra.0+0x1e>
 80077c0:	f000 ffe2 	bl	8008788 <__errno>
 80077c4:	2316      	movs	r3, #22
 80077c6:	6003      	str	r3, [r0, #0]
 80077c8:	2000      	movs	r0, #0
 80077ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077ce:	4834      	ldr	r0, [pc, #208]	@ (80078a0 <_strtol_l.isra.0+0xf0>)
 80077d0:	460d      	mov	r5, r1
 80077d2:	462a      	mov	r2, r5
 80077d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80077d8:	5d06      	ldrb	r6, [r0, r4]
 80077da:	f016 0608 	ands.w	r6, r6, #8
 80077de:	d1f8      	bne.n	80077d2 <_strtol_l.isra.0+0x22>
 80077e0:	2c2d      	cmp	r4, #45	@ 0x2d
 80077e2:	d110      	bne.n	8007806 <_strtol_l.isra.0+0x56>
 80077e4:	782c      	ldrb	r4, [r5, #0]
 80077e6:	2601      	movs	r6, #1
 80077e8:	1c95      	adds	r5, r2, #2
 80077ea:	f033 0210 	bics.w	r2, r3, #16
 80077ee:	d115      	bne.n	800781c <_strtol_l.isra.0+0x6c>
 80077f0:	2c30      	cmp	r4, #48	@ 0x30
 80077f2:	d10d      	bne.n	8007810 <_strtol_l.isra.0+0x60>
 80077f4:	782a      	ldrb	r2, [r5, #0]
 80077f6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80077fa:	2a58      	cmp	r2, #88	@ 0x58
 80077fc:	d108      	bne.n	8007810 <_strtol_l.isra.0+0x60>
 80077fe:	786c      	ldrb	r4, [r5, #1]
 8007800:	3502      	adds	r5, #2
 8007802:	2310      	movs	r3, #16
 8007804:	e00a      	b.n	800781c <_strtol_l.isra.0+0x6c>
 8007806:	2c2b      	cmp	r4, #43	@ 0x2b
 8007808:	bf04      	itt	eq
 800780a:	782c      	ldrbeq	r4, [r5, #0]
 800780c:	1c95      	addeq	r5, r2, #2
 800780e:	e7ec      	b.n	80077ea <_strtol_l.isra.0+0x3a>
 8007810:	2b00      	cmp	r3, #0
 8007812:	d1f6      	bne.n	8007802 <_strtol_l.isra.0+0x52>
 8007814:	2c30      	cmp	r4, #48	@ 0x30
 8007816:	bf14      	ite	ne
 8007818:	230a      	movne	r3, #10
 800781a:	2308      	moveq	r3, #8
 800781c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007820:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007824:	2200      	movs	r2, #0
 8007826:	fbbc f9f3 	udiv	r9, ip, r3
 800782a:	4610      	mov	r0, r2
 800782c:	fb03 ca19 	mls	sl, r3, r9, ip
 8007830:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007834:	2f09      	cmp	r7, #9
 8007836:	d80f      	bhi.n	8007858 <_strtol_l.isra.0+0xa8>
 8007838:	463c      	mov	r4, r7
 800783a:	42a3      	cmp	r3, r4
 800783c:	dd1b      	ble.n	8007876 <_strtol_l.isra.0+0xc6>
 800783e:	1c57      	adds	r7, r2, #1
 8007840:	d007      	beq.n	8007852 <_strtol_l.isra.0+0xa2>
 8007842:	4581      	cmp	r9, r0
 8007844:	d314      	bcc.n	8007870 <_strtol_l.isra.0+0xc0>
 8007846:	d101      	bne.n	800784c <_strtol_l.isra.0+0x9c>
 8007848:	45a2      	cmp	sl, r4
 800784a:	db11      	blt.n	8007870 <_strtol_l.isra.0+0xc0>
 800784c:	fb00 4003 	mla	r0, r0, r3, r4
 8007850:	2201      	movs	r2, #1
 8007852:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007856:	e7eb      	b.n	8007830 <_strtol_l.isra.0+0x80>
 8007858:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800785c:	2f19      	cmp	r7, #25
 800785e:	d801      	bhi.n	8007864 <_strtol_l.isra.0+0xb4>
 8007860:	3c37      	subs	r4, #55	@ 0x37
 8007862:	e7ea      	b.n	800783a <_strtol_l.isra.0+0x8a>
 8007864:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007868:	2f19      	cmp	r7, #25
 800786a:	d804      	bhi.n	8007876 <_strtol_l.isra.0+0xc6>
 800786c:	3c57      	subs	r4, #87	@ 0x57
 800786e:	e7e4      	b.n	800783a <_strtol_l.isra.0+0x8a>
 8007870:	f04f 32ff 	mov.w	r2, #4294967295
 8007874:	e7ed      	b.n	8007852 <_strtol_l.isra.0+0xa2>
 8007876:	1c53      	adds	r3, r2, #1
 8007878:	d108      	bne.n	800788c <_strtol_l.isra.0+0xdc>
 800787a:	2322      	movs	r3, #34	@ 0x22
 800787c:	f8ce 3000 	str.w	r3, [lr]
 8007880:	4660      	mov	r0, ip
 8007882:	f1b8 0f00 	cmp.w	r8, #0
 8007886:	d0a0      	beq.n	80077ca <_strtol_l.isra.0+0x1a>
 8007888:	1e69      	subs	r1, r5, #1
 800788a:	e006      	b.n	800789a <_strtol_l.isra.0+0xea>
 800788c:	b106      	cbz	r6, 8007890 <_strtol_l.isra.0+0xe0>
 800788e:	4240      	negs	r0, r0
 8007890:	f1b8 0f00 	cmp.w	r8, #0
 8007894:	d099      	beq.n	80077ca <_strtol_l.isra.0+0x1a>
 8007896:	2a00      	cmp	r2, #0
 8007898:	d1f6      	bne.n	8007888 <_strtol_l.isra.0+0xd8>
 800789a:	f8c8 1000 	str.w	r1, [r8]
 800789e:	e794      	b.n	80077ca <_strtol_l.isra.0+0x1a>
 80078a0:	0800b4b9 	.word	0x0800b4b9

080078a4 <strtol>:
 80078a4:	4613      	mov	r3, r2
 80078a6:	460a      	mov	r2, r1
 80078a8:	4601      	mov	r1, r0
 80078aa:	4802      	ldr	r0, [pc, #8]	@ (80078b4 <strtol+0x10>)
 80078ac:	6800      	ldr	r0, [r0, #0]
 80078ae:	f7ff bf7f 	b.w	80077b0 <_strtol_l.isra.0>
 80078b2:	bf00      	nop
 80078b4:	200004f0 	.word	0x200004f0

080078b8 <__cvt>:
 80078b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80078bc:	ec57 6b10 	vmov	r6, r7, d0
 80078c0:	2f00      	cmp	r7, #0
 80078c2:	460c      	mov	r4, r1
 80078c4:	4619      	mov	r1, r3
 80078c6:	463b      	mov	r3, r7
 80078c8:	bfbb      	ittet	lt
 80078ca:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80078ce:	461f      	movlt	r7, r3
 80078d0:	2300      	movge	r3, #0
 80078d2:	232d      	movlt	r3, #45	@ 0x2d
 80078d4:	700b      	strb	r3, [r1, #0]
 80078d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80078d8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80078dc:	4691      	mov	r9, r2
 80078de:	f023 0820 	bic.w	r8, r3, #32
 80078e2:	bfbc      	itt	lt
 80078e4:	4632      	movlt	r2, r6
 80078e6:	4616      	movlt	r6, r2
 80078e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80078ec:	d005      	beq.n	80078fa <__cvt+0x42>
 80078ee:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80078f2:	d100      	bne.n	80078f6 <__cvt+0x3e>
 80078f4:	3401      	adds	r4, #1
 80078f6:	2102      	movs	r1, #2
 80078f8:	e000      	b.n	80078fc <__cvt+0x44>
 80078fa:	2103      	movs	r1, #3
 80078fc:	ab03      	add	r3, sp, #12
 80078fe:	9301      	str	r3, [sp, #4]
 8007900:	ab02      	add	r3, sp, #8
 8007902:	9300      	str	r3, [sp, #0]
 8007904:	ec47 6b10 	vmov	d0, r6, r7
 8007908:	4653      	mov	r3, sl
 800790a:	4622      	mov	r2, r4
 800790c:	f001 f808 	bl	8008920 <_dtoa_r>
 8007910:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007914:	4605      	mov	r5, r0
 8007916:	d119      	bne.n	800794c <__cvt+0x94>
 8007918:	f019 0f01 	tst.w	r9, #1
 800791c:	d00e      	beq.n	800793c <__cvt+0x84>
 800791e:	eb00 0904 	add.w	r9, r0, r4
 8007922:	2200      	movs	r2, #0
 8007924:	2300      	movs	r3, #0
 8007926:	4630      	mov	r0, r6
 8007928:	4639      	mov	r1, r7
 800792a:	f7f9 f8ed 	bl	8000b08 <__aeabi_dcmpeq>
 800792e:	b108      	cbz	r0, 8007934 <__cvt+0x7c>
 8007930:	f8cd 900c 	str.w	r9, [sp, #12]
 8007934:	2230      	movs	r2, #48	@ 0x30
 8007936:	9b03      	ldr	r3, [sp, #12]
 8007938:	454b      	cmp	r3, r9
 800793a:	d31e      	bcc.n	800797a <__cvt+0xc2>
 800793c:	9b03      	ldr	r3, [sp, #12]
 800793e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007940:	1b5b      	subs	r3, r3, r5
 8007942:	4628      	mov	r0, r5
 8007944:	6013      	str	r3, [r2, #0]
 8007946:	b004      	add	sp, #16
 8007948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800794c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007950:	eb00 0904 	add.w	r9, r0, r4
 8007954:	d1e5      	bne.n	8007922 <__cvt+0x6a>
 8007956:	7803      	ldrb	r3, [r0, #0]
 8007958:	2b30      	cmp	r3, #48	@ 0x30
 800795a:	d10a      	bne.n	8007972 <__cvt+0xba>
 800795c:	2200      	movs	r2, #0
 800795e:	2300      	movs	r3, #0
 8007960:	4630      	mov	r0, r6
 8007962:	4639      	mov	r1, r7
 8007964:	f7f9 f8d0 	bl	8000b08 <__aeabi_dcmpeq>
 8007968:	b918      	cbnz	r0, 8007972 <__cvt+0xba>
 800796a:	f1c4 0401 	rsb	r4, r4, #1
 800796e:	f8ca 4000 	str.w	r4, [sl]
 8007972:	f8da 3000 	ldr.w	r3, [sl]
 8007976:	4499      	add	r9, r3
 8007978:	e7d3      	b.n	8007922 <__cvt+0x6a>
 800797a:	1c59      	adds	r1, r3, #1
 800797c:	9103      	str	r1, [sp, #12]
 800797e:	701a      	strb	r2, [r3, #0]
 8007980:	e7d9      	b.n	8007936 <__cvt+0x7e>

08007982 <__exponent>:
 8007982:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007984:	2900      	cmp	r1, #0
 8007986:	bfba      	itte	lt
 8007988:	4249      	neglt	r1, r1
 800798a:	232d      	movlt	r3, #45	@ 0x2d
 800798c:	232b      	movge	r3, #43	@ 0x2b
 800798e:	2909      	cmp	r1, #9
 8007990:	7002      	strb	r2, [r0, #0]
 8007992:	7043      	strb	r3, [r0, #1]
 8007994:	dd29      	ble.n	80079ea <__exponent+0x68>
 8007996:	f10d 0307 	add.w	r3, sp, #7
 800799a:	461d      	mov	r5, r3
 800799c:	270a      	movs	r7, #10
 800799e:	461a      	mov	r2, r3
 80079a0:	fbb1 f6f7 	udiv	r6, r1, r7
 80079a4:	fb07 1416 	mls	r4, r7, r6, r1
 80079a8:	3430      	adds	r4, #48	@ 0x30
 80079aa:	f802 4c01 	strb.w	r4, [r2, #-1]
 80079ae:	460c      	mov	r4, r1
 80079b0:	2c63      	cmp	r4, #99	@ 0x63
 80079b2:	f103 33ff 	add.w	r3, r3, #4294967295
 80079b6:	4631      	mov	r1, r6
 80079b8:	dcf1      	bgt.n	800799e <__exponent+0x1c>
 80079ba:	3130      	adds	r1, #48	@ 0x30
 80079bc:	1e94      	subs	r4, r2, #2
 80079be:	f803 1c01 	strb.w	r1, [r3, #-1]
 80079c2:	1c41      	adds	r1, r0, #1
 80079c4:	4623      	mov	r3, r4
 80079c6:	42ab      	cmp	r3, r5
 80079c8:	d30a      	bcc.n	80079e0 <__exponent+0x5e>
 80079ca:	f10d 0309 	add.w	r3, sp, #9
 80079ce:	1a9b      	subs	r3, r3, r2
 80079d0:	42ac      	cmp	r4, r5
 80079d2:	bf88      	it	hi
 80079d4:	2300      	movhi	r3, #0
 80079d6:	3302      	adds	r3, #2
 80079d8:	4403      	add	r3, r0
 80079da:	1a18      	subs	r0, r3, r0
 80079dc:	b003      	add	sp, #12
 80079de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079e0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80079e4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80079e8:	e7ed      	b.n	80079c6 <__exponent+0x44>
 80079ea:	2330      	movs	r3, #48	@ 0x30
 80079ec:	3130      	adds	r1, #48	@ 0x30
 80079ee:	7083      	strb	r3, [r0, #2]
 80079f0:	70c1      	strb	r1, [r0, #3]
 80079f2:	1d03      	adds	r3, r0, #4
 80079f4:	e7f1      	b.n	80079da <__exponent+0x58>
	...

080079f8 <_printf_float>:
 80079f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079fc:	b08d      	sub	sp, #52	@ 0x34
 80079fe:	460c      	mov	r4, r1
 8007a00:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007a04:	4616      	mov	r6, r2
 8007a06:	461f      	mov	r7, r3
 8007a08:	4605      	mov	r5, r0
 8007a0a:	f000 fe05 	bl	8008618 <_localeconv_r>
 8007a0e:	6803      	ldr	r3, [r0, #0]
 8007a10:	9304      	str	r3, [sp, #16]
 8007a12:	4618      	mov	r0, r3
 8007a14:	f7f8 fc4c 	bl	80002b0 <strlen>
 8007a18:	2300      	movs	r3, #0
 8007a1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a1c:	f8d8 3000 	ldr.w	r3, [r8]
 8007a20:	9005      	str	r0, [sp, #20]
 8007a22:	3307      	adds	r3, #7
 8007a24:	f023 0307 	bic.w	r3, r3, #7
 8007a28:	f103 0208 	add.w	r2, r3, #8
 8007a2c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007a30:	f8d4 b000 	ldr.w	fp, [r4]
 8007a34:	f8c8 2000 	str.w	r2, [r8]
 8007a38:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007a3c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007a40:	9307      	str	r3, [sp, #28]
 8007a42:	f8cd 8018 	str.w	r8, [sp, #24]
 8007a46:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007a4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a4e:	4b9c      	ldr	r3, [pc, #624]	@ (8007cc0 <_printf_float+0x2c8>)
 8007a50:	f04f 32ff 	mov.w	r2, #4294967295
 8007a54:	f7f9 f88a 	bl	8000b6c <__aeabi_dcmpun>
 8007a58:	bb70      	cbnz	r0, 8007ab8 <_printf_float+0xc0>
 8007a5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a5e:	4b98      	ldr	r3, [pc, #608]	@ (8007cc0 <_printf_float+0x2c8>)
 8007a60:	f04f 32ff 	mov.w	r2, #4294967295
 8007a64:	f7f9 f864 	bl	8000b30 <__aeabi_dcmple>
 8007a68:	bb30      	cbnz	r0, 8007ab8 <_printf_float+0xc0>
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	4640      	mov	r0, r8
 8007a70:	4649      	mov	r1, r9
 8007a72:	f7f9 f853 	bl	8000b1c <__aeabi_dcmplt>
 8007a76:	b110      	cbz	r0, 8007a7e <_printf_float+0x86>
 8007a78:	232d      	movs	r3, #45	@ 0x2d
 8007a7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a7e:	4a91      	ldr	r2, [pc, #580]	@ (8007cc4 <_printf_float+0x2cc>)
 8007a80:	4b91      	ldr	r3, [pc, #580]	@ (8007cc8 <_printf_float+0x2d0>)
 8007a82:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007a86:	bf8c      	ite	hi
 8007a88:	4690      	movhi	r8, r2
 8007a8a:	4698      	movls	r8, r3
 8007a8c:	2303      	movs	r3, #3
 8007a8e:	6123      	str	r3, [r4, #16]
 8007a90:	f02b 0304 	bic.w	r3, fp, #4
 8007a94:	6023      	str	r3, [r4, #0]
 8007a96:	f04f 0900 	mov.w	r9, #0
 8007a9a:	9700      	str	r7, [sp, #0]
 8007a9c:	4633      	mov	r3, r6
 8007a9e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007aa0:	4621      	mov	r1, r4
 8007aa2:	4628      	mov	r0, r5
 8007aa4:	f000 f9d2 	bl	8007e4c <_printf_common>
 8007aa8:	3001      	adds	r0, #1
 8007aaa:	f040 808d 	bne.w	8007bc8 <_printf_float+0x1d0>
 8007aae:	f04f 30ff 	mov.w	r0, #4294967295
 8007ab2:	b00d      	add	sp, #52	@ 0x34
 8007ab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ab8:	4642      	mov	r2, r8
 8007aba:	464b      	mov	r3, r9
 8007abc:	4640      	mov	r0, r8
 8007abe:	4649      	mov	r1, r9
 8007ac0:	f7f9 f854 	bl	8000b6c <__aeabi_dcmpun>
 8007ac4:	b140      	cbz	r0, 8007ad8 <_printf_float+0xe0>
 8007ac6:	464b      	mov	r3, r9
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	bfbc      	itt	lt
 8007acc:	232d      	movlt	r3, #45	@ 0x2d
 8007ace:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007ad2:	4a7e      	ldr	r2, [pc, #504]	@ (8007ccc <_printf_float+0x2d4>)
 8007ad4:	4b7e      	ldr	r3, [pc, #504]	@ (8007cd0 <_printf_float+0x2d8>)
 8007ad6:	e7d4      	b.n	8007a82 <_printf_float+0x8a>
 8007ad8:	6863      	ldr	r3, [r4, #4]
 8007ada:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007ade:	9206      	str	r2, [sp, #24]
 8007ae0:	1c5a      	adds	r2, r3, #1
 8007ae2:	d13b      	bne.n	8007b5c <_printf_float+0x164>
 8007ae4:	2306      	movs	r3, #6
 8007ae6:	6063      	str	r3, [r4, #4]
 8007ae8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007aec:	2300      	movs	r3, #0
 8007aee:	6022      	str	r2, [r4, #0]
 8007af0:	9303      	str	r3, [sp, #12]
 8007af2:	ab0a      	add	r3, sp, #40	@ 0x28
 8007af4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007af8:	ab09      	add	r3, sp, #36	@ 0x24
 8007afa:	9300      	str	r3, [sp, #0]
 8007afc:	6861      	ldr	r1, [r4, #4]
 8007afe:	ec49 8b10 	vmov	d0, r8, r9
 8007b02:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007b06:	4628      	mov	r0, r5
 8007b08:	f7ff fed6 	bl	80078b8 <__cvt>
 8007b0c:	9b06      	ldr	r3, [sp, #24]
 8007b0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007b10:	2b47      	cmp	r3, #71	@ 0x47
 8007b12:	4680      	mov	r8, r0
 8007b14:	d129      	bne.n	8007b6a <_printf_float+0x172>
 8007b16:	1cc8      	adds	r0, r1, #3
 8007b18:	db02      	blt.n	8007b20 <_printf_float+0x128>
 8007b1a:	6863      	ldr	r3, [r4, #4]
 8007b1c:	4299      	cmp	r1, r3
 8007b1e:	dd41      	ble.n	8007ba4 <_printf_float+0x1ac>
 8007b20:	f1aa 0a02 	sub.w	sl, sl, #2
 8007b24:	fa5f fa8a 	uxtb.w	sl, sl
 8007b28:	3901      	subs	r1, #1
 8007b2a:	4652      	mov	r2, sl
 8007b2c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007b30:	9109      	str	r1, [sp, #36]	@ 0x24
 8007b32:	f7ff ff26 	bl	8007982 <__exponent>
 8007b36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b38:	1813      	adds	r3, r2, r0
 8007b3a:	2a01      	cmp	r2, #1
 8007b3c:	4681      	mov	r9, r0
 8007b3e:	6123      	str	r3, [r4, #16]
 8007b40:	dc02      	bgt.n	8007b48 <_printf_float+0x150>
 8007b42:	6822      	ldr	r2, [r4, #0]
 8007b44:	07d2      	lsls	r2, r2, #31
 8007b46:	d501      	bpl.n	8007b4c <_printf_float+0x154>
 8007b48:	3301      	adds	r3, #1
 8007b4a:	6123      	str	r3, [r4, #16]
 8007b4c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d0a2      	beq.n	8007a9a <_printf_float+0xa2>
 8007b54:	232d      	movs	r3, #45	@ 0x2d
 8007b56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b5a:	e79e      	b.n	8007a9a <_printf_float+0xa2>
 8007b5c:	9a06      	ldr	r2, [sp, #24]
 8007b5e:	2a47      	cmp	r2, #71	@ 0x47
 8007b60:	d1c2      	bne.n	8007ae8 <_printf_float+0xf0>
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d1c0      	bne.n	8007ae8 <_printf_float+0xf0>
 8007b66:	2301      	movs	r3, #1
 8007b68:	e7bd      	b.n	8007ae6 <_printf_float+0xee>
 8007b6a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007b6e:	d9db      	bls.n	8007b28 <_printf_float+0x130>
 8007b70:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007b74:	d118      	bne.n	8007ba8 <_printf_float+0x1b0>
 8007b76:	2900      	cmp	r1, #0
 8007b78:	6863      	ldr	r3, [r4, #4]
 8007b7a:	dd0b      	ble.n	8007b94 <_printf_float+0x19c>
 8007b7c:	6121      	str	r1, [r4, #16]
 8007b7e:	b913      	cbnz	r3, 8007b86 <_printf_float+0x18e>
 8007b80:	6822      	ldr	r2, [r4, #0]
 8007b82:	07d0      	lsls	r0, r2, #31
 8007b84:	d502      	bpl.n	8007b8c <_printf_float+0x194>
 8007b86:	3301      	adds	r3, #1
 8007b88:	440b      	add	r3, r1
 8007b8a:	6123      	str	r3, [r4, #16]
 8007b8c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007b8e:	f04f 0900 	mov.w	r9, #0
 8007b92:	e7db      	b.n	8007b4c <_printf_float+0x154>
 8007b94:	b913      	cbnz	r3, 8007b9c <_printf_float+0x1a4>
 8007b96:	6822      	ldr	r2, [r4, #0]
 8007b98:	07d2      	lsls	r2, r2, #31
 8007b9a:	d501      	bpl.n	8007ba0 <_printf_float+0x1a8>
 8007b9c:	3302      	adds	r3, #2
 8007b9e:	e7f4      	b.n	8007b8a <_printf_float+0x192>
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	e7f2      	b.n	8007b8a <_printf_float+0x192>
 8007ba4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007ba8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007baa:	4299      	cmp	r1, r3
 8007bac:	db05      	blt.n	8007bba <_printf_float+0x1c2>
 8007bae:	6823      	ldr	r3, [r4, #0]
 8007bb0:	6121      	str	r1, [r4, #16]
 8007bb2:	07d8      	lsls	r0, r3, #31
 8007bb4:	d5ea      	bpl.n	8007b8c <_printf_float+0x194>
 8007bb6:	1c4b      	adds	r3, r1, #1
 8007bb8:	e7e7      	b.n	8007b8a <_printf_float+0x192>
 8007bba:	2900      	cmp	r1, #0
 8007bbc:	bfd4      	ite	le
 8007bbe:	f1c1 0202 	rsble	r2, r1, #2
 8007bc2:	2201      	movgt	r2, #1
 8007bc4:	4413      	add	r3, r2
 8007bc6:	e7e0      	b.n	8007b8a <_printf_float+0x192>
 8007bc8:	6823      	ldr	r3, [r4, #0]
 8007bca:	055a      	lsls	r2, r3, #21
 8007bcc:	d407      	bmi.n	8007bde <_printf_float+0x1e6>
 8007bce:	6923      	ldr	r3, [r4, #16]
 8007bd0:	4642      	mov	r2, r8
 8007bd2:	4631      	mov	r1, r6
 8007bd4:	4628      	mov	r0, r5
 8007bd6:	47b8      	blx	r7
 8007bd8:	3001      	adds	r0, #1
 8007bda:	d12b      	bne.n	8007c34 <_printf_float+0x23c>
 8007bdc:	e767      	b.n	8007aae <_printf_float+0xb6>
 8007bde:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007be2:	f240 80dd 	bls.w	8007da0 <_printf_float+0x3a8>
 8007be6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007bea:	2200      	movs	r2, #0
 8007bec:	2300      	movs	r3, #0
 8007bee:	f7f8 ff8b 	bl	8000b08 <__aeabi_dcmpeq>
 8007bf2:	2800      	cmp	r0, #0
 8007bf4:	d033      	beq.n	8007c5e <_printf_float+0x266>
 8007bf6:	4a37      	ldr	r2, [pc, #220]	@ (8007cd4 <_printf_float+0x2dc>)
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	4631      	mov	r1, r6
 8007bfc:	4628      	mov	r0, r5
 8007bfe:	47b8      	blx	r7
 8007c00:	3001      	adds	r0, #1
 8007c02:	f43f af54 	beq.w	8007aae <_printf_float+0xb6>
 8007c06:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007c0a:	4543      	cmp	r3, r8
 8007c0c:	db02      	blt.n	8007c14 <_printf_float+0x21c>
 8007c0e:	6823      	ldr	r3, [r4, #0]
 8007c10:	07d8      	lsls	r0, r3, #31
 8007c12:	d50f      	bpl.n	8007c34 <_printf_float+0x23c>
 8007c14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c18:	4631      	mov	r1, r6
 8007c1a:	4628      	mov	r0, r5
 8007c1c:	47b8      	blx	r7
 8007c1e:	3001      	adds	r0, #1
 8007c20:	f43f af45 	beq.w	8007aae <_printf_float+0xb6>
 8007c24:	f04f 0900 	mov.w	r9, #0
 8007c28:	f108 38ff 	add.w	r8, r8, #4294967295
 8007c2c:	f104 0a1a 	add.w	sl, r4, #26
 8007c30:	45c8      	cmp	r8, r9
 8007c32:	dc09      	bgt.n	8007c48 <_printf_float+0x250>
 8007c34:	6823      	ldr	r3, [r4, #0]
 8007c36:	079b      	lsls	r3, r3, #30
 8007c38:	f100 8103 	bmi.w	8007e42 <_printf_float+0x44a>
 8007c3c:	68e0      	ldr	r0, [r4, #12]
 8007c3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c40:	4298      	cmp	r0, r3
 8007c42:	bfb8      	it	lt
 8007c44:	4618      	movlt	r0, r3
 8007c46:	e734      	b.n	8007ab2 <_printf_float+0xba>
 8007c48:	2301      	movs	r3, #1
 8007c4a:	4652      	mov	r2, sl
 8007c4c:	4631      	mov	r1, r6
 8007c4e:	4628      	mov	r0, r5
 8007c50:	47b8      	blx	r7
 8007c52:	3001      	adds	r0, #1
 8007c54:	f43f af2b 	beq.w	8007aae <_printf_float+0xb6>
 8007c58:	f109 0901 	add.w	r9, r9, #1
 8007c5c:	e7e8      	b.n	8007c30 <_printf_float+0x238>
 8007c5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	dc39      	bgt.n	8007cd8 <_printf_float+0x2e0>
 8007c64:	4a1b      	ldr	r2, [pc, #108]	@ (8007cd4 <_printf_float+0x2dc>)
 8007c66:	2301      	movs	r3, #1
 8007c68:	4631      	mov	r1, r6
 8007c6a:	4628      	mov	r0, r5
 8007c6c:	47b8      	blx	r7
 8007c6e:	3001      	adds	r0, #1
 8007c70:	f43f af1d 	beq.w	8007aae <_printf_float+0xb6>
 8007c74:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007c78:	ea59 0303 	orrs.w	r3, r9, r3
 8007c7c:	d102      	bne.n	8007c84 <_printf_float+0x28c>
 8007c7e:	6823      	ldr	r3, [r4, #0]
 8007c80:	07d9      	lsls	r1, r3, #31
 8007c82:	d5d7      	bpl.n	8007c34 <_printf_float+0x23c>
 8007c84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c88:	4631      	mov	r1, r6
 8007c8a:	4628      	mov	r0, r5
 8007c8c:	47b8      	blx	r7
 8007c8e:	3001      	adds	r0, #1
 8007c90:	f43f af0d 	beq.w	8007aae <_printf_float+0xb6>
 8007c94:	f04f 0a00 	mov.w	sl, #0
 8007c98:	f104 0b1a 	add.w	fp, r4, #26
 8007c9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c9e:	425b      	negs	r3, r3
 8007ca0:	4553      	cmp	r3, sl
 8007ca2:	dc01      	bgt.n	8007ca8 <_printf_float+0x2b0>
 8007ca4:	464b      	mov	r3, r9
 8007ca6:	e793      	b.n	8007bd0 <_printf_float+0x1d8>
 8007ca8:	2301      	movs	r3, #1
 8007caa:	465a      	mov	r2, fp
 8007cac:	4631      	mov	r1, r6
 8007cae:	4628      	mov	r0, r5
 8007cb0:	47b8      	blx	r7
 8007cb2:	3001      	adds	r0, #1
 8007cb4:	f43f aefb 	beq.w	8007aae <_printf_float+0xb6>
 8007cb8:	f10a 0a01 	add.w	sl, sl, #1
 8007cbc:	e7ee      	b.n	8007c9c <_printf_float+0x2a4>
 8007cbe:	bf00      	nop
 8007cc0:	7fefffff 	.word	0x7fefffff
 8007cc4:	0800b296 	.word	0x0800b296
 8007cc8:	0800b292 	.word	0x0800b292
 8007ccc:	0800b29e 	.word	0x0800b29e
 8007cd0:	0800b29a 	.word	0x0800b29a
 8007cd4:	0800b2a2 	.word	0x0800b2a2
 8007cd8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007cda:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007cde:	4553      	cmp	r3, sl
 8007ce0:	bfa8      	it	ge
 8007ce2:	4653      	movge	r3, sl
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	4699      	mov	r9, r3
 8007ce8:	dc36      	bgt.n	8007d58 <_printf_float+0x360>
 8007cea:	f04f 0b00 	mov.w	fp, #0
 8007cee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007cf2:	f104 021a 	add.w	r2, r4, #26
 8007cf6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007cf8:	9306      	str	r3, [sp, #24]
 8007cfa:	eba3 0309 	sub.w	r3, r3, r9
 8007cfe:	455b      	cmp	r3, fp
 8007d00:	dc31      	bgt.n	8007d66 <_printf_float+0x36e>
 8007d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d04:	459a      	cmp	sl, r3
 8007d06:	dc3a      	bgt.n	8007d7e <_printf_float+0x386>
 8007d08:	6823      	ldr	r3, [r4, #0]
 8007d0a:	07da      	lsls	r2, r3, #31
 8007d0c:	d437      	bmi.n	8007d7e <_printf_float+0x386>
 8007d0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d10:	ebaa 0903 	sub.w	r9, sl, r3
 8007d14:	9b06      	ldr	r3, [sp, #24]
 8007d16:	ebaa 0303 	sub.w	r3, sl, r3
 8007d1a:	4599      	cmp	r9, r3
 8007d1c:	bfa8      	it	ge
 8007d1e:	4699      	movge	r9, r3
 8007d20:	f1b9 0f00 	cmp.w	r9, #0
 8007d24:	dc33      	bgt.n	8007d8e <_printf_float+0x396>
 8007d26:	f04f 0800 	mov.w	r8, #0
 8007d2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d2e:	f104 0b1a 	add.w	fp, r4, #26
 8007d32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d34:	ebaa 0303 	sub.w	r3, sl, r3
 8007d38:	eba3 0309 	sub.w	r3, r3, r9
 8007d3c:	4543      	cmp	r3, r8
 8007d3e:	f77f af79 	ble.w	8007c34 <_printf_float+0x23c>
 8007d42:	2301      	movs	r3, #1
 8007d44:	465a      	mov	r2, fp
 8007d46:	4631      	mov	r1, r6
 8007d48:	4628      	mov	r0, r5
 8007d4a:	47b8      	blx	r7
 8007d4c:	3001      	adds	r0, #1
 8007d4e:	f43f aeae 	beq.w	8007aae <_printf_float+0xb6>
 8007d52:	f108 0801 	add.w	r8, r8, #1
 8007d56:	e7ec      	b.n	8007d32 <_printf_float+0x33a>
 8007d58:	4642      	mov	r2, r8
 8007d5a:	4631      	mov	r1, r6
 8007d5c:	4628      	mov	r0, r5
 8007d5e:	47b8      	blx	r7
 8007d60:	3001      	adds	r0, #1
 8007d62:	d1c2      	bne.n	8007cea <_printf_float+0x2f2>
 8007d64:	e6a3      	b.n	8007aae <_printf_float+0xb6>
 8007d66:	2301      	movs	r3, #1
 8007d68:	4631      	mov	r1, r6
 8007d6a:	4628      	mov	r0, r5
 8007d6c:	9206      	str	r2, [sp, #24]
 8007d6e:	47b8      	blx	r7
 8007d70:	3001      	adds	r0, #1
 8007d72:	f43f ae9c 	beq.w	8007aae <_printf_float+0xb6>
 8007d76:	9a06      	ldr	r2, [sp, #24]
 8007d78:	f10b 0b01 	add.w	fp, fp, #1
 8007d7c:	e7bb      	b.n	8007cf6 <_printf_float+0x2fe>
 8007d7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d82:	4631      	mov	r1, r6
 8007d84:	4628      	mov	r0, r5
 8007d86:	47b8      	blx	r7
 8007d88:	3001      	adds	r0, #1
 8007d8a:	d1c0      	bne.n	8007d0e <_printf_float+0x316>
 8007d8c:	e68f      	b.n	8007aae <_printf_float+0xb6>
 8007d8e:	9a06      	ldr	r2, [sp, #24]
 8007d90:	464b      	mov	r3, r9
 8007d92:	4442      	add	r2, r8
 8007d94:	4631      	mov	r1, r6
 8007d96:	4628      	mov	r0, r5
 8007d98:	47b8      	blx	r7
 8007d9a:	3001      	adds	r0, #1
 8007d9c:	d1c3      	bne.n	8007d26 <_printf_float+0x32e>
 8007d9e:	e686      	b.n	8007aae <_printf_float+0xb6>
 8007da0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007da4:	f1ba 0f01 	cmp.w	sl, #1
 8007da8:	dc01      	bgt.n	8007dae <_printf_float+0x3b6>
 8007daa:	07db      	lsls	r3, r3, #31
 8007dac:	d536      	bpl.n	8007e1c <_printf_float+0x424>
 8007dae:	2301      	movs	r3, #1
 8007db0:	4642      	mov	r2, r8
 8007db2:	4631      	mov	r1, r6
 8007db4:	4628      	mov	r0, r5
 8007db6:	47b8      	blx	r7
 8007db8:	3001      	adds	r0, #1
 8007dba:	f43f ae78 	beq.w	8007aae <_printf_float+0xb6>
 8007dbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007dc2:	4631      	mov	r1, r6
 8007dc4:	4628      	mov	r0, r5
 8007dc6:	47b8      	blx	r7
 8007dc8:	3001      	adds	r0, #1
 8007dca:	f43f ae70 	beq.w	8007aae <_printf_float+0xb6>
 8007dce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007dda:	f7f8 fe95 	bl	8000b08 <__aeabi_dcmpeq>
 8007dde:	b9c0      	cbnz	r0, 8007e12 <_printf_float+0x41a>
 8007de0:	4653      	mov	r3, sl
 8007de2:	f108 0201 	add.w	r2, r8, #1
 8007de6:	4631      	mov	r1, r6
 8007de8:	4628      	mov	r0, r5
 8007dea:	47b8      	blx	r7
 8007dec:	3001      	adds	r0, #1
 8007dee:	d10c      	bne.n	8007e0a <_printf_float+0x412>
 8007df0:	e65d      	b.n	8007aae <_printf_float+0xb6>
 8007df2:	2301      	movs	r3, #1
 8007df4:	465a      	mov	r2, fp
 8007df6:	4631      	mov	r1, r6
 8007df8:	4628      	mov	r0, r5
 8007dfa:	47b8      	blx	r7
 8007dfc:	3001      	adds	r0, #1
 8007dfe:	f43f ae56 	beq.w	8007aae <_printf_float+0xb6>
 8007e02:	f108 0801 	add.w	r8, r8, #1
 8007e06:	45d0      	cmp	r8, sl
 8007e08:	dbf3      	blt.n	8007df2 <_printf_float+0x3fa>
 8007e0a:	464b      	mov	r3, r9
 8007e0c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007e10:	e6df      	b.n	8007bd2 <_printf_float+0x1da>
 8007e12:	f04f 0800 	mov.w	r8, #0
 8007e16:	f104 0b1a 	add.w	fp, r4, #26
 8007e1a:	e7f4      	b.n	8007e06 <_printf_float+0x40e>
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	4642      	mov	r2, r8
 8007e20:	e7e1      	b.n	8007de6 <_printf_float+0x3ee>
 8007e22:	2301      	movs	r3, #1
 8007e24:	464a      	mov	r2, r9
 8007e26:	4631      	mov	r1, r6
 8007e28:	4628      	mov	r0, r5
 8007e2a:	47b8      	blx	r7
 8007e2c:	3001      	adds	r0, #1
 8007e2e:	f43f ae3e 	beq.w	8007aae <_printf_float+0xb6>
 8007e32:	f108 0801 	add.w	r8, r8, #1
 8007e36:	68e3      	ldr	r3, [r4, #12]
 8007e38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007e3a:	1a5b      	subs	r3, r3, r1
 8007e3c:	4543      	cmp	r3, r8
 8007e3e:	dcf0      	bgt.n	8007e22 <_printf_float+0x42a>
 8007e40:	e6fc      	b.n	8007c3c <_printf_float+0x244>
 8007e42:	f04f 0800 	mov.w	r8, #0
 8007e46:	f104 0919 	add.w	r9, r4, #25
 8007e4a:	e7f4      	b.n	8007e36 <_printf_float+0x43e>

08007e4c <_printf_common>:
 8007e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e50:	4616      	mov	r6, r2
 8007e52:	4698      	mov	r8, r3
 8007e54:	688a      	ldr	r2, [r1, #8]
 8007e56:	690b      	ldr	r3, [r1, #16]
 8007e58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	bfb8      	it	lt
 8007e60:	4613      	movlt	r3, r2
 8007e62:	6033      	str	r3, [r6, #0]
 8007e64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007e68:	4607      	mov	r7, r0
 8007e6a:	460c      	mov	r4, r1
 8007e6c:	b10a      	cbz	r2, 8007e72 <_printf_common+0x26>
 8007e6e:	3301      	adds	r3, #1
 8007e70:	6033      	str	r3, [r6, #0]
 8007e72:	6823      	ldr	r3, [r4, #0]
 8007e74:	0699      	lsls	r1, r3, #26
 8007e76:	bf42      	ittt	mi
 8007e78:	6833      	ldrmi	r3, [r6, #0]
 8007e7a:	3302      	addmi	r3, #2
 8007e7c:	6033      	strmi	r3, [r6, #0]
 8007e7e:	6825      	ldr	r5, [r4, #0]
 8007e80:	f015 0506 	ands.w	r5, r5, #6
 8007e84:	d106      	bne.n	8007e94 <_printf_common+0x48>
 8007e86:	f104 0a19 	add.w	sl, r4, #25
 8007e8a:	68e3      	ldr	r3, [r4, #12]
 8007e8c:	6832      	ldr	r2, [r6, #0]
 8007e8e:	1a9b      	subs	r3, r3, r2
 8007e90:	42ab      	cmp	r3, r5
 8007e92:	dc26      	bgt.n	8007ee2 <_printf_common+0x96>
 8007e94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007e98:	6822      	ldr	r2, [r4, #0]
 8007e9a:	3b00      	subs	r3, #0
 8007e9c:	bf18      	it	ne
 8007e9e:	2301      	movne	r3, #1
 8007ea0:	0692      	lsls	r2, r2, #26
 8007ea2:	d42b      	bmi.n	8007efc <_printf_common+0xb0>
 8007ea4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ea8:	4641      	mov	r1, r8
 8007eaa:	4638      	mov	r0, r7
 8007eac:	47c8      	blx	r9
 8007eae:	3001      	adds	r0, #1
 8007eb0:	d01e      	beq.n	8007ef0 <_printf_common+0xa4>
 8007eb2:	6823      	ldr	r3, [r4, #0]
 8007eb4:	6922      	ldr	r2, [r4, #16]
 8007eb6:	f003 0306 	and.w	r3, r3, #6
 8007eba:	2b04      	cmp	r3, #4
 8007ebc:	bf02      	ittt	eq
 8007ebe:	68e5      	ldreq	r5, [r4, #12]
 8007ec0:	6833      	ldreq	r3, [r6, #0]
 8007ec2:	1aed      	subeq	r5, r5, r3
 8007ec4:	68a3      	ldr	r3, [r4, #8]
 8007ec6:	bf0c      	ite	eq
 8007ec8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ecc:	2500      	movne	r5, #0
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	bfc4      	itt	gt
 8007ed2:	1a9b      	subgt	r3, r3, r2
 8007ed4:	18ed      	addgt	r5, r5, r3
 8007ed6:	2600      	movs	r6, #0
 8007ed8:	341a      	adds	r4, #26
 8007eda:	42b5      	cmp	r5, r6
 8007edc:	d11a      	bne.n	8007f14 <_printf_common+0xc8>
 8007ede:	2000      	movs	r0, #0
 8007ee0:	e008      	b.n	8007ef4 <_printf_common+0xa8>
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	4652      	mov	r2, sl
 8007ee6:	4641      	mov	r1, r8
 8007ee8:	4638      	mov	r0, r7
 8007eea:	47c8      	blx	r9
 8007eec:	3001      	adds	r0, #1
 8007eee:	d103      	bne.n	8007ef8 <_printf_common+0xac>
 8007ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ef4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ef8:	3501      	adds	r5, #1
 8007efa:	e7c6      	b.n	8007e8a <_printf_common+0x3e>
 8007efc:	18e1      	adds	r1, r4, r3
 8007efe:	1c5a      	adds	r2, r3, #1
 8007f00:	2030      	movs	r0, #48	@ 0x30
 8007f02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007f06:	4422      	add	r2, r4
 8007f08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007f0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007f10:	3302      	adds	r3, #2
 8007f12:	e7c7      	b.n	8007ea4 <_printf_common+0x58>
 8007f14:	2301      	movs	r3, #1
 8007f16:	4622      	mov	r2, r4
 8007f18:	4641      	mov	r1, r8
 8007f1a:	4638      	mov	r0, r7
 8007f1c:	47c8      	blx	r9
 8007f1e:	3001      	adds	r0, #1
 8007f20:	d0e6      	beq.n	8007ef0 <_printf_common+0xa4>
 8007f22:	3601      	adds	r6, #1
 8007f24:	e7d9      	b.n	8007eda <_printf_common+0x8e>
	...

08007f28 <_printf_i>:
 8007f28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f2c:	7e0f      	ldrb	r7, [r1, #24]
 8007f2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007f30:	2f78      	cmp	r7, #120	@ 0x78
 8007f32:	4691      	mov	r9, r2
 8007f34:	4680      	mov	r8, r0
 8007f36:	460c      	mov	r4, r1
 8007f38:	469a      	mov	sl, r3
 8007f3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007f3e:	d807      	bhi.n	8007f50 <_printf_i+0x28>
 8007f40:	2f62      	cmp	r7, #98	@ 0x62
 8007f42:	d80a      	bhi.n	8007f5a <_printf_i+0x32>
 8007f44:	2f00      	cmp	r7, #0
 8007f46:	f000 80d1 	beq.w	80080ec <_printf_i+0x1c4>
 8007f4a:	2f58      	cmp	r7, #88	@ 0x58
 8007f4c:	f000 80b8 	beq.w	80080c0 <_printf_i+0x198>
 8007f50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007f58:	e03a      	b.n	8007fd0 <_printf_i+0xa8>
 8007f5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007f5e:	2b15      	cmp	r3, #21
 8007f60:	d8f6      	bhi.n	8007f50 <_printf_i+0x28>
 8007f62:	a101      	add	r1, pc, #4	@ (adr r1, 8007f68 <_printf_i+0x40>)
 8007f64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f68:	08007fc1 	.word	0x08007fc1
 8007f6c:	08007fd5 	.word	0x08007fd5
 8007f70:	08007f51 	.word	0x08007f51
 8007f74:	08007f51 	.word	0x08007f51
 8007f78:	08007f51 	.word	0x08007f51
 8007f7c:	08007f51 	.word	0x08007f51
 8007f80:	08007fd5 	.word	0x08007fd5
 8007f84:	08007f51 	.word	0x08007f51
 8007f88:	08007f51 	.word	0x08007f51
 8007f8c:	08007f51 	.word	0x08007f51
 8007f90:	08007f51 	.word	0x08007f51
 8007f94:	080080d3 	.word	0x080080d3
 8007f98:	08007fff 	.word	0x08007fff
 8007f9c:	0800808d 	.word	0x0800808d
 8007fa0:	08007f51 	.word	0x08007f51
 8007fa4:	08007f51 	.word	0x08007f51
 8007fa8:	080080f5 	.word	0x080080f5
 8007fac:	08007f51 	.word	0x08007f51
 8007fb0:	08007fff 	.word	0x08007fff
 8007fb4:	08007f51 	.word	0x08007f51
 8007fb8:	08007f51 	.word	0x08007f51
 8007fbc:	08008095 	.word	0x08008095
 8007fc0:	6833      	ldr	r3, [r6, #0]
 8007fc2:	1d1a      	adds	r2, r3, #4
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	6032      	str	r2, [r6, #0]
 8007fc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007fcc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	e09c      	b.n	800810e <_printf_i+0x1e6>
 8007fd4:	6833      	ldr	r3, [r6, #0]
 8007fd6:	6820      	ldr	r0, [r4, #0]
 8007fd8:	1d19      	adds	r1, r3, #4
 8007fda:	6031      	str	r1, [r6, #0]
 8007fdc:	0606      	lsls	r6, r0, #24
 8007fde:	d501      	bpl.n	8007fe4 <_printf_i+0xbc>
 8007fe0:	681d      	ldr	r5, [r3, #0]
 8007fe2:	e003      	b.n	8007fec <_printf_i+0xc4>
 8007fe4:	0645      	lsls	r5, r0, #25
 8007fe6:	d5fb      	bpl.n	8007fe0 <_printf_i+0xb8>
 8007fe8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007fec:	2d00      	cmp	r5, #0
 8007fee:	da03      	bge.n	8007ff8 <_printf_i+0xd0>
 8007ff0:	232d      	movs	r3, #45	@ 0x2d
 8007ff2:	426d      	negs	r5, r5
 8007ff4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ff8:	4858      	ldr	r0, [pc, #352]	@ (800815c <_printf_i+0x234>)
 8007ffa:	230a      	movs	r3, #10
 8007ffc:	e011      	b.n	8008022 <_printf_i+0xfa>
 8007ffe:	6821      	ldr	r1, [r4, #0]
 8008000:	6833      	ldr	r3, [r6, #0]
 8008002:	0608      	lsls	r0, r1, #24
 8008004:	f853 5b04 	ldr.w	r5, [r3], #4
 8008008:	d402      	bmi.n	8008010 <_printf_i+0xe8>
 800800a:	0649      	lsls	r1, r1, #25
 800800c:	bf48      	it	mi
 800800e:	b2ad      	uxthmi	r5, r5
 8008010:	2f6f      	cmp	r7, #111	@ 0x6f
 8008012:	4852      	ldr	r0, [pc, #328]	@ (800815c <_printf_i+0x234>)
 8008014:	6033      	str	r3, [r6, #0]
 8008016:	bf14      	ite	ne
 8008018:	230a      	movne	r3, #10
 800801a:	2308      	moveq	r3, #8
 800801c:	2100      	movs	r1, #0
 800801e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008022:	6866      	ldr	r6, [r4, #4]
 8008024:	60a6      	str	r6, [r4, #8]
 8008026:	2e00      	cmp	r6, #0
 8008028:	db05      	blt.n	8008036 <_printf_i+0x10e>
 800802a:	6821      	ldr	r1, [r4, #0]
 800802c:	432e      	orrs	r6, r5
 800802e:	f021 0104 	bic.w	r1, r1, #4
 8008032:	6021      	str	r1, [r4, #0]
 8008034:	d04b      	beq.n	80080ce <_printf_i+0x1a6>
 8008036:	4616      	mov	r6, r2
 8008038:	fbb5 f1f3 	udiv	r1, r5, r3
 800803c:	fb03 5711 	mls	r7, r3, r1, r5
 8008040:	5dc7      	ldrb	r7, [r0, r7]
 8008042:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008046:	462f      	mov	r7, r5
 8008048:	42bb      	cmp	r3, r7
 800804a:	460d      	mov	r5, r1
 800804c:	d9f4      	bls.n	8008038 <_printf_i+0x110>
 800804e:	2b08      	cmp	r3, #8
 8008050:	d10b      	bne.n	800806a <_printf_i+0x142>
 8008052:	6823      	ldr	r3, [r4, #0]
 8008054:	07df      	lsls	r7, r3, #31
 8008056:	d508      	bpl.n	800806a <_printf_i+0x142>
 8008058:	6923      	ldr	r3, [r4, #16]
 800805a:	6861      	ldr	r1, [r4, #4]
 800805c:	4299      	cmp	r1, r3
 800805e:	bfde      	ittt	le
 8008060:	2330      	movle	r3, #48	@ 0x30
 8008062:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008066:	f106 36ff 	addle.w	r6, r6, #4294967295
 800806a:	1b92      	subs	r2, r2, r6
 800806c:	6122      	str	r2, [r4, #16]
 800806e:	f8cd a000 	str.w	sl, [sp]
 8008072:	464b      	mov	r3, r9
 8008074:	aa03      	add	r2, sp, #12
 8008076:	4621      	mov	r1, r4
 8008078:	4640      	mov	r0, r8
 800807a:	f7ff fee7 	bl	8007e4c <_printf_common>
 800807e:	3001      	adds	r0, #1
 8008080:	d14a      	bne.n	8008118 <_printf_i+0x1f0>
 8008082:	f04f 30ff 	mov.w	r0, #4294967295
 8008086:	b004      	add	sp, #16
 8008088:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800808c:	6823      	ldr	r3, [r4, #0]
 800808e:	f043 0320 	orr.w	r3, r3, #32
 8008092:	6023      	str	r3, [r4, #0]
 8008094:	4832      	ldr	r0, [pc, #200]	@ (8008160 <_printf_i+0x238>)
 8008096:	2778      	movs	r7, #120	@ 0x78
 8008098:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800809c:	6823      	ldr	r3, [r4, #0]
 800809e:	6831      	ldr	r1, [r6, #0]
 80080a0:	061f      	lsls	r7, r3, #24
 80080a2:	f851 5b04 	ldr.w	r5, [r1], #4
 80080a6:	d402      	bmi.n	80080ae <_printf_i+0x186>
 80080a8:	065f      	lsls	r7, r3, #25
 80080aa:	bf48      	it	mi
 80080ac:	b2ad      	uxthmi	r5, r5
 80080ae:	6031      	str	r1, [r6, #0]
 80080b0:	07d9      	lsls	r1, r3, #31
 80080b2:	bf44      	itt	mi
 80080b4:	f043 0320 	orrmi.w	r3, r3, #32
 80080b8:	6023      	strmi	r3, [r4, #0]
 80080ba:	b11d      	cbz	r5, 80080c4 <_printf_i+0x19c>
 80080bc:	2310      	movs	r3, #16
 80080be:	e7ad      	b.n	800801c <_printf_i+0xf4>
 80080c0:	4826      	ldr	r0, [pc, #152]	@ (800815c <_printf_i+0x234>)
 80080c2:	e7e9      	b.n	8008098 <_printf_i+0x170>
 80080c4:	6823      	ldr	r3, [r4, #0]
 80080c6:	f023 0320 	bic.w	r3, r3, #32
 80080ca:	6023      	str	r3, [r4, #0]
 80080cc:	e7f6      	b.n	80080bc <_printf_i+0x194>
 80080ce:	4616      	mov	r6, r2
 80080d0:	e7bd      	b.n	800804e <_printf_i+0x126>
 80080d2:	6833      	ldr	r3, [r6, #0]
 80080d4:	6825      	ldr	r5, [r4, #0]
 80080d6:	6961      	ldr	r1, [r4, #20]
 80080d8:	1d18      	adds	r0, r3, #4
 80080da:	6030      	str	r0, [r6, #0]
 80080dc:	062e      	lsls	r6, r5, #24
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	d501      	bpl.n	80080e6 <_printf_i+0x1be>
 80080e2:	6019      	str	r1, [r3, #0]
 80080e4:	e002      	b.n	80080ec <_printf_i+0x1c4>
 80080e6:	0668      	lsls	r0, r5, #25
 80080e8:	d5fb      	bpl.n	80080e2 <_printf_i+0x1ba>
 80080ea:	8019      	strh	r1, [r3, #0]
 80080ec:	2300      	movs	r3, #0
 80080ee:	6123      	str	r3, [r4, #16]
 80080f0:	4616      	mov	r6, r2
 80080f2:	e7bc      	b.n	800806e <_printf_i+0x146>
 80080f4:	6833      	ldr	r3, [r6, #0]
 80080f6:	1d1a      	adds	r2, r3, #4
 80080f8:	6032      	str	r2, [r6, #0]
 80080fa:	681e      	ldr	r6, [r3, #0]
 80080fc:	6862      	ldr	r2, [r4, #4]
 80080fe:	2100      	movs	r1, #0
 8008100:	4630      	mov	r0, r6
 8008102:	f7f8 f885 	bl	8000210 <memchr>
 8008106:	b108      	cbz	r0, 800810c <_printf_i+0x1e4>
 8008108:	1b80      	subs	r0, r0, r6
 800810a:	6060      	str	r0, [r4, #4]
 800810c:	6863      	ldr	r3, [r4, #4]
 800810e:	6123      	str	r3, [r4, #16]
 8008110:	2300      	movs	r3, #0
 8008112:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008116:	e7aa      	b.n	800806e <_printf_i+0x146>
 8008118:	6923      	ldr	r3, [r4, #16]
 800811a:	4632      	mov	r2, r6
 800811c:	4649      	mov	r1, r9
 800811e:	4640      	mov	r0, r8
 8008120:	47d0      	blx	sl
 8008122:	3001      	adds	r0, #1
 8008124:	d0ad      	beq.n	8008082 <_printf_i+0x15a>
 8008126:	6823      	ldr	r3, [r4, #0]
 8008128:	079b      	lsls	r3, r3, #30
 800812a:	d413      	bmi.n	8008154 <_printf_i+0x22c>
 800812c:	68e0      	ldr	r0, [r4, #12]
 800812e:	9b03      	ldr	r3, [sp, #12]
 8008130:	4298      	cmp	r0, r3
 8008132:	bfb8      	it	lt
 8008134:	4618      	movlt	r0, r3
 8008136:	e7a6      	b.n	8008086 <_printf_i+0x15e>
 8008138:	2301      	movs	r3, #1
 800813a:	4632      	mov	r2, r6
 800813c:	4649      	mov	r1, r9
 800813e:	4640      	mov	r0, r8
 8008140:	47d0      	blx	sl
 8008142:	3001      	adds	r0, #1
 8008144:	d09d      	beq.n	8008082 <_printf_i+0x15a>
 8008146:	3501      	adds	r5, #1
 8008148:	68e3      	ldr	r3, [r4, #12]
 800814a:	9903      	ldr	r1, [sp, #12]
 800814c:	1a5b      	subs	r3, r3, r1
 800814e:	42ab      	cmp	r3, r5
 8008150:	dcf2      	bgt.n	8008138 <_printf_i+0x210>
 8008152:	e7eb      	b.n	800812c <_printf_i+0x204>
 8008154:	2500      	movs	r5, #0
 8008156:	f104 0619 	add.w	r6, r4, #25
 800815a:	e7f5      	b.n	8008148 <_printf_i+0x220>
 800815c:	0800b2a4 	.word	0x0800b2a4
 8008160:	0800b2b5 	.word	0x0800b2b5

08008164 <std>:
 8008164:	2300      	movs	r3, #0
 8008166:	b510      	push	{r4, lr}
 8008168:	4604      	mov	r4, r0
 800816a:	e9c0 3300 	strd	r3, r3, [r0]
 800816e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008172:	6083      	str	r3, [r0, #8]
 8008174:	8181      	strh	r1, [r0, #12]
 8008176:	6643      	str	r3, [r0, #100]	@ 0x64
 8008178:	81c2      	strh	r2, [r0, #14]
 800817a:	6183      	str	r3, [r0, #24]
 800817c:	4619      	mov	r1, r3
 800817e:	2208      	movs	r2, #8
 8008180:	305c      	adds	r0, #92	@ 0x5c
 8008182:	f000 fa2f 	bl	80085e4 <memset>
 8008186:	4b0d      	ldr	r3, [pc, #52]	@ (80081bc <std+0x58>)
 8008188:	6263      	str	r3, [r4, #36]	@ 0x24
 800818a:	4b0d      	ldr	r3, [pc, #52]	@ (80081c0 <std+0x5c>)
 800818c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800818e:	4b0d      	ldr	r3, [pc, #52]	@ (80081c4 <std+0x60>)
 8008190:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008192:	4b0d      	ldr	r3, [pc, #52]	@ (80081c8 <std+0x64>)
 8008194:	6323      	str	r3, [r4, #48]	@ 0x30
 8008196:	4b0d      	ldr	r3, [pc, #52]	@ (80081cc <std+0x68>)
 8008198:	6224      	str	r4, [r4, #32]
 800819a:	429c      	cmp	r4, r3
 800819c:	d006      	beq.n	80081ac <std+0x48>
 800819e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80081a2:	4294      	cmp	r4, r2
 80081a4:	d002      	beq.n	80081ac <std+0x48>
 80081a6:	33d0      	adds	r3, #208	@ 0xd0
 80081a8:	429c      	cmp	r4, r3
 80081aa:	d105      	bne.n	80081b8 <std+0x54>
 80081ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80081b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081b4:	f000 bb12 	b.w	80087dc <__retarget_lock_init_recursive>
 80081b8:	bd10      	pop	{r4, pc}
 80081ba:	bf00      	nop
 80081bc:	08008435 	.word	0x08008435
 80081c0:	08008457 	.word	0x08008457
 80081c4:	0800848f 	.word	0x0800848f
 80081c8:	080084b3 	.word	0x080084b3
 80081cc:	20004690 	.word	0x20004690

080081d0 <stdio_exit_handler>:
 80081d0:	4a02      	ldr	r2, [pc, #8]	@ (80081dc <stdio_exit_handler+0xc>)
 80081d2:	4903      	ldr	r1, [pc, #12]	@ (80081e0 <stdio_exit_handler+0x10>)
 80081d4:	4803      	ldr	r0, [pc, #12]	@ (80081e4 <stdio_exit_handler+0x14>)
 80081d6:	f000 b869 	b.w	80082ac <_fwalk_sglue>
 80081da:	bf00      	nop
 80081dc:	20000378 	.word	0x20000378
 80081e0:	0800ab95 	.word	0x0800ab95
 80081e4:	200004f4 	.word	0x200004f4

080081e8 <cleanup_stdio>:
 80081e8:	6841      	ldr	r1, [r0, #4]
 80081ea:	4b0c      	ldr	r3, [pc, #48]	@ (800821c <cleanup_stdio+0x34>)
 80081ec:	4299      	cmp	r1, r3
 80081ee:	b510      	push	{r4, lr}
 80081f0:	4604      	mov	r4, r0
 80081f2:	d001      	beq.n	80081f8 <cleanup_stdio+0x10>
 80081f4:	f002 fcce 	bl	800ab94 <_fflush_r>
 80081f8:	68a1      	ldr	r1, [r4, #8]
 80081fa:	4b09      	ldr	r3, [pc, #36]	@ (8008220 <cleanup_stdio+0x38>)
 80081fc:	4299      	cmp	r1, r3
 80081fe:	d002      	beq.n	8008206 <cleanup_stdio+0x1e>
 8008200:	4620      	mov	r0, r4
 8008202:	f002 fcc7 	bl	800ab94 <_fflush_r>
 8008206:	68e1      	ldr	r1, [r4, #12]
 8008208:	4b06      	ldr	r3, [pc, #24]	@ (8008224 <cleanup_stdio+0x3c>)
 800820a:	4299      	cmp	r1, r3
 800820c:	d004      	beq.n	8008218 <cleanup_stdio+0x30>
 800820e:	4620      	mov	r0, r4
 8008210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008214:	f002 bcbe 	b.w	800ab94 <_fflush_r>
 8008218:	bd10      	pop	{r4, pc}
 800821a:	bf00      	nop
 800821c:	20004690 	.word	0x20004690
 8008220:	200046f8 	.word	0x200046f8
 8008224:	20004760 	.word	0x20004760

08008228 <global_stdio_init.part.0>:
 8008228:	b510      	push	{r4, lr}
 800822a:	4b0b      	ldr	r3, [pc, #44]	@ (8008258 <global_stdio_init.part.0+0x30>)
 800822c:	4c0b      	ldr	r4, [pc, #44]	@ (800825c <global_stdio_init.part.0+0x34>)
 800822e:	4a0c      	ldr	r2, [pc, #48]	@ (8008260 <global_stdio_init.part.0+0x38>)
 8008230:	601a      	str	r2, [r3, #0]
 8008232:	4620      	mov	r0, r4
 8008234:	2200      	movs	r2, #0
 8008236:	2104      	movs	r1, #4
 8008238:	f7ff ff94 	bl	8008164 <std>
 800823c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008240:	2201      	movs	r2, #1
 8008242:	2109      	movs	r1, #9
 8008244:	f7ff ff8e 	bl	8008164 <std>
 8008248:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800824c:	2202      	movs	r2, #2
 800824e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008252:	2112      	movs	r1, #18
 8008254:	f7ff bf86 	b.w	8008164 <std>
 8008258:	200047c8 	.word	0x200047c8
 800825c:	20004690 	.word	0x20004690
 8008260:	080081d1 	.word	0x080081d1

08008264 <__sfp_lock_acquire>:
 8008264:	4801      	ldr	r0, [pc, #4]	@ (800826c <__sfp_lock_acquire+0x8>)
 8008266:	f000 baba 	b.w	80087de <__retarget_lock_acquire_recursive>
 800826a:	bf00      	nop
 800826c:	200047d1 	.word	0x200047d1

08008270 <__sfp_lock_release>:
 8008270:	4801      	ldr	r0, [pc, #4]	@ (8008278 <__sfp_lock_release+0x8>)
 8008272:	f000 bab5 	b.w	80087e0 <__retarget_lock_release_recursive>
 8008276:	bf00      	nop
 8008278:	200047d1 	.word	0x200047d1

0800827c <__sinit>:
 800827c:	b510      	push	{r4, lr}
 800827e:	4604      	mov	r4, r0
 8008280:	f7ff fff0 	bl	8008264 <__sfp_lock_acquire>
 8008284:	6a23      	ldr	r3, [r4, #32]
 8008286:	b11b      	cbz	r3, 8008290 <__sinit+0x14>
 8008288:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800828c:	f7ff bff0 	b.w	8008270 <__sfp_lock_release>
 8008290:	4b04      	ldr	r3, [pc, #16]	@ (80082a4 <__sinit+0x28>)
 8008292:	6223      	str	r3, [r4, #32]
 8008294:	4b04      	ldr	r3, [pc, #16]	@ (80082a8 <__sinit+0x2c>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d1f5      	bne.n	8008288 <__sinit+0xc>
 800829c:	f7ff ffc4 	bl	8008228 <global_stdio_init.part.0>
 80082a0:	e7f2      	b.n	8008288 <__sinit+0xc>
 80082a2:	bf00      	nop
 80082a4:	080081e9 	.word	0x080081e9
 80082a8:	200047c8 	.word	0x200047c8

080082ac <_fwalk_sglue>:
 80082ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082b0:	4607      	mov	r7, r0
 80082b2:	4688      	mov	r8, r1
 80082b4:	4614      	mov	r4, r2
 80082b6:	2600      	movs	r6, #0
 80082b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80082bc:	f1b9 0901 	subs.w	r9, r9, #1
 80082c0:	d505      	bpl.n	80082ce <_fwalk_sglue+0x22>
 80082c2:	6824      	ldr	r4, [r4, #0]
 80082c4:	2c00      	cmp	r4, #0
 80082c6:	d1f7      	bne.n	80082b8 <_fwalk_sglue+0xc>
 80082c8:	4630      	mov	r0, r6
 80082ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082ce:	89ab      	ldrh	r3, [r5, #12]
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	d907      	bls.n	80082e4 <_fwalk_sglue+0x38>
 80082d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80082d8:	3301      	adds	r3, #1
 80082da:	d003      	beq.n	80082e4 <_fwalk_sglue+0x38>
 80082dc:	4629      	mov	r1, r5
 80082de:	4638      	mov	r0, r7
 80082e0:	47c0      	blx	r8
 80082e2:	4306      	orrs	r6, r0
 80082e4:	3568      	adds	r5, #104	@ 0x68
 80082e6:	e7e9      	b.n	80082bc <_fwalk_sglue+0x10>

080082e8 <iprintf>:
 80082e8:	b40f      	push	{r0, r1, r2, r3}
 80082ea:	b507      	push	{r0, r1, r2, lr}
 80082ec:	4906      	ldr	r1, [pc, #24]	@ (8008308 <iprintf+0x20>)
 80082ee:	ab04      	add	r3, sp, #16
 80082f0:	6808      	ldr	r0, [r1, #0]
 80082f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80082f6:	6881      	ldr	r1, [r0, #8]
 80082f8:	9301      	str	r3, [sp, #4]
 80082fa:	f002 faaf 	bl	800a85c <_vfiprintf_r>
 80082fe:	b003      	add	sp, #12
 8008300:	f85d eb04 	ldr.w	lr, [sp], #4
 8008304:	b004      	add	sp, #16
 8008306:	4770      	bx	lr
 8008308:	200004f0 	.word	0x200004f0

0800830c <_puts_r>:
 800830c:	6a03      	ldr	r3, [r0, #32]
 800830e:	b570      	push	{r4, r5, r6, lr}
 8008310:	6884      	ldr	r4, [r0, #8]
 8008312:	4605      	mov	r5, r0
 8008314:	460e      	mov	r6, r1
 8008316:	b90b      	cbnz	r3, 800831c <_puts_r+0x10>
 8008318:	f7ff ffb0 	bl	800827c <__sinit>
 800831c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800831e:	07db      	lsls	r3, r3, #31
 8008320:	d405      	bmi.n	800832e <_puts_r+0x22>
 8008322:	89a3      	ldrh	r3, [r4, #12]
 8008324:	0598      	lsls	r0, r3, #22
 8008326:	d402      	bmi.n	800832e <_puts_r+0x22>
 8008328:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800832a:	f000 fa58 	bl	80087de <__retarget_lock_acquire_recursive>
 800832e:	89a3      	ldrh	r3, [r4, #12]
 8008330:	0719      	lsls	r1, r3, #28
 8008332:	d502      	bpl.n	800833a <_puts_r+0x2e>
 8008334:	6923      	ldr	r3, [r4, #16]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d135      	bne.n	80083a6 <_puts_r+0x9a>
 800833a:	4621      	mov	r1, r4
 800833c:	4628      	mov	r0, r5
 800833e:	f000 f8fb 	bl	8008538 <__swsetup_r>
 8008342:	b380      	cbz	r0, 80083a6 <_puts_r+0x9a>
 8008344:	f04f 35ff 	mov.w	r5, #4294967295
 8008348:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800834a:	07da      	lsls	r2, r3, #31
 800834c:	d405      	bmi.n	800835a <_puts_r+0x4e>
 800834e:	89a3      	ldrh	r3, [r4, #12]
 8008350:	059b      	lsls	r3, r3, #22
 8008352:	d402      	bmi.n	800835a <_puts_r+0x4e>
 8008354:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008356:	f000 fa43 	bl	80087e0 <__retarget_lock_release_recursive>
 800835a:	4628      	mov	r0, r5
 800835c:	bd70      	pop	{r4, r5, r6, pc}
 800835e:	2b00      	cmp	r3, #0
 8008360:	da04      	bge.n	800836c <_puts_r+0x60>
 8008362:	69a2      	ldr	r2, [r4, #24]
 8008364:	429a      	cmp	r2, r3
 8008366:	dc17      	bgt.n	8008398 <_puts_r+0x8c>
 8008368:	290a      	cmp	r1, #10
 800836a:	d015      	beq.n	8008398 <_puts_r+0x8c>
 800836c:	6823      	ldr	r3, [r4, #0]
 800836e:	1c5a      	adds	r2, r3, #1
 8008370:	6022      	str	r2, [r4, #0]
 8008372:	7019      	strb	r1, [r3, #0]
 8008374:	68a3      	ldr	r3, [r4, #8]
 8008376:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800837a:	3b01      	subs	r3, #1
 800837c:	60a3      	str	r3, [r4, #8]
 800837e:	2900      	cmp	r1, #0
 8008380:	d1ed      	bne.n	800835e <_puts_r+0x52>
 8008382:	2b00      	cmp	r3, #0
 8008384:	da11      	bge.n	80083aa <_puts_r+0x9e>
 8008386:	4622      	mov	r2, r4
 8008388:	210a      	movs	r1, #10
 800838a:	4628      	mov	r0, r5
 800838c:	f000 f895 	bl	80084ba <__swbuf_r>
 8008390:	3001      	adds	r0, #1
 8008392:	d0d7      	beq.n	8008344 <_puts_r+0x38>
 8008394:	250a      	movs	r5, #10
 8008396:	e7d7      	b.n	8008348 <_puts_r+0x3c>
 8008398:	4622      	mov	r2, r4
 800839a:	4628      	mov	r0, r5
 800839c:	f000 f88d 	bl	80084ba <__swbuf_r>
 80083a0:	3001      	adds	r0, #1
 80083a2:	d1e7      	bne.n	8008374 <_puts_r+0x68>
 80083a4:	e7ce      	b.n	8008344 <_puts_r+0x38>
 80083a6:	3e01      	subs	r6, #1
 80083a8:	e7e4      	b.n	8008374 <_puts_r+0x68>
 80083aa:	6823      	ldr	r3, [r4, #0]
 80083ac:	1c5a      	adds	r2, r3, #1
 80083ae:	6022      	str	r2, [r4, #0]
 80083b0:	220a      	movs	r2, #10
 80083b2:	701a      	strb	r2, [r3, #0]
 80083b4:	e7ee      	b.n	8008394 <_puts_r+0x88>
	...

080083b8 <puts>:
 80083b8:	4b02      	ldr	r3, [pc, #8]	@ (80083c4 <puts+0xc>)
 80083ba:	4601      	mov	r1, r0
 80083bc:	6818      	ldr	r0, [r3, #0]
 80083be:	f7ff bfa5 	b.w	800830c <_puts_r>
 80083c2:	bf00      	nop
 80083c4:	200004f0 	.word	0x200004f0

080083c8 <sniprintf>:
 80083c8:	b40c      	push	{r2, r3}
 80083ca:	b530      	push	{r4, r5, lr}
 80083cc:	4b18      	ldr	r3, [pc, #96]	@ (8008430 <sniprintf+0x68>)
 80083ce:	1e0c      	subs	r4, r1, #0
 80083d0:	681d      	ldr	r5, [r3, #0]
 80083d2:	b09d      	sub	sp, #116	@ 0x74
 80083d4:	da08      	bge.n	80083e8 <sniprintf+0x20>
 80083d6:	238b      	movs	r3, #139	@ 0x8b
 80083d8:	602b      	str	r3, [r5, #0]
 80083da:	f04f 30ff 	mov.w	r0, #4294967295
 80083de:	b01d      	add	sp, #116	@ 0x74
 80083e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80083e4:	b002      	add	sp, #8
 80083e6:	4770      	bx	lr
 80083e8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80083ec:	f8ad 3014 	strh.w	r3, [sp, #20]
 80083f0:	f04f 0300 	mov.w	r3, #0
 80083f4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80083f6:	bf14      	ite	ne
 80083f8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80083fc:	4623      	moveq	r3, r4
 80083fe:	9304      	str	r3, [sp, #16]
 8008400:	9307      	str	r3, [sp, #28]
 8008402:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008406:	9002      	str	r0, [sp, #8]
 8008408:	9006      	str	r0, [sp, #24]
 800840a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800840e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008410:	ab21      	add	r3, sp, #132	@ 0x84
 8008412:	a902      	add	r1, sp, #8
 8008414:	4628      	mov	r0, r5
 8008416:	9301      	str	r3, [sp, #4]
 8008418:	f002 f8fa 	bl	800a610 <_svfiprintf_r>
 800841c:	1c43      	adds	r3, r0, #1
 800841e:	bfbc      	itt	lt
 8008420:	238b      	movlt	r3, #139	@ 0x8b
 8008422:	602b      	strlt	r3, [r5, #0]
 8008424:	2c00      	cmp	r4, #0
 8008426:	d0da      	beq.n	80083de <sniprintf+0x16>
 8008428:	9b02      	ldr	r3, [sp, #8]
 800842a:	2200      	movs	r2, #0
 800842c:	701a      	strb	r2, [r3, #0]
 800842e:	e7d6      	b.n	80083de <sniprintf+0x16>
 8008430:	200004f0 	.word	0x200004f0

08008434 <__sread>:
 8008434:	b510      	push	{r4, lr}
 8008436:	460c      	mov	r4, r1
 8008438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800843c:	f000 f970 	bl	8008720 <_read_r>
 8008440:	2800      	cmp	r0, #0
 8008442:	bfab      	itete	ge
 8008444:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008446:	89a3      	ldrhlt	r3, [r4, #12]
 8008448:	181b      	addge	r3, r3, r0
 800844a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800844e:	bfac      	ite	ge
 8008450:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008452:	81a3      	strhlt	r3, [r4, #12]
 8008454:	bd10      	pop	{r4, pc}

08008456 <__swrite>:
 8008456:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800845a:	461f      	mov	r7, r3
 800845c:	898b      	ldrh	r3, [r1, #12]
 800845e:	05db      	lsls	r3, r3, #23
 8008460:	4605      	mov	r5, r0
 8008462:	460c      	mov	r4, r1
 8008464:	4616      	mov	r6, r2
 8008466:	d505      	bpl.n	8008474 <__swrite+0x1e>
 8008468:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800846c:	2302      	movs	r3, #2
 800846e:	2200      	movs	r2, #0
 8008470:	f000 f944 	bl	80086fc <_lseek_r>
 8008474:	89a3      	ldrh	r3, [r4, #12]
 8008476:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800847a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800847e:	81a3      	strh	r3, [r4, #12]
 8008480:	4632      	mov	r2, r6
 8008482:	463b      	mov	r3, r7
 8008484:	4628      	mov	r0, r5
 8008486:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800848a:	f000 b96b 	b.w	8008764 <_write_r>

0800848e <__sseek>:
 800848e:	b510      	push	{r4, lr}
 8008490:	460c      	mov	r4, r1
 8008492:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008496:	f000 f931 	bl	80086fc <_lseek_r>
 800849a:	1c43      	adds	r3, r0, #1
 800849c:	89a3      	ldrh	r3, [r4, #12]
 800849e:	bf15      	itete	ne
 80084a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80084a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80084a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80084aa:	81a3      	strheq	r3, [r4, #12]
 80084ac:	bf18      	it	ne
 80084ae:	81a3      	strhne	r3, [r4, #12]
 80084b0:	bd10      	pop	{r4, pc}

080084b2 <__sclose>:
 80084b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084b6:	f000 b8b3 	b.w	8008620 <_close_r>

080084ba <__swbuf_r>:
 80084ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084bc:	460e      	mov	r6, r1
 80084be:	4614      	mov	r4, r2
 80084c0:	4605      	mov	r5, r0
 80084c2:	b118      	cbz	r0, 80084cc <__swbuf_r+0x12>
 80084c4:	6a03      	ldr	r3, [r0, #32]
 80084c6:	b90b      	cbnz	r3, 80084cc <__swbuf_r+0x12>
 80084c8:	f7ff fed8 	bl	800827c <__sinit>
 80084cc:	69a3      	ldr	r3, [r4, #24]
 80084ce:	60a3      	str	r3, [r4, #8]
 80084d0:	89a3      	ldrh	r3, [r4, #12]
 80084d2:	071a      	lsls	r2, r3, #28
 80084d4:	d501      	bpl.n	80084da <__swbuf_r+0x20>
 80084d6:	6923      	ldr	r3, [r4, #16]
 80084d8:	b943      	cbnz	r3, 80084ec <__swbuf_r+0x32>
 80084da:	4621      	mov	r1, r4
 80084dc:	4628      	mov	r0, r5
 80084de:	f000 f82b 	bl	8008538 <__swsetup_r>
 80084e2:	b118      	cbz	r0, 80084ec <__swbuf_r+0x32>
 80084e4:	f04f 37ff 	mov.w	r7, #4294967295
 80084e8:	4638      	mov	r0, r7
 80084ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084ec:	6823      	ldr	r3, [r4, #0]
 80084ee:	6922      	ldr	r2, [r4, #16]
 80084f0:	1a98      	subs	r0, r3, r2
 80084f2:	6963      	ldr	r3, [r4, #20]
 80084f4:	b2f6      	uxtb	r6, r6
 80084f6:	4283      	cmp	r3, r0
 80084f8:	4637      	mov	r7, r6
 80084fa:	dc05      	bgt.n	8008508 <__swbuf_r+0x4e>
 80084fc:	4621      	mov	r1, r4
 80084fe:	4628      	mov	r0, r5
 8008500:	f002 fb48 	bl	800ab94 <_fflush_r>
 8008504:	2800      	cmp	r0, #0
 8008506:	d1ed      	bne.n	80084e4 <__swbuf_r+0x2a>
 8008508:	68a3      	ldr	r3, [r4, #8]
 800850a:	3b01      	subs	r3, #1
 800850c:	60a3      	str	r3, [r4, #8]
 800850e:	6823      	ldr	r3, [r4, #0]
 8008510:	1c5a      	adds	r2, r3, #1
 8008512:	6022      	str	r2, [r4, #0]
 8008514:	701e      	strb	r6, [r3, #0]
 8008516:	6962      	ldr	r2, [r4, #20]
 8008518:	1c43      	adds	r3, r0, #1
 800851a:	429a      	cmp	r2, r3
 800851c:	d004      	beq.n	8008528 <__swbuf_r+0x6e>
 800851e:	89a3      	ldrh	r3, [r4, #12]
 8008520:	07db      	lsls	r3, r3, #31
 8008522:	d5e1      	bpl.n	80084e8 <__swbuf_r+0x2e>
 8008524:	2e0a      	cmp	r6, #10
 8008526:	d1df      	bne.n	80084e8 <__swbuf_r+0x2e>
 8008528:	4621      	mov	r1, r4
 800852a:	4628      	mov	r0, r5
 800852c:	f002 fb32 	bl	800ab94 <_fflush_r>
 8008530:	2800      	cmp	r0, #0
 8008532:	d0d9      	beq.n	80084e8 <__swbuf_r+0x2e>
 8008534:	e7d6      	b.n	80084e4 <__swbuf_r+0x2a>
	...

08008538 <__swsetup_r>:
 8008538:	b538      	push	{r3, r4, r5, lr}
 800853a:	4b29      	ldr	r3, [pc, #164]	@ (80085e0 <__swsetup_r+0xa8>)
 800853c:	4605      	mov	r5, r0
 800853e:	6818      	ldr	r0, [r3, #0]
 8008540:	460c      	mov	r4, r1
 8008542:	b118      	cbz	r0, 800854c <__swsetup_r+0x14>
 8008544:	6a03      	ldr	r3, [r0, #32]
 8008546:	b90b      	cbnz	r3, 800854c <__swsetup_r+0x14>
 8008548:	f7ff fe98 	bl	800827c <__sinit>
 800854c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008550:	0719      	lsls	r1, r3, #28
 8008552:	d422      	bmi.n	800859a <__swsetup_r+0x62>
 8008554:	06da      	lsls	r2, r3, #27
 8008556:	d407      	bmi.n	8008568 <__swsetup_r+0x30>
 8008558:	2209      	movs	r2, #9
 800855a:	602a      	str	r2, [r5, #0]
 800855c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008560:	81a3      	strh	r3, [r4, #12]
 8008562:	f04f 30ff 	mov.w	r0, #4294967295
 8008566:	e033      	b.n	80085d0 <__swsetup_r+0x98>
 8008568:	0758      	lsls	r0, r3, #29
 800856a:	d512      	bpl.n	8008592 <__swsetup_r+0x5a>
 800856c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800856e:	b141      	cbz	r1, 8008582 <__swsetup_r+0x4a>
 8008570:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008574:	4299      	cmp	r1, r3
 8008576:	d002      	beq.n	800857e <__swsetup_r+0x46>
 8008578:	4628      	mov	r0, r5
 800857a:	f000 ffa1 	bl	80094c0 <_free_r>
 800857e:	2300      	movs	r3, #0
 8008580:	6363      	str	r3, [r4, #52]	@ 0x34
 8008582:	89a3      	ldrh	r3, [r4, #12]
 8008584:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008588:	81a3      	strh	r3, [r4, #12]
 800858a:	2300      	movs	r3, #0
 800858c:	6063      	str	r3, [r4, #4]
 800858e:	6923      	ldr	r3, [r4, #16]
 8008590:	6023      	str	r3, [r4, #0]
 8008592:	89a3      	ldrh	r3, [r4, #12]
 8008594:	f043 0308 	orr.w	r3, r3, #8
 8008598:	81a3      	strh	r3, [r4, #12]
 800859a:	6923      	ldr	r3, [r4, #16]
 800859c:	b94b      	cbnz	r3, 80085b2 <__swsetup_r+0x7a>
 800859e:	89a3      	ldrh	r3, [r4, #12]
 80085a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80085a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085a8:	d003      	beq.n	80085b2 <__swsetup_r+0x7a>
 80085aa:	4621      	mov	r1, r4
 80085ac:	4628      	mov	r0, r5
 80085ae:	f002 fb3f 	bl	800ac30 <__smakebuf_r>
 80085b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085b6:	f013 0201 	ands.w	r2, r3, #1
 80085ba:	d00a      	beq.n	80085d2 <__swsetup_r+0x9a>
 80085bc:	2200      	movs	r2, #0
 80085be:	60a2      	str	r2, [r4, #8]
 80085c0:	6962      	ldr	r2, [r4, #20]
 80085c2:	4252      	negs	r2, r2
 80085c4:	61a2      	str	r2, [r4, #24]
 80085c6:	6922      	ldr	r2, [r4, #16]
 80085c8:	b942      	cbnz	r2, 80085dc <__swsetup_r+0xa4>
 80085ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80085ce:	d1c5      	bne.n	800855c <__swsetup_r+0x24>
 80085d0:	bd38      	pop	{r3, r4, r5, pc}
 80085d2:	0799      	lsls	r1, r3, #30
 80085d4:	bf58      	it	pl
 80085d6:	6962      	ldrpl	r2, [r4, #20]
 80085d8:	60a2      	str	r2, [r4, #8]
 80085da:	e7f4      	b.n	80085c6 <__swsetup_r+0x8e>
 80085dc:	2000      	movs	r0, #0
 80085de:	e7f7      	b.n	80085d0 <__swsetup_r+0x98>
 80085e0:	200004f0 	.word	0x200004f0

080085e4 <memset>:
 80085e4:	4402      	add	r2, r0
 80085e6:	4603      	mov	r3, r0
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d100      	bne.n	80085ee <memset+0xa>
 80085ec:	4770      	bx	lr
 80085ee:	f803 1b01 	strb.w	r1, [r3], #1
 80085f2:	e7f9      	b.n	80085e8 <memset+0x4>

080085f4 <strncmp>:
 80085f4:	b510      	push	{r4, lr}
 80085f6:	b16a      	cbz	r2, 8008614 <strncmp+0x20>
 80085f8:	3901      	subs	r1, #1
 80085fa:	1884      	adds	r4, r0, r2
 80085fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008600:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008604:	429a      	cmp	r2, r3
 8008606:	d103      	bne.n	8008610 <strncmp+0x1c>
 8008608:	42a0      	cmp	r0, r4
 800860a:	d001      	beq.n	8008610 <strncmp+0x1c>
 800860c:	2a00      	cmp	r2, #0
 800860e:	d1f5      	bne.n	80085fc <strncmp+0x8>
 8008610:	1ad0      	subs	r0, r2, r3
 8008612:	bd10      	pop	{r4, pc}
 8008614:	4610      	mov	r0, r2
 8008616:	e7fc      	b.n	8008612 <strncmp+0x1e>

08008618 <_localeconv_r>:
 8008618:	4800      	ldr	r0, [pc, #0]	@ (800861c <_localeconv_r+0x4>)
 800861a:	4770      	bx	lr
 800861c:	20000474 	.word	0x20000474

08008620 <_close_r>:
 8008620:	b538      	push	{r3, r4, r5, lr}
 8008622:	4d06      	ldr	r5, [pc, #24]	@ (800863c <_close_r+0x1c>)
 8008624:	2300      	movs	r3, #0
 8008626:	4604      	mov	r4, r0
 8008628:	4608      	mov	r0, r1
 800862a:	602b      	str	r3, [r5, #0]
 800862c:	f7f9 f9d0 	bl	80019d0 <_close>
 8008630:	1c43      	adds	r3, r0, #1
 8008632:	d102      	bne.n	800863a <_close_r+0x1a>
 8008634:	682b      	ldr	r3, [r5, #0]
 8008636:	b103      	cbz	r3, 800863a <_close_r+0x1a>
 8008638:	6023      	str	r3, [r4, #0]
 800863a:	bd38      	pop	{r3, r4, r5, pc}
 800863c:	200047cc 	.word	0x200047cc

08008640 <_reclaim_reent>:
 8008640:	4b2d      	ldr	r3, [pc, #180]	@ (80086f8 <_reclaim_reent+0xb8>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4283      	cmp	r3, r0
 8008646:	b570      	push	{r4, r5, r6, lr}
 8008648:	4604      	mov	r4, r0
 800864a:	d053      	beq.n	80086f4 <_reclaim_reent+0xb4>
 800864c:	69c3      	ldr	r3, [r0, #28]
 800864e:	b31b      	cbz	r3, 8008698 <_reclaim_reent+0x58>
 8008650:	68db      	ldr	r3, [r3, #12]
 8008652:	b163      	cbz	r3, 800866e <_reclaim_reent+0x2e>
 8008654:	2500      	movs	r5, #0
 8008656:	69e3      	ldr	r3, [r4, #28]
 8008658:	68db      	ldr	r3, [r3, #12]
 800865a:	5959      	ldr	r1, [r3, r5]
 800865c:	b9b1      	cbnz	r1, 800868c <_reclaim_reent+0x4c>
 800865e:	3504      	adds	r5, #4
 8008660:	2d80      	cmp	r5, #128	@ 0x80
 8008662:	d1f8      	bne.n	8008656 <_reclaim_reent+0x16>
 8008664:	69e3      	ldr	r3, [r4, #28]
 8008666:	4620      	mov	r0, r4
 8008668:	68d9      	ldr	r1, [r3, #12]
 800866a:	f000 ff29 	bl	80094c0 <_free_r>
 800866e:	69e3      	ldr	r3, [r4, #28]
 8008670:	6819      	ldr	r1, [r3, #0]
 8008672:	b111      	cbz	r1, 800867a <_reclaim_reent+0x3a>
 8008674:	4620      	mov	r0, r4
 8008676:	f000 ff23 	bl	80094c0 <_free_r>
 800867a:	69e3      	ldr	r3, [r4, #28]
 800867c:	689d      	ldr	r5, [r3, #8]
 800867e:	b15d      	cbz	r5, 8008698 <_reclaim_reent+0x58>
 8008680:	4629      	mov	r1, r5
 8008682:	4620      	mov	r0, r4
 8008684:	682d      	ldr	r5, [r5, #0]
 8008686:	f000 ff1b 	bl	80094c0 <_free_r>
 800868a:	e7f8      	b.n	800867e <_reclaim_reent+0x3e>
 800868c:	680e      	ldr	r6, [r1, #0]
 800868e:	4620      	mov	r0, r4
 8008690:	f000 ff16 	bl	80094c0 <_free_r>
 8008694:	4631      	mov	r1, r6
 8008696:	e7e1      	b.n	800865c <_reclaim_reent+0x1c>
 8008698:	6961      	ldr	r1, [r4, #20]
 800869a:	b111      	cbz	r1, 80086a2 <_reclaim_reent+0x62>
 800869c:	4620      	mov	r0, r4
 800869e:	f000 ff0f 	bl	80094c0 <_free_r>
 80086a2:	69e1      	ldr	r1, [r4, #28]
 80086a4:	b111      	cbz	r1, 80086ac <_reclaim_reent+0x6c>
 80086a6:	4620      	mov	r0, r4
 80086a8:	f000 ff0a 	bl	80094c0 <_free_r>
 80086ac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80086ae:	b111      	cbz	r1, 80086b6 <_reclaim_reent+0x76>
 80086b0:	4620      	mov	r0, r4
 80086b2:	f000 ff05 	bl	80094c0 <_free_r>
 80086b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80086b8:	b111      	cbz	r1, 80086c0 <_reclaim_reent+0x80>
 80086ba:	4620      	mov	r0, r4
 80086bc:	f000 ff00 	bl	80094c0 <_free_r>
 80086c0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80086c2:	b111      	cbz	r1, 80086ca <_reclaim_reent+0x8a>
 80086c4:	4620      	mov	r0, r4
 80086c6:	f000 fefb 	bl	80094c0 <_free_r>
 80086ca:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80086cc:	b111      	cbz	r1, 80086d4 <_reclaim_reent+0x94>
 80086ce:	4620      	mov	r0, r4
 80086d0:	f000 fef6 	bl	80094c0 <_free_r>
 80086d4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80086d6:	b111      	cbz	r1, 80086de <_reclaim_reent+0x9e>
 80086d8:	4620      	mov	r0, r4
 80086da:	f000 fef1 	bl	80094c0 <_free_r>
 80086de:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80086e0:	b111      	cbz	r1, 80086e8 <_reclaim_reent+0xa8>
 80086e2:	4620      	mov	r0, r4
 80086e4:	f000 feec 	bl	80094c0 <_free_r>
 80086e8:	6a23      	ldr	r3, [r4, #32]
 80086ea:	b11b      	cbz	r3, 80086f4 <_reclaim_reent+0xb4>
 80086ec:	4620      	mov	r0, r4
 80086ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80086f2:	4718      	bx	r3
 80086f4:	bd70      	pop	{r4, r5, r6, pc}
 80086f6:	bf00      	nop
 80086f8:	200004f0 	.word	0x200004f0

080086fc <_lseek_r>:
 80086fc:	b538      	push	{r3, r4, r5, lr}
 80086fe:	4d07      	ldr	r5, [pc, #28]	@ (800871c <_lseek_r+0x20>)
 8008700:	4604      	mov	r4, r0
 8008702:	4608      	mov	r0, r1
 8008704:	4611      	mov	r1, r2
 8008706:	2200      	movs	r2, #0
 8008708:	602a      	str	r2, [r5, #0]
 800870a:	461a      	mov	r2, r3
 800870c:	f7f9 f987 	bl	8001a1e <_lseek>
 8008710:	1c43      	adds	r3, r0, #1
 8008712:	d102      	bne.n	800871a <_lseek_r+0x1e>
 8008714:	682b      	ldr	r3, [r5, #0]
 8008716:	b103      	cbz	r3, 800871a <_lseek_r+0x1e>
 8008718:	6023      	str	r3, [r4, #0]
 800871a:	bd38      	pop	{r3, r4, r5, pc}
 800871c:	200047cc 	.word	0x200047cc

08008720 <_read_r>:
 8008720:	b538      	push	{r3, r4, r5, lr}
 8008722:	4d07      	ldr	r5, [pc, #28]	@ (8008740 <_read_r+0x20>)
 8008724:	4604      	mov	r4, r0
 8008726:	4608      	mov	r0, r1
 8008728:	4611      	mov	r1, r2
 800872a:	2200      	movs	r2, #0
 800872c:	602a      	str	r2, [r5, #0]
 800872e:	461a      	mov	r2, r3
 8008730:	f7f9 f915 	bl	800195e <_read>
 8008734:	1c43      	adds	r3, r0, #1
 8008736:	d102      	bne.n	800873e <_read_r+0x1e>
 8008738:	682b      	ldr	r3, [r5, #0]
 800873a:	b103      	cbz	r3, 800873e <_read_r+0x1e>
 800873c:	6023      	str	r3, [r4, #0]
 800873e:	bd38      	pop	{r3, r4, r5, pc}
 8008740:	200047cc 	.word	0x200047cc

08008744 <_sbrk_r>:
 8008744:	b538      	push	{r3, r4, r5, lr}
 8008746:	4d06      	ldr	r5, [pc, #24]	@ (8008760 <_sbrk_r+0x1c>)
 8008748:	2300      	movs	r3, #0
 800874a:	4604      	mov	r4, r0
 800874c:	4608      	mov	r0, r1
 800874e:	602b      	str	r3, [r5, #0]
 8008750:	f7f9 f972 	bl	8001a38 <_sbrk>
 8008754:	1c43      	adds	r3, r0, #1
 8008756:	d102      	bne.n	800875e <_sbrk_r+0x1a>
 8008758:	682b      	ldr	r3, [r5, #0]
 800875a:	b103      	cbz	r3, 800875e <_sbrk_r+0x1a>
 800875c:	6023      	str	r3, [r4, #0]
 800875e:	bd38      	pop	{r3, r4, r5, pc}
 8008760:	200047cc 	.word	0x200047cc

08008764 <_write_r>:
 8008764:	b538      	push	{r3, r4, r5, lr}
 8008766:	4d07      	ldr	r5, [pc, #28]	@ (8008784 <_write_r+0x20>)
 8008768:	4604      	mov	r4, r0
 800876a:	4608      	mov	r0, r1
 800876c:	4611      	mov	r1, r2
 800876e:	2200      	movs	r2, #0
 8008770:	602a      	str	r2, [r5, #0]
 8008772:	461a      	mov	r2, r3
 8008774:	f7f9 f910 	bl	8001998 <_write>
 8008778:	1c43      	adds	r3, r0, #1
 800877a:	d102      	bne.n	8008782 <_write_r+0x1e>
 800877c:	682b      	ldr	r3, [r5, #0]
 800877e:	b103      	cbz	r3, 8008782 <_write_r+0x1e>
 8008780:	6023      	str	r3, [r4, #0]
 8008782:	bd38      	pop	{r3, r4, r5, pc}
 8008784:	200047cc 	.word	0x200047cc

08008788 <__errno>:
 8008788:	4b01      	ldr	r3, [pc, #4]	@ (8008790 <__errno+0x8>)
 800878a:	6818      	ldr	r0, [r3, #0]
 800878c:	4770      	bx	lr
 800878e:	bf00      	nop
 8008790:	200004f0 	.word	0x200004f0

08008794 <__libc_init_array>:
 8008794:	b570      	push	{r4, r5, r6, lr}
 8008796:	4d0d      	ldr	r5, [pc, #52]	@ (80087cc <__libc_init_array+0x38>)
 8008798:	4c0d      	ldr	r4, [pc, #52]	@ (80087d0 <__libc_init_array+0x3c>)
 800879a:	1b64      	subs	r4, r4, r5
 800879c:	10a4      	asrs	r4, r4, #2
 800879e:	2600      	movs	r6, #0
 80087a0:	42a6      	cmp	r6, r4
 80087a2:	d109      	bne.n	80087b8 <__libc_init_array+0x24>
 80087a4:	4d0b      	ldr	r5, [pc, #44]	@ (80087d4 <__libc_init_array+0x40>)
 80087a6:	4c0c      	ldr	r4, [pc, #48]	@ (80087d8 <__libc_init_array+0x44>)
 80087a8:	f002 fb80 	bl	800aeac <_init>
 80087ac:	1b64      	subs	r4, r4, r5
 80087ae:	10a4      	asrs	r4, r4, #2
 80087b0:	2600      	movs	r6, #0
 80087b2:	42a6      	cmp	r6, r4
 80087b4:	d105      	bne.n	80087c2 <__libc_init_array+0x2e>
 80087b6:	bd70      	pop	{r4, r5, r6, pc}
 80087b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80087bc:	4798      	blx	r3
 80087be:	3601      	adds	r6, #1
 80087c0:	e7ee      	b.n	80087a0 <__libc_init_array+0xc>
 80087c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80087c6:	4798      	blx	r3
 80087c8:	3601      	adds	r6, #1
 80087ca:	e7f2      	b.n	80087b2 <__libc_init_array+0x1e>
 80087cc:	0800b6c0 	.word	0x0800b6c0
 80087d0:	0800b6c0 	.word	0x0800b6c0
 80087d4:	0800b6c0 	.word	0x0800b6c0
 80087d8:	0800b6c4 	.word	0x0800b6c4

080087dc <__retarget_lock_init_recursive>:
 80087dc:	4770      	bx	lr

080087de <__retarget_lock_acquire_recursive>:
 80087de:	4770      	bx	lr

080087e0 <__retarget_lock_release_recursive>:
 80087e0:	4770      	bx	lr

080087e2 <memcpy>:
 80087e2:	440a      	add	r2, r1
 80087e4:	4291      	cmp	r1, r2
 80087e6:	f100 33ff 	add.w	r3, r0, #4294967295
 80087ea:	d100      	bne.n	80087ee <memcpy+0xc>
 80087ec:	4770      	bx	lr
 80087ee:	b510      	push	{r4, lr}
 80087f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087f8:	4291      	cmp	r1, r2
 80087fa:	d1f9      	bne.n	80087f0 <memcpy+0xe>
 80087fc:	bd10      	pop	{r4, pc}
	...

08008800 <nan>:
 8008800:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008808 <nan+0x8>
 8008804:	4770      	bx	lr
 8008806:	bf00      	nop
 8008808:	00000000 	.word	0x00000000
 800880c:	7ff80000 	.word	0x7ff80000

08008810 <quorem>:
 8008810:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008814:	6903      	ldr	r3, [r0, #16]
 8008816:	690c      	ldr	r4, [r1, #16]
 8008818:	42a3      	cmp	r3, r4
 800881a:	4607      	mov	r7, r0
 800881c:	db7e      	blt.n	800891c <quorem+0x10c>
 800881e:	3c01      	subs	r4, #1
 8008820:	f101 0814 	add.w	r8, r1, #20
 8008824:	00a3      	lsls	r3, r4, #2
 8008826:	f100 0514 	add.w	r5, r0, #20
 800882a:	9300      	str	r3, [sp, #0]
 800882c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008830:	9301      	str	r3, [sp, #4]
 8008832:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008836:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800883a:	3301      	adds	r3, #1
 800883c:	429a      	cmp	r2, r3
 800883e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008842:	fbb2 f6f3 	udiv	r6, r2, r3
 8008846:	d32e      	bcc.n	80088a6 <quorem+0x96>
 8008848:	f04f 0a00 	mov.w	sl, #0
 800884c:	46c4      	mov	ip, r8
 800884e:	46ae      	mov	lr, r5
 8008850:	46d3      	mov	fp, sl
 8008852:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008856:	b298      	uxth	r0, r3
 8008858:	fb06 a000 	mla	r0, r6, r0, sl
 800885c:	0c02      	lsrs	r2, r0, #16
 800885e:	0c1b      	lsrs	r3, r3, #16
 8008860:	fb06 2303 	mla	r3, r6, r3, r2
 8008864:	f8de 2000 	ldr.w	r2, [lr]
 8008868:	b280      	uxth	r0, r0
 800886a:	b292      	uxth	r2, r2
 800886c:	1a12      	subs	r2, r2, r0
 800886e:	445a      	add	r2, fp
 8008870:	f8de 0000 	ldr.w	r0, [lr]
 8008874:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008878:	b29b      	uxth	r3, r3
 800887a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800887e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008882:	b292      	uxth	r2, r2
 8008884:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008888:	45e1      	cmp	r9, ip
 800888a:	f84e 2b04 	str.w	r2, [lr], #4
 800888e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008892:	d2de      	bcs.n	8008852 <quorem+0x42>
 8008894:	9b00      	ldr	r3, [sp, #0]
 8008896:	58eb      	ldr	r3, [r5, r3]
 8008898:	b92b      	cbnz	r3, 80088a6 <quorem+0x96>
 800889a:	9b01      	ldr	r3, [sp, #4]
 800889c:	3b04      	subs	r3, #4
 800889e:	429d      	cmp	r5, r3
 80088a0:	461a      	mov	r2, r3
 80088a2:	d32f      	bcc.n	8008904 <quorem+0xf4>
 80088a4:	613c      	str	r4, [r7, #16]
 80088a6:	4638      	mov	r0, r7
 80088a8:	f001 fc5c 	bl	800a164 <__mcmp>
 80088ac:	2800      	cmp	r0, #0
 80088ae:	db25      	blt.n	80088fc <quorem+0xec>
 80088b0:	4629      	mov	r1, r5
 80088b2:	2000      	movs	r0, #0
 80088b4:	f858 2b04 	ldr.w	r2, [r8], #4
 80088b8:	f8d1 c000 	ldr.w	ip, [r1]
 80088bc:	fa1f fe82 	uxth.w	lr, r2
 80088c0:	fa1f f38c 	uxth.w	r3, ip
 80088c4:	eba3 030e 	sub.w	r3, r3, lr
 80088c8:	4403      	add	r3, r0
 80088ca:	0c12      	lsrs	r2, r2, #16
 80088cc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80088d0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80088d4:	b29b      	uxth	r3, r3
 80088d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80088da:	45c1      	cmp	r9, r8
 80088dc:	f841 3b04 	str.w	r3, [r1], #4
 80088e0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80088e4:	d2e6      	bcs.n	80088b4 <quorem+0xa4>
 80088e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80088ee:	b922      	cbnz	r2, 80088fa <quorem+0xea>
 80088f0:	3b04      	subs	r3, #4
 80088f2:	429d      	cmp	r5, r3
 80088f4:	461a      	mov	r2, r3
 80088f6:	d30b      	bcc.n	8008910 <quorem+0x100>
 80088f8:	613c      	str	r4, [r7, #16]
 80088fa:	3601      	adds	r6, #1
 80088fc:	4630      	mov	r0, r6
 80088fe:	b003      	add	sp, #12
 8008900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008904:	6812      	ldr	r2, [r2, #0]
 8008906:	3b04      	subs	r3, #4
 8008908:	2a00      	cmp	r2, #0
 800890a:	d1cb      	bne.n	80088a4 <quorem+0x94>
 800890c:	3c01      	subs	r4, #1
 800890e:	e7c6      	b.n	800889e <quorem+0x8e>
 8008910:	6812      	ldr	r2, [r2, #0]
 8008912:	3b04      	subs	r3, #4
 8008914:	2a00      	cmp	r2, #0
 8008916:	d1ef      	bne.n	80088f8 <quorem+0xe8>
 8008918:	3c01      	subs	r4, #1
 800891a:	e7ea      	b.n	80088f2 <quorem+0xe2>
 800891c:	2000      	movs	r0, #0
 800891e:	e7ee      	b.n	80088fe <quorem+0xee>

08008920 <_dtoa_r>:
 8008920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008924:	69c7      	ldr	r7, [r0, #28]
 8008926:	b097      	sub	sp, #92	@ 0x5c
 8008928:	ed8d 0b04 	vstr	d0, [sp, #16]
 800892c:	ec55 4b10 	vmov	r4, r5, d0
 8008930:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008932:	9107      	str	r1, [sp, #28]
 8008934:	4681      	mov	r9, r0
 8008936:	920c      	str	r2, [sp, #48]	@ 0x30
 8008938:	9311      	str	r3, [sp, #68]	@ 0x44
 800893a:	b97f      	cbnz	r7, 800895c <_dtoa_r+0x3c>
 800893c:	2010      	movs	r0, #16
 800893e:	f7fe f86b 	bl	8006a18 <malloc>
 8008942:	4602      	mov	r2, r0
 8008944:	f8c9 001c 	str.w	r0, [r9, #28]
 8008948:	b920      	cbnz	r0, 8008954 <_dtoa_r+0x34>
 800894a:	4ba9      	ldr	r3, [pc, #676]	@ (8008bf0 <_dtoa_r+0x2d0>)
 800894c:	21ef      	movs	r1, #239	@ 0xef
 800894e:	48a9      	ldr	r0, [pc, #676]	@ (8008bf4 <_dtoa_r+0x2d4>)
 8008950:	f002 f9e6 	bl	800ad20 <__assert_func>
 8008954:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008958:	6007      	str	r7, [r0, #0]
 800895a:	60c7      	str	r7, [r0, #12]
 800895c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008960:	6819      	ldr	r1, [r3, #0]
 8008962:	b159      	cbz	r1, 800897c <_dtoa_r+0x5c>
 8008964:	685a      	ldr	r2, [r3, #4]
 8008966:	604a      	str	r2, [r1, #4]
 8008968:	2301      	movs	r3, #1
 800896a:	4093      	lsls	r3, r2
 800896c:	608b      	str	r3, [r1, #8]
 800896e:	4648      	mov	r0, r9
 8008970:	f001 f97c 	bl	8009c6c <_Bfree>
 8008974:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008978:	2200      	movs	r2, #0
 800897a:	601a      	str	r2, [r3, #0]
 800897c:	1e2b      	subs	r3, r5, #0
 800897e:	bfb9      	ittee	lt
 8008980:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008984:	9305      	strlt	r3, [sp, #20]
 8008986:	2300      	movge	r3, #0
 8008988:	6033      	strge	r3, [r6, #0]
 800898a:	9f05      	ldr	r7, [sp, #20]
 800898c:	4b9a      	ldr	r3, [pc, #616]	@ (8008bf8 <_dtoa_r+0x2d8>)
 800898e:	bfbc      	itt	lt
 8008990:	2201      	movlt	r2, #1
 8008992:	6032      	strlt	r2, [r6, #0]
 8008994:	43bb      	bics	r3, r7
 8008996:	d112      	bne.n	80089be <_dtoa_r+0x9e>
 8008998:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800899a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800899e:	6013      	str	r3, [r2, #0]
 80089a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80089a4:	4323      	orrs	r3, r4
 80089a6:	f000 855a 	beq.w	800945e <_dtoa_r+0xb3e>
 80089aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80089ac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008c0c <_dtoa_r+0x2ec>
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	f000 855c 	beq.w	800946e <_dtoa_r+0xb4e>
 80089b6:	f10a 0303 	add.w	r3, sl, #3
 80089ba:	f000 bd56 	b.w	800946a <_dtoa_r+0xb4a>
 80089be:	ed9d 7b04 	vldr	d7, [sp, #16]
 80089c2:	2200      	movs	r2, #0
 80089c4:	ec51 0b17 	vmov	r0, r1, d7
 80089c8:	2300      	movs	r3, #0
 80089ca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80089ce:	f7f8 f89b 	bl	8000b08 <__aeabi_dcmpeq>
 80089d2:	4680      	mov	r8, r0
 80089d4:	b158      	cbz	r0, 80089ee <_dtoa_r+0xce>
 80089d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80089d8:	2301      	movs	r3, #1
 80089da:	6013      	str	r3, [r2, #0]
 80089dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80089de:	b113      	cbz	r3, 80089e6 <_dtoa_r+0xc6>
 80089e0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80089e2:	4b86      	ldr	r3, [pc, #536]	@ (8008bfc <_dtoa_r+0x2dc>)
 80089e4:	6013      	str	r3, [r2, #0]
 80089e6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008c10 <_dtoa_r+0x2f0>
 80089ea:	f000 bd40 	b.w	800946e <_dtoa_r+0xb4e>
 80089ee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80089f2:	aa14      	add	r2, sp, #80	@ 0x50
 80089f4:	a915      	add	r1, sp, #84	@ 0x54
 80089f6:	4648      	mov	r0, r9
 80089f8:	f001 fcd4 	bl	800a3a4 <__d2b>
 80089fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008a00:	9002      	str	r0, [sp, #8]
 8008a02:	2e00      	cmp	r6, #0
 8008a04:	d078      	beq.n	8008af8 <_dtoa_r+0x1d8>
 8008a06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a08:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008a0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008a14:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008a18:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008a1c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008a20:	4619      	mov	r1, r3
 8008a22:	2200      	movs	r2, #0
 8008a24:	4b76      	ldr	r3, [pc, #472]	@ (8008c00 <_dtoa_r+0x2e0>)
 8008a26:	f7f7 fc4f 	bl	80002c8 <__aeabi_dsub>
 8008a2a:	a36b      	add	r3, pc, #428	@ (adr r3, 8008bd8 <_dtoa_r+0x2b8>)
 8008a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a30:	f7f7 fe02 	bl	8000638 <__aeabi_dmul>
 8008a34:	a36a      	add	r3, pc, #424	@ (adr r3, 8008be0 <_dtoa_r+0x2c0>)
 8008a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a3a:	f7f7 fc47 	bl	80002cc <__adddf3>
 8008a3e:	4604      	mov	r4, r0
 8008a40:	4630      	mov	r0, r6
 8008a42:	460d      	mov	r5, r1
 8008a44:	f7f7 fd8e 	bl	8000564 <__aeabi_i2d>
 8008a48:	a367      	add	r3, pc, #412	@ (adr r3, 8008be8 <_dtoa_r+0x2c8>)
 8008a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a4e:	f7f7 fdf3 	bl	8000638 <__aeabi_dmul>
 8008a52:	4602      	mov	r2, r0
 8008a54:	460b      	mov	r3, r1
 8008a56:	4620      	mov	r0, r4
 8008a58:	4629      	mov	r1, r5
 8008a5a:	f7f7 fc37 	bl	80002cc <__adddf3>
 8008a5e:	4604      	mov	r4, r0
 8008a60:	460d      	mov	r5, r1
 8008a62:	f7f8 f899 	bl	8000b98 <__aeabi_d2iz>
 8008a66:	2200      	movs	r2, #0
 8008a68:	4607      	mov	r7, r0
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	4620      	mov	r0, r4
 8008a6e:	4629      	mov	r1, r5
 8008a70:	f7f8 f854 	bl	8000b1c <__aeabi_dcmplt>
 8008a74:	b140      	cbz	r0, 8008a88 <_dtoa_r+0x168>
 8008a76:	4638      	mov	r0, r7
 8008a78:	f7f7 fd74 	bl	8000564 <__aeabi_i2d>
 8008a7c:	4622      	mov	r2, r4
 8008a7e:	462b      	mov	r3, r5
 8008a80:	f7f8 f842 	bl	8000b08 <__aeabi_dcmpeq>
 8008a84:	b900      	cbnz	r0, 8008a88 <_dtoa_r+0x168>
 8008a86:	3f01      	subs	r7, #1
 8008a88:	2f16      	cmp	r7, #22
 8008a8a:	d852      	bhi.n	8008b32 <_dtoa_r+0x212>
 8008a8c:	4b5d      	ldr	r3, [pc, #372]	@ (8008c04 <_dtoa_r+0x2e4>)
 8008a8e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008a9a:	f7f8 f83f 	bl	8000b1c <__aeabi_dcmplt>
 8008a9e:	2800      	cmp	r0, #0
 8008aa0:	d049      	beq.n	8008b36 <_dtoa_r+0x216>
 8008aa2:	3f01      	subs	r7, #1
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	9310      	str	r3, [sp, #64]	@ 0x40
 8008aa8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008aaa:	1b9b      	subs	r3, r3, r6
 8008aac:	1e5a      	subs	r2, r3, #1
 8008aae:	bf45      	ittet	mi
 8008ab0:	f1c3 0301 	rsbmi	r3, r3, #1
 8008ab4:	9300      	strmi	r3, [sp, #0]
 8008ab6:	2300      	movpl	r3, #0
 8008ab8:	2300      	movmi	r3, #0
 8008aba:	9206      	str	r2, [sp, #24]
 8008abc:	bf54      	ite	pl
 8008abe:	9300      	strpl	r3, [sp, #0]
 8008ac0:	9306      	strmi	r3, [sp, #24]
 8008ac2:	2f00      	cmp	r7, #0
 8008ac4:	db39      	blt.n	8008b3a <_dtoa_r+0x21a>
 8008ac6:	9b06      	ldr	r3, [sp, #24]
 8008ac8:	970d      	str	r7, [sp, #52]	@ 0x34
 8008aca:	443b      	add	r3, r7
 8008acc:	9306      	str	r3, [sp, #24]
 8008ace:	2300      	movs	r3, #0
 8008ad0:	9308      	str	r3, [sp, #32]
 8008ad2:	9b07      	ldr	r3, [sp, #28]
 8008ad4:	2b09      	cmp	r3, #9
 8008ad6:	d863      	bhi.n	8008ba0 <_dtoa_r+0x280>
 8008ad8:	2b05      	cmp	r3, #5
 8008ada:	bfc4      	itt	gt
 8008adc:	3b04      	subgt	r3, #4
 8008ade:	9307      	strgt	r3, [sp, #28]
 8008ae0:	9b07      	ldr	r3, [sp, #28]
 8008ae2:	f1a3 0302 	sub.w	r3, r3, #2
 8008ae6:	bfcc      	ite	gt
 8008ae8:	2400      	movgt	r4, #0
 8008aea:	2401      	movle	r4, #1
 8008aec:	2b03      	cmp	r3, #3
 8008aee:	d863      	bhi.n	8008bb8 <_dtoa_r+0x298>
 8008af0:	e8df f003 	tbb	[pc, r3]
 8008af4:	2b375452 	.word	0x2b375452
 8008af8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008afc:	441e      	add	r6, r3
 8008afe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008b02:	2b20      	cmp	r3, #32
 8008b04:	bfc1      	itttt	gt
 8008b06:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008b0a:	409f      	lslgt	r7, r3
 8008b0c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008b10:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008b14:	bfd6      	itet	le
 8008b16:	f1c3 0320 	rsble	r3, r3, #32
 8008b1a:	ea47 0003 	orrgt.w	r0, r7, r3
 8008b1e:	fa04 f003 	lslle.w	r0, r4, r3
 8008b22:	f7f7 fd0f 	bl	8000544 <__aeabi_ui2d>
 8008b26:	2201      	movs	r2, #1
 8008b28:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008b2c:	3e01      	subs	r6, #1
 8008b2e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008b30:	e776      	b.n	8008a20 <_dtoa_r+0x100>
 8008b32:	2301      	movs	r3, #1
 8008b34:	e7b7      	b.n	8008aa6 <_dtoa_r+0x186>
 8008b36:	9010      	str	r0, [sp, #64]	@ 0x40
 8008b38:	e7b6      	b.n	8008aa8 <_dtoa_r+0x188>
 8008b3a:	9b00      	ldr	r3, [sp, #0]
 8008b3c:	1bdb      	subs	r3, r3, r7
 8008b3e:	9300      	str	r3, [sp, #0]
 8008b40:	427b      	negs	r3, r7
 8008b42:	9308      	str	r3, [sp, #32]
 8008b44:	2300      	movs	r3, #0
 8008b46:	930d      	str	r3, [sp, #52]	@ 0x34
 8008b48:	e7c3      	b.n	8008ad2 <_dtoa_r+0x1b2>
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b50:	eb07 0b03 	add.w	fp, r7, r3
 8008b54:	f10b 0301 	add.w	r3, fp, #1
 8008b58:	2b01      	cmp	r3, #1
 8008b5a:	9303      	str	r3, [sp, #12]
 8008b5c:	bfb8      	it	lt
 8008b5e:	2301      	movlt	r3, #1
 8008b60:	e006      	b.n	8008b70 <_dtoa_r+0x250>
 8008b62:	2301      	movs	r3, #1
 8008b64:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	dd28      	ble.n	8008bbe <_dtoa_r+0x29e>
 8008b6c:	469b      	mov	fp, r3
 8008b6e:	9303      	str	r3, [sp, #12]
 8008b70:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008b74:	2100      	movs	r1, #0
 8008b76:	2204      	movs	r2, #4
 8008b78:	f102 0514 	add.w	r5, r2, #20
 8008b7c:	429d      	cmp	r5, r3
 8008b7e:	d926      	bls.n	8008bce <_dtoa_r+0x2ae>
 8008b80:	6041      	str	r1, [r0, #4]
 8008b82:	4648      	mov	r0, r9
 8008b84:	f001 f832 	bl	8009bec <_Balloc>
 8008b88:	4682      	mov	sl, r0
 8008b8a:	2800      	cmp	r0, #0
 8008b8c:	d142      	bne.n	8008c14 <_dtoa_r+0x2f4>
 8008b8e:	4b1e      	ldr	r3, [pc, #120]	@ (8008c08 <_dtoa_r+0x2e8>)
 8008b90:	4602      	mov	r2, r0
 8008b92:	f240 11af 	movw	r1, #431	@ 0x1af
 8008b96:	e6da      	b.n	800894e <_dtoa_r+0x2e>
 8008b98:	2300      	movs	r3, #0
 8008b9a:	e7e3      	b.n	8008b64 <_dtoa_r+0x244>
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	e7d5      	b.n	8008b4c <_dtoa_r+0x22c>
 8008ba0:	2401      	movs	r4, #1
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	9307      	str	r3, [sp, #28]
 8008ba6:	9409      	str	r4, [sp, #36]	@ 0x24
 8008ba8:	f04f 3bff 	mov.w	fp, #4294967295
 8008bac:	2200      	movs	r2, #0
 8008bae:	f8cd b00c 	str.w	fp, [sp, #12]
 8008bb2:	2312      	movs	r3, #18
 8008bb4:	920c      	str	r2, [sp, #48]	@ 0x30
 8008bb6:	e7db      	b.n	8008b70 <_dtoa_r+0x250>
 8008bb8:	2301      	movs	r3, #1
 8008bba:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bbc:	e7f4      	b.n	8008ba8 <_dtoa_r+0x288>
 8008bbe:	f04f 0b01 	mov.w	fp, #1
 8008bc2:	f8cd b00c 	str.w	fp, [sp, #12]
 8008bc6:	465b      	mov	r3, fp
 8008bc8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008bcc:	e7d0      	b.n	8008b70 <_dtoa_r+0x250>
 8008bce:	3101      	adds	r1, #1
 8008bd0:	0052      	lsls	r2, r2, #1
 8008bd2:	e7d1      	b.n	8008b78 <_dtoa_r+0x258>
 8008bd4:	f3af 8000 	nop.w
 8008bd8:	636f4361 	.word	0x636f4361
 8008bdc:	3fd287a7 	.word	0x3fd287a7
 8008be0:	8b60c8b3 	.word	0x8b60c8b3
 8008be4:	3fc68a28 	.word	0x3fc68a28
 8008be8:	509f79fb 	.word	0x509f79fb
 8008bec:	3fd34413 	.word	0x3fd34413
 8008bf0:	0800b2db 	.word	0x0800b2db
 8008bf4:	0800b2f2 	.word	0x0800b2f2
 8008bf8:	7ff00000 	.word	0x7ff00000
 8008bfc:	0800b2a3 	.word	0x0800b2a3
 8008c00:	3ff80000 	.word	0x3ff80000
 8008c04:	0800b5f0 	.word	0x0800b5f0
 8008c08:	0800b34a 	.word	0x0800b34a
 8008c0c:	0800b2d7 	.word	0x0800b2d7
 8008c10:	0800b2a2 	.word	0x0800b2a2
 8008c14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008c18:	6018      	str	r0, [r3, #0]
 8008c1a:	9b03      	ldr	r3, [sp, #12]
 8008c1c:	2b0e      	cmp	r3, #14
 8008c1e:	f200 80a1 	bhi.w	8008d64 <_dtoa_r+0x444>
 8008c22:	2c00      	cmp	r4, #0
 8008c24:	f000 809e 	beq.w	8008d64 <_dtoa_r+0x444>
 8008c28:	2f00      	cmp	r7, #0
 8008c2a:	dd33      	ble.n	8008c94 <_dtoa_r+0x374>
 8008c2c:	4b9c      	ldr	r3, [pc, #624]	@ (8008ea0 <_dtoa_r+0x580>)
 8008c2e:	f007 020f 	and.w	r2, r7, #15
 8008c32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c36:	ed93 7b00 	vldr	d7, [r3]
 8008c3a:	05f8      	lsls	r0, r7, #23
 8008c3c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008c40:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008c44:	d516      	bpl.n	8008c74 <_dtoa_r+0x354>
 8008c46:	4b97      	ldr	r3, [pc, #604]	@ (8008ea4 <_dtoa_r+0x584>)
 8008c48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008c4c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008c50:	f7f7 fe1c 	bl	800088c <__aeabi_ddiv>
 8008c54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c58:	f004 040f 	and.w	r4, r4, #15
 8008c5c:	2603      	movs	r6, #3
 8008c5e:	4d91      	ldr	r5, [pc, #580]	@ (8008ea4 <_dtoa_r+0x584>)
 8008c60:	b954      	cbnz	r4, 8008c78 <_dtoa_r+0x358>
 8008c62:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008c66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c6a:	f7f7 fe0f 	bl	800088c <__aeabi_ddiv>
 8008c6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c72:	e028      	b.n	8008cc6 <_dtoa_r+0x3a6>
 8008c74:	2602      	movs	r6, #2
 8008c76:	e7f2      	b.n	8008c5e <_dtoa_r+0x33e>
 8008c78:	07e1      	lsls	r1, r4, #31
 8008c7a:	d508      	bpl.n	8008c8e <_dtoa_r+0x36e>
 8008c7c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008c80:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008c84:	f7f7 fcd8 	bl	8000638 <__aeabi_dmul>
 8008c88:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008c8c:	3601      	adds	r6, #1
 8008c8e:	1064      	asrs	r4, r4, #1
 8008c90:	3508      	adds	r5, #8
 8008c92:	e7e5      	b.n	8008c60 <_dtoa_r+0x340>
 8008c94:	f000 80af 	beq.w	8008df6 <_dtoa_r+0x4d6>
 8008c98:	427c      	negs	r4, r7
 8008c9a:	4b81      	ldr	r3, [pc, #516]	@ (8008ea0 <_dtoa_r+0x580>)
 8008c9c:	4d81      	ldr	r5, [pc, #516]	@ (8008ea4 <_dtoa_r+0x584>)
 8008c9e:	f004 020f 	and.w	r2, r4, #15
 8008ca2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008caa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008cae:	f7f7 fcc3 	bl	8000638 <__aeabi_dmul>
 8008cb2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008cb6:	1124      	asrs	r4, r4, #4
 8008cb8:	2300      	movs	r3, #0
 8008cba:	2602      	movs	r6, #2
 8008cbc:	2c00      	cmp	r4, #0
 8008cbe:	f040 808f 	bne.w	8008de0 <_dtoa_r+0x4c0>
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d1d3      	bne.n	8008c6e <_dtoa_r+0x34e>
 8008cc6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008cc8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	f000 8094 	beq.w	8008dfa <_dtoa_r+0x4da>
 8008cd2:	4b75      	ldr	r3, [pc, #468]	@ (8008ea8 <_dtoa_r+0x588>)
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	4620      	mov	r0, r4
 8008cd8:	4629      	mov	r1, r5
 8008cda:	f7f7 ff1f 	bl	8000b1c <__aeabi_dcmplt>
 8008cde:	2800      	cmp	r0, #0
 8008ce0:	f000 808b 	beq.w	8008dfa <_dtoa_r+0x4da>
 8008ce4:	9b03      	ldr	r3, [sp, #12]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	f000 8087 	beq.w	8008dfa <_dtoa_r+0x4da>
 8008cec:	f1bb 0f00 	cmp.w	fp, #0
 8008cf0:	dd34      	ble.n	8008d5c <_dtoa_r+0x43c>
 8008cf2:	4620      	mov	r0, r4
 8008cf4:	4b6d      	ldr	r3, [pc, #436]	@ (8008eac <_dtoa_r+0x58c>)
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	4629      	mov	r1, r5
 8008cfa:	f7f7 fc9d 	bl	8000638 <__aeabi_dmul>
 8008cfe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d02:	f107 38ff 	add.w	r8, r7, #4294967295
 8008d06:	3601      	adds	r6, #1
 8008d08:	465c      	mov	r4, fp
 8008d0a:	4630      	mov	r0, r6
 8008d0c:	f7f7 fc2a 	bl	8000564 <__aeabi_i2d>
 8008d10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d14:	f7f7 fc90 	bl	8000638 <__aeabi_dmul>
 8008d18:	4b65      	ldr	r3, [pc, #404]	@ (8008eb0 <_dtoa_r+0x590>)
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	f7f7 fad6 	bl	80002cc <__adddf3>
 8008d20:	4605      	mov	r5, r0
 8008d22:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008d26:	2c00      	cmp	r4, #0
 8008d28:	d16a      	bne.n	8008e00 <_dtoa_r+0x4e0>
 8008d2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d2e:	4b61      	ldr	r3, [pc, #388]	@ (8008eb4 <_dtoa_r+0x594>)
 8008d30:	2200      	movs	r2, #0
 8008d32:	f7f7 fac9 	bl	80002c8 <__aeabi_dsub>
 8008d36:	4602      	mov	r2, r0
 8008d38:	460b      	mov	r3, r1
 8008d3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008d3e:	462a      	mov	r2, r5
 8008d40:	4633      	mov	r3, r6
 8008d42:	f7f7 ff09 	bl	8000b58 <__aeabi_dcmpgt>
 8008d46:	2800      	cmp	r0, #0
 8008d48:	f040 8298 	bne.w	800927c <_dtoa_r+0x95c>
 8008d4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d50:	462a      	mov	r2, r5
 8008d52:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008d56:	f7f7 fee1 	bl	8000b1c <__aeabi_dcmplt>
 8008d5a:	bb38      	cbnz	r0, 8008dac <_dtoa_r+0x48c>
 8008d5c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008d60:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008d64:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	f2c0 8157 	blt.w	800901a <_dtoa_r+0x6fa>
 8008d6c:	2f0e      	cmp	r7, #14
 8008d6e:	f300 8154 	bgt.w	800901a <_dtoa_r+0x6fa>
 8008d72:	4b4b      	ldr	r3, [pc, #300]	@ (8008ea0 <_dtoa_r+0x580>)
 8008d74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008d78:	ed93 7b00 	vldr	d7, [r3]
 8008d7c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	ed8d 7b00 	vstr	d7, [sp]
 8008d84:	f280 80e5 	bge.w	8008f52 <_dtoa_r+0x632>
 8008d88:	9b03      	ldr	r3, [sp, #12]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	f300 80e1 	bgt.w	8008f52 <_dtoa_r+0x632>
 8008d90:	d10c      	bne.n	8008dac <_dtoa_r+0x48c>
 8008d92:	4b48      	ldr	r3, [pc, #288]	@ (8008eb4 <_dtoa_r+0x594>)
 8008d94:	2200      	movs	r2, #0
 8008d96:	ec51 0b17 	vmov	r0, r1, d7
 8008d9a:	f7f7 fc4d 	bl	8000638 <__aeabi_dmul>
 8008d9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008da2:	f7f7 fecf 	bl	8000b44 <__aeabi_dcmpge>
 8008da6:	2800      	cmp	r0, #0
 8008da8:	f000 8266 	beq.w	8009278 <_dtoa_r+0x958>
 8008dac:	2400      	movs	r4, #0
 8008dae:	4625      	mov	r5, r4
 8008db0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008db2:	4656      	mov	r6, sl
 8008db4:	ea6f 0803 	mvn.w	r8, r3
 8008db8:	2700      	movs	r7, #0
 8008dba:	4621      	mov	r1, r4
 8008dbc:	4648      	mov	r0, r9
 8008dbe:	f000 ff55 	bl	8009c6c <_Bfree>
 8008dc2:	2d00      	cmp	r5, #0
 8008dc4:	f000 80bd 	beq.w	8008f42 <_dtoa_r+0x622>
 8008dc8:	b12f      	cbz	r7, 8008dd6 <_dtoa_r+0x4b6>
 8008dca:	42af      	cmp	r7, r5
 8008dcc:	d003      	beq.n	8008dd6 <_dtoa_r+0x4b6>
 8008dce:	4639      	mov	r1, r7
 8008dd0:	4648      	mov	r0, r9
 8008dd2:	f000 ff4b 	bl	8009c6c <_Bfree>
 8008dd6:	4629      	mov	r1, r5
 8008dd8:	4648      	mov	r0, r9
 8008dda:	f000 ff47 	bl	8009c6c <_Bfree>
 8008dde:	e0b0      	b.n	8008f42 <_dtoa_r+0x622>
 8008de0:	07e2      	lsls	r2, r4, #31
 8008de2:	d505      	bpl.n	8008df0 <_dtoa_r+0x4d0>
 8008de4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008de8:	f7f7 fc26 	bl	8000638 <__aeabi_dmul>
 8008dec:	3601      	adds	r6, #1
 8008dee:	2301      	movs	r3, #1
 8008df0:	1064      	asrs	r4, r4, #1
 8008df2:	3508      	adds	r5, #8
 8008df4:	e762      	b.n	8008cbc <_dtoa_r+0x39c>
 8008df6:	2602      	movs	r6, #2
 8008df8:	e765      	b.n	8008cc6 <_dtoa_r+0x3a6>
 8008dfa:	9c03      	ldr	r4, [sp, #12]
 8008dfc:	46b8      	mov	r8, r7
 8008dfe:	e784      	b.n	8008d0a <_dtoa_r+0x3ea>
 8008e00:	4b27      	ldr	r3, [pc, #156]	@ (8008ea0 <_dtoa_r+0x580>)
 8008e02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008e04:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008e08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008e0c:	4454      	add	r4, sl
 8008e0e:	2900      	cmp	r1, #0
 8008e10:	d054      	beq.n	8008ebc <_dtoa_r+0x59c>
 8008e12:	4929      	ldr	r1, [pc, #164]	@ (8008eb8 <_dtoa_r+0x598>)
 8008e14:	2000      	movs	r0, #0
 8008e16:	f7f7 fd39 	bl	800088c <__aeabi_ddiv>
 8008e1a:	4633      	mov	r3, r6
 8008e1c:	462a      	mov	r2, r5
 8008e1e:	f7f7 fa53 	bl	80002c8 <__aeabi_dsub>
 8008e22:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008e26:	4656      	mov	r6, sl
 8008e28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e2c:	f7f7 feb4 	bl	8000b98 <__aeabi_d2iz>
 8008e30:	4605      	mov	r5, r0
 8008e32:	f7f7 fb97 	bl	8000564 <__aeabi_i2d>
 8008e36:	4602      	mov	r2, r0
 8008e38:	460b      	mov	r3, r1
 8008e3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e3e:	f7f7 fa43 	bl	80002c8 <__aeabi_dsub>
 8008e42:	3530      	adds	r5, #48	@ 0x30
 8008e44:	4602      	mov	r2, r0
 8008e46:	460b      	mov	r3, r1
 8008e48:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008e4c:	f806 5b01 	strb.w	r5, [r6], #1
 8008e50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008e54:	f7f7 fe62 	bl	8000b1c <__aeabi_dcmplt>
 8008e58:	2800      	cmp	r0, #0
 8008e5a:	d172      	bne.n	8008f42 <_dtoa_r+0x622>
 8008e5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e60:	4911      	ldr	r1, [pc, #68]	@ (8008ea8 <_dtoa_r+0x588>)
 8008e62:	2000      	movs	r0, #0
 8008e64:	f7f7 fa30 	bl	80002c8 <__aeabi_dsub>
 8008e68:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008e6c:	f7f7 fe56 	bl	8000b1c <__aeabi_dcmplt>
 8008e70:	2800      	cmp	r0, #0
 8008e72:	f040 80b4 	bne.w	8008fde <_dtoa_r+0x6be>
 8008e76:	42a6      	cmp	r6, r4
 8008e78:	f43f af70 	beq.w	8008d5c <_dtoa_r+0x43c>
 8008e7c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008e80:	4b0a      	ldr	r3, [pc, #40]	@ (8008eac <_dtoa_r+0x58c>)
 8008e82:	2200      	movs	r2, #0
 8008e84:	f7f7 fbd8 	bl	8000638 <__aeabi_dmul>
 8008e88:	4b08      	ldr	r3, [pc, #32]	@ (8008eac <_dtoa_r+0x58c>)
 8008e8a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008e8e:	2200      	movs	r2, #0
 8008e90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e94:	f7f7 fbd0 	bl	8000638 <__aeabi_dmul>
 8008e98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008e9c:	e7c4      	b.n	8008e28 <_dtoa_r+0x508>
 8008e9e:	bf00      	nop
 8008ea0:	0800b5f0 	.word	0x0800b5f0
 8008ea4:	0800b5c8 	.word	0x0800b5c8
 8008ea8:	3ff00000 	.word	0x3ff00000
 8008eac:	40240000 	.word	0x40240000
 8008eb0:	401c0000 	.word	0x401c0000
 8008eb4:	40140000 	.word	0x40140000
 8008eb8:	3fe00000 	.word	0x3fe00000
 8008ebc:	4631      	mov	r1, r6
 8008ebe:	4628      	mov	r0, r5
 8008ec0:	f7f7 fbba 	bl	8000638 <__aeabi_dmul>
 8008ec4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008ec8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008eca:	4656      	mov	r6, sl
 8008ecc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ed0:	f7f7 fe62 	bl	8000b98 <__aeabi_d2iz>
 8008ed4:	4605      	mov	r5, r0
 8008ed6:	f7f7 fb45 	bl	8000564 <__aeabi_i2d>
 8008eda:	4602      	mov	r2, r0
 8008edc:	460b      	mov	r3, r1
 8008ede:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ee2:	f7f7 f9f1 	bl	80002c8 <__aeabi_dsub>
 8008ee6:	3530      	adds	r5, #48	@ 0x30
 8008ee8:	f806 5b01 	strb.w	r5, [r6], #1
 8008eec:	4602      	mov	r2, r0
 8008eee:	460b      	mov	r3, r1
 8008ef0:	42a6      	cmp	r6, r4
 8008ef2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008ef6:	f04f 0200 	mov.w	r2, #0
 8008efa:	d124      	bne.n	8008f46 <_dtoa_r+0x626>
 8008efc:	4baf      	ldr	r3, [pc, #700]	@ (80091bc <_dtoa_r+0x89c>)
 8008efe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008f02:	f7f7 f9e3 	bl	80002cc <__adddf3>
 8008f06:	4602      	mov	r2, r0
 8008f08:	460b      	mov	r3, r1
 8008f0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f0e:	f7f7 fe23 	bl	8000b58 <__aeabi_dcmpgt>
 8008f12:	2800      	cmp	r0, #0
 8008f14:	d163      	bne.n	8008fde <_dtoa_r+0x6be>
 8008f16:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008f1a:	49a8      	ldr	r1, [pc, #672]	@ (80091bc <_dtoa_r+0x89c>)
 8008f1c:	2000      	movs	r0, #0
 8008f1e:	f7f7 f9d3 	bl	80002c8 <__aeabi_dsub>
 8008f22:	4602      	mov	r2, r0
 8008f24:	460b      	mov	r3, r1
 8008f26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f2a:	f7f7 fdf7 	bl	8000b1c <__aeabi_dcmplt>
 8008f2e:	2800      	cmp	r0, #0
 8008f30:	f43f af14 	beq.w	8008d5c <_dtoa_r+0x43c>
 8008f34:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008f36:	1e73      	subs	r3, r6, #1
 8008f38:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008f3a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008f3e:	2b30      	cmp	r3, #48	@ 0x30
 8008f40:	d0f8      	beq.n	8008f34 <_dtoa_r+0x614>
 8008f42:	4647      	mov	r7, r8
 8008f44:	e03b      	b.n	8008fbe <_dtoa_r+0x69e>
 8008f46:	4b9e      	ldr	r3, [pc, #632]	@ (80091c0 <_dtoa_r+0x8a0>)
 8008f48:	f7f7 fb76 	bl	8000638 <__aeabi_dmul>
 8008f4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f50:	e7bc      	b.n	8008ecc <_dtoa_r+0x5ac>
 8008f52:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008f56:	4656      	mov	r6, sl
 8008f58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f5c:	4620      	mov	r0, r4
 8008f5e:	4629      	mov	r1, r5
 8008f60:	f7f7 fc94 	bl	800088c <__aeabi_ddiv>
 8008f64:	f7f7 fe18 	bl	8000b98 <__aeabi_d2iz>
 8008f68:	4680      	mov	r8, r0
 8008f6a:	f7f7 fafb 	bl	8000564 <__aeabi_i2d>
 8008f6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f72:	f7f7 fb61 	bl	8000638 <__aeabi_dmul>
 8008f76:	4602      	mov	r2, r0
 8008f78:	460b      	mov	r3, r1
 8008f7a:	4620      	mov	r0, r4
 8008f7c:	4629      	mov	r1, r5
 8008f7e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008f82:	f7f7 f9a1 	bl	80002c8 <__aeabi_dsub>
 8008f86:	f806 4b01 	strb.w	r4, [r6], #1
 8008f8a:	9d03      	ldr	r5, [sp, #12]
 8008f8c:	eba6 040a 	sub.w	r4, r6, sl
 8008f90:	42a5      	cmp	r5, r4
 8008f92:	4602      	mov	r2, r0
 8008f94:	460b      	mov	r3, r1
 8008f96:	d133      	bne.n	8009000 <_dtoa_r+0x6e0>
 8008f98:	f7f7 f998 	bl	80002cc <__adddf3>
 8008f9c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fa0:	4604      	mov	r4, r0
 8008fa2:	460d      	mov	r5, r1
 8008fa4:	f7f7 fdd8 	bl	8000b58 <__aeabi_dcmpgt>
 8008fa8:	b9c0      	cbnz	r0, 8008fdc <_dtoa_r+0x6bc>
 8008faa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fae:	4620      	mov	r0, r4
 8008fb0:	4629      	mov	r1, r5
 8008fb2:	f7f7 fda9 	bl	8000b08 <__aeabi_dcmpeq>
 8008fb6:	b110      	cbz	r0, 8008fbe <_dtoa_r+0x69e>
 8008fb8:	f018 0f01 	tst.w	r8, #1
 8008fbc:	d10e      	bne.n	8008fdc <_dtoa_r+0x6bc>
 8008fbe:	9902      	ldr	r1, [sp, #8]
 8008fc0:	4648      	mov	r0, r9
 8008fc2:	f000 fe53 	bl	8009c6c <_Bfree>
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	7033      	strb	r3, [r6, #0]
 8008fca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008fcc:	3701      	adds	r7, #1
 8008fce:	601f      	str	r7, [r3, #0]
 8008fd0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	f000 824b 	beq.w	800946e <_dtoa_r+0xb4e>
 8008fd8:	601e      	str	r6, [r3, #0]
 8008fda:	e248      	b.n	800946e <_dtoa_r+0xb4e>
 8008fdc:	46b8      	mov	r8, r7
 8008fde:	4633      	mov	r3, r6
 8008fe0:	461e      	mov	r6, r3
 8008fe2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008fe6:	2a39      	cmp	r2, #57	@ 0x39
 8008fe8:	d106      	bne.n	8008ff8 <_dtoa_r+0x6d8>
 8008fea:	459a      	cmp	sl, r3
 8008fec:	d1f8      	bne.n	8008fe0 <_dtoa_r+0x6c0>
 8008fee:	2230      	movs	r2, #48	@ 0x30
 8008ff0:	f108 0801 	add.w	r8, r8, #1
 8008ff4:	f88a 2000 	strb.w	r2, [sl]
 8008ff8:	781a      	ldrb	r2, [r3, #0]
 8008ffa:	3201      	adds	r2, #1
 8008ffc:	701a      	strb	r2, [r3, #0]
 8008ffe:	e7a0      	b.n	8008f42 <_dtoa_r+0x622>
 8009000:	4b6f      	ldr	r3, [pc, #444]	@ (80091c0 <_dtoa_r+0x8a0>)
 8009002:	2200      	movs	r2, #0
 8009004:	f7f7 fb18 	bl	8000638 <__aeabi_dmul>
 8009008:	2200      	movs	r2, #0
 800900a:	2300      	movs	r3, #0
 800900c:	4604      	mov	r4, r0
 800900e:	460d      	mov	r5, r1
 8009010:	f7f7 fd7a 	bl	8000b08 <__aeabi_dcmpeq>
 8009014:	2800      	cmp	r0, #0
 8009016:	d09f      	beq.n	8008f58 <_dtoa_r+0x638>
 8009018:	e7d1      	b.n	8008fbe <_dtoa_r+0x69e>
 800901a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800901c:	2a00      	cmp	r2, #0
 800901e:	f000 80ea 	beq.w	80091f6 <_dtoa_r+0x8d6>
 8009022:	9a07      	ldr	r2, [sp, #28]
 8009024:	2a01      	cmp	r2, #1
 8009026:	f300 80cd 	bgt.w	80091c4 <_dtoa_r+0x8a4>
 800902a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800902c:	2a00      	cmp	r2, #0
 800902e:	f000 80c1 	beq.w	80091b4 <_dtoa_r+0x894>
 8009032:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009036:	9c08      	ldr	r4, [sp, #32]
 8009038:	9e00      	ldr	r6, [sp, #0]
 800903a:	9a00      	ldr	r2, [sp, #0]
 800903c:	441a      	add	r2, r3
 800903e:	9200      	str	r2, [sp, #0]
 8009040:	9a06      	ldr	r2, [sp, #24]
 8009042:	2101      	movs	r1, #1
 8009044:	441a      	add	r2, r3
 8009046:	4648      	mov	r0, r9
 8009048:	9206      	str	r2, [sp, #24]
 800904a:	f000 ff0d 	bl	8009e68 <__i2b>
 800904e:	4605      	mov	r5, r0
 8009050:	b166      	cbz	r6, 800906c <_dtoa_r+0x74c>
 8009052:	9b06      	ldr	r3, [sp, #24]
 8009054:	2b00      	cmp	r3, #0
 8009056:	dd09      	ble.n	800906c <_dtoa_r+0x74c>
 8009058:	42b3      	cmp	r3, r6
 800905a:	9a00      	ldr	r2, [sp, #0]
 800905c:	bfa8      	it	ge
 800905e:	4633      	movge	r3, r6
 8009060:	1ad2      	subs	r2, r2, r3
 8009062:	9200      	str	r2, [sp, #0]
 8009064:	9a06      	ldr	r2, [sp, #24]
 8009066:	1af6      	subs	r6, r6, r3
 8009068:	1ad3      	subs	r3, r2, r3
 800906a:	9306      	str	r3, [sp, #24]
 800906c:	9b08      	ldr	r3, [sp, #32]
 800906e:	b30b      	cbz	r3, 80090b4 <_dtoa_r+0x794>
 8009070:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009072:	2b00      	cmp	r3, #0
 8009074:	f000 80c6 	beq.w	8009204 <_dtoa_r+0x8e4>
 8009078:	2c00      	cmp	r4, #0
 800907a:	f000 80c0 	beq.w	80091fe <_dtoa_r+0x8de>
 800907e:	4629      	mov	r1, r5
 8009080:	4622      	mov	r2, r4
 8009082:	4648      	mov	r0, r9
 8009084:	f000 ffa8 	bl	8009fd8 <__pow5mult>
 8009088:	9a02      	ldr	r2, [sp, #8]
 800908a:	4601      	mov	r1, r0
 800908c:	4605      	mov	r5, r0
 800908e:	4648      	mov	r0, r9
 8009090:	f000 ff00 	bl	8009e94 <__multiply>
 8009094:	9902      	ldr	r1, [sp, #8]
 8009096:	4680      	mov	r8, r0
 8009098:	4648      	mov	r0, r9
 800909a:	f000 fde7 	bl	8009c6c <_Bfree>
 800909e:	9b08      	ldr	r3, [sp, #32]
 80090a0:	1b1b      	subs	r3, r3, r4
 80090a2:	9308      	str	r3, [sp, #32]
 80090a4:	f000 80b1 	beq.w	800920a <_dtoa_r+0x8ea>
 80090a8:	9a08      	ldr	r2, [sp, #32]
 80090aa:	4641      	mov	r1, r8
 80090ac:	4648      	mov	r0, r9
 80090ae:	f000 ff93 	bl	8009fd8 <__pow5mult>
 80090b2:	9002      	str	r0, [sp, #8]
 80090b4:	2101      	movs	r1, #1
 80090b6:	4648      	mov	r0, r9
 80090b8:	f000 fed6 	bl	8009e68 <__i2b>
 80090bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80090be:	4604      	mov	r4, r0
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	f000 81d8 	beq.w	8009476 <_dtoa_r+0xb56>
 80090c6:	461a      	mov	r2, r3
 80090c8:	4601      	mov	r1, r0
 80090ca:	4648      	mov	r0, r9
 80090cc:	f000 ff84 	bl	8009fd8 <__pow5mult>
 80090d0:	9b07      	ldr	r3, [sp, #28]
 80090d2:	2b01      	cmp	r3, #1
 80090d4:	4604      	mov	r4, r0
 80090d6:	f300 809f 	bgt.w	8009218 <_dtoa_r+0x8f8>
 80090da:	9b04      	ldr	r3, [sp, #16]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	f040 8097 	bne.w	8009210 <_dtoa_r+0x8f0>
 80090e2:	9b05      	ldr	r3, [sp, #20]
 80090e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	f040 8093 	bne.w	8009214 <_dtoa_r+0x8f4>
 80090ee:	9b05      	ldr	r3, [sp, #20]
 80090f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80090f4:	0d1b      	lsrs	r3, r3, #20
 80090f6:	051b      	lsls	r3, r3, #20
 80090f8:	b133      	cbz	r3, 8009108 <_dtoa_r+0x7e8>
 80090fa:	9b00      	ldr	r3, [sp, #0]
 80090fc:	3301      	adds	r3, #1
 80090fe:	9300      	str	r3, [sp, #0]
 8009100:	9b06      	ldr	r3, [sp, #24]
 8009102:	3301      	adds	r3, #1
 8009104:	9306      	str	r3, [sp, #24]
 8009106:	2301      	movs	r3, #1
 8009108:	9308      	str	r3, [sp, #32]
 800910a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800910c:	2b00      	cmp	r3, #0
 800910e:	f000 81b8 	beq.w	8009482 <_dtoa_r+0xb62>
 8009112:	6923      	ldr	r3, [r4, #16]
 8009114:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009118:	6918      	ldr	r0, [r3, #16]
 800911a:	f000 fe59 	bl	8009dd0 <__hi0bits>
 800911e:	f1c0 0020 	rsb	r0, r0, #32
 8009122:	9b06      	ldr	r3, [sp, #24]
 8009124:	4418      	add	r0, r3
 8009126:	f010 001f 	ands.w	r0, r0, #31
 800912a:	f000 8082 	beq.w	8009232 <_dtoa_r+0x912>
 800912e:	f1c0 0320 	rsb	r3, r0, #32
 8009132:	2b04      	cmp	r3, #4
 8009134:	dd73      	ble.n	800921e <_dtoa_r+0x8fe>
 8009136:	9b00      	ldr	r3, [sp, #0]
 8009138:	f1c0 001c 	rsb	r0, r0, #28
 800913c:	4403      	add	r3, r0
 800913e:	9300      	str	r3, [sp, #0]
 8009140:	9b06      	ldr	r3, [sp, #24]
 8009142:	4403      	add	r3, r0
 8009144:	4406      	add	r6, r0
 8009146:	9306      	str	r3, [sp, #24]
 8009148:	9b00      	ldr	r3, [sp, #0]
 800914a:	2b00      	cmp	r3, #0
 800914c:	dd05      	ble.n	800915a <_dtoa_r+0x83a>
 800914e:	9902      	ldr	r1, [sp, #8]
 8009150:	461a      	mov	r2, r3
 8009152:	4648      	mov	r0, r9
 8009154:	f000 ff9a 	bl	800a08c <__lshift>
 8009158:	9002      	str	r0, [sp, #8]
 800915a:	9b06      	ldr	r3, [sp, #24]
 800915c:	2b00      	cmp	r3, #0
 800915e:	dd05      	ble.n	800916c <_dtoa_r+0x84c>
 8009160:	4621      	mov	r1, r4
 8009162:	461a      	mov	r2, r3
 8009164:	4648      	mov	r0, r9
 8009166:	f000 ff91 	bl	800a08c <__lshift>
 800916a:	4604      	mov	r4, r0
 800916c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800916e:	2b00      	cmp	r3, #0
 8009170:	d061      	beq.n	8009236 <_dtoa_r+0x916>
 8009172:	9802      	ldr	r0, [sp, #8]
 8009174:	4621      	mov	r1, r4
 8009176:	f000 fff5 	bl	800a164 <__mcmp>
 800917a:	2800      	cmp	r0, #0
 800917c:	da5b      	bge.n	8009236 <_dtoa_r+0x916>
 800917e:	2300      	movs	r3, #0
 8009180:	9902      	ldr	r1, [sp, #8]
 8009182:	220a      	movs	r2, #10
 8009184:	4648      	mov	r0, r9
 8009186:	f000 fd93 	bl	8009cb0 <__multadd>
 800918a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800918c:	9002      	str	r0, [sp, #8]
 800918e:	f107 38ff 	add.w	r8, r7, #4294967295
 8009192:	2b00      	cmp	r3, #0
 8009194:	f000 8177 	beq.w	8009486 <_dtoa_r+0xb66>
 8009198:	4629      	mov	r1, r5
 800919a:	2300      	movs	r3, #0
 800919c:	220a      	movs	r2, #10
 800919e:	4648      	mov	r0, r9
 80091a0:	f000 fd86 	bl	8009cb0 <__multadd>
 80091a4:	f1bb 0f00 	cmp.w	fp, #0
 80091a8:	4605      	mov	r5, r0
 80091aa:	dc6f      	bgt.n	800928c <_dtoa_r+0x96c>
 80091ac:	9b07      	ldr	r3, [sp, #28]
 80091ae:	2b02      	cmp	r3, #2
 80091b0:	dc49      	bgt.n	8009246 <_dtoa_r+0x926>
 80091b2:	e06b      	b.n	800928c <_dtoa_r+0x96c>
 80091b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80091b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80091ba:	e73c      	b.n	8009036 <_dtoa_r+0x716>
 80091bc:	3fe00000 	.word	0x3fe00000
 80091c0:	40240000 	.word	0x40240000
 80091c4:	9b03      	ldr	r3, [sp, #12]
 80091c6:	1e5c      	subs	r4, r3, #1
 80091c8:	9b08      	ldr	r3, [sp, #32]
 80091ca:	42a3      	cmp	r3, r4
 80091cc:	db09      	blt.n	80091e2 <_dtoa_r+0x8c2>
 80091ce:	1b1c      	subs	r4, r3, r4
 80091d0:	9b03      	ldr	r3, [sp, #12]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	f6bf af30 	bge.w	8009038 <_dtoa_r+0x718>
 80091d8:	9b00      	ldr	r3, [sp, #0]
 80091da:	9a03      	ldr	r2, [sp, #12]
 80091dc:	1a9e      	subs	r6, r3, r2
 80091de:	2300      	movs	r3, #0
 80091e0:	e72b      	b.n	800903a <_dtoa_r+0x71a>
 80091e2:	9b08      	ldr	r3, [sp, #32]
 80091e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80091e6:	9408      	str	r4, [sp, #32]
 80091e8:	1ae3      	subs	r3, r4, r3
 80091ea:	441a      	add	r2, r3
 80091ec:	9e00      	ldr	r6, [sp, #0]
 80091ee:	9b03      	ldr	r3, [sp, #12]
 80091f0:	920d      	str	r2, [sp, #52]	@ 0x34
 80091f2:	2400      	movs	r4, #0
 80091f4:	e721      	b.n	800903a <_dtoa_r+0x71a>
 80091f6:	9c08      	ldr	r4, [sp, #32]
 80091f8:	9e00      	ldr	r6, [sp, #0]
 80091fa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80091fc:	e728      	b.n	8009050 <_dtoa_r+0x730>
 80091fe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009202:	e751      	b.n	80090a8 <_dtoa_r+0x788>
 8009204:	9a08      	ldr	r2, [sp, #32]
 8009206:	9902      	ldr	r1, [sp, #8]
 8009208:	e750      	b.n	80090ac <_dtoa_r+0x78c>
 800920a:	f8cd 8008 	str.w	r8, [sp, #8]
 800920e:	e751      	b.n	80090b4 <_dtoa_r+0x794>
 8009210:	2300      	movs	r3, #0
 8009212:	e779      	b.n	8009108 <_dtoa_r+0x7e8>
 8009214:	9b04      	ldr	r3, [sp, #16]
 8009216:	e777      	b.n	8009108 <_dtoa_r+0x7e8>
 8009218:	2300      	movs	r3, #0
 800921a:	9308      	str	r3, [sp, #32]
 800921c:	e779      	b.n	8009112 <_dtoa_r+0x7f2>
 800921e:	d093      	beq.n	8009148 <_dtoa_r+0x828>
 8009220:	9a00      	ldr	r2, [sp, #0]
 8009222:	331c      	adds	r3, #28
 8009224:	441a      	add	r2, r3
 8009226:	9200      	str	r2, [sp, #0]
 8009228:	9a06      	ldr	r2, [sp, #24]
 800922a:	441a      	add	r2, r3
 800922c:	441e      	add	r6, r3
 800922e:	9206      	str	r2, [sp, #24]
 8009230:	e78a      	b.n	8009148 <_dtoa_r+0x828>
 8009232:	4603      	mov	r3, r0
 8009234:	e7f4      	b.n	8009220 <_dtoa_r+0x900>
 8009236:	9b03      	ldr	r3, [sp, #12]
 8009238:	2b00      	cmp	r3, #0
 800923a:	46b8      	mov	r8, r7
 800923c:	dc20      	bgt.n	8009280 <_dtoa_r+0x960>
 800923e:	469b      	mov	fp, r3
 8009240:	9b07      	ldr	r3, [sp, #28]
 8009242:	2b02      	cmp	r3, #2
 8009244:	dd1e      	ble.n	8009284 <_dtoa_r+0x964>
 8009246:	f1bb 0f00 	cmp.w	fp, #0
 800924a:	f47f adb1 	bne.w	8008db0 <_dtoa_r+0x490>
 800924e:	4621      	mov	r1, r4
 8009250:	465b      	mov	r3, fp
 8009252:	2205      	movs	r2, #5
 8009254:	4648      	mov	r0, r9
 8009256:	f000 fd2b 	bl	8009cb0 <__multadd>
 800925a:	4601      	mov	r1, r0
 800925c:	4604      	mov	r4, r0
 800925e:	9802      	ldr	r0, [sp, #8]
 8009260:	f000 ff80 	bl	800a164 <__mcmp>
 8009264:	2800      	cmp	r0, #0
 8009266:	f77f ada3 	ble.w	8008db0 <_dtoa_r+0x490>
 800926a:	4656      	mov	r6, sl
 800926c:	2331      	movs	r3, #49	@ 0x31
 800926e:	f806 3b01 	strb.w	r3, [r6], #1
 8009272:	f108 0801 	add.w	r8, r8, #1
 8009276:	e59f      	b.n	8008db8 <_dtoa_r+0x498>
 8009278:	9c03      	ldr	r4, [sp, #12]
 800927a:	46b8      	mov	r8, r7
 800927c:	4625      	mov	r5, r4
 800927e:	e7f4      	b.n	800926a <_dtoa_r+0x94a>
 8009280:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009284:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009286:	2b00      	cmp	r3, #0
 8009288:	f000 8101 	beq.w	800948e <_dtoa_r+0xb6e>
 800928c:	2e00      	cmp	r6, #0
 800928e:	dd05      	ble.n	800929c <_dtoa_r+0x97c>
 8009290:	4629      	mov	r1, r5
 8009292:	4632      	mov	r2, r6
 8009294:	4648      	mov	r0, r9
 8009296:	f000 fef9 	bl	800a08c <__lshift>
 800929a:	4605      	mov	r5, r0
 800929c:	9b08      	ldr	r3, [sp, #32]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d05c      	beq.n	800935c <_dtoa_r+0xa3c>
 80092a2:	6869      	ldr	r1, [r5, #4]
 80092a4:	4648      	mov	r0, r9
 80092a6:	f000 fca1 	bl	8009bec <_Balloc>
 80092aa:	4606      	mov	r6, r0
 80092ac:	b928      	cbnz	r0, 80092ba <_dtoa_r+0x99a>
 80092ae:	4b82      	ldr	r3, [pc, #520]	@ (80094b8 <_dtoa_r+0xb98>)
 80092b0:	4602      	mov	r2, r0
 80092b2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80092b6:	f7ff bb4a 	b.w	800894e <_dtoa_r+0x2e>
 80092ba:	692a      	ldr	r2, [r5, #16]
 80092bc:	3202      	adds	r2, #2
 80092be:	0092      	lsls	r2, r2, #2
 80092c0:	f105 010c 	add.w	r1, r5, #12
 80092c4:	300c      	adds	r0, #12
 80092c6:	f7ff fa8c 	bl	80087e2 <memcpy>
 80092ca:	2201      	movs	r2, #1
 80092cc:	4631      	mov	r1, r6
 80092ce:	4648      	mov	r0, r9
 80092d0:	f000 fedc 	bl	800a08c <__lshift>
 80092d4:	f10a 0301 	add.w	r3, sl, #1
 80092d8:	9300      	str	r3, [sp, #0]
 80092da:	eb0a 030b 	add.w	r3, sl, fp
 80092de:	9308      	str	r3, [sp, #32]
 80092e0:	9b04      	ldr	r3, [sp, #16]
 80092e2:	f003 0301 	and.w	r3, r3, #1
 80092e6:	462f      	mov	r7, r5
 80092e8:	9306      	str	r3, [sp, #24]
 80092ea:	4605      	mov	r5, r0
 80092ec:	9b00      	ldr	r3, [sp, #0]
 80092ee:	9802      	ldr	r0, [sp, #8]
 80092f0:	4621      	mov	r1, r4
 80092f2:	f103 3bff 	add.w	fp, r3, #4294967295
 80092f6:	f7ff fa8b 	bl	8008810 <quorem>
 80092fa:	4603      	mov	r3, r0
 80092fc:	3330      	adds	r3, #48	@ 0x30
 80092fe:	9003      	str	r0, [sp, #12]
 8009300:	4639      	mov	r1, r7
 8009302:	9802      	ldr	r0, [sp, #8]
 8009304:	9309      	str	r3, [sp, #36]	@ 0x24
 8009306:	f000 ff2d 	bl	800a164 <__mcmp>
 800930a:	462a      	mov	r2, r5
 800930c:	9004      	str	r0, [sp, #16]
 800930e:	4621      	mov	r1, r4
 8009310:	4648      	mov	r0, r9
 8009312:	f000 ff43 	bl	800a19c <__mdiff>
 8009316:	68c2      	ldr	r2, [r0, #12]
 8009318:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800931a:	4606      	mov	r6, r0
 800931c:	bb02      	cbnz	r2, 8009360 <_dtoa_r+0xa40>
 800931e:	4601      	mov	r1, r0
 8009320:	9802      	ldr	r0, [sp, #8]
 8009322:	f000 ff1f 	bl	800a164 <__mcmp>
 8009326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009328:	4602      	mov	r2, r0
 800932a:	4631      	mov	r1, r6
 800932c:	4648      	mov	r0, r9
 800932e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009330:	9309      	str	r3, [sp, #36]	@ 0x24
 8009332:	f000 fc9b 	bl	8009c6c <_Bfree>
 8009336:	9b07      	ldr	r3, [sp, #28]
 8009338:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800933a:	9e00      	ldr	r6, [sp, #0]
 800933c:	ea42 0103 	orr.w	r1, r2, r3
 8009340:	9b06      	ldr	r3, [sp, #24]
 8009342:	4319      	orrs	r1, r3
 8009344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009346:	d10d      	bne.n	8009364 <_dtoa_r+0xa44>
 8009348:	2b39      	cmp	r3, #57	@ 0x39
 800934a:	d027      	beq.n	800939c <_dtoa_r+0xa7c>
 800934c:	9a04      	ldr	r2, [sp, #16]
 800934e:	2a00      	cmp	r2, #0
 8009350:	dd01      	ble.n	8009356 <_dtoa_r+0xa36>
 8009352:	9b03      	ldr	r3, [sp, #12]
 8009354:	3331      	adds	r3, #49	@ 0x31
 8009356:	f88b 3000 	strb.w	r3, [fp]
 800935a:	e52e      	b.n	8008dba <_dtoa_r+0x49a>
 800935c:	4628      	mov	r0, r5
 800935e:	e7b9      	b.n	80092d4 <_dtoa_r+0x9b4>
 8009360:	2201      	movs	r2, #1
 8009362:	e7e2      	b.n	800932a <_dtoa_r+0xa0a>
 8009364:	9904      	ldr	r1, [sp, #16]
 8009366:	2900      	cmp	r1, #0
 8009368:	db04      	blt.n	8009374 <_dtoa_r+0xa54>
 800936a:	9807      	ldr	r0, [sp, #28]
 800936c:	4301      	orrs	r1, r0
 800936e:	9806      	ldr	r0, [sp, #24]
 8009370:	4301      	orrs	r1, r0
 8009372:	d120      	bne.n	80093b6 <_dtoa_r+0xa96>
 8009374:	2a00      	cmp	r2, #0
 8009376:	ddee      	ble.n	8009356 <_dtoa_r+0xa36>
 8009378:	9902      	ldr	r1, [sp, #8]
 800937a:	9300      	str	r3, [sp, #0]
 800937c:	2201      	movs	r2, #1
 800937e:	4648      	mov	r0, r9
 8009380:	f000 fe84 	bl	800a08c <__lshift>
 8009384:	4621      	mov	r1, r4
 8009386:	9002      	str	r0, [sp, #8]
 8009388:	f000 feec 	bl	800a164 <__mcmp>
 800938c:	2800      	cmp	r0, #0
 800938e:	9b00      	ldr	r3, [sp, #0]
 8009390:	dc02      	bgt.n	8009398 <_dtoa_r+0xa78>
 8009392:	d1e0      	bne.n	8009356 <_dtoa_r+0xa36>
 8009394:	07da      	lsls	r2, r3, #31
 8009396:	d5de      	bpl.n	8009356 <_dtoa_r+0xa36>
 8009398:	2b39      	cmp	r3, #57	@ 0x39
 800939a:	d1da      	bne.n	8009352 <_dtoa_r+0xa32>
 800939c:	2339      	movs	r3, #57	@ 0x39
 800939e:	f88b 3000 	strb.w	r3, [fp]
 80093a2:	4633      	mov	r3, r6
 80093a4:	461e      	mov	r6, r3
 80093a6:	3b01      	subs	r3, #1
 80093a8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80093ac:	2a39      	cmp	r2, #57	@ 0x39
 80093ae:	d04e      	beq.n	800944e <_dtoa_r+0xb2e>
 80093b0:	3201      	adds	r2, #1
 80093b2:	701a      	strb	r2, [r3, #0]
 80093b4:	e501      	b.n	8008dba <_dtoa_r+0x49a>
 80093b6:	2a00      	cmp	r2, #0
 80093b8:	dd03      	ble.n	80093c2 <_dtoa_r+0xaa2>
 80093ba:	2b39      	cmp	r3, #57	@ 0x39
 80093bc:	d0ee      	beq.n	800939c <_dtoa_r+0xa7c>
 80093be:	3301      	adds	r3, #1
 80093c0:	e7c9      	b.n	8009356 <_dtoa_r+0xa36>
 80093c2:	9a00      	ldr	r2, [sp, #0]
 80093c4:	9908      	ldr	r1, [sp, #32]
 80093c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80093ca:	428a      	cmp	r2, r1
 80093cc:	d028      	beq.n	8009420 <_dtoa_r+0xb00>
 80093ce:	9902      	ldr	r1, [sp, #8]
 80093d0:	2300      	movs	r3, #0
 80093d2:	220a      	movs	r2, #10
 80093d4:	4648      	mov	r0, r9
 80093d6:	f000 fc6b 	bl	8009cb0 <__multadd>
 80093da:	42af      	cmp	r7, r5
 80093dc:	9002      	str	r0, [sp, #8]
 80093de:	f04f 0300 	mov.w	r3, #0
 80093e2:	f04f 020a 	mov.w	r2, #10
 80093e6:	4639      	mov	r1, r7
 80093e8:	4648      	mov	r0, r9
 80093ea:	d107      	bne.n	80093fc <_dtoa_r+0xadc>
 80093ec:	f000 fc60 	bl	8009cb0 <__multadd>
 80093f0:	4607      	mov	r7, r0
 80093f2:	4605      	mov	r5, r0
 80093f4:	9b00      	ldr	r3, [sp, #0]
 80093f6:	3301      	adds	r3, #1
 80093f8:	9300      	str	r3, [sp, #0]
 80093fa:	e777      	b.n	80092ec <_dtoa_r+0x9cc>
 80093fc:	f000 fc58 	bl	8009cb0 <__multadd>
 8009400:	4629      	mov	r1, r5
 8009402:	4607      	mov	r7, r0
 8009404:	2300      	movs	r3, #0
 8009406:	220a      	movs	r2, #10
 8009408:	4648      	mov	r0, r9
 800940a:	f000 fc51 	bl	8009cb0 <__multadd>
 800940e:	4605      	mov	r5, r0
 8009410:	e7f0      	b.n	80093f4 <_dtoa_r+0xad4>
 8009412:	f1bb 0f00 	cmp.w	fp, #0
 8009416:	bfcc      	ite	gt
 8009418:	465e      	movgt	r6, fp
 800941a:	2601      	movle	r6, #1
 800941c:	4456      	add	r6, sl
 800941e:	2700      	movs	r7, #0
 8009420:	9902      	ldr	r1, [sp, #8]
 8009422:	9300      	str	r3, [sp, #0]
 8009424:	2201      	movs	r2, #1
 8009426:	4648      	mov	r0, r9
 8009428:	f000 fe30 	bl	800a08c <__lshift>
 800942c:	4621      	mov	r1, r4
 800942e:	9002      	str	r0, [sp, #8]
 8009430:	f000 fe98 	bl	800a164 <__mcmp>
 8009434:	2800      	cmp	r0, #0
 8009436:	dcb4      	bgt.n	80093a2 <_dtoa_r+0xa82>
 8009438:	d102      	bne.n	8009440 <_dtoa_r+0xb20>
 800943a:	9b00      	ldr	r3, [sp, #0]
 800943c:	07db      	lsls	r3, r3, #31
 800943e:	d4b0      	bmi.n	80093a2 <_dtoa_r+0xa82>
 8009440:	4633      	mov	r3, r6
 8009442:	461e      	mov	r6, r3
 8009444:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009448:	2a30      	cmp	r2, #48	@ 0x30
 800944a:	d0fa      	beq.n	8009442 <_dtoa_r+0xb22>
 800944c:	e4b5      	b.n	8008dba <_dtoa_r+0x49a>
 800944e:	459a      	cmp	sl, r3
 8009450:	d1a8      	bne.n	80093a4 <_dtoa_r+0xa84>
 8009452:	2331      	movs	r3, #49	@ 0x31
 8009454:	f108 0801 	add.w	r8, r8, #1
 8009458:	f88a 3000 	strb.w	r3, [sl]
 800945c:	e4ad      	b.n	8008dba <_dtoa_r+0x49a>
 800945e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009460:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80094bc <_dtoa_r+0xb9c>
 8009464:	b11b      	cbz	r3, 800946e <_dtoa_r+0xb4e>
 8009466:	f10a 0308 	add.w	r3, sl, #8
 800946a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800946c:	6013      	str	r3, [r2, #0]
 800946e:	4650      	mov	r0, sl
 8009470:	b017      	add	sp, #92	@ 0x5c
 8009472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009476:	9b07      	ldr	r3, [sp, #28]
 8009478:	2b01      	cmp	r3, #1
 800947a:	f77f ae2e 	ble.w	80090da <_dtoa_r+0x7ba>
 800947e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009480:	9308      	str	r3, [sp, #32]
 8009482:	2001      	movs	r0, #1
 8009484:	e64d      	b.n	8009122 <_dtoa_r+0x802>
 8009486:	f1bb 0f00 	cmp.w	fp, #0
 800948a:	f77f aed9 	ble.w	8009240 <_dtoa_r+0x920>
 800948e:	4656      	mov	r6, sl
 8009490:	9802      	ldr	r0, [sp, #8]
 8009492:	4621      	mov	r1, r4
 8009494:	f7ff f9bc 	bl	8008810 <quorem>
 8009498:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800949c:	f806 3b01 	strb.w	r3, [r6], #1
 80094a0:	eba6 020a 	sub.w	r2, r6, sl
 80094a4:	4593      	cmp	fp, r2
 80094a6:	ddb4      	ble.n	8009412 <_dtoa_r+0xaf2>
 80094a8:	9902      	ldr	r1, [sp, #8]
 80094aa:	2300      	movs	r3, #0
 80094ac:	220a      	movs	r2, #10
 80094ae:	4648      	mov	r0, r9
 80094b0:	f000 fbfe 	bl	8009cb0 <__multadd>
 80094b4:	9002      	str	r0, [sp, #8]
 80094b6:	e7eb      	b.n	8009490 <_dtoa_r+0xb70>
 80094b8:	0800b34a 	.word	0x0800b34a
 80094bc:	0800b2ce 	.word	0x0800b2ce

080094c0 <_free_r>:
 80094c0:	b538      	push	{r3, r4, r5, lr}
 80094c2:	4605      	mov	r5, r0
 80094c4:	2900      	cmp	r1, #0
 80094c6:	d041      	beq.n	800954c <_free_r+0x8c>
 80094c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094cc:	1f0c      	subs	r4, r1, #4
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	bfb8      	it	lt
 80094d2:	18e4      	addlt	r4, r4, r3
 80094d4:	f7fd fb52 	bl	8006b7c <__malloc_lock>
 80094d8:	4a1d      	ldr	r2, [pc, #116]	@ (8009550 <_free_r+0x90>)
 80094da:	6813      	ldr	r3, [r2, #0]
 80094dc:	b933      	cbnz	r3, 80094ec <_free_r+0x2c>
 80094de:	6063      	str	r3, [r4, #4]
 80094e0:	6014      	str	r4, [r2, #0]
 80094e2:	4628      	mov	r0, r5
 80094e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094e8:	f7fd bb4e 	b.w	8006b88 <__malloc_unlock>
 80094ec:	42a3      	cmp	r3, r4
 80094ee:	d908      	bls.n	8009502 <_free_r+0x42>
 80094f0:	6820      	ldr	r0, [r4, #0]
 80094f2:	1821      	adds	r1, r4, r0
 80094f4:	428b      	cmp	r3, r1
 80094f6:	bf01      	itttt	eq
 80094f8:	6819      	ldreq	r1, [r3, #0]
 80094fa:	685b      	ldreq	r3, [r3, #4]
 80094fc:	1809      	addeq	r1, r1, r0
 80094fe:	6021      	streq	r1, [r4, #0]
 8009500:	e7ed      	b.n	80094de <_free_r+0x1e>
 8009502:	461a      	mov	r2, r3
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	b10b      	cbz	r3, 800950c <_free_r+0x4c>
 8009508:	42a3      	cmp	r3, r4
 800950a:	d9fa      	bls.n	8009502 <_free_r+0x42>
 800950c:	6811      	ldr	r1, [r2, #0]
 800950e:	1850      	adds	r0, r2, r1
 8009510:	42a0      	cmp	r0, r4
 8009512:	d10b      	bne.n	800952c <_free_r+0x6c>
 8009514:	6820      	ldr	r0, [r4, #0]
 8009516:	4401      	add	r1, r0
 8009518:	1850      	adds	r0, r2, r1
 800951a:	4283      	cmp	r3, r0
 800951c:	6011      	str	r1, [r2, #0]
 800951e:	d1e0      	bne.n	80094e2 <_free_r+0x22>
 8009520:	6818      	ldr	r0, [r3, #0]
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	6053      	str	r3, [r2, #4]
 8009526:	4408      	add	r0, r1
 8009528:	6010      	str	r0, [r2, #0]
 800952a:	e7da      	b.n	80094e2 <_free_r+0x22>
 800952c:	d902      	bls.n	8009534 <_free_r+0x74>
 800952e:	230c      	movs	r3, #12
 8009530:	602b      	str	r3, [r5, #0]
 8009532:	e7d6      	b.n	80094e2 <_free_r+0x22>
 8009534:	6820      	ldr	r0, [r4, #0]
 8009536:	1821      	adds	r1, r4, r0
 8009538:	428b      	cmp	r3, r1
 800953a:	bf04      	itt	eq
 800953c:	6819      	ldreq	r1, [r3, #0]
 800953e:	685b      	ldreq	r3, [r3, #4]
 8009540:	6063      	str	r3, [r4, #4]
 8009542:	bf04      	itt	eq
 8009544:	1809      	addeq	r1, r1, r0
 8009546:	6021      	streq	r1, [r4, #0]
 8009548:	6054      	str	r4, [r2, #4]
 800954a:	e7ca      	b.n	80094e2 <_free_r+0x22>
 800954c:	bd38      	pop	{r3, r4, r5, pc}
 800954e:	bf00      	nop
 8009550:	2000468c 	.word	0x2000468c

08009554 <rshift>:
 8009554:	6903      	ldr	r3, [r0, #16]
 8009556:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800955a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800955e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009562:	f100 0414 	add.w	r4, r0, #20
 8009566:	dd45      	ble.n	80095f4 <rshift+0xa0>
 8009568:	f011 011f 	ands.w	r1, r1, #31
 800956c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009570:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009574:	d10c      	bne.n	8009590 <rshift+0x3c>
 8009576:	f100 0710 	add.w	r7, r0, #16
 800957a:	4629      	mov	r1, r5
 800957c:	42b1      	cmp	r1, r6
 800957e:	d334      	bcc.n	80095ea <rshift+0x96>
 8009580:	1a9b      	subs	r3, r3, r2
 8009582:	009b      	lsls	r3, r3, #2
 8009584:	1eea      	subs	r2, r5, #3
 8009586:	4296      	cmp	r6, r2
 8009588:	bf38      	it	cc
 800958a:	2300      	movcc	r3, #0
 800958c:	4423      	add	r3, r4
 800958e:	e015      	b.n	80095bc <rshift+0x68>
 8009590:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009594:	f1c1 0820 	rsb	r8, r1, #32
 8009598:	40cf      	lsrs	r7, r1
 800959a:	f105 0e04 	add.w	lr, r5, #4
 800959e:	46a1      	mov	r9, r4
 80095a0:	4576      	cmp	r6, lr
 80095a2:	46f4      	mov	ip, lr
 80095a4:	d815      	bhi.n	80095d2 <rshift+0x7e>
 80095a6:	1a9a      	subs	r2, r3, r2
 80095a8:	0092      	lsls	r2, r2, #2
 80095aa:	3a04      	subs	r2, #4
 80095ac:	3501      	adds	r5, #1
 80095ae:	42ae      	cmp	r6, r5
 80095b0:	bf38      	it	cc
 80095b2:	2200      	movcc	r2, #0
 80095b4:	18a3      	adds	r3, r4, r2
 80095b6:	50a7      	str	r7, [r4, r2]
 80095b8:	b107      	cbz	r7, 80095bc <rshift+0x68>
 80095ba:	3304      	adds	r3, #4
 80095bc:	1b1a      	subs	r2, r3, r4
 80095be:	42a3      	cmp	r3, r4
 80095c0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80095c4:	bf08      	it	eq
 80095c6:	2300      	moveq	r3, #0
 80095c8:	6102      	str	r2, [r0, #16]
 80095ca:	bf08      	it	eq
 80095cc:	6143      	streq	r3, [r0, #20]
 80095ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80095d2:	f8dc c000 	ldr.w	ip, [ip]
 80095d6:	fa0c fc08 	lsl.w	ip, ip, r8
 80095da:	ea4c 0707 	orr.w	r7, ip, r7
 80095de:	f849 7b04 	str.w	r7, [r9], #4
 80095e2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80095e6:	40cf      	lsrs	r7, r1
 80095e8:	e7da      	b.n	80095a0 <rshift+0x4c>
 80095ea:	f851 cb04 	ldr.w	ip, [r1], #4
 80095ee:	f847 cf04 	str.w	ip, [r7, #4]!
 80095f2:	e7c3      	b.n	800957c <rshift+0x28>
 80095f4:	4623      	mov	r3, r4
 80095f6:	e7e1      	b.n	80095bc <rshift+0x68>

080095f8 <__hexdig_fun>:
 80095f8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80095fc:	2b09      	cmp	r3, #9
 80095fe:	d802      	bhi.n	8009606 <__hexdig_fun+0xe>
 8009600:	3820      	subs	r0, #32
 8009602:	b2c0      	uxtb	r0, r0
 8009604:	4770      	bx	lr
 8009606:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800960a:	2b05      	cmp	r3, #5
 800960c:	d801      	bhi.n	8009612 <__hexdig_fun+0x1a>
 800960e:	3847      	subs	r0, #71	@ 0x47
 8009610:	e7f7      	b.n	8009602 <__hexdig_fun+0xa>
 8009612:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009616:	2b05      	cmp	r3, #5
 8009618:	d801      	bhi.n	800961e <__hexdig_fun+0x26>
 800961a:	3827      	subs	r0, #39	@ 0x27
 800961c:	e7f1      	b.n	8009602 <__hexdig_fun+0xa>
 800961e:	2000      	movs	r0, #0
 8009620:	4770      	bx	lr
	...

08009624 <__gethex>:
 8009624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009628:	b085      	sub	sp, #20
 800962a:	468a      	mov	sl, r1
 800962c:	9302      	str	r3, [sp, #8]
 800962e:	680b      	ldr	r3, [r1, #0]
 8009630:	9001      	str	r0, [sp, #4]
 8009632:	4690      	mov	r8, r2
 8009634:	1c9c      	adds	r4, r3, #2
 8009636:	46a1      	mov	r9, r4
 8009638:	f814 0b01 	ldrb.w	r0, [r4], #1
 800963c:	2830      	cmp	r0, #48	@ 0x30
 800963e:	d0fa      	beq.n	8009636 <__gethex+0x12>
 8009640:	eba9 0303 	sub.w	r3, r9, r3
 8009644:	f1a3 0b02 	sub.w	fp, r3, #2
 8009648:	f7ff ffd6 	bl	80095f8 <__hexdig_fun>
 800964c:	4605      	mov	r5, r0
 800964e:	2800      	cmp	r0, #0
 8009650:	d168      	bne.n	8009724 <__gethex+0x100>
 8009652:	49a0      	ldr	r1, [pc, #640]	@ (80098d4 <__gethex+0x2b0>)
 8009654:	2201      	movs	r2, #1
 8009656:	4648      	mov	r0, r9
 8009658:	f7fe ffcc 	bl	80085f4 <strncmp>
 800965c:	4607      	mov	r7, r0
 800965e:	2800      	cmp	r0, #0
 8009660:	d167      	bne.n	8009732 <__gethex+0x10e>
 8009662:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009666:	4626      	mov	r6, r4
 8009668:	f7ff ffc6 	bl	80095f8 <__hexdig_fun>
 800966c:	2800      	cmp	r0, #0
 800966e:	d062      	beq.n	8009736 <__gethex+0x112>
 8009670:	4623      	mov	r3, r4
 8009672:	7818      	ldrb	r0, [r3, #0]
 8009674:	2830      	cmp	r0, #48	@ 0x30
 8009676:	4699      	mov	r9, r3
 8009678:	f103 0301 	add.w	r3, r3, #1
 800967c:	d0f9      	beq.n	8009672 <__gethex+0x4e>
 800967e:	f7ff ffbb 	bl	80095f8 <__hexdig_fun>
 8009682:	fab0 f580 	clz	r5, r0
 8009686:	096d      	lsrs	r5, r5, #5
 8009688:	f04f 0b01 	mov.w	fp, #1
 800968c:	464a      	mov	r2, r9
 800968e:	4616      	mov	r6, r2
 8009690:	3201      	adds	r2, #1
 8009692:	7830      	ldrb	r0, [r6, #0]
 8009694:	f7ff ffb0 	bl	80095f8 <__hexdig_fun>
 8009698:	2800      	cmp	r0, #0
 800969a:	d1f8      	bne.n	800968e <__gethex+0x6a>
 800969c:	498d      	ldr	r1, [pc, #564]	@ (80098d4 <__gethex+0x2b0>)
 800969e:	2201      	movs	r2, #1
 80096a0:	4630      	mov	r0, r6
 80096a2:	f7fe ffa7 	bl	80085f4 <strncmp>
 80096a6:	2800      	cmp	r0, #0
 80096a8:	d13f      	bne.n	800972a <__gethex+0x106>
 80096aa:	b944      	cbnz	r4, 80096be <__gethex+0x9a>
 80096ac:	1c74      	adds	r4, r6, #1
 80096ae:	4622      	mov	r2, r4
 80096b0:	4616      	mov	r6, r2
 80096b2:	3201      	adds	r2, #1
 80096b4:	7830      	ldrb	r0, [r6, #0]
 80096b6:	f7ff ff9f 	bl	80095f8 <__hexdig_fun>
 80096ba:	2800      	cmp	r0, #0
 80096bc:	d1f8      	bne.n	80096b0 <__gethex+0x8c>
 80096be:	1ba4      	subs	r4, r4, r6
 80096c0:	00a7      	lsls	r7, r4, #2
 80096c2:	7833      	ldrb	r3, [r6, #0]
 80096c4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80096c8:	2b50      	cmp	r3, #80	@ 0x50
 80096ca:	d13e      	bne.n	800974a <__gethex+0x126>
 80096cc:	7873      	ldrb	r3, [r6, #1]
 80096ce:	2b2b      	cmp	r3, #43	@ 0x2b
 80096d0:	d033      	beq.n	800973a <__gethex+0x116>
 80096d2:	2b2d      	cmp	r3, #45	@ 0x2d
 80096d4:	d034      	beq.n	8009740 <__gethex+0x11c>
 80096d6:	1c71      	adds	r1, r6, #1
 80096d8:	2400      	movs	r4, #0
 80096da:	7808      	ldrb	r0, [r1, #0]
 80096dc:	f7ff ff8c 	bl	80095f8 <__hexdig_fun>
 80096e0:	1e43      	subs	r3, r0, #1
 80096e2:	b2db      	uxtb	r3, r3
 80096e4:	2b18      	cmp	r3, #24
 80096e6:	d830      	bhi.n	800974a <__gethex+0x126>
 80096e8:	f1a0 0210 	sub.w	r2, r0, #16
 80096ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80096f0:	f7ff ff82 	bl	80095f8 <__hexdig_fun>
 80096f4:	f100 3cff 	add.w	ip, r0, #4294967295
 80096f8:	fa5f fc8c 	uxtb.w	ip, ip
 80096fc:	f1bc 0f18 	cmp.w	ip, #24
 8009700:	f04f 030a 	mov.w	r3, #10
 8009704:	d91e      	bls.n	8009744 <__gethex+0x120>
 8009706:	b104      	cbz	r4, 800970a <__gethex+0xe6>
 8009708:	4252      	negs	r2, r2
 800970a:	4417      	add	r7, r2
 800970c:	f8ca 1000 	str.w	r1, [sl]
 8009710:	b1ed      	cbz	r5, 800974e <__gethex+0x12a>
 8009712:	f1bb 0f00 	cmp.w	fp, #0
 8009716:	bf0c      	ite	eq
 8009718:	2506      	moveq	r5, #6
 800971a:	2500      	movne	r5, #0
 800971c:	4628      	mov	r0, r5
 800971e:	b005      	add	sp, #20
 8009720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009724:	2500      	movs	r5, #0
 8009726:	462c      	mov	r4, r5
 8009728:	e7b0      	b.n	800968c <__gethex+0x68>
 800972a:	2c00      	cmp	r4, #0
 800972c:	d1c7      	bne.n	80096be <__gethex+0x9a>
 800972e:	4627      	mov	r7, r4
 8009730:	e7c7      	b.n	80096c2 <__gethex+0x9e>
 8009732:	464e      	mov	r6, r9
 8009734:	462f      	mov	r7, r5
 8009736:	2501      	movs	r5, #1
 8009738:	e7c3      	b.n	80096c2 <__gethex+0x9e>
 800973a:	2400      	movs	r4, #0
 800973c:	1cb1      	adds	r1, r6, #2
 800973e:	e7cc      	b.n	80096da <__gethex+0xb6>
 8009740:	2401      	movs	r4, #1
 8009742:	e7fb      	b.n	800973c <__gethex+0x118>
 8009744:	fb03 0002 	mla	r0, r3, r2, r0
 8009748:	e7ce      	b.n	80096e8 <__gethex+0xc4>
 800974a:	4631      	mov	r1, r6
 800974c:	e7de      	b.n	800970c <__gethex+0xe8>
 800974e:	eba6 0309 	sub.w	r3, r6, r9
 8009752:	3b01      	subs	r3, #1
 8009754:	4629      	mov	r1, r5
 8009756:	2b07      	cmp	r3, #7
 8009758:	dc0a      	bgt.n	8009770 <__gethex+0x14c>
 800975a:	9801      	ldr	r0, [sp, #4]
 800975c:	f000 fa46 	bl	8009bec <_Balloc>
 8009760:	4604      	mov	r4, r0
 8009762:	b940      	cbnz	r0, 8009776 <__gethex+0x152>
 8009764:	4b5c      	ldr	r3, [pc, #368]	@ (80098d8 <__gethex+0x2b4>)
 8009766:	4602      	mov	r2, r0
 8009768:	21e4      	movs	r1, #228	@ 0xe4
 800976a:	485c      	ldr	r0, [pc, #368]	@ (80098dc <__gethex+0x2b8>)
 800976c:	f001 fad8 	bl	800ad20 <__assert_func>
 8009770:	3101      	adds	r1, #1
 8009772:	105b      	asrs	r3, r3, #1
 8009774:	e7ef      	b.n	8009756 <__gethex+0x132>
 8009776:	f100 0a14 	add.w	sl, r0, #20
 800977a:	2300      	movs	r3, #0
 800977c:	4655      	mov	r5, sl
 800977e:	469b      	mov	fp, r3
 8009780:	45b1      	cmp	r9, r6
 8009782:	d337      	bcc.n	80097f4 <__gethex+0x1d0>
 8009784:	f845 bb04 	str.w	fp, [r5], #4
 8009788:	eba5 050a 	sub.w	r5, r5, sl
 800978c:	10ad      	asrs	r5, r5, #2
 800978e:	6125      	str	r5, [r4, #16]
 8009790:	4658      	mov	r0, fp
 8009792:	f000 fb1d 	bl	8009dd0 <__hi0bits>
 8009796:	016d      	lsls	r5, r5, #5
 8009798:	f8d8 6000 	ldr.w	r6, [r8]
 800979c:	1a2d      	subs	r5, r5, r0
 800979e:	42b5      	cmp	r5, r6
 80097a0:	dd54      	ble.n	800984c <__gethex+0x228>
 80097a2:	1bad      	subs	r5, r5, r6
 80097a4:	4629      	mov	r1, r5
 80097a6:	4620      	mov	r0, r4
 80097a8:	f000 fea9 	bl	800a4fe <__any_on>
 80097ac:	4681      	mov	r9, r0
 80097ae:	b178      	cbz	r0, 80097d0 <__gethex+0x1ac>
 80097b0:	1e6b      	subs	r3, r5, #1
 80097b2:	1159      	asrs	r1, r3, #5
 80097b4:	f003 021f 	and.w	r2, r3, #31
 80097b8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80097bc:	f04f 0901 	mov.w	r9, #1
 80097c0:	fa09 f202 	lsl.w	r2, r9, r2
 80097c4:	420a      	tst	r2, r1
 80097c6:	d003      	beq.n	80097d0 <__gethex+0x1ac>
 80097c8:	454b      	cmp	r3, r9
 80097ca:	dc36      	bgt.n	800983a <__gethex+0x216>
 80097cc:	f04f 0902 	mov.w	r9, #2
 80097d0:	4629      	mov	r1, r5
 80097d2:	4620      	mov	r0, r4
 80097d4:	f7ff febe 	bl	8009554 <rshift>
 80097d8:	442f      	add	r7, r5
 80097da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80097de:	42bb      	cmp	r3, r7
 80097e0:	da42      	bge.n	8009868 <__gethex+0x244>
 80097e2:	9801      	ldr	r0, [sp, #4]
 80097e4:	4621      	mov	r1, r4
 80097e6:	f000 fa41 	bl	8009c6c <_Bfree>
 80097ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80097ec:	2300      	movs	r3, #0
 80097ee:	6013      	str	r3, [r2, #0]
 80097f0:	25a3      	movs	r5, #163	@ 0xa3
 80097f2:	e793      	b.n	800971c <__gethex+0xf8>
 80097f4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80097f8:	2a2e      	cmp	r2, #46	@ 0x2e
 80097fa:	d012      	beq.n	8009822 <__gethex+0x1fe>
 80097fc:	2b20      	cmp	r3, #32
 80097fe:	d104      	bne.n	800980a <__gethex+0x1e6>
 8009800:	f845 bb04 	str.w	fp, [r5], #4
 8009804:	f04f 0b00 	mov.w	fp, #0
 8009808:	465b      	mov	r3, fp
 800980a:	7830      	ldrb	r0, [r6, #0]
 800980c:	9303      	str	r3, [sp, #12]
 800980e:	f7ff fef3 	bl	80095f8 <__hexdig_fun>
 8009812:	9b03      	ldr	r3, [sp, #12]
 8009814:	f000 000f 	and.w	r0, r0, #15
 8009818:	4098      	lsls	r0, r3
 800981a:	ea4b 0b00 	orr.w	fp, fp, r0
 800981e:	3304      	adds	r3, #4
 8009820:	e7ae      	b.n	8009780 <__gethex+0x15c>
 8009822:	45b1      	cmp	r9, r6
 8009824:	d8ea      	bhi.n	80097fc <__gethex+0x1d8>
 8009826:	492b      	ldr	r1, [pc, #172]	@ (80098d4 <__gethex+0x2b0>)
 8009828:	9303      	str	r3, [sp, #12]
 800982a:	2201      	movs	r2, #1
 800982c:	4630      	mov	r0, r6
 800982e:	f7fe fee1 	bl	80085f4 <strncmp>
 8009832:	9b03      	ldr	r3, [sp, #12]
 8009834:	2800      	cmp	r0, #0
 8009836:	d1e1      	bne.n	80097fc <__gethex+0x1d8>
 8009838:	e7a2      	b.n	8009780 <__gethex+0x15c>
 800983a:	1ea9      	subs	r1, r5, #2
 800983c:	4620      	mov	r0, r4
 800983e:	f000 fe5e 	bl	800a4fe <__any_on>
 8009842:	2800      	cmp	r0, #0
 8009844:	d0c2      	beq.n	80097cc <__gethex+0x1a8>
 8009846:	f04f 0903 	mov.w	r9, #3
 800984a:	e7c1      	b.n	80097d0 <__gethex+0x1ac>
 800984c:	da09      	bge.n	8009862 <__gethex+0x23e>
 800984e:	1b75      	subs	r5, r6, r5
 8009850:	4621      	mov	r1, r4
 8009852:	9801      	ldr	r0, [sp, #4]
 8009854:	462a      	mov	r2, r5
 8009856:	f000 fc19 	bl	800a08c <__lshift>
 800985a:	1b7f      	subs	r7, r7, r5
 800985c:	4604      	mov	r4, r0
 800985e:	f100 0a14 	add.w	sl, r0, #20
 8009862:	f04f 0900 	mov.w	r9, #0
 8009866:	e7b8      	b.n	80097da <__gethex+0x1b6>
 8009868:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800986c:	42bd      	cmp	r5, r7
 800986e:	dd6f      	ble.n	8009950 <__gethex+0x32c>
 8009870:	1bed      	subs	r5, r5, r7
 8009872:	42ae      	cmp	r6, r5
 8009874:	dc34      	bgt.n	80098e0 <__gethex+0x2bc>
 8009876:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800987a:	2b02      	cmp	r3, #2
 800987c:	d022      	beq.n	80098c4 <__gethex+0x2a0>
 800987e:	2b03      	cmp	r3, #3
 8009880:	d024      	beq.n	80098cc <__gethex+0x2a8>
 8009882:	2b01      	cmp	r3, #1
 8009884:	d115      	bne.n	80098b2 <__gethex+0x28e>
 8009886:	42ae      	cmp	r6, r5
 8009888:	d113      	bne.n	80098b2 <__gethex+0x28e>
 800988a:	2e01      	cmp	r6, #1
 800988c:	d10b      	bne.n	80098a6 <__gethex+0x282>
 800988e:	9a02      	ldr	r2, [sp, #8]
 8009890:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009894:	6013      	str	r3, [r2, #0]
 8009896:	2301      	movs	r3, #1
 8009898:	6123      	str	r3, [r4, #16]
 800989a:	f8ca 3000 	str.w	r3, [sl]
 800989e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098a0:	2562      	movs	r5, #98	@ 0x62
 80098a2:	601c      	str	r4, [r3, #0]
 80098a4:	e73a      	b.n	800971c <__gethex+0xf8>
 80098a6:	1e71      	subs	r1, r6, #1
 80098a8:	4620      	mov	r0, r4
 80098aa:	f000 fe28 	bl	800a4fe <__any_on>
 80098ae:	2800      	cmp	r0, #0
 80098b0:	d1ed      	bne.n	800988e <__gethex+0x26a>
 80098b2:	9801      	ldr	r0, [sp, #4]
 80098b4:	4621      	mov	r1, r4
 80098b6:	f000 f9d9 	bl	8009c6c <_Bfree>
 80098ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80098bc:	2300      	movs	r3, #0
 80098be:	6013      	str	r3, [r2, #0]
 80098c0:	2550      	movs	r5, #80	@ 0x50
 80098c2:	e72b      	b.n	800971c <__gethex+0xf8>
 80098c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d1f3      	bne.n	80098b2 <__gethex+0x28e>
 80098ca:	e7e0      	b.n	800988e <__gethex+0x26a>
 80098cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d1dd      	bne.n	800988e <__gethex+0x26a>
 80098d2:	e7ee      	b.n	80098b2 <__gethex+0x28e>
 80098d4:	0800b290 	.word	0x0800b290
 80098d8:	0800b34a 	.word	0x0800b34a
 80098dc:	0800b35b 	.word	0x0800b35b
 80098e0:	1e6f      	subs	r7, r5, #1
 80098e2:	f1b9 0f00 	cmp.w	r9, #0
 80098e6:	d130      	bne.n	800994a <__gethex+0x326>
 80098e8:	b127      	cbz	r7, 80098f4 <__gethex+0x2d0>
 80098ea:	4639      	mov	r1, r7
 80098ec:	4620      	mov	r0, r4
 80098ee:	f000 fe06 	bl	800a4fe <__any_on>
 80098f2:	4681      	mov	r9, r0
 80098f4:	117a      	asrs	r2, r7, #5
 80098f6:	2301      	movs	r3, #1
 80098f8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80098fc:	f007 071f 	and.w	r7, r7, #31
 8009900:	40bb      	lsls	r3, r7
 8009902:	4213      	tst	r3, r2
 8009904:	4629      	mov	r1, r5
 8009906:	4620      	mov	r0, r4
 8009908:	bf18      	it	ne
 800990a:	f049 0902 	orrne.w	r9, r9, #2
 800990e:	f7ff fe21 	bl	8009554 <rshift>
 8009912:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009916:	1b76      	subs	r6, r6, r5
 8009918:	2502      	movs	r5, #2
 800991a:	f1b9 0f00 	cmp.w	r9, #0
 800991e:	d047      	beq.n	80099b0 <__gethex+0x38c>
 8009920:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009924:	2b02      	cmp	r3, #2
 8009926:	d015      	beq.n	8009954 <__gethex+0x330>
 8009928:	2b03      	cmp	r3, #3
 800992a:	d017      	beq.n	800995c <__gethex+0x338>
 800992c:	2b01      	cmp	r3, #1
 800992e:	d109      	bne.n	8009944 <__gethex+0x320>
 8009930:	f019 0f02 	tst.w	r9, #2
 8009934:	d006      	beq.n	8009944 <__gethex+0x320>
 8009936:	f8da 3000 	ldr.w	r3, [sl]
 800993a:	ea49 0903 	orr.w	r9, r9, r3
 800993e:	f019 0f01 	tst.w	r9, #1
 8009942:	d10e      	bne.n	8009962 <__gethex+0x33e>
 8009944:	f045 0510 	orr.w	r5, r5, #16
 8009948:	e032      	b.n	80099b0 <__gethex+0x38c>
 800994a:	f04f 0901 	mov.w	r9, #1
 800994e:	e7d1      	b.n	80098f4 <__gethex+0x2d0>
 8009950:	2501      	movs	r5, #1
 8009952:	e7e2      	b.n	800991a <__gethex+0x2f6>
 8009954:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009956:	f1c3 0301 	rsb	r3, r3, #1
 800995a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800995c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800995e:	2b00      	cmp	r3, #0
 8009960:	d0f0      	beq.n	8009944 <__gethex+0x320>
 8009962:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009966:	f104 0314 	add.w	r3, r4, #20
 800996a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800996e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009972:	f04f 0c00 	mov.w	ip, #0
 8009976:	4618      	mov	r0, r3
 8009978:	f853 2b04 	ldr.w	r2, [r3], #4
 800997c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009980:	d01b      	beq.n	80099ba <__gethex+0x396>
 8009982:	3201      	adds	r2, #1
 8009984:	6002      	str	r2, [r0, #0]
 8009986:	2d02      	cmp	r5, #2
 8009988:	f104 0314 	add.w	r3, r4, #20
 800998c:	d13c      	bne.n	8009a08 <__gethex+0x3e4>
 800998e:	f8d8 2000 	ldr.w	r2, [r8]
 8009992:	3a01      	subs	r2, #1
 8009994:	42b2      	cmp	r2, r6
 8009996:	d109      	bne.n	80099ac <__gethex+0x388>
 8009998:	1171      	asrs	r1, r6, #5
 800999a:	2201      	movs	r2, #1
 800999c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80099a0:	f006 061f 	and.w	r6, r6, #31
 80099a4:	fa02 f606 	lsl.w	r6, r2, r6
 80099a8:	421e      	tst	r6, r3
 80099aa:	d13a      	bne.n	8009a22 <__gethex+0x3fe>
 80099ac:	f045 0520 	orr.w	r5, r5, #32
 80099b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80099b2:	601c      	str	r4, [r3, #0]
 80099b4:	9b02      	ldr	r3, [sp, #8]
 80099b6:	601f      	str	r7, [r3, #0]
 80099b8:	e6b0      	b.n	800971c <__gethex+0xf8>
 80099ba:	4299      	cmp	r1, r3
 80099bc:	f843 cc04 	str.w	ip, [r3, #-4]
 80099c0:	d8d9      	bhi.n	8009976 <__gethex+0x352>
 80099c2:	68a3      	ldr	r3, [r4, #8]
 80099c4:	459b      	cmp	fp, r3
 80099c6:	db17      	blt.n	80099f8 <__gethex+0x3d4>
 80099c8:	6861      	ldr	r1, [r4, #4]
 80099ca:	9801      	ldr	r0, [sp, #4]
 80099cc:	3101      	adds	r1, #1
 80099ce:	f000 f90d 	bl	8009bec <_Balloc>
 80099d2:	4681      	mov	r9, r0
 80099d4:	b918      	cbnz	r0, 80099de <__gethex+0x3ba>
 80099d6:	4b1a      	ldr	r3, [pc, #104]	@ (8009a40 <__gethex+0x41c>)
 80099d8:	4602      	mov	r2, r0
 80099da:	2184      	movs	r1, #132	@ 0x84
 80099dc:	e6c5      	b.n	800976a <__gethex+0x146>
 80099de:	6922      	ldr	r2, [r4, #16]
 80099e0:	3202      	adds	r2, #2
 80099e2:	f104 010c 	add.w	r1, r4, #12
 80099e6:	0092      	lsls	r2, r2, #2
 80099e8:	300c      	adds	r0, #12
 80099ea:	f7fe fefa 	bl	80087e2 <memcpy>
 80099ee:	4621      	mov	r1, r4
 80099f0:	9801      	ldr	r0, [sp, #4]
 80099f2:	f000 f93b 	bl	8009c6c <_Bfree>
 80099f6:	464c      	mov	r4, r9
 80099f8:	6923      	ldr	r3, [r4, #16]
 80099fa:	1c5a      	adds	r2, r3, #1
 80099fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009a00:	6122      	str	r2, [r4, #16]
 8009a02:	2201      	movs	r2, #1
 8009a04:	615a      	str	r2, [r3, #20]
 8009a06:	e7be      	b.n	8009986 <__gethex+0x362>
 8009a08:	6922      	ldr	r2, [r4, #16]
 8009a0a:	455a      	cmp	r2, fp
 8009a0c:	dd0b      	ble.n	8009a26 <__gethex+0x402>
 8009a0e:	2101      	movs	r1, #1
 8009a10:	4620      	mov	r0, r4
 8009a12:	f7ff fd9f 	bl	8009554 <rshift>
 8009a16:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009a1a:	3701      	adds	r7, #1
 8009a1c:	42bb      	cmp	r3, r7
 8009a1e:	f6ff aee0 	blt.w	80097e2 <__gethex+0x1be>
 8009a22:	2501      	movs	r5, #1
 8009a24:	e7c2      	b.n	80099ac <__gethex+0x388>
 8009a26:	f016 061f 	ands.w	r6, r6, #31
 8009a2a:	d0fa      	beq.n	8009a22 <__gethex+0x3fe>
 8009a2c:	4453      	add	r3, sl
 8009a2e:	f1c6 0620 	rsb	r6, r6, #32
 8009a32:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009a36:	f000 f9cb 	bl	8009dd0 <__hi0bits>
 8009a3a:	42b0      	cmp	r0, r6
 8009a3c:	dbe7      	blt.n	8009a0e <__gethex+0x3ea>
 8009a3e:	e7f0      	b.n	8009a22 <__gethex+0x3fe>
 8009a40:	0800b34a 	.word	0x0800b34a

08009a44 <L_shift>:
 8009a44:	f1c2 0208 	rsb	r2, r2, #8
 8009a48:	0092      	lsls	r2, r2, #2
 8009a4a:	b570      	push	{r4, r5, r6, lr}
 8009a4c:	f1c2 0620 	rsb	r6, r2, #32
 8009a50:	6843      	ldr	r3, [r0, #4]
 8009a52:	6804      	ldr	r4, [r0, #0]
 8009a54:	fa03 f506 	lsl.w	r5, r3, r6
 8009a58:	432c      	orrs	r4, r5
 8009a5a:	40d3      	lsrs	r3, r2
 8009a5c:	6004      	str	r4, [r0, #0]
 8009a5e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009a62:	4288      	cmp	r0, r1
 8009a64:	d3f4      	bcc.n	8009a50 <L_shift+0xc>
 8009a66:	bd70      	pop	{r4, r5, r6, pc}

08009a68 <__match>:
 8009a68:	b530      	push	{r4, r5, lr}
 8009a6a:	6803      	ldr	r3, [r0, #0]
 8009a6c:	3301      	adds	r3, #1
 8009a6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a72:	b914      	cbnz	r4, 8009a7a <__match+0x12>
 8009a74:	6003      	str	r3, [r0, #0]
 8009a76:	2001      	movs	r0, #1
 8009a78:	bd30      	pop	{r4, r5, pc}
 8009a7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a7e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009a82:	2d19      	cmp	r5, #25
 8009a84:	bf98      	it	ls
 8009a86:	3220      	addls	r2, #32
 8009a88:	42a2      	cmp	r2, r4
 8009a8a:	d0f0      	beq.n	8009a6e <__match+0x6>
 8009a8c:	2000      	movs	r0, #0
 8009a8e:	e7f3      	b.n	8009a78 <__match+0x10>

08009a90 <__hexnan>:
 8009a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a94:	680b      	ldr	r3, [r1, #0]
 8009a96:	6801      	ldr	r1, [r0, #0]
 8009a98:	115e      	asrs	r6, r3, #5
 8009a9a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009a9e:	f013 031f 	ands.w	r3, r3, #31
 8009aa2:	b087      	sub	sp, #28
 8009aa4:	bf18      	it	ne
 8009aa6:	3604      	addne	r6, #4
 8009aa8:	2500      	movs	r5, #0
 8009aaa:	1f37      	subs	r7, r6, #4
 8009aac:	4682      	mov	sl, r0
 8009aae:	4690      	mov	r8, r2
 8009ab0:	9301      	str	r3, [sp, #4]
 8009ab2:	f846 5c04 	str.w	r5, [r6, #-4]
 8009ab6:	46b9      	mov	r9, r7
 8009ab8:	463c      	mov	r4, r7
 8009aba:	9502      	str	r5, [sp, #8]
 8009abc:	46ab      	mov	fp, r5
 8009abe:	784a      	ldrb	r2, [r1, #1]
 8009ac0:	1c4b      	adds	r3, r1, #1
 8009ac2:	9303      	str	r3, [sp, #12]
 8009ac4:	b342      	cbz	r2, 8009b18 <__hexnan+0x88>
 8009ac6:	4610      	mov	r0, r2
 8009ac8:	9105      	str	r1, [sp, #20]
 8009aca:	9204      	str	r2, [sp, #16]
 8009acc:	f7ff fd94 	bl	80095f8 <__hexdig_fun>
 8009ad0:	2800      	cmp	r0, #0
 8009ad2:	d151      	bne.n	8009b78 <__hexnan+0xe8>
 8009ad4:	9a04      	ldr	r2, [sp, #16]
 8009ad6:	9905      	ldr	r1, [sp, #20]
 8009ad8:	2a20      	cmp	r2, #32
 8009ada:	d818      	bhi.n	8009b0e <__hexnan+0x7e>
 8009adc:	9b02      	ldr	r3, [sp, #8]
 8009ade:	459b      	cmp	fp, r3
 8009ae0:	dd13      	ble.n	8009b0a <__hexnan+0x7a>
 8009ae2:	454c      	cmp	r4, r9
 8009ae4:	d206      	bcs.n	8009af4 <__hexnan+0x64>
 8009ae6:	2d07      	cmp	r5, #7
 8009ae8:	dc04      	bgt.n	8009af4 <__hexnan+0x64>
 8009aea:	462a      	mov	r2, r5
 8009aec:	4649      	mov	r1, r9
 8009aee:	4620      	mov	r0, r4
 8009af0:	f7ff ffa8 	bl	8009a44 <L_shift>
 8009af4:	4544      	cmp	r4, r8
 8009af6:	d952      	bls.n	8009b9e <__hexnan+0x10e>
 8009af8:	2300      	movs	r3, #0
 8009afa:	f1a4 0904 	sub.w	r9, r4, #4
 8009afe:	f844 3c04 	str.w	r3, [r4, #-4]
 8009b02:	f8cd b008 	str.w	fp, [sp, #8]
 8009b06:	464c      	mov	r4, r9
 8009b08:	461d      	mov	r5, r3
 8009b0a:	9903      	ldr	r1, [sp, #12]
 8009b0c:	e7d7      	b.n	8009abe <__hexnan+0x2e>
 8009b0e:	2a29      	cmp	r2, #41	@ 0x29
 8009b10:	d157      	bne.n	8009bc2 <__hexnan+0x132>
 8009b12:	3102      	adds	r1, #2
 8009b14:	f8ca 1000 	str.w	r1, [sl]
 8009b18:	f1bb 0f00 	cmp.w	fp, #0
 8009b1c:	d051      	beq.n	8009bc2 <__hexnan+0x132>
 8009b1e:	454c      	cmp	r4, r9
 8009b20:	d206      	bcs.n	8009b30 <__hexnan+0xa0>
 8009b22:	2d07      	cmp	r5, #7
 8009b24:	dc04      	bgt.n	8009b30 <__hexnan+0xa0>
 8009b26:	462a      	mov	r2, r5
 8009b28:	4649      	mov	r1, r9
 8009b2a:	4620      	mov	r0, r4
 8009b2c:	f7ff ff8a 	bl	8009a44 <L_shift>
 8009b30:	4544      	cmp	r4, r8
 8009b32:	d936      	bls.n	8009ba2 <__hexnan+0x112>
 8009b34:	f1a8 0204 	sub.w	r2, r8, #4
 8009b38:	4623      	mov	r3, r4
 8009b3a:	f853 1b04 	ldr.w	r1, [r3], #4
 8009b3e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009b42:	429f      	cmp	r7, r3
 8009b44:	d2f9      	bcs.n	8009b3a <__hexnan+0xaa>
 8009b46:	1b3b      	subs	r3, r7, r4
 8009b48:	f023 0303 	bic.w	r3, r3, #3
 8009b4c:	3304      	adds	r3, #4
 8009b4e:	3401      	adds	r4, #1
 8009b50:	3e03      	subs	r6, #3
 8009b52:	42b4      	cmp	r4, r6
 8009b54:	bf88      	it	hi
 8009b56:	2304      	movhi	r3, #4
 8009b58:	4443      	add	r3, r8
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	f843 2b04 	str.w	r2, [r3], #4
 8009b60:	429f      	cmp	r7, r3
 8009b62:	d2fb      	bcs.n	8009b5c <__hexnan+0xcc>
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	b91b      	cbnz	r3, 8009b70 <__hexnan+0xe0>
 8009b68:	4547      	cmp	r7, r8
 8009b6a:	d128      	bne.n	8009bbe <__hexnan+0x12e>
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	603b      	str	r3, [r7, #0]
 8009b70:	2005      	movs	r0, #5
 8009b72:	b007      	add	sp, #28
 8009b74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b78:	3501      	adds	r5, #1
 8009b7a:	2d08      	cmp	r5, #8
 8009b7c:	f10b 0b01 	add.w	fp, fp, #1
 8009b80:	dd06      	ble.n	8009b90 <__hexnan+0x100>
 8009b82:	4544      	cmp	r4, r8
 8009b84:	d9c1      	bls.n	8009b0a <__hexnan+0x7a>
 8009b86:	2300      	movs	r3, #0
 8009b88:	f844 3c04 	str.w	r3, [r4, #-4]
 8009b8c:	2501      	movs	r5, #1
 8009b8e:	3c04      	subs	r4, #4
 8009b90:	6822      	ldr	r2, [r4, #0]
 8009b92:	f000 000f 	and.w	r0, r0, #15
 8009b96:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009b9a:	6020      	str	r0, [r4, #0]
 8009b9c:	e7b5      	b.n	8009b0a <__hexnan+0x7a>
 8009b9e:	2508      	movs	r5, #8
 8009ba0:	e7b3      	b.n	8009b0a <__hexnan+0x7a>
 8009ba2:	9b01      	ldr	r3, [sp, #4]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d0dd      	beq.n	8009b64 <__hexnan+0xd4>
 8009ba8:	f1c3 0320 	rsb	r3, r3, #32
 8009bac:	f04f 32ff 	mov.w	r2, #4294967295
 8009bb0:	40da      	lsrs	r2, r3
 8009bb2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009bb6:	4013      	ands	r3, r2
 8009bb8:	f846 3c04 	str.w	r3, [r6, #-4]
 8009bbc:	e7d2      	b.n	8009b64 <__hexnan+0xd4>
 8009bbe:	3f04      	subs	r7, #4
 8009bc0:	e7d0      	b.n	8009b64 <__hexnan+0xd4>
 8009bc2:	2004      	movs	r0, #4
 8009bc4:	e7d5      	b.n	8009b72 <__hexnan+0xe2>

08009bc6 <__ascii_mbtowc>:
 8009bc6:	b082      	sub	sp, #8
 8009bc8:	b901      	cbnz	r1, 8009bcc <__ascii_mbtowc+0x6>
 8009bca:	a901      	add	r1, sp, #4
 8009bcc:	b142      	cbz	r2, 8009be0 <__ascii_mbtowc+0x1a>
 8009bce:	b14b      	cbz	r3, 8009be4 <__ascii_mbtowc+0x1e>
 8009bd0:	7813      	ldrb	r3, [r2, #0]
 8009bd2:	600b      	str	r3, [r1, #0]
 8009bd4:	7812      	ldrb	r2, [r2, #0]
 8009bd6:	1e10      	subs	r0, r2, #0
 8009bd8:	bf18      	it	ne
 8009bda:	2001      	movne	r0, #1
 8009bdc:	b002      	add	sp, #8
 8009bde:	4770      	bx	lr
 8009be0:	4610      	mov	r0, r2
 8009be2:	e7fb      	b.n	8009bdc <__ascii_mbtowc+0x16>
 8009be4:	f06f 0001 	mvn.w	r0, #1
 8009be8:	e7f8      	b.n	8009bdc <__ascii_mbtowc+0x16>
	...

08009bec <_Balloc>:
 8009bec:	b570      	push	{r4, r5, r6, lr}
 8009bee:	69c6      	ldr	r6, [r0, #28]
 8009bf0:	4604      	mov	r4, r0
 8009bf2:	460d      	mov	r5, r1
 8009bf4:	b976      	cbnz	r6, 8009c14 <_Balloc+0x28>
 8009bf6:	2010      	movs	r0, #16
 8009bf8:	f7fc ff0e 	bl	8006a18 <malloc>
 8009bfc:	4602      	mov	r2, r0
 8009bfe:	61e0      	str	r0, [r4, #28]
 8009c00:	b920      	cbnz	r0, 8009c0c <_Balloc+0x20>
 8009c02:	4b18      	ldr	r3, [pc, #96]	@ (8009c64 <_Balloc+0x78>)
 8009c04:	4818      	ldr	r0, [pc, #96]	@ (8009c68 <_Balloc+0x7c>)
 8009c06:	216b      	movs	r1, #107	@ 0x6b
 8009c08:	f001 f88a 	bl	800ad20 <__assert_func>
 8009c0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c10:	6006      	str	r6, [r0, #0]
 8009c12:	60c6      	str	r6, [r0, #12]
 8009c14:	69e6      	ldr	r6, [r4, #28]
 8009c16:	68f3      	ldr	r3, [r6, #12]
 8009c18:	b183      	cbz	r3, 8009c3c <_Balloc+0x50>
 8009c1a:	69e3      	ldr	r3, [r4, #28]
 8009c1c:	68db      	ldr	r3, [r3, #12]
 8009c1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009c22:	b9b8      	cbnz	r0, 8009c54 <_Balloc+0x68>
 8009c24:	2101      	movs	r1, #1
 8009c26:	fa01 f605 	lsl.w	r6, r1, r5
 8009c2a:	1d72      	adds	r2, r6, #5
 8009c2c:	0092      	lsls	r2, r2, #2
 8009c2e:	4620      	mov	r0, r4
 8009c30:	f001 f894 	bl	800ad5c <_calloc_r>
 8009c34:	b160      	cbz	r0, 8009c50 <_Balloc+0x64>
 8009c36:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009c3a:	e00e      	b.n	8009c5a <_Balloc+0x6e>
 8009c3c:	2221      	movs	r2, #33	@ 0x21
 8009c3e:	2104      	movs	r1, #4
 8009c40:	4620      	mov	r0, r4
 8009c42:	f001 f88b 	bl	800ad5c <_calloc_r>
 8009c46:	69e3      	ldr	r3, [r4, #28]
 8009c48:	60f0      	str	r0, [r6, #12]
 8009c4a:	68db      	ldr	r3, [r3, #12]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d1e4      	bne.n	8009c1a <_Balloc+0x2e>
 8009c50:	2000      	movs	r0, #0
 8009c52:	bd70      	pop	{r4, r5, r6, pc}
 8009c54:	6802      	ldr	r2, [r0, #0]
 8009c56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009c60:	e7f7      	b.n	8009c52 <_Balloc+0x66>
 8009c62:	bf00      	nop
 8009c64:	0800b2db 	.word	0x0800b2db
 8009c68:	0800b3bb 	.word	0x0800b3bb

08009c6c <_Bfree>:
 8009c6c:	b570      	push	{r4, r5, r6, lr}
 8009c6e:	69c6      	ldr	r6, [r0, #28]
 8009c70:	4605      	mov	r5, r0
 8009c72:	460c      	mov	r4, r1
 8009c74:	b976      	cbnz	r6, 8009c94 <_Bfree+0x28>
 8009c76:	2010      	movs	r0, #16
 8009c78:	f7fc fece 	bl	8006a18 <malloc>
 8009c7c:	4602      	mov	r2, r0
 8009c7e:	61e8      	str	r0, [r5, #28]
 8009c80:	b920      	cbnz	r0, 8009c8c <_Bfree+0x20>
 8009c82:	4b09      	ldr	r3, [pc, #36]	@ (8009ca8 <_Bfree+0x3c>)
 8009c84:	4809      	ldr	r0, [pc, #36]	@ (8009cac <_Bfree+0x40>)
 8009c86:	218f      	movs	r1, #143	@ 0x8f
 8009c88:	f001 f84a 	bl	800ad20 <__assert_func>
 8009c8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c90:	6006      	str	r6, [r0, #0]
 8009c92:	60c6      	str	r6, [r0, #12]
 8009c94:	b13c      	cbz	r4, 8009ca6 <_Bfree+0x3a>
 8009c96:	69eb      	ldr	r3, [r5, #28]
 8009c98:	6862      	ldr	r2, [r4, #4]
 8009c9a:	68db      	ldr	r3, [r3, #12]
 8009c9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009ca0:	6021      	str	r1, [r4, #0]
 8009ca2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009ca6:	bd70      	pop	{r4, r5, r6, pc}
 8009ca8:	0800b2db 	.word	0x0800b2db
 8009cac:	0800b3bb 	.word	0x0800b3bb

08009cb0 <__multadd>:
 8009cb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cb4:	690d      	ldr	r5, [r1, #16]
 8009cb6:	4607      	mov	r7, r0
 8009cb8:	460c      	mov	r4, r1
 8009cba:	461e      	mov	r6, r3
 8009cbc:	f101 0c14 	add.w	ip, r1, #20
 8009cc0:	2000      	movs	r0, #0
 8009cc2:	f8dc 3000 	ldr.w	r3, [ip]
 8009cc6:	b299      	uxth	r1, r3
 8009cc8:	fb02 6101 	mla	r1, r2, r1, r6
 8009ccc:	0c1e      	lsrs	r6, r3, #16
 8009cce:	0c0b      	lsrs	r3, r1, #16
 8009cd0:	fb02 3306 	mla	r3, r2, r6, r3
 8009cd4:	b289      	uxth	r1, r1
 8009cd6:	3001      	adds	r0, #1
 8009cd8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009cdc:	4285      	cmp	r5, r0
 8009cde:	f84c 1b04 	str.w	r1, [ip], #4
 8009ce2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009ce6:	dcec      	bgt.n	8009cc2 <__multadd+0x12>
 8009ce8:	b30e      	cbz	r6, 8009d2e <__multadd+0x7e>
 8009cea:	68a3      	ldr	r3, [r4, #8]
 8009cec:	42ab      	cmp	r3, r5
 8009cee:	dc19      	bgt.n	8009d24 <__multadd+0x74>
 8009cf0:	6861      	ldr	r1, [r4, #4]
 8009cf2:	4638      	mov	r0, r7
 8009cf4:	3101      	adds	r1, #1
 8009cf6:	f7ff ff79 	bl	8009bec <_Balloc>
 8009cfa:	4680      	mov	r8, r0
 8009cfc:	b928      	cbnz	r0, 8009d0a <__multadd+0x5a>
 8009cfe:	4602      	mov	r2, r0
 8009d00:	4b0c      	ldr	r3, [pc, #48]	@ (8009d34 <__multadd+0x84>)
 8009d02:	480d      	ldr	r0, [pc, #52]	@ (8009d38 <__multadd+0x88>)
 8009d04:	21ba      	movs	r1, #186	@ 0xba
 8009d06:	f001 f80b 	bl	800ad20 <__assert_func>
 8009d0a:	6922      	ldr	r2, [r4, #16]
 8009d0c:	3202      	adds	r2, #2
 8009d0e:	f104 010c 	add.w	r1, r4, #12
 8009d12:	0092      	lsls	r2, r2, #2
 8009d14:	300c      	adds	r0, #12
 8009d16:	f7fe fd64 	bl	80087e2 <memcpy>
 8009d1a:	4621      	mov	r1, r4
 8009d1c:	4638      	mov	r0, r7
 8009d1e:	f7ff ffa5 	bl	8009c6c <_Bfree>
 8009d22:	4644      	mov	r4, r8
 8009d24:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009d28:	3501      	adds	r5, #1
 8009d2a:	615e      	str	r6, [r3, #20]
 8009d2c:	6125      	str	r5, [r4, #16]
 8009d2e:	4620      	mov	r0, r4
 8009d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d34:	0800b34a 	.word	0x0800b34a
 8009d38:	0800b3bb 	.word	0x0800b3bb

08009d3c <__s2b>:
 8009d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d40:	460c      	mov	r4, r1
 8009d42:	4615      	mov	r5, r2
 8009d44:	461f      	mov	r7, r3
 8009d46:	2209      	movs	r2, #9
 8009d48:	3308      	adds	r3, #8
 8009d4a:	4606      	mov	r6, r0
 8009d4c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d50:	2100      	movs	r1, #0
 8009d52:	2201      	movs	r2, #1
 8009d54:	429a      	cmp	r2, r3
 8009d56:	db09      	blt.n	8009d6c <__s2b+0x30>
 8009d58:	4630      	mov	r0, r6
 8009d5a:	f7ff ff47 	bl	8009bec <_Balloc>
 8009d5e:	b940      	cbnz	r0, 8009d72 <__s2b+0x36>
 8009d60:	4602      	mov	r2, r0
 8009d62:	4b19      	ldr	r3, [pc, #100]	@ (8009dc8 <__s2b+0x8c>)
 8009d64:	4819      	ldr	r0, [pc, #100]	@ (8009dcc <__s2b+0x90>)
 8009d66:	21d3      	movs	r1, #211	@ 0xd3
 8009d68:	f000 ffda 	bl	800ad20 <__assert_func>
 8009d6c:	0052      	lsls	r2, r2, #1
 8009d6e:	3101      	adds	r1, #1
 8009d70:	e7f0      	b.n	8009d54 <__s2b+0x18>
 8009d72:	9b08      	ldr	r3, [sp, #32]
 8009d74:	6143      	str	r3, [r0, #20]
 8009d76:	2d09      	cmp	r5, #9
 8009d78:	f04f 0301 	mov.w	r3, #1
 8009d7c:	6103      	str	r3, [r0, #16]
 8009d7e:	dd16      	ble.n	8009dae <__s2b+0x72>
 8009d80:	f104 0909 	add.w	r9, r4, #9
 8009d84:	46c8      	mov	r8, r9
 8009d86:	442c      	add	r4, r5
 8009d88:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009d8c:	4601      	mov	r1, r0
 8009d8e:	3b30      	subs	r3, #48	@ 0x30
 8009d90:	220a      	movs	r2, #10
 8009d92:	4630      	mov	r0, r6
 8009d94:	f7ff ff8c 	bl	8009cb0 <__multadd>
 8009d98:	45a0      	cmp	r8, r4
 8009d9a:	d1f5      	bne.n	8009d88 <__s2b+0x4c>
 8009d9c:	f1a5 0408 	sub.w	r4, r5, #8
 8009da0:	444c      	add	r4, r9
 8009da2:	1b2d      	subs	r5, r5, r4
 8009da4:	1963      	adds	r3, r4, r5
 8009da6:	42bb      	cmp	r3, r7
 8009da8:	db04      	blt.n	8009db4 <__s2b+0x78>
 8009daa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dae:	340a      	adds	r4, #10
 8009db0:	2509      	movs	r5, #9
 8009db2:	e7f6      	b.n	8009da2 <__s2b+0x66>
 8009db4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009db8:	4601      	mov	r1, r0
 8009dba:	3b30      	subs	r3, #48	@ 0x30
 8009dbc:	220a      	movs	r2, #10
 8009dbe:	4630      	mov	r0, r6
 8009dc0:	f7ff ff76 	bl	8009cb0 <__multadd>
 8009dc4:	e7ee      	b.n	8009da4 <__s2b+0x68>
 8009dc6:	bf00      	nop
 8009dc8:	0800b34a 	.word	0x0800b34a
 8009dcc:	0800b3bb 	.word	0x0800b3bb

08009dd0 <__hi0bits>:
 8009dd0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009dd4:	4603      	mov	r3, r0
 8009dd6:	bf36      	itet	cc
 8009dd8:	0403      	lslcc	r3, r0, #16
 8009dda:	2000      	movcs	r0, #0
 8009ddc:	2010      	movcc	r0, #16
 8009dde:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009de2:	bf3c      	itt	cc
 8009de4:	021b      	lslcc	r3, r3, #8
 8009de6:	3008      	addcc	r0, #8
 8009de8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009dec:	bf3c      	itt	cc
 8009dee:	011b      	lslcc	r3, r3, #4
 8009df0:	3004      	addcc	r0, #4
 8009df2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009df6:	bf3c      	itt	cc
 8009df8:	009b      	lslcc	r3, r3, #2
 8009dfa:	3002      	addcc	r0, #2
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	db05      	blt.n	8009e0c <__hi0bits+0x3c>
 8009e00:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009e04:	f100 0001 	add.w	r0, r0, #1
 8009e08:	bf08      	it	eq
 8009e0a:	2020      	moveq	r0, #32
 8009e0c:	4770      	bx	lr

08009e0e <__lo0bits>:
 8009e0e:	6803      	ldr	r3, [r0, #0]
 8009e10:	4602      	mov	r2, r0
 8009e12:	f013 0007 	ands.w	r0, r3, #7
 8009e16:	d00b      	beq.n	8009e30 <__lo0bits+0x22>
 8009e18:	07d9      	lsls	r1, r3, #31
 8009e1a:	d421      	bmi.n	8009e60 <__lo0bits+0x52>
 8009e1c:	0798      	lsls	r0, r3, #30
 8009e1e:	bf49      	itett	mi
 8009e20:	085b      	lsrmi	r3, r3, #1
 8009e22:	089b      	lsrpl	r3, r3, #2
 8009e24:	2001      	movmi	r0, #1
 8009e26:	6013      	strmi	r3, [r2, #0]
 8009e28:	bf5c      	itt	pl
 8009e2a:	6013      	strpl	r3, [r2, #0]
 8009e2c:	2002      	movpl	r0, #2
 8009e2e:	4770      	bx	lr
 8009e30:	b299      	uxth	r1, r3
 8009e32:	b909      	cbnz	r1, 8009e38 <__lo0bits+0x2a>
 8009e34:	0c1b      	lsrs	r3, r3, #16
 8009e36:	2010      	movs	r0, #16
 8009e38:	b2d9      	uxtb	r1, r3
 8009e3a:	b909      	cbnz	r1, 8009e40 <__lo0bits+0x32>
 8009e3c:	3008      	adds	r0, #8
 8009e3e:	0a1b      	lsrs	r3, r3, #8
 8009e40:	0719      	lsls	r1, r3, #28
 8009e42:	bf04      	itt	eq
 8009e44:	091b      	lsreq	r3, r3, #4
 8009e46:	3004      	addeq	r0, #4
 8009e48:	0799      	lsls	r1, r3, #30
 8009e4a:	bf04      	itt	eq
 8009e4c:	089b      	lsreq	r3, r3, #2
 8009e4e:	3002      	addeq	r0, #2
 8009e50:	07d9      	lsls	r1, r3, #31
 8009e52:	d403      	bmi.n	8009e5c <__lo0bits+0x4e>
 8009e54:	085b      	lsrs	r3, r3, #1
 8009e56:	f100 0001 	add.w	r0, r0, #1
 8009e5a:	d003      	beq.n	8009e64 <__lo0bits+0x56>
 8009e5c:	6013      	str	r3, [r2, #0]
 8009e5e:	4770      	bx	lr
 8009e60:	2000      	movs	r0, #0
 8009e62:	4770      	bx	lr
 8009e64:	2020      	movs	r0, #32
 8009e66:	4770      	bx	lr

08009e68 <__i2b>:
 8009e68:	b510      	push	{r4, lr}
 8009e6a:	460c      	mov	r4, r1
 8009e6c:	2101      	movs	r1, #1
 8009e6e:	f7ff febd 	bl	8009bec <_Balloc>
 8009e72:	4602      	mov	r2, r0
 8009e74:	b928      	cbnz	r0, 8009e82 <__i2b+0x1a>
 8009e76:	4b05      	ldr	r3, [pc, #20]	@ (8009e8c <__i2b+0x24>)
 8009e78:	4805      	ldr	r0, [pc, #20]	@ (8009e90 <__i2b+0x28>)
 8009e7a:	f240 1145 	movw	r1, #325	@ 0x145
 8009e7e:	f000 ff4f 	bl	800ad20 <__assert_func>
 8009e82:	2301      	movs	r3, #1
 8009e84:	6144      	str	r4, [r0, #20]
 8009e86:	6103      	str	r3, [r0, #16]
 8009e88:	bd10      	pop	{r4, pc}
 8009e8a:	bf00      	nop
 8009e8c:	0800b34a 	.word	0x0800b34a
 8009e90:	0800b3bb 	.word	0x0800b3bb

08009e94 <__multiply>:
 8009e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e98:	4617      	mov	r7, r2
 8009e9a:	690a      	ldr	r2, [r1, #16]
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	429a      	cmp	r2, r3
 8009ea0:	bfa8      	it	ge
 8009ea2:	463b      	movge	r3, r7
 8009ea4:	4689      	mov	r9, r1
 8009ea6:	bfa4      	itt	ge
 8009ea8:	460f      	movge	r7, r1
 8009eaa:	4699      	movge	r9, r3
 8009eac:	693d      	ldr	r5, [r7, #16]
 8009eae:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009eb2:	68bb      	ldr	r3, [r7, #8]
 8009eb4:	6879      	ldr	r1, [r7, #4]
 8009eb6:	eb05 060a 	add.w	r6, r5, sl
 8009eba:	42b3      	cmp	r3, r6
 8009ebc:	b085      	sub	sp, #20
 8009ebe:	bfb8      	it	lt
 8009ec0:	3101      	addlt	r1, #1
 8009ec2:	f7ff fe93 	bl	8009bec <_Balloc>
 8009ec6:	b930      	cbnz	r0, 8009ed6 <__multiply+0x42>
 8009ec8:	4602      	mov	r2, r0
 8009eca:	4b41      	ldr	r3, [pc, #260]	@ (8009fd0 <__multiply+0x13c>)
 8009ecc:	4841      	ldr	r0, [pc, #260]	@ (8009fd4 <__multiply+0x140>)
 8009ece:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009ed2:	f000 ff25 	bl	800ad20 <__assert_func>
 8009ed6:	f100 0414 	add.w	r4, r0, #20
 8009eda:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009ede:	4623      	mov	r3, r4
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	4573      	cmp	r3, lr
 8009ee4:	d320      	bcc.n	8009f28 <__multiply+0x94>
 8009ee6:	f107 0814 	add.w	r8, r7, #20
 8009eea:	f109 0114 	add.w	r1, r9, #20
 8009eee:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009ef2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009ef6:	9302      	str	r3, [sp, #8]
 8009ef8:	1beb      	subs	r3, r5, r7
 8009efa:	3b15      	subs	r3, #21
 8009efc:	f023 0303 	bic.w	r3, r3, #3
 8009f00:	3304      	adds	r3, #4
 8009f02:	3715      	adds	r7, #21
 8009f04:	42bd      	cmp	r5, r7
 8009f06:	bf38      	it	cc
 8009f08:	2304      	movcc	r3, #4
 8009f0a:	9301      	str	r3, [sp, #4]
 8009f0c:	9b02      	ldr	r3, [sp, #8]
 8009f0e:	9103      	str	r1, [sp, #12]
 8009f10:	428b      	cmp	r3, r1
 8009f12:	d80c      	bhi.n	8009f2e <__multiply+0x9a>
 8009f14:	2e00      	cmp	r6, #0
 8009f16:	dd03      	ble.n	8009f20 <__multiply+0x8c>
 8009f18:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d055      	beq.n	8009fcc <__multiply+0x138>
 8009f20:	6106      	str	r6, [r0, #16]
 8009f22:	b005      	add	sp, #20
 8009f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f28:	f843 2b04 	str.w	r2, [r3], #4
 8009f2c:	e7d9      	b.n	8009ee2 <__multiply+0x4e>
 8009f2e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009f32:	f1ba 0f00 	cmp.w	sl, #0
 8009f36:	d01f      	beq.n	8009f78 <__multiply+0xe4>
 8009f38:	46c4      	mov	ip, r8
 8009f3a:	46a1      	mov	r9, r4
 8009f3c:	2700      	movs	r7, #0
 8009f3e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009f42:	f8d9 3000 	ldr.w	r3, [r9]
 8009f46:	fa1f fb82 	uxth.w	fp, r2
 8009f4a:	b29b      	uxth	r3, r3
 8009f4c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009f50:	443b      	add	r3, r7
 8009f52:	f8d9 7000 	ldr.w	r7, [r9]
 8009f56:	0c12      	lsrs	r2, r2, #16
 8009f58:	0c3f      	lsrs	r7, r7, #16
 8009f5a:	fb0a 7202 	mla	r2, sl, r2, r7
 8009f5e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009f62:	b29b      	uxth	r3, r3
 8009f64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f68:	4565      	cmp	r5, ip
 8009f6a:	f849 3b04 	str.w	r3, [r9], #4
 8009f6e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009f72:	d8e4      	bhi.n	8009f3e <__multiply+0xaa>
 8009f74:	9b01      	ldr	r3, [sp, #4]
 8009f76:	50e7      	str	r7, [r4, r3]
 8009f78:	9b03      	ldr	r3, [sp, #12]
 8009f7a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009f7e:	3104      	adds	r1, #4
 8009f80:	f1b9 0f00 	cmp.w	r9, #0
 8009f84:	d020      	beq.n	8009fc8 <__multiply+0x134>
 8009f86:	6823      	ldr	r3, [r4, #0]
 8009f88:	4647      	mov	r7, r8
 8009f8a:	46a4      	mov	ip, r4
 8009f8c:	f04f 0a00 	mov.w	sl, #0
 8009f90:	f8b7 b000 	ldrh.w	fp, [r7]
 8009f94:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009f98:	fb09 220b 	mla	r2, r9, fp, r2
 8009f9c:	4452      	add	r2, sl
 8009f9e:	b29b      	uxth	r3, r3
 8009fa0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009fa4:	f84c 3b04 	str.w	r3, [ip], #4
 8009fa8:	f857 3b04 	ldr.w	r3, [r7], #4
 8009fac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009fb0:	f8bc 3000 	ldrh.w	r3, [ip]
 8009fb4:	fb09 330a 	mla	r3, r9, sl, r3
 8009fb8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009fbc:	42bd      	cmp	r5, r7
 8009fbe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009fc2:	d8e5      	bhi.n	8009f90 <__multiply+0xfc>
 8009fc4:	9a01      	ldr	r2, [sp, #4]
 8009fc6:	50a3      	str	r3, [r4, r2]
 8009fc8:	3404      	adds	r4, #4
 8009fca:	e79f      	b.n	8009f0c <__multiply+0x78>
 8009fcc:	3e01      	subs	r6, #1
 8009fce:	e7a1      	b.n	8009f14 <__multiply+0x80>
 8009fd0:	0800b34a 	.word	0x0800b34a
 8009fd4:	0800b3bb 	.word	0x0800b3bb

08009fd8 <__pow5mult>:
 8009fd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fdc:	4615      	mov	r5, r2
 8009fde:	f012 0203 	ands.w	r2, r2, #3
 8009fe2:	4607      	mov	r7, r0
 8009fe4:	460e      	mov	r6, r1
 8009fe6:	d007      	beq.n	8009ff8 <__pow5mult+0x20>
 8009fe8:	4c25      	ldr	r4, [pc, #148]	@ (800a080 <__pow5mult+0xa8>)
 8009fea:	3a01      	subs	r2, #1
 8009fec:	2300      	movs	r3, #0
 8009fee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ff2:	f7ff fe5d 	bl	8009cb0 <__multadd>
 8009ff6:	4606      	mov	r6, r0
 8009ff8:	10ad      	asrs	r5, r5, #2
 8009ffa:	d03d      	beq.n	800a078 <__pow5mult+0xa0>
 8009ffc:	69fc      	ldr	r4, [r7, #28]
 8009ffe:	b97c      	cbnz	r4, 800a020 <__pow5mult+0x48>
 800a000:	2010      	movs	r0, #16
 800a002:	f7fc fd09 	bl	8006a18 <malloc>
 800a006:	4602      	mov	r2, r0
 800a008:	61f8      	str	r0, [r7, #28]
 800a00a:	b928      	cbnz	r0, 800a018 <__pow5mult+0x40>
 800a00c:	4b1d      	ldr	r3, [pc, #116]	@ (800a084 <__pow5mult+0xac>)
 800a00e:	481e      	ldr	r0, [pc, #120]	@ (800a088 <__pow5mult+0xb0>)
 800a010:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a014:	f000 fe84 	bl	800ad20 <__assert_func>
 800a018:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a01c:	6004      	str	r4, [r0, #0]
 800a01e:	60c4      	str	r4, [r0, #12]
 800a020:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a024:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a028:	b94c      	cbnz	r4, 800a03e <__pow5mult+0x66>
 800a02a:	f240 2171 	movw	r1, #625	@ 0x271
 800a02e:	4638      	mov	r0, r7
 800a030:	f7ff ff1a 	bl	8009e68 <__i2b>
 800a034:	2300      	movs	r3, #0
 800a036:	f8c8 0008 	str.w	r0, [r8, #8]
 800a03a:	4604      	mov	r4, r0
 800a03c:	6003      	str	r3, [r0, #0]
 800a03e:	f04f 0900 	mov.w	r9, #0
 800a042:	07eb      	lsls	r3, r5, #31
 800a044:	d50a      	bpl.n	800a05c <__pow5mult+0x84>
 800a046:	4631      	mov	r1, r6
 800a048:	4622      	mov	r2, r4
 800a04a:	4638      	mov	r0, r7
 800a04c:	f7ff ff22 	bl	8009e94 <__multiply>
 800a050:	4631      	mov	r1, r6
 800a052:	4680      	mov	r8, r0
 800a054:	4638      	mov	r0, r7
 800a056:	f7ff fe09 	bl	8009c6c <_Bfree>
 800a05a:	4646      	mov	r6, r8
 800a05c:	106d      	asrs	r5, r5, #1
 800a05e:	d00b      	beq.n	800a078 <__pow5mult+0xa0>
 800a060:	6820      	ldr	r0, [r4, #0]
 800a062:	b938      	cbnz	r0, 800a074 <__pow5mult+0x9c>
 800a064:	4622      	mov	r2, r4
 800a066:	4621      	mov	r1, r4
 800a068:	4638      	mov	r0, r7
 800a06a:	f7ff ff13 	bl	8009e94 <__multiply>
 800a06e:	6020      	str	r0, [r4, #0]
 800a070:	f8c0 9000 	str.w	r9, [r0]
 800a074:	4604      	mov	r4, r0
 800a076:	e7e4      	b.n	800a042 <__pow5mult+0x6a>
 800a078:	4630      	mov	r0, r6
 800a07a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a07e:	bf00      	nop
 800a080:	0800b5bc 	.word	0x0800b5bc
 800a084:	0800b2db 	.word	0x0800b2db
 800a088:	0800b3bb 	.word	0x0800b3bb

0800a08c <__lshift>:
 800a08c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a090:	460c      	mov	r4, r1
 800a092:	6849      	ldr	r1, [r1, #4]
 800a094:	6923      	ldr	r3, [r4, #16]
 800a096:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a09a:	68a3      	ldr	r3, [r4, #8]
 800a09c:	4607      	mov	r7, r0
 800a09e:	4691      	mov	r9, r2
 800a0a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a0a4:	f108 0601 	add.w	r6, r8, #1
 800a0a8:	42b3      	cmp	r3, r6
 800a0aa:	db0b      	blt.n	800a0c4 <__lshift+0x38>
 800a0ac:	4638      	mov	r0, r7
 800a0ae:	f7ff fd9d 	bl	8009bec <_Balloc>
 800a0b2:	4605      	mov	r5, r0
 800a0b4:	b948      	cbnz	r0, 800a0ca <__lshift+0x3e>
 800a0b6:	4602      	mov	r2, r0
 800a0b8:	4b28      	ldr	r3, [pc, #160]	@ (800a15c <__lshift+0xd0>)
 800a0ba:	4829      	ldr	r0, [pc, #164]	@ (800a160 <__lshift+0xd4>)
 800a0bc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a0c0:	f000 fe2e 	bl	800ad20 <__assert_func>
 800a0c4:	3101      	adds	r1, #1
 800a0c6:	005b      	lsls	r3, r3, #1
 800a0c8:	e7ee      	b.n	800a0a8 <__lshift+0x1c>
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	f100 0114 	add.w	r1, r0, #20
 800a0d0:	f100 0210 	add.w	r2, r0, #16
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	4553      	cmp	r3, sl
 800a0d8:	db33      	blt.n	800a142 <__lshift+0xb6>
 800a0da:	6920      	ldr	r0, [r4, #16]
 800a0dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a0e0:	f104 0314 	add.w	r3, r4, #20
 800a0e4:	f019 091f 	ands.w	r9, r9, #31
 800a0e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a0ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a0f0:	d02b      	beq.n	800a14a <__lshift+0xbe>
 800a0f2:	f1c9 0e20 	rsb	lr, r9, #32
 800a0f6:	468a      	mov	sl, r1
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	6818      	ldr	r0, [r3, #0]
 800a0fc:	fa00 f009 	lsl.w	r0, r0, r9
 800a100:	4310      	orrs	r0, r2
 800a102:	f84a 0b04 	str.w	r0, [sl], #4
 800a106:	f853 2b04 	ldr.w	r2, [r3], #4
 800a10a:	459c      	cmp	ip, r3
 800a10c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a110:	d8f3      	bhi.n	800a0fa <__lshift+0x6e>
 800a112:	ebac 0304 	sub.w	r3, ip, r4
 800a116:	3b15      	subs	r3, #21
 800a118:	f023 0303 	bic.w	r3, r3, #3
 800a11c:	3304      	adds	r3, #4
 800a11e:	f104 0015 	add.w	r0, r4, #21
 800a122:	4560      	cmp	r0, ip
 800a124:	bf88      	it	hi
 800a126:	2304      	movhi	r3, #4
 800a128:	50ca      	str	r2, [r1, r3]
 800a12a:	b10a      	cbz	r2, 800a130 <__lshift+0xa4>
 800a12c:	f108 0602 	add.w	r6, r8, #2
 800a130:	3e01      	subs	r6, #1
 800a132:	4638      	mov	r0, r7
 800a134:	612e      	str	r6, [r5, #16]
 800a136:	4621      	mov	r1, r4
 800a138:	f7ff fd98 	bl	8009c6c <_Bfree>
 800a13c:	4628      	mov	r0, r5
 800a13e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a142:	f842 0f04 	str.w	r0, [r2, #4]!
 800a146:	3301      	adds	r3, #1
 800a148:	e7c5      	b.n	800a0d6 <__lshift+0x4a>
 800a14a:	3904      	subs	r1, #4
 800a14c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a150:	f841 2f04 	str.w	r2, [r1, #4]!
 800a154:	459c      	cmp	ip, r3
 800a156:	d8f9      	bhi.n	800a14c <__lshift+0xc0>
 800a158:	e7ea      	b.n	800a130 <__lshift+0xa4>
 800a15a:	bf00      	nop
 800a15c:	0800b34a 	.word	0x0800b34a
 800a160:	0800b3bb 	.word	0x0800b3bb

0800a164 <__mcmp>:
 800a164:	690a      	ldr	r2, [r1, #16]
 800a166:	4603      	mov	r3, r0
 800a168:	6900      	ldr	r0, [r0, #16]
 800a16a:	1a80      	subs	r0, r0, r2
 800a16c:	b530      	push	{r4, r5, lr}
 800a16e:	d10e      	bne.n	800a18e <__mcmp+0x2a>
 800a170:	3314      	adds	r3, #20
 800a172:	3114      	adds	r1, #20
 800a174:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a178:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a17c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a180:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a184:	4295      	cmp	r5, r2
 800a186:	d003      	beq.n	800a190 <__mcmp+0x2c>
 800a188:	d205      	bcs.n	800a196 <__mcmp+0x32>
 800a18a:	f04f 30ff 	mov.w	r0, #4294967295
 800a18e:	bd30      	pop	{r4, r5, pc}
 800a190:	42a3      	cmp	r3, r4
 800a192:	d3f3      	bcc.n	800a17c <__mcmp+0x18>
 800a194:	e7fb      	b.n	800a18e <__mcmp+0x2a>
 800a196:	2001      	movs	r0, #1
 800a198:	e7f9      	b.n	800a18e <__mcmp+0x2a>
	...

0800a19c <__mdiff>:
 800a19c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1a0:	4689      	mov	r9, r1
 800a1a2:	4606      	mov	r6, r0
 800a1a4:	4611      	mov	r1, r2
 800a1a6:	4648      	mov	r0, r9
 800a1a8:	4614      	mov	r4, r2
 800a1aa:	f7ff ffdb 	bl	800a164 <__mcmp>
 800a1ae:	1e05      	subs	r5, r0, #0
 800a1b0:	d112      	bne.n	800a1d8 <__mdiff+0x3c>
 800a1b2:	4629      	mov	r1, r5
 800a1b4:	4630      	mov	r0, r6
 800a1b6:	f7ff fd19 	bl	8009bec <_Balloc>
 800a1ba:	4602      	mov	r2, r0
 800a1bc:	b928      	cbnz	r0, 800a1ca <__mdiff+0x2e>
 800a1be:	4b3f      	ldr	r3, [pc, #252]	@ (800a2bc <__mdiff+0x120>)
 800a1c0:	f240 2137 	movw	r1, #567	@ 0x237
 800a1c4:	483e      	ldr	r0, [pc, #248]	@ (800a2c0 <__mdiff+0x124>)
 800a1c6:	f000 fdab 	bl	800ad20 <__assert_func>
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a1d0:	4610      	mov	r0, r2
 800a1d2:	b003      	add	sp, #12
 800a1d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1d8:	bfbc      	itt	lt
 800a1da:	464b      	movlt	r3, r9
 800a1dc:	46a1      	movlt	r9, r4
 800a1de:	4630      	mov	r0, r6
 800a1e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a1e4:	bfba      	itte	lt
 800a1e6:	461c      	movlt	r4, r3
 800a1e8:	2501      	movlt	r5, #1
 800a1ea:	2500      	movge	r5, #0
 800a1ec:	f7ff fcfe 	bl	8009bec <_Balloc>
 800a1f0:	4602      	mov	r2, r0
 800a1f2:	b918      	cbnz	r0, 800a1fc <__mdiff+0x60>
 800a1f4:	4b31      	ldr	r3, [pc, #196]	@ (800a2bc <__mdiff+0x120>)
 800a1f6:	f240 2145 	movw	r1, #581	@ 0x245
 800a1fa:	e7e3      	b.n	800a1c4 <__mdiff+0x28>
 800a1fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a200:	6926      	ldr	r6, [r4, #16]
 800a202:	60c5      	str	r5, [r0, #12]
 800a204:	f109 0310 	add.w	r3, r9, #16
 800a208:	f109 0514 	add.w	r5, r9, #20
 800a20c:	f104 0e14 	add.w	lr, r4, #20
 800a210:	f100 0b14 	add.w	fp, r0, #20
 800a214:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a218:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a21c:	9301      	str	r3, [sp, #4]
 800a21e:	46d9      	mov	r9, fp
 800a220:	f04f 0c00 	mov.w	ip, #0
 800a224:	9b01      	ldr	r3, [sp, #4]
 800a226:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a22a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a22e:	9301      	str	r3, [sp, #4]
 800a230:	fa1f f38a 	uxth.w	r3, sl
 800a234:	4619      	mov	r1, r3
 800a236:	b283      	uxth	r3, r0
 800a238:	1acb      	subs	r3, r1, r3
 800a23a:	0c00      	lsrs	r0, r0, #16
 800a23c:	4463      	add	r3, ip
 800a23e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a242:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a246:	b29b      	uxth	r3, r3
 800a248:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a24c:	4576      	cmp	r6, lr
 800a24e:	f849 3b04 	str.w	r3, [r9], #4
 800a252:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a256:	d8e5      	bhi.n	800a224 <__mdiff+0x88>
 800a258:	1b33      	subs	r3, r6, r4
 800a25a:	3b15      	subs	r3, #21
 800a25c:	f023 0303 	bic.w	r3, r3, #3
 800a260:	3415      	adds	r4, #21
 800a262:	3304      	adds	r3, #4
 800a264:	42a6      	cmp	r6, r4
 800a266:	bf38      	it	cc
 800a268:	2304      	movcc	r3, #4
 800a26a:	441d      	add	r5, r3
 800a26c:	445b      	add	r3, fp
 800a26e:	461e      	mov	r6, r3
 800a270:	462c      	mov	r4, r5
 800a272:	4544      	cmp	r4, r8
 800a274:	d30e      	bcc.n	800a294 <__mdiff+0xf8>
 800a276:	f108 0103 	add.w	r1, r8, #3
 800a27a:	1b49      	subs	r1, r1, r5
 800a27c:	f021 0103 	bic.w	r1, r1, #3
 800a280:	3d03      	subs	r5, #3
 800a282:	45a8      	cmp	r8, r5
 800a284:	bf38      	it	cc
 800a286:	2100      	movcc	r1, #0
 800a288:	440b      	add	r3, r1
 800a28a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a28e:	b191      	cbz	r1, 800a2b6 <__mdiff+0x11a>
 800a290:	6117      	str	r7, [r2, #16]
 800a292:	e79d      	b.n	800a1d0 <__mdiff+0x34>
 800a294:	f854 1b04 	ldr.w	r1, [r4], #4
 800a298:	46e6      	mov	lr, ip
 800a29a:	0c08      	lsrs	r0, r1, #16
 800a29c:	fa1c fc81 	uxtah	ip, ip, r1
 800a2a0:	4471      	add	r1, lr
 800a2a2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a2a6:	b289      	uxth	r1, r1
 800a2a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a2ac:	f846 1b04 	str.w	r1, [r6], #4
 800a2b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a2b4:	e7dd      	b.n	800a272 <__mdiff+0xd6>
 800a2b6:	3f01      	subs	r7, #1
 800a2b8:	e7e7      	b.n	800a28a <__mdiff+0xee>
 800a2ba:	bf00      	nop
 800a2bc:	0800b34a 	.word	0x0800b34a
 800a2c0:	0800b3bb 	.word	0x0800b3bb

0800a2c4 <__ulp>:
 800a2c4:	b082      	sub	sp, #8
 800a2c6:	ed8d 0b00 	vstr	d0, [sp]
 800a2ca:	9a01      	ldr	r2, [sp, #4]
 800a2cc:	4b0f      	ldr	r3, [pc, #60]	@ (800a30c <__ulp+0x48>)
 800a2ce:	4013      	ands	r3, r2
 800a2d0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	dc08      	bgt.n	800a2ea <__ulp+0x26>
 800a2d8:	425b      	negs	r3, r3
 800a2da:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a2de:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a2e2:	da04      	bge.n	800a2ee <__ulp+0x2a>
 800a2e4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a2e8:	4113      	asrs	r3, r2
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	e008      	b.n	800a300 <__ulp+0x3c>
 800a2ee:	f1a2 0314 	sub.w	r3, r2, #20
 800a2f2:	2b1e      	cmp	r3, #30
 800a2f4:	bfda      	itte	le
 800a2f6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a2fa:	40da      	lsrle	r2, r3
 800a2fc:	2201      	movgt	r2, #1
 800a2fe:	2300      	movs	r3, #0
 800a300:	4619      	mov	r1, r3
 800a302:	4610      	mov	r0, r2
 800a304:	ec41 0b10 	vmov	d0, r0, r1
 800a308:	b002      	add	sp, #8
 800a30a:	4770      	bx	lr
 800a30c:	7ff00000 	.word	0x7ff00000

0800a310 <__b2d>:
 800a310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a314:	6906      	ldr	r6, [r0, #16]
 800a316:	f100 0814 	add.w	r8, r0, #20
 800a31a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a31e:	1f37      	subs	r7, r6, #4
 800a320:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a324:	4610      	mov	r0, r2
 800a326:	f7ff fd53 	bl	8009dd0 <__hi0bits>
 800a32a:	f1c0 0320 	rsb	r3, r0, #32
 800a32e:	280a      	cmp	r0, #10
 800a330:	600b      	str	r3, [r1, #0]
 800a332:	491b      	ldr	r1, [pc, #108]	@ (800a3a0 <__b2d+0x90>)
 800a334:	dc15      	bgt.n	800a362 <__b2d+0x52>
 800a336:	f1c0 0c0b 	rsb	ip, r0, #11
 800a33a:	fa22 f30c 	lsr.w	r3, r2, ip
 800a33e:	45b8      	cmp	r8, r7
 800a340:	ea43 0501 	orr.w	r5, r3, r1
 800a344:	bf34      	ite	cc
 800a346:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a34a:	2300      	movcs	r3, #0
 800a34c:	3015      	adds	r0, #21
 800a34e:	fa02 f000 	lsl.w	r0, r2, r0
 800a352:	fa23 f30c 	lsr.w	r3, r3, ip
 800a356:	4303      	orrs	r3, r0
 800a358:	461c      	mov	r4, r3
 800a35a:	ec45 4b10 	vmov	d0, r4, r5
 800a35e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a362:	45b8      	cmp	r8, r7
 800a364:	bf3a      	itte	cc
 800a366:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a36a:	f1a6 0708 	subcc.w	r7, r6, #8
 800a36e:	2300      	movcs	r3, #0
 800a370:	380b      	subs	r0, #11
 800a372:	d012      	beq.n	800a39a <__b2d+0x8a>
 800a374:	f1c0 0120 	rsb	r1, r0, #32
 800a378:	fa23 f401 	lsr.w	r4, r3, r1
 800a37c:	4082      	lsls	r2, r0
 800a37e:	4322      	orrs	r2, r4
 800a380:	4547      	cmp	r7, r8
 800a382:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a386:	bf8c      	ite	hi
 800a388:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a38c:	2200      	movls	r2, #0
 800a38e:	4083      	lsls	r3, r0
 800a390:	40ca      	lsrs	r2, r1
 800a392:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a396:	4313      	orrs	r3, r2
 800a398:	e7de      	b.n	800a358 <__b2d+0x48>
 800a39a:	ea42 0501 	orr.w	r5, r2, r1
 800a39e:	e7db      	b.n	800a358 <__b2d+0x48>
 800a3a0:	3ff00000 	.word	0x3ff00000

0800a3a4 <__d2b>:
 800a3a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a3a8:	460f      	mov	r7, r1
 800a3aa:	2101      	movs	r1, #1
 800a3ac:	ec59 8b10 	vmov	r8, r9, d0
 800a3b0:	4616      	mov	r6, r2
 800a3b2:	f7ff fc1b 	bl	8009bec <_Balloc>
 800a3b6:	4604      	mov	r4, r0
 800a3b8:	b930      	cbnz	r0, 800a3c8 <__d2b+0x24>
 800a3ba:	4602      	mov	r2, r0
 800a3bc:	4b23      	ldr	r3, [pc, #140]	@ (800a44c <__d2b+0xa8>)
 800a3be:	4824      	ldr	r0, [pc, #144]	@ (800a450 <__d2b+0xac>)
 800a3c0:	f240 310f 	movw	r1, #783	@ 0x30f
 800a3c4:	f000 fcac 	bl	800ad20 <__assert_func>
 800a3c8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a3cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a3d0:	b10d      	cbz	r5, 800a3d6 <__d2b+0x32>
 800a3d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a3d6:	9301      	str	r3, [sp, #4]
 800a3d8:	f1b8 0300 	subs.w	r3, r8, #0
 800a3dc:	d023      	beq.n	800a426 <__d2b+0x82>
 800a3de:	4668      	mov	r0, sp
 800a3e0:	9300      	str	r3, [sp, #0]
 800a3e2:	f7ff fd14 	bl	8009e0e <__lo0bits>
 800a3e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a3ea:	b1d0      	cbz	r0, 800a422 <__d2b+0x7e>
 800a3ec:	f1c0 0320 	rsb	r3, r0, #32
 800a3f0:	fa02 f303 	lsl.w	r3, r2, r3
 800a3f4:	430b      	orrs	r3, r1
 800a3f6:	40c2      	lsrs	r2, r0
 800a3f8:	6163      	str	r3, [r4, #20]
 800a3fa:	9201      	str	r2, [sp, #4]
 800a3fc:	9b01      	ldr	r3, [sp, #4]
 800a3fe:	61a3      	str	r3, [r4, #24]
 800a400:	2b00      	cmp	r3, #0
 800a402:	bf0c      	ite	eq
 800a404:	2201      	moveq	r2, #1
 800a406:	2202      	movne	r2, #2
 800a408:	6122      	str	r2, [r4, #16]
 800a40a:	b1a5      	cbz	r5, 800a436 <__d2b+0x92>
 800a40c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a410:	4405      	add	r5, r0
 800a412:	603d      	str	r5, [r7, #0]
 800a414:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a418:	6030      	str	r0, [r6, #0]
 800a41a:	4620      	mov	r0, r4
 800a41c:	b003      	add	sp, #12
 800a41e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a422:	6161      	str	r1, [r4, #20]
 800a424:	e7ea      	b.n	800a3fc <__d2b+0x58>
 800a426:	a801      	add	r0, sp, #4
 800a428:	f7ff fcf1 	bl	8009e0e <__lo0bits>
 800a42c:	9b01      	ldr	r3, [sp, #4]
 800a42e:	6163      	str	r3, [r4, #20]
 800a430:	3020      	adds	r0, #32
 800a432:	2201      	movs	r2, #1
 800a434:	e7e8      	b.n	800a408 <__d2b+0x64>
 800a436:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a43a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a43e:	6038      	str	r0, [r7, #0]
 800a440:	6918      	ldr	r0, [r3, #16]
 800a442:	f7ff fcc5 	bl	8009dd0 <__hi0bits>
 800a446:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a44a:	e7e5      	b.n	800a418 <__d2b+0x74>
 800a44c:	0800b34a 	.word	0x0800b34a
 800a450:	0800b3bb 	.word	0x0800b3bb

0800a454 <__ratio>:
 800a454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a458:	b085      	sub	sp, #20
 800a45a:	e9cd 1000 	strd	r1, r0, [sp]
 800a45e:	a902      	add	r1, sp, #8
 800a460:	f7ff ff56 	bl	800a310 <__b2d>
 800a464:	9800      	ldr	r0, [sp, #0]
 800a466:	a903      	add	r1, sp, #12
 800a468:	ec55 4b10 	vmov	r4, r5, d0
 800a46c:	f7ff ff50 	bl	800a310 <__b2d>
 800a470:	9b01      	ldr	r3, [sp, #4]
 800a472:	6919      	ldr	r1, [r3, #16]
 800a474:	9b00      	ldr	r3, [sp, #0]
 800a476:	691b      	ldr	r3, [r3, #16]
 800a478:	1ac9      	subs	r1, r1, r3
 800a47a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a47e:	1a9b      	subs	r3, r3, r2
 800a480:	ec5b ab10 	vmov	sl, fp, d0
 800a484:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a488:	2b00      	cmp	r3, #0
 800a48a:	bfce      	itee	gt
 800a48c:	462a      	movgt	r2, r5
 800a48e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a492:	465a      	movle	r2, fp
 800a494:	462f      	mov	r7, r5
 800a496:	46d9      	mov	r9, fp
 800a498:	bfcc      	ite	gt
 800a49a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a49e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a4a2:	464b      	mov	r3, r9
 800a4a4:	4652      	mov	r2, sl
 800a4a6:	4620      	mov	r0, r4
 800a4a8:	4639      	mov	r1, r7
 800a4aa:	f7f6 f9ef 	bl	800088c <__aeabi_ddiv>
 800a4ae:	ec41 0b10 	vmov	d0, r0, r1
 800a4b2:	b005      	add	sp, #20
 800a4b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a4b8 <__copybits>:
 800a4b8:	3901      	subs	r1, #1
 800a4ba:	b570      	push	{r4, r5, r6, lr}
 800a4bc:	1149      	asrs	r1, r1, #5
 800a4be:	6914      	ldr	r4, [r2, #16]
 800a4c0:	3101      	adds	r1, #1
 800a4c2:	f102 0314 	add.w	r3, r2, #20
 800a4c6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a4ca:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a4ce:	1f05      	subs	r5, r0, #4
 800a4d0:	42a3      	cmp	r3, r4
 800a4d2:	d30c      	bcc.n	800a4ee <__copybits+0x36>
 800a4d4:	1aa3      	subs	r3, r4, r2
 800a4d6:	3b11      	subs	r3, #17
 800a4d8:	f023 0303 	bic.w	r3, r3, #3
 800a4dc:	3211      	adds	r2, #17
 800a4de:	42a2      	cmp	r2, r4
 800a4e0:	bf88      	it	hi
 800a4e2:	2300      	movhi	r3, #0
 800a4e4:	4418      	add	r0, r3
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	4288      	cmp	r0, r1
 800a4ea:	d305      	bcc.n	800a4f8 <__copybits+0x40>
 800a4ec:	bd70      	pop	{r4, r5, r6, pc}
 800a4ee:	f853 6b04 	ldr.w	r6, [r3], #4
 800a4f2:	f845 6f04 	str.w	r6, [r5, #4]!
 800a4f6:	e7eb      	b.n	800a4d0 <__copybits+0x18>
 800a4f8:	f840 3b04 	str.w	r3, [r0], #4
 800a4fc:	e7f4      	b.n	800a4e8 <__copybits+0x30>

0800a4fe <__any_on>:
 800a4fe:	f100 0214 	add.w	r2, r0, #20
 800a502:	6900      	ldr	r0, [r0, #16]
 800a504:	114b      	asrs	r3, r1, #5
 800a506:	4298      	cmp	r0, r3
 800a508:	b510      	push	{r4, lr}
 800a50a:	db11      	blt.n	800a530 <__any_on+0x32>
 800a50c:	dd0a      	ble.n	800a524 <__any_on+0x26>
 800a50e:	f011 011f 	ands.w	r1, r1, #31
 800a512:	d007      	beq.n	800a524 <__any_on+0x26>
 800a514:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a518:	fa24 f001 	lsr.w	r0, r4, r1
 800a51c:	fa00 f101 	lsl.w	r1, r0, r1
 800a520:	428c      	cmp	r4, r1
 800a522:	d10b      	bne.n	800a53c <__any_on+0x3e>
 800a524:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a528:	4293      	cmp	r3, r2
 800a52a:	d803      	bhi.n	800a534 <__any_on+0x36>
 800a52c:	2000      	movs	r0, #0
 800a52e:	bd10      	pop	{r4, pc}
 800a530:	4603      	mov	r3, r0
 800a532:	e7f7      	b.n	800a524 <__any_on+0x26>
 800a534:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a538:	2900      	cmp	r1, #0
 800a53a:	d0f5      	beq.n	800a528 <__any_on+0x2a>
 800a53c:	2001      	movs	r0, #1
 800a53e:	e7f6      	b.n	800a52e <__any_on+0x30>

0800a540 <__ascii_wctomb>:
 800a540:	4603      	mov	r3, r0
 800a542:	4608      	mov	r0, r1
 800a544:	b141      	cbz	r1, 800a558 <__ascii_wctomb+0x18>
 800a546:	2aff      	cmp	r2, #255	@ 0xff
 800a548:	d904      	bls.n	800a554 <__ascii_wctomb+0x14>
 800a54a:	228a      	movs	r2, #138	@ 0x8a
 800a54c:	601a      	str	r2, [r3, #0]
 800a54e:	f04f 30ff 	mov.w	r0, #4294967295
 800a552:	4770      	bx	lr
 800a554:	700a      	strb	r2, [r1, #0]
 800a556:	2001      	movs	r0, #1
 800a558:	4770      	bx	lr

0800a55a <__ssputs_r>:
 800a55a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a55e:	688e      	ldr	r6, [r1, #8]
 800a560:	461f      	mov	r7, r3
 800a562:	42be      	cmp	r6, r7
 800a564:	680b      	ldr	r3, [r1, #0]
 800a566:	4682      	mov	sl, r0
 800a568:	460c      	mov	r4, r1
 800a56a:	4690      	mov	r8, r2
 800a56c:	d82d      	bhi.n	800a5ca <__ssputs_r+0x70>
 800a56e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a572:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a576:	d026      	beq.n	800a5c6 <__ssputs_r+0x6c>
 800a578:	6965      	ldr	r5, [r4, #20]
 800a57a:	6909      	ldr	r1, [r1, #16]
 800a57c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a580:	eba3 0901 	sub.w	r9, r3, r1
 800a584:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a588:	1c7b      	adds	r3, r7, #1
 800a58a:	444b      	add	r3, r9
 800a58c:	106d      	asrs	r5, r5, #1
 800a58e:	429d      	cmp	r5, r3
 800a590:	bf38      	it	cc
 800a592:	461d      	movcc	r5, r3
 800a594:	0553      	lsls	r3, r2, #21
 800a596:	d527      	bpl.n	800a5e8 <__ssputs_r+0x8e>
 800a598:	4629      	mov	r1, r5
 800a59a:	f7fc fa6f 	bl	8006a7c <_malloc_r>
 800a59e:	4606      	mov	r6, r0
 800a5a0:	b360      	cbz	r0, 800a5fc <__ssputs_r+0xa2>
 800a5a2:	6921      	ldr	r1, [r4, #16]
 800a5a4:	464a      	mov	r2, r9
 800a5a6:	f7fe f91c 	bl	80087e2 <memcpy>
 800a5aa:	89a3      	ldrh	r3, [r4, #12]
 800a5ac:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a5b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5b4:	81a3      	strh	r3, [r4, #12]
 800a5b6:	6126      	str	r6, [r4, #16]
 800a5b8:	6165      	str	r5, [r4, #20]
 800a5ba:	444e      	add	r6, r9
 800a5bc:	eba5 0509 	sub.w	r5, r5, r9
 800a5c0:	6026      	str	r6, [r4, #0]
 800a5c2:	60a5      	str	r5, [r4, #8]
 800a5c4:	463e      	mov	r6, r7
 800a5c6:	42be      	cmp	r6, r7
 800a5c8:	d900      	bls.n	800a5cc <__ssputs_r+0x72>
 800a5ca:	463e      	mov	r6, r7
 800a5cc:	6820      	ldr	r0, [r4, #0]
 800a5ce:	4632      	mov	r2, r6
 800a5d0:	4641      	mov	r1, r8
 800a5d2:	f000 fb69 	bl	800aca8 <memmove>
 800a5d6:	68a3      	ldr	r3, [r4, #8]
 800a5d8:	1b9b      	subs	r3, r3, r6
 800a5da:	60a3      	str	r3, [r4, #8]
 800a5dc:	6823      	ldr	r3, [r4, #0]
 800a5de:	4433      	add	r3, r6
 800a5e0:	6023      	str	r3, [r4, #0]
 800a5e2:	2000      	movs	r0, #0
 800a5e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5e8:	462a      	mov	r2, r5
 800a5ea:	f000 fbcb 	bl	800ad84 <_realloc_r>
 800a5ee:	4606      	mov	r6, r0
 800a5f0:	2800      	cmp	r0, #0
 800a5f2:	d1e0      	bne.n	800a5b6 <__ssputs_r+0x5c>
 800a5f4:	6921      	ldr	r1, [r4, #16]
 800a5f6:	4650      	mov	r0, sl
 800a5f8:	f7fe ff62 	bl	80094c0 <_free_r>
 800a5fc:	230c      	movs	r3, #12
 800a5fe:	f8ca 3000 	str.w	r3, [sl]
 800a602:	89a3      	ldrh	r3, [r4, #12]
 800a604:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a608:	81a3      	strh	r3, [r4, #12]
 800a60a:	f04f 30ff 	mov.w	r0, #4294967295
 800a60e:	e7e9      	b.n	800a5e4 <__ssputs_r+0x8a>

0800a610 <_svfiprintf_r>:
 800a610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a614:	4698      	mov	r8, r3
 800a616:	898b      	ldrh	r3, [r1, #12]
 800a618:	061b      	lsls	r3, r3, #24
 800a61a:	b09d      	sub	sp, #116	@ 0x74
 800a61c:	4607      	mov	r7, r0
 800a61e:	460d      	mov	r5, r1
 800a620:	4614      	mov	r4, r2
 800a622:	d510      	bpl.n	800a646 <_svfiprintf_r+0x36>
 800a624:	690b      	ldr	r3, [r1, #16]
 800a626:	b973      	cbnz	r3, 800a646 <_svfiprintf_r+0x36>
 800a628:	2140      	movs	r1, #64	@ 0x40
 800a62a:	f7fc fa27 	bl	8006a7c <_malloc_r>
 800a62e:	6028      	str	r0, [r5, #0]
 800a630:	6128      	str	r0, [r5, #16]
 800a632:	b930      	cbnz	r0, 800a642 <_svfiprintf_r+0x32>
 800a634:	230c      	movs	r3, #12
 800a636:	603b      	str	r3, [r7, #0]
 800a638:	f04f 30ff 	mov.w	r0, #4294967295
 800a63c:	b01d      	add	sp, #116	@ 0x74
 800a63e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a642:	2340      	movs	r3, #64	@ 0x40
 800a644:	616b      	str	r3, [r5, #20]
 800a646:	2300      	movs	r3, #0
 800a648:	9309      	str	r3, [sp, #36]	@ 0x24
 800a64a:	2320      	movs	r3, #32
 800a64c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a650:	f8cd 800c 	str.w	r8, [sp, #12]
 800a654:	2330      	movs	r3, #48	@ 0x30
 800a656:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a7f4 <_svfiprintf_r+0x1e4>
 800a65a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a65e:	f04f 0901 	mov.w	r9, #1
 800a662:	4623      	mov	r3, r4
 800a664:	469a      	mov	sl, r3
 800a666:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a66a:	b10a      	cbz	r2, 800a670 <_svfiprintf_r+0x60>
 800a66c:	2a25      	cmp	r2, #37	@ 0x25
 800a66e:	d1f9      	bne.n	800a664 <_svfiprintf_r+0x54>
 800a670:	ebba 0b04 	subs.w	fp, sl, r4
 800a674:	d00b      	beq.n	800a68e <_svfiprintf_r+0x7e>
 800a676:	465b      	mov	r3, fp
 800a678:	4622      	mov	r2, r4
 800a67a:	4629      	mov	r1, r5
 800a67c:	4638      	mov	r0, r7
 800a67e:	f7ff ff6c 	bl	800a55a <__ssputs_r>
 800a682:	3001      	adds	r0, #1
 800a684:	f000 80a7 	beq.w	800a7d6 <_svfiprintf_r+0x1c6>
 800a688:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a68a:	445a      	add	r2, fp
 800a68c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a68e:	f89a 3000 	ldrb.w	r3, [sl]
 800a692:	2b00      	cmp	r3, #0
 800a694:	f000 809f 	beq.w	800a7d6 <_svfiprintf_r+0x1c6>
 800a698:	2300      	movs	r3, #0
 800a69a:	f04f 32ff 	mov.w	r2, #4294967295
 800a69e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6a2:	f10a 0a01 	add.w	sl, sl, #1
 800a6a6:	9304      	str	r3, [sp, #16]
 800a6a8:	9307      	str	r3, [sp, #28]
 800a6aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a6ae:	931a      	str	r3, [sp, #104]	@ 0x68
 800a6b0:	4654      	mov	r4, sl
 800a6b2:	2205      	movs	r2, #5
 800a6b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6b8:	484e      	ldr	r0, [pc, #312]	@ (800a7f4 <_svfiprintf_r+0x1e4>)
 800a6ba:	f7f5 fda9 	bl	8000210 <memchr>
 800a6be:	9a04      	ldr	r2, [sp, #16]
 800a6c0:	b9d8      	cbnz	r0, 800a6fa <_svfiprintf_r+0xea>
 800a6c2:	06d0      	lsls	r0, r2, #27
 800a6c4:	bf44      	itt	mi
 800a6c6:	2320      	movmi	r3, #32
 800a6c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6cc:	0711      	lsls	r1, r2, #28
 800a6ce:	bf44      	itt	mi
 800a6d0:	232b      	movmi	r3, #43	@ 0x2b
 800a6d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6d6:	f89a 3000 	ldrb.w	r3, [sl]
 800a6da:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6dc:	d015      	beq.n	800a70a <_svfiprintf_r+0xfa>
 800a6de:	9a07      	ldr	r2, [sp, #28]
 800a6e0:	4654      	mov	r4, sl
 800a6e2:	2000      	movs	r0, #0
 800a6e4:	f04f 0c0a 	mov.w	ip, #10
 800a6e8:	4621      	mov	r1, r4
 800a6ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6ee:	3b30      	subs	r3, #48	@ 0x30
 800a6f0:	2b09      	cmp	r3, #9
 800a6f2:	d94b      	bls.n	800a78c <_svfiprintf_r+0x17c>
 800a6f4:	b1b0      	cbz	r0, 800a724 <_svfiprintf_r+0x114>
 800a6f6:	9207      	str	r2, [sp, #28]
 800a6f8:	e014      	b.n	800a724 <_svfiprintf_r+0x114>
 800a6fa:	eba0 0308 	sub.w	r3, r0, r8
 800a6fe:	fa09 f303 	lsl.w	r3, r9, r3
 800a702:	4313      	orrs	r3, r2
 800a704:	9304      	str	r3, [sp, #16]
 800a706:	46a2      	mov	sl, r4
 800a708:	e7d2      	b.n	800a6b0 <_svfiprintf_r+0xa0>
 800a70a:	9b03      	ldr	r3, [sp, #12]
 800a70c:	1d19      	adds	r1, r3, #4
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	9103      	str	r1, [sp, #12]
 800a712:	2b00      	cmp	r3, #0
 800a714:	bfbb      	ittet	lt
 800a716:	425b      	neglt	r3, r3
 800a718:	f042 0202 	orrlt.w	r2, r2, #2
 800a71c:	9307      	strge	r3, [sp, #28]
 800a71e:	9307      	strlt	r3, [sp, #28]
 800a720:	bfb8      	it	lt
 800a722:	9204      	strlt	r2, [sp, #16]
 800a724:	7823      	ldrb	r3, [r4, #0]
 800a726:	2b2e      	cmp	r3, #46	@ 0x2e
 800a728:	d10a      	bne.n	800a740 <_svfiprintf_r+0x130>
 800a72a:	7863      	ldrb	r3, [r4, #1]
 800a72c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a72e:	d132      	bne.n	800a796 <_svfiprintf_r+0x186>
 800a730:	9b03      	ldr	r3, [sp, #12]
 800a732:	1d1a      	adds	r2, r3, #4
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	9203      	str	r2, [sp, #12]
 800a738:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a73c:	3402      	adds	r4, #2
 800a73e:	9305      	str	r3, [sp, #20]
 800a740:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a804 <_svfiprintf_r+0x1f4>
 800a744:	7821      	ldrb	r1, [r4, #0]
 800a746:	2203      	movs	r2, #3
 800a748:	4650      	mov	r0, sl
 800a74a:	f7f5 fd61 	bl	8000210 <memchr>
 800a74e:	b138      	cbz	r0, 800a760 <_svfiprintf_r+0x150>
 800a750:	9b04      	ldr	r3, [sp, #16]
 800a752:	eba0 000a 	sub.w	r0, r0, sl
 800a756:	2240      	movs	r2, #64	@ 0x40
 800a758:	4082      	lsls	r2, r0
 800a75a:	4313      	orrs	r3, r2
 800a75c:	3401      	adds	r4, #1
 800a75e:	9304      	str	r3, [sp, #16]
 800a760:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a764:	4824      	ldr	r0, [pc, #144]	@ (800a7f8 <_svfiprintf_r+0x1e8>)
 800a766:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a76a:	2206      	movs	r2, #6
 800a76c:	f7f5 fd50 	bl	8000210 <memchr>
 800a770:	2800      	cmp	r0, #0
 800a772:	d036      	beq.n	800a7e2 <_svfiprintf_r+0x1d2>
 800a774:	4b21      	ldr	r3, [pc, #132]	@ (800a7fc <_svfiprintf_r+0x1ec>)
 800a776:	bb1b      	cbnz	r3, 800a7c0 <_svfiprintf_r+0x1b0>
 800a778:	9b03      	ldr	r3, [sp, #12]
 800a77a:	3307      	adds	r3, #7
 800a77c:	f023 0307 	bic.w	r3, r3, #7
 800a780:	3308      	adds	r3, #8
 800a782:	9303      	str	r3, [sp, #12]
 800a784:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a786:	4433      	add	r3, r6
 800a788:	9309      	str	r3, [sp, #36]	@ 0x24
 800a78a:	e76a      	b.n	800a662 <_svfiprintf_r+0x52>
 800a78c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a790:	460c      	mov	r4, r1
 800a792:	2001      	movs	r0, #1
 800a794:	e7a8      	b.n	800a6e8 <_svfiprintf_r+0xd8>
 800a796:	2300      	movs	r3, #0
 800a798:	3401      	adds	r4, #1
 800a79a:	9305      	str	r3, [sp, #20]
 800a79c:	4619      	mov	r1, r3
 800a79e:	f04f 0c0a 	mov.w	ip, #10
 800a7a2:	4620      	mov	r0, r4
 800a7a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7a8:	3a30      	subs	r2, #48	@ 0x30
 800a7aa:	2a09      	cmp	r2, #9
 800a7ac:	d903      	bls.n	800a7b6 <_svfiprintf_r+0x1a6>
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d0c6      	beq.n	800a740 <_svfiprintf_r+0x130>
 800a7b2:	9105      	str	r1, [sp, #20]
 800a7b4:	e7c4      	b.n	800a740 <_svfiprintf_r+0x130>
 800a7b6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7ba:	4604      	mov	r4, r0
 800a7bc:	2301      	movs	r3, #1
 800a7be:	e7f0      	b.n	800a7a2 <_svfiprintf_r+0x192>
 800a7c0:	ab03      	add	r3, sp, #12
 800a7c2:	9300      	str	r3, [sp, #0]
 800a7c4:	462a      	mov	r2, r5
 800a7c6:	4b0e      	ldr	r3, [pc, #56]	@ (800a800 <_svfiprintf_r+0x1f0>)
 800a7c8:	a904      	add	r1, sp, #16
 800a7ca:	4638      	mov	r0, r7
 800a7cc:	f7fd f914 	bl	80079f8 <_printf_float>
 800a7d0:	1c42      	adds	r2, r0, #1
 800a7d2:	4606      	mov	r6, r0
 800a7d4:	d1d6      	bne.n	800a784 <_svfiprintf_r+0x174>
 800a7d6:	89ab      	ldrh	r3, [r5, #12]
 800a7d8:	065b      	lsls	r3, r3, #25
 800a7da:	f53f af2d 	bmi.w	800a638 <_svfiprintf_r+0x28>
 800a7de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7e0:	e72c      	b.n	800a63c <_svfiprintf_r+0x2c>
 800a7e2:	ab03      	add	r3, sp, #12
 800a7e4:	9300      	str	r3, [sp, #0]
 800a7e6:	462a      	mov	r2, r5
 800a7e8:	4b05      	ldr	r3, [pc, #20]	@ (800a800 <_svfiprintf_r+0x1f0>)
 800a7ea:	a904      	add	r1, sp, #16
 800a7ec:	4638      	mov	r0, r7
 800a7ee:	f7fd fb9b 	bl	8007f28 <_printf_i>
 800a7f2:	e7ed      	b.n	800a7d0 <_svfiprintf_r+0x1c0>
 800a7f4:	0800b414 	.word	0x0800b414
 800a7f8:	0800b41e 	.word	0x0800b41e
 800a7fc:	080079f9 	.word	0x080079f9
 800a800:	0800a55b 	.word	0x0800a55b
 800a804:	0800b41a 	.word	0x0800b41a

0800a808 <__sfputc_r>:
 800a808:	6893      	ldr	r3, [r2, #8]
 800a80a:	3b01      	subs	r3, #1
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	b410      	push	{r4}
 800a810:	6093      	str	r3, [r2, #8]
 800a812:	da08      	bge.n	800a826 <__sfputc_r+0x1e>
 800a814:	6994      	ldr	r4, [r2, #24]
 800a816:	42a3      	cmp	r3, r4
 800a818:	db01      	blt.n	800a81e <__sfputc_r+0x16>
 800a81a:	290a      	cmp	r1, #10
 800a81c:	d103      	bne.n	800a826 <__sfputc_r+0x1e>
 800a81e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a822:	f7fd be4a 	b.w	80084ba <__swbuf_r>
 800a826:	6813      	ldr	r3, [r2, #0]
 800a828:	1c58      	adds	r0, r3, #1
 800a82a:	6010      	str	r0, [r2, #0]
 800a82c:	7019      	strb	r1, [r3, #0]
 800a82e:	4608      	mov	r0, r1
 800a830:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a834:	4770      	bx	lr

0800a836 <__sfputs_r>:
 800a836:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a838:	4606      	mov	r6, r0
 800a83a:	460f      	mov	r7, r1
 800a83c:	4614      	mov	r4, r2
 800a83e:	18d5      	adds	r5, r2, r3
 800a840:	42ac      	cmp	r4, r5
 800a842:	d101      	bne.n	800a848 <__sfputs_r+0x12>
 800a844:	2000      	movs	r0, #0
 800a846:	e007      	b.n	800a858 <__sfputs_r+0x22>
 800a848:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a84c:	463a      	mov	r2, r7
 800a84e:	4630      	mov	r0, r6
 800a850:	f7ff ffda 	bl	800a808 <__sfputc_r>
 800a854:	1c43      	adds	r3, r0, #1
 800a856:	d1f3      	bne.n	800a840 <__sfputs_r+0xa>
 800a858:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a85c <_vfiprintf_r>:
 800a85c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a860:	460d      	mov	r5, r1
 800a862:	b09d      	sub	sp, #116	@ 0x74
 800a864:	4614      	mov	r4, r2
 800a866:	4698      	mov	r8, r3
 800a868:	4606      	mov	r6, r0
 800a86a:	b118      	cbz	r0, 800a874 <_vfiprintf_r+0x18>
 800a86c:	6a03      	ldr	r3, [r0, #32]
 800a86e:	b90b      	cbnz	r3, 800a874 <_vfiprintf_r+0x18>
 800a870:	f7fd fd04 	bl	800827c <__sinit>
 800a874:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a876:	07d9      	lsls	r1, r3, #31
 800a878:	d405      	bmi.n	800a886 <_vfiprintf_r+0x2a>
 800a87a:	89ab      	ldrh	r3, [r5, #12]
 800a87c:	059a      	lsls	r2, r3, #22
 800a87e:	d402      	bmi.n	800a886 <_vfiprintf_r+0x2a>
 800a880:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a882:	f7fd ffac 	bl	80087de <__retarget_lock_acquire_recursive>
 800a886:	89ab      	ldrh	r3, [r5, #12]
 800a888:	071b      	lsls	r3, r3, #28
 800a88a:	d501      	bpl.n	800a890 <_vfiprintf_r+0x34>
 800a88c:	692b      	ldr	r3, [r5, #16]
 800a88e:	b99b      	cbnz	r3, 800a8b8 <_vfiprintf_r+0x5c>
 800a890:	4629      	mov	r1, r5
 800a892:	4630      	mov	r0, r6
 800a894:	f7fd fe50 	bl	8008538 <__swsetup_r>
 800a898:	b170      	cbz	r0, 800a8b8 <_vfiprintf_r+0x5c>
 800a89a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a89c:	07dc      	lsls	r4, r3, #31
 800a89e:	d504      	bpl.n	800a8aa <_vfiprintf_r+0x4e>
 800a8a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a8a4:	b01d      	add	sp, #116	@ 0x74
 800a8a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8aa:	89ab      	ldrh	r3, [r5, #12]
 800a8ac:	0598      	lsls	r0, r3, #22
 800a8ae:	d4f7      	bmi.n	800a8a0 <_vfiprintf_r+0x44>
 800a8b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8b2:	f7fd ff95 	bl	80087e0 <__retarget_lock_release_recursive>
 800a8b6:	e7f3      	b.n	800a8a0 <_vfiprintf_r+0x44>
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8bc:	2320      	movs	r3, #32
 800a8be:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a8c2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a8c6:	2330      	movs	r3, #48	@ 0x30
 800a8c8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aa78 <_vfiprintf_r+0x21c>
 800a8cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a8d0:	f04f 0901 	mov.w	r9, #1
 800a8d4:	4623      	mov	r3, r4
 800a8d6:	469a      	mov	sl, r3
 800a8d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8dc:	b10a      	cbz	r2, 800a8e2 <_vfiprintf_r+0x86>
 800a8de:	2a25      	cmp	r2, #37	@ 0x25
 800a8e0:	d1f9      	bne.n	800a8d6 <_vfiprintf_r+0x7a>
 800a8e2:	ebba 0b04 	subs.w	fp, sl, r4
 800a8e6:	d00b      	beq.n	800a900 <_vfiprintf_r+0xa4>
 800a8e8:	465b      	mov	r3, fp
 800a8ea:	4622      	mov	r2, r4
 800a8ec:	4629      	mov	r1, r5
 800a8ee:	4630      	mov	r0, r6
 800a8f0:	f7ff ffa1 	bl	800a836 <__sfputs_r>
 800a8f4:	3001      	adds	r0, #1
 800a8f6:	f000 80a7 	beq.w	800aa48 <_vfiprintf_r+0x1ec>
 800a8fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8fc:	445a      	add	r2, fp
 800a8fe:	9209      	str	r2, [sp, #36]	@ 0x24
 800a900:	f89a 3000 	ldrb.w	r3, [sl]
 800a904:	2b00      	cmp	r3, #0
 800a906:	f000 809f 	beq.w	800aa48 <_vfiprintf_r+0x1ec>
 800a90a:	2300      	movs	r3, #0
 800a90c:	f04f 32ff 	mov.w	r2, #4294967295
 800a910:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a914:	f10a 0a01 	add.w	sl, sl, #1
 800a918:	9304      	str	r3, [sp, #16]
 800a91a:	9307      	str	r3, [sp, #28]
 800a91c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a920:	931a      	str	r3, [sp, #104]	@ 0x68
 800a922:	4654      	mov	r4, sl
 800a924:	2205      	movs	r2, #5
 800a926:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a92a:	4853      	ldr	r0, [pc, #332]	@ (800aa78 <_vfiprintf_r+0x21c>)
 800a92c:	f7f5 fc70 	bl	8000210 <memchr>
 800a930:	9a04      	ldr	r2, [sp, #16]
 800a932:	b9d8      	cbnz	r0, 800a96c <_vfiprintf_r+0x110>
 800a934:	06d1      	lsls	r1, r2, #27
 800a936:	bf44      	itt	mi
 800a938:	2320      	movmi	r3, #32
 800a93a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a93e:	0713      	lsls	r3, r2, #28
 800a940:	bf44      	itt	mi
 800a942:	232b      	movmi	r3, #43	@ 0x2b
 800a944:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a948:	f89a 3000 	ldrb.w	r3, [sl]
 800a94c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a94e:	d015      	beq.n	800a97c <_vfiprintf_r+0x120>
 800a950:	9a07      	ldr	r2, [sp, #28]
 800a952:	4654      	mov	r4, sl
 800a954:	2000      	movs	r0, #0
 800a956:	f04f 0c0a 	mov.w	ip, #10
 800a95a:	4621      	mov	r1, r4
 800a95c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a960:	3b30      	subs	r3, #48	@ 0x30
 800a962:	2b09      	cmp	r3, #9
 800a964:	d94b      	bls.n	800a9fe <_vfiprintf_r+0x1a2>
 800a966:	b1b0      	cbz	r0, 800a996 <_vfiprintf_r+0x13a>
 800a968:	9207      	str	r2, [sp, #28]
 800a96a:	e014      	b.n	800a996 <_vfiprintf_r+0x13a>
 800a96c:	eba0 0308 	sub.w	r3, r0, r8
 800a970:	fa09 f303 	lsl.w	r3, r9, r3
 800a974:	4313      	orrs	r3, r2
 800a976:	9304      	str	r3, [sp, #16]
 800a978:	46a2      	mov	sl, r4
 800a97a:	e7d2      	b.n	800a922 <_vfiprintf_r+0xc6>
 800a97c:	9b03      	ldr	r3, [sp, #12]
 800a97e:	1d19      	adds	r1, r3, #4
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	9103      	str	r1, [sp, #12]
 800a984:	2b00      	cmp	r3, #0
 800a986:	bfbb      	ittet	lt
 800a988:	425b      	neglt	r3, r3
 800a98a:	f042 0202 	orrlt.w	r2, r2, #2
 800a98e:	9307      	strge	r3, [sp, #28]
 800a990:	9307      	strlt	r3, [sp, #28]
 800a992:	bfb8      	it	lt
 800a994:	9204      	strlt	r2, [sp, #16]
 800a996:	7823      	ldrb	r3, [r4, #0]
 800a998:	2b2e      	cmp	r3, #46	@ 0x2e
 800a99a:	d10a      	bne.n	800a9b2 <_vfiprintf_r+0x156>
 800a99c:	7863      	ldrb	r3, [r4, #1]
 800a99e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9a0:	d132      	bne.n	800aa08 <_vfiprintf_r+0x1ac>
 800a9a2:	9b03      	ldr	r3, [sp, #12]
 800a9a4:	1d1a      	adds	r2, r3, #4
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	9203      	str	r2, [sp, #12]
 800a9aa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a9ae:	3402      	adds	r4, #2
 800a9b0:	9305      	str	r3, [sp, #20]
 800a9b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aa88 <_vfiprintf_r+0x22c>
 800a9b6:	7821      	ldrb	r1, [r4, #0]
 800a9b8:	2203      	movs	r2, #3
 800a9ba:	4650      	mov	r0, sl
 800a9bc:	f7f5 fc28 	bl	8000210 <memchr>
 800a9c0:	b138      	cbz	r0, 800a9d2 <_vfiprintf_r+0x176>
 800a9c2:	9b04      	ldr	r3, [sp, #16]
 800a9c4:	eba0 000a 	sub.w	r0, r0, sl
 800a9c8:	2240      	movs	r2, #64	@ 0x40
 800a9ca:	4082      	lsls	r2, r0
 800a9cc:	4313      	orrs	r3, r2
 800a9ce:	3401      	adds	r4, #1
 800a9d0:	9304      	str	r3, [sp, #16]
 800a9d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9d6:	4829      	ldr	r0, [pc, #164]	@ (800aa7c <_vfiprintf_r+0x220>)
 800a9d8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a9dc:	2206      	movs	r2, #6
 800a9de:	f7f5 fc17 	bl	8000210 <memchr>
 800a9e2:	2800      	cmp	r0, #0
 800a9e4:	d03f      	beq.n	800aa66 <_vfiprintf_r+0x20a>
 800a9e6:	4b26      	ldr	r3, [pc, #152]	@ (800aa80 <_vfiprintf_r+0x224>)
 800a9e8:	bb1b      	cbnz	r3, 800aa32 <_vfiprintf_r+0x1d6>
 800a9ea:	9b03      	ldr	r3, [sp, #12]
 800a9ec:	3307      	adds	r3, #7
 800a9ee:	f023 0307 	bic.w	r3, r3, #7
 800a9f2:	3308      	adds	r3, #8
 800a9f4:	9303      	str	r3, [sp, #12]
 800a9f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9f8:	443b      	add	r3, r7
 800a9fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9fc:	e76a      	b.n	800a8d4 <_vfiprintf_r+0x78>
 800a9fe:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa02:	460c      	mov	r4, r1
 800aa04:	2001      	movs	r0, #1
 800aa06:	e7a8      	b.n	800a95a <_vfiprintf_r+0xfe>
 800aa08:	2300      	movs	r3, #0
 800aa0a:	3401      	adds	r4, #1
 800aa0c:	9305      	str	r3, [sp, #20]
 800aa0e:	4619      	mov	r1, r3
 800aa10:	f04f 0c0a 	mov.w	ip, #10
 800aa14:	4620      	mov	r0, r4
 800aa16:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa1a:	3a30      	subs	r2, #48	@ 0x30
 800aa1c:	2a09      	cmp	r2, #9
 800aa1e:	d903      	bls.n	800aa28 <_vfiprintf_r+0x1cc>
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d0c6      	beq.n	800a9b2 <_vfiprintf_r+0x156>
 800aa24:	9105      	str	r1, [sp, #20]
 800aa26:	e7c4      	b.n	800a9b2 <_vfiprintf_r+0x156>
 800aa28:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa2c:	4604      	mov	r4, r0
 800aa2e:	2301      	movs	r3, #1
 800aa30:	e7f0      	b.n	800aa14 <_vfiprintf_r+0x1b8>
 800aa32:	ab03      	add	r3, sp, #12
 800aa34:	9300      	str	r3, [sp, #0]
 800aa36:	462a      	mov	r2, r5
 800aa38:	4b12      	ldr	r3, [pc, #72]	@ (800aa84 <_vfiprintf_r+0x228>)
 800aa3a:	a904      	add	r1, sp, #16
 800aa3c:	4630      	mov	r0, r6
 800aa3e:	f7fc ffdb 	bl	80079f8 <_printf_float>
 800aa42:	4607      	mov	r7, r0
 800aa44:	1c78      	adds	r0, r7, #1
 800aa46:	d1d6      	bne.n	800a9f6 <_vfiprintf_r+0x19a>
 800aa48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa4a:	07d9      	lsls	r1, r3, #31
 800aa4c:	d405      	bmi.n	800aa5a <_vfiprintf_r+0x1fe>
 800aa4e:	89ab      	ldrh	r3, [r5, #12]
 800aa50:	059a      	lsls	r2, r3, #22
 800aa52:	d402      	bmi.n	800aa5a <_vfiprintf_r+0x1fe>
 800aa54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa56:	f7fd fec3 	bl	80087e0 <__retarget_lock_release_recursive>
 800aa5a:	89ab      	ldrh	r3, [r5, #12]
 800aa5c:	065b      	lsls	r3, r3, #25
 800aa5e:	f53f af1f 	bmi.w	800a8a0 <_vfiprintf_r+0x44>
 800aa62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aa64:	e71e      	b.n	800a8a4 <_vfiprintf_r+0x48>
 800aa66:	ab03      	add	r3, sp, #12
 800aa68:	9300      	str	r3, [sp, #0]
 800aa6a:	462a      	mov	r2, r5
 800aa6c:	4b05      	ldr	r3, [pc, #20]	@ (800aa84 <_vfiprintf_r+0x228>)
 800aa6e:	a904      	add	r1, sp, #16
 800aa70:	4630      	mov	r0, r6
 800aa72:	f7fd fa59 	bl	8007f28 <_printf_i>
 800aa76:	e7e4      	b.n	800aa42 <_vfiprintf_r+0x1e6>
 800aa78:	0800b414 	.word	0x0800b414
 800aa7c:	0800b41e 	.word	0x0800b41e
 800aa80:	080079f9 	.word	0x080079f9
 800aa84:	0800a837 	.word	0x0800a837
 800aa88:	0800b41a 	.word	0x0800b41a

0800aa8c <__sflush_r>:
 800aa8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa94:	0716      	lsls	r6, r2, #28
 800aa96:	4605      	mov	r5, r0
 800aa98:	460c      	mov	r4, r1
 800aa9a:	d454      	bmi.n	800ab46 <__sflush_r+0xba>
 800aa9c:	684b      	ldr	r3, [r1, #4]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	dc02      	bgt.n	800aaa8 <__sflush_r+0x1c>
 800aaa2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	dd48      	ble.n	800ab3a <__sflush_r+0xae>
 800aaa8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aaaa:	2e00      	cmp	r6, #0
 800aaac:	d045      	beq.n	800ab3a <__sflush_r+0xae>
 800aaae:	2300      	movs	r3, #0
 800aab0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800aab4:	682f      	ldr	r7, [r5, #0]
 800aab6:	6a21      	ldr	r1, [r4, #32]
 800aab8:	602b      	str	r3, [r5, #0]
 800aaba:	d030      	beq.n	800ab1e <__sflush_r+0x92>
 800aabc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800aabe:	89a3      	ldrh	r3, [r4, #12]
 800aac0:	0759      	lsls	r1, r3, #29
 800aac2:	d505      	bpl.n	800aad0 <__sflush_r+0x44>
 800aac4:	6863      	ldr	r3, [r4, #4]
 800aac6:	1ad2      	subs	r2, r2, r3
 800aac8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aaca:	b10b      	cbz	r3, 800aad0 <__sflush_r+0x44>
 800aacc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aace:	1ad2      	subs	r2, r2, r3
 800aad0:	2300      	movs	r3, #0
 800aad2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aad4:	6a21      	ldr	r1, [r4, #32]
 800aad6:	4628      	mov	r0, r5
 800aad8:	47b0      	blx	r6
 800aada:	1c43      	adds	r3, r0, #1
 800aadc:	89a3      	ldrh	r3, [r4, #12]
 800aade:	d106      	bne.n	800aaee <__sflush_r+0x62>
 800aae0:	6829      	ldr	r1, [r5, #0]
 800aae2:	291d      	cmp	r1, #29
 800aae4:	d82b      	bhi.n	800ab3e <__sflush_r+0xb2>
 800aae6:	4a2a      	ldr	r2, [pc, #168]	@ (800ab90 <__sflush_r+0x104>)
 800aae8:	40ca      	lsrs	r2, r1
 800aaea:	07d6      	lsls	r6, r2, #31
 800aaec:	d527      	bpl.n	800ab3e <__sflush_r+0xb2>
 800aaee:	2200      	movs	r2, #0
 800aaf0:	6062      	str	r2, [r4, #4]
 800aaf2:	04d9      	lsls	r1, r3, #19
 800aaf4:	6922      	ldr	r2, [r4, #16]
 800aaf6:	6022      	str	r2, [r4, #0]
 800aaf8:	d504      	bpl.n	800ab04 <__sflush_r+0x78>
 800aafa:	1c42      	adds	r2, r0, #1
 800aafc:	d101      	bne.n	800ab02 <__sflush_r+0x76>
 800aafe:	682b      	ldr	r3, [r5, #0]
 800ab00:	b903      	cbnz	r3, 800ab04 <__sflush_r+0x78>
 800ab02:	6560      	str	r0, [r4, #84]	@ 0x54
 800ab04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ab06:	602f      	str	r7, [r5, #0]
 800ab08:	b1b9      	cbz	r1, 800ab3a <__sflush_r+0xae>
 800ab0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ab0e:	4299      	cmp	r1, r3
 800ab10:	d002      	beq.n	800ab18 <__sflush_r+0x8c>
 800ab12:	4628      	mov	r0, r5
 800ab14:	f7fe fcd4 	bl	80094c0 <_free_r>
 800ab18:	2300      	movs	r3, #0
 800ab1a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ab1c:	e00d      	b.n	800ab3a <__sflush_r+0xae>
 800ab1e:	2301      	movs	r3, #1
 800ab20:	4628      	mov	r0, r5
 800ab22:	47b0      	blx	r6
 800ab24:	4602      	mov	r2, r0
 800ab26:	1c50      	adds	r0, r2, #1
 800ab28:	d1c9      	bne.n	800aabe <__sflush_r+0x32>
 800ab2a:	682b      	ldr	r3, [r5, #0]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d0c6      	beq.n	800aabe <__sflush_r+0x32>
 800ab30:	2b1d      	cmp	r3, #29
 800ab32:	d001      	beq.n	800ab38 <__sflush_r+0xac>
 800ab34:	2b16      	cmp	r3, #22
 800ab36:	d11e      	bne.n	800ab76 <__sflush_r+0xea>
 800ab38:	602f      	str	r7, [r5, #0]
 800ab3a:	2000      	movs	r0, #0
 800ab3c:	e022      	b.n	800ab84 <__sflush_r+0xf8>
 800ab3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab42:	b21b      	sxth	r3, r3
 800ab44:	e01b      	b.n	800ab7e <__sflush_r+0xf2>
 800ab46:	690f      	ldr	r7, [r1, #16]
 800ab48:	2f00      	cmp	r7, #0
 800ab4a:	d0f6      	beq.n	800ab3a <__sflush_r+0xae>
 800ab4c:	0793      	lsls	r3, r2, #30
 800ab4e:	680e      	ldr	r6, [r1, #0]
 800ab50:	bf08      	it	eq
 800ab52:	694b      	ldreq	r3, [r1, #20]
 800ab54:	600f      	str	r7, [r1, #0]
 800ab56:	bf18      	it	ne
 800ab58:	2300      	movne	r3, #0
 800ab5a:	eba6 0807 	sub.w	r8, r6, r7
 800ab5e:	608b      	str	r3, [r1, #8]
 800ab60:	f1b8 0f00 	cmp.w	r8, #0
 800ab64:	dde9      	ble.n	800ab3a <__sflush_r+0xae>
 800ab66:	6a21      	ldr	r1, [r4, #32]
 800ab68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ab6a:	4643      	mov	r3, r8
 800ab6c:	463a      	mov	r2, r7
 800ab6e:	4628      	mov	r0, r5
 800ab70:	47b0      	blx	r6
 800ab72:	2800      	cmp	r0, #0
 800ab74:	dc08      	bgt.n	800ab88 <__sflush_r+0xfc>
 800ab76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab7e:	81a3      	strh	r3, [r4, #12]
 800ab80:	f04f 30ff 	mov.w	r0, #4294967295
 800ab84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab88:	4407      	add	r7, r0
 800ab8a:	eba8 0800 	sub.w	r8, r8, r0
 800ab8e:	e7e7      	b.n	800ab60 <__sflush_r+0xd4>
 800ab90:	20400001 	.word	0x20400001

0800ab94 <_fflush_r>:
 800ab94:	b538      	push	{r3, r4, r5, lr}
 800ab96:	690b      	ldr	r3, [r1, #16]
 800ab98:	4605      	mov	r5, r0
 800ab9a:	460c      	mov	r4, r1
 800ab9c:	b913      	cbnz	r3, 800aba4 <_fflush_r+0x10>
 800ab9e:	2500      	movs	r5, #0
 800aba0:	4628      	mov	r0, r5
 800aba2:	bd38      	pop	{r3, r4, r5, pc}
 800aba4:	b118      	cbz	r0, 800abae <_fflush_r+0x1a>
 800aba6:	6a03      	ldr	r3, [r0, #32]
 800aba8:	b90b      	cbnz	r3, 800abae <_fflush_r+0x1a>
 800abaa:	f7fd fb67 	bl	800827c <__sinit>
 800abae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d0f3      	beq.n	800ab9e <_fflush_r+0xa>
 800abb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800abb8:	07d0      	lsls	r0, r2, #31
 800abba:	d404      	bmi.n	800abc6 <_fflush_r+0x32>
 800abbc:	0599      	lsls	r1, r3, #22
 800abbe:	d402      	bmi.n	800abc6 <_fflush_r+0x32>
 800abc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800abc2:	f7fd fe0c 	bl	80087de <__retarget_lock_acquire_recursive>
 800abc6:	4628      	mov	r0, r5
 800abc8:	4621      	mov	r1, r4
 800abca:	f7ff ff5f 	bl	800aa8c <__sflush_r>
 800abce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800abd0:	07da      	lsls	r2, r3, #31
 800abd2:	4605      	mov	r5, r0
 800abd4:	d4e4      	bmi.n	800aba0 <_fflush_r+0xc>
 800abd6:	89a3      	ldrh	r3, [r4, #12]
 800abd8:	059b      	lsls	r3, r3, #22
 800abda:	d4e1      	bmi.n	800aba0 <_fflush_r+0xc>
 800abdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800abde:	f7fd fdff 	bl	80087e0 <__retarget_lock_release_recursive>
 800abe2:	e7dd      	b.n	800aba0 <_fflush_r+0xc>

0800abe4 <__swhatbuf_r>:
 800abe4:	b570      	push	{r4, r5, r6, lr}
 800abe6:	460c      	mov	r4, r1
 800abe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abec:	2900      	cmp	r1, #0
 800abee:	b096      	sub	sp, #88	@ 0x58
 800abf0:	4615      	mov	r5, r2
 800abf2:	461e      	mov	r6, r3
 800abf4:	da0d      	bge.n	800ac12 <__swhatbuf_r+0x2e>
 800abf6:	89a3      	ldrh	r3, [r4, #12]
 800abf8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800abfc:	f04f 0100 	mov.w	r1, #0
 800ac00:	bf14      	ite	ne
 800ac02:	2340      	movne	r3, #64	@ 0x40
 800ac04:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ac08:	2000      	movs	r0, #0
 800ac0a:	6031      	str	r1, [r6, #0]
 800ac0c:	602b      	str	r3, [r5, #0]
 800ac0e:	b016      	add	sp, #88	@ 0x58
 800ac10:	bd70      	pop	{r4, r5, r6, pc}
 800ac12:	466a      	mov	r2, sp
 800ac14:	f000 f862 	bl	800acdc <_fstat_r>
 800ac18:	2800      	cmp	r0, #0
 800ac1a:	dbec      	blt.n	800abf6 <__swhatbuf_r+0x12>
 800ac1c:	9901      	ldr	r1, [sp, #4]
 800ac1e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ac22:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ac26:	4259      	negs	r1, r3
 800ac28:	4159      	adcs	r1, r3
 800ac2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ac2e:	e7eb      	b.n	800ac08 <__swhatbuf_r+0x24>

0800ac30 <__smakebuf_r>:
 800ac30:	898b      	ldrh	r3, [r1, #12]
 800ac32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac34:	079d      	lsls	r5, r3, #30
 800ac36:	4606      	mov	r6, r0
 800ac38:	460c      	mov	r4, r1
 800ac3a:	d507      	bpl.n	800ac4c <__smakebuf_r+0x1c>
 800ac3c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ac40:	6023      	str	r3, [r4, #0]
 800ac42:	6123      	str	r3, [r4, #16]
 800ac44:	2301      	movs	r3, #1
 800ac46:	6163      	str	r3, [r4, #20]
 800ac48:	b003      	add	sp, #12
 800ac4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac4c:	ab01      	add	r3, sp, #4
 800ac4e:	466a      	mov	r2, sp
 800ac50:	f7ff ffc8 	bl	800abe4 <__swhatbuf_r>
 800ac54:	9f00      	ldr	r7, [sp, #0]
 800ac56:	4605      	mov	r5, r0
 800ac58:	4639      	mov	r1, r7
 800ac5a:	4630      	mov	r0, r6
 800ac5c:	f7fb ff0e 	bl	8006a7c <_malloc_r>
 800ac60:	b948      	cbnz	r0, 800ac76 <__smakebuf_r+0x46>
 800ac62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac66:	059a      	lsls	r2, r3, #22
 800ac68:	d4ee      	bmi.n	800ac48 <__smakebuf_r+0x18>
 800ac6a:	f023 0303 	bic.w	r3, r3, #3
 800ac6e:	f043 0302 	orr.w	r3, r3, #2
 800ac72:	81a3      	strh	r3, [r4, #12]
 800ac74:	e7e2      	b.n	800ac3c <__smakebuf_r+0xc>
 800ac76:	89a3      	ldrh	r3, [r4, #12]
 800ac78:	6020      	str	r0, [r4, #0]
 800ac7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac7e:	81a3      	strh	r3, [r4, #12]
 800ac80:	9b01      	ldr	r3, [sp, #4]
 800ac82:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ac86:	b15b      	cbz	r3, 800aca0 <__smakebuf_r+0x70>
 800ac88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac8c:	4630      	mov	r0, r6
 800ac8e:	f000 f837 	bl	800ad00 <_isatty_r>
 800ac92:	b128      	cbz	r0, 800aca0 <__smakebuf_r+0x70>
 800ac94:	89a3      	ldrh	r3, [r4, #12]
 800ac96:	f023 0303 	bic.w	r3, r3, #3
 800ac9a:	f043 0301 	orr.w	r3, r3, #1
 800ac9e:	81a3      	strh	r3, [r4, #12]
 800aca0:	89a3      	ldrh	r3, [r4, #12]
 800aca2:	431d      	orrs	r5, r3
 800aca4:	81a5      	strh	r5, [r4, #12]
 800aca6:	e7cf      	b.n	800ac48 <__smakebuf_r+0x18>

0800aca8 <memmove>:
 800aca8:	4288      	cmp	r0, r1
 800acaa:	b510      	push	{r4, lr}
 800acac:	eb01 0402 	add.w	r4, r1, r2
 800acb0:	d902      	bls.n	800acb8 <memmove+0x10>
 800acb2:	4284      	cmp	r4, r0
 800acb4:	4623      	mov	r3, r4
 800acb6:	d807      	bhi.n	800acc8 <memmove+0x20>
 800acb8:	1e43      	subs	r3, r0, #1
 800acba:	42a1      	cmp	r1, r4
 800acbc:	d008      	beq.n	800acd0 <memmove+0x28>
 800acbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800acc2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800acc6:	e7f8      	b.n	800acba <memmove+0x12>
 800acc8:	4402      	add	r2, r0
 800acca:	4601      	mov	r1, r0
 800accc:	428a      	cmp	r2, r1
 800acce:	d100      	bne.n	800acd2 <memmove+0x2a>
 800acd0:	bd10      	pop	{r4, pc}
 800acd2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800acd6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800acda:	e7f7      	b.n	800accc <memmove+0x24>

0800acdc <_fstat_r>:
 800acdc:	b538      	push	{r3, r4, r5, lr}
 800acde:	4d07      	ldr	r5, [pc, #28]	@ (800acfc <_fstat_r+0x20>)
 800ace0:	2300      	movs	r3, #0
 800ace2:	4604      	mov	r4, r0
 800ace4:	4608      	mov	r0, r1
 800ace6:	4611      	mov	r1, r2
 800ace8:	602b      	str	r3, [r5, #0]
 800acea:	f7f6 fe7d 	bl	80019e8 <_fstat>
 800acee:	1c43      	adds	r3, r0, #1
 800acf0:	d102      	bne.n	800acf8 <_fstat_r+0x1c>
 800acf2:	682b      	ldr	r3, [r5, #0]
 800acf4:	b103      	cbz	r3, 800acf8 <_fstat_r+0x1c>
 800acf6:	6023      	str	r3, [r4, #0]
 800acf8:	bd38      	pop	{r3, r4, r5, pc}
 800acfa:	bf00      	nop
 800acfc:	200047cc 	.word	0x200047cc

0800ad00 <_isatty_r>:
 800ad00:	b538      	push	{r3, r4, r5, lr}
 800ad02:	4d06      	ldr	r5, [pc, #24]	@ (800ad1c <_isatty_r+0x1c>)
 800ad04:	2300      	movs	r3, #0
 800ad06:	4604      	mov	r4, r0
 800ad08:	4608      	mov	r0, r1
 800ad0a:	602b      	str	r3, [r5, #0]
 800ad0c:	f7f6 fe7c 	bl	8001a08 <_isatty>
 800ad10:	1c43      	adds	r3, r0, #1
 800ad12:	d102      	bne.n	800ad1a <_isatty_r+0x1a>
 800ad14:	682b      	ldr	r3, [r5, #0]
 800ad16:	b103      	cbz	r3, 800ad1a <_isatty_r+0x1a>
 800ad18:	6023      	str	r3, [r4, #0]
 800ad1a:	bd38      	pop	{r3, r4, r5, pc}
 800ad1c:	200047cc 	.word	0x200047cc

0800ad20 <__assert_func>:
 800ad20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ad22:	4614      	mov	r4, r2
 800ad24:	461a      	mov	r2, r3
 800ad26:	4b09      	ldr	r3, [pc, #36]	@ (800ad4c <__assert_func+0x2c>)
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	4605      	mov	r5, r0
 800ad2c:	68d8      	ldr	r0, [r3, #12]
 800ad2e:	b14c      	cbz	r4, 800ad44 <__assert_func+0x24>
 800ad30:	4b07      	ldr	r3, [pc, #28]	@ (800ad50 <__assert_func+0x30>)
 800ad32:	9100      	str	r1, [sp, #0]
 800ad34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ad38:	4906      	ldr	r1, [pc, #24]	@ (800ad54 <__assert_func+0x34>)
 800ad3a:	462b      	mov	r3, r5
 800ad3c:	f000 f850 	bl	800ade0 <fiprintf>
 800ad40:	f000 f860 	bl	800ae04 <abort>
 800ad44:	4b04      	ldr	r3, [pc, #16]	@ (800ad58 <__assert_func+0x38>)
 800ad46:	461c      	mov	r4, r3
 800ad48:	e7f3      	b.n	800ad32 <__assert_func+0x12>
 800ad4a:	bf00      	nop
 800ad4c:	200004f0 	.word	0x200004f0
 800ad50:	0800b425 	.word	0x0800b425
 800ad54:	0800b432 	.word	0x0800b432
 800ad58:	0800b460 	.word	0x0800b460

0800ad5c <_calloc_r>:
 800ad5c:	b570      	push	{r4, r5, r6, lr}
 800ad5e:	fba1 5402 	umull	r5, r4, r1, r2
 800ad62:	b934      	cbnz	r4, 800ad72 <_calloc_r+0x16>
 800ad64:	4629      	mov	r1, r5
 800ad66:	f7fb fe89 	bl	8006a7c <_malloc_r>
 800ad6a:	4606      	mov	r6, r0
 800ad6c:	b928      	cbnz	r0, 800ad7a <_calloc_r+0x1e>
 800ad6e:	4630      	mov	r0, r6
 800ad70:	bd70      	pop	{r4, r5, r6, pc}
 800ad72:	220c      	movs	r2, #12
 800ad74:	6002      	str	r2, [r0, #0]
 800ad76:	2600      	movs	r6, #0
 800ad78:	e7f9      	b.n	800ad6e <_calloc_r+0x12>
 800ad7a:	462a      	mov	r2, r5
 800ad7c:	4621      	mov	r1, r4
 800ad7e:	f7fd fc31 	bl	80085e4 <memset>
 800ad82:	e7f4      	b.n	800ad6e <_calloc_r+0x12>

0800ad84 <_realloc_r>:
 800ad84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad88:	4607      	mov	r7, r0
 800ad8a:	4614      	mov	r4, r2
 800ad8c:	460d      	mov	r5, r1
 800ad8e:	b921      	cbnz	r1, 800ad9a <_realloc_r+0x16>
 800ad90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad94:	4611      	mov	r1, r2
 800ad96:	f7fb be71 	b.w	8006a7c <_malloc_r>
 800ad9a:	b92a      	cbnz	r2, 800ada8 <_realloc_r+0x24>
 800ad9c:	f7fe fb90 	bl	80094c0 <_free_r>
 800ada0:	4625      	mov	r5, r4
 800ada2:	4628      	mov	r0, r5
 800ada4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ada8:	f000 f833 	bl	800ae12 <_malloc_usable_size_r>
 800adac:	4284      	cmp	r4, r0
 800adae:	4606      	mov	r6, r0
 800adb0:	d802      	bhi.n	800adb8 <_realloc_r+0x34>
 800adb2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800adb6:	d8f4      	bhi.n	800ada2 <_realloc_r+0x1e>
 800adb8:	4621      	mov	r1, r4
 800adba:	4638      	mov	r0, r7
 800adbc:	f7fb fe5e 	bl	8006a7c <_malloc_r>
 800adc0:	4680      	mov	r8, r0
 800adc2:	b908      	cbnz	r0, 800adc8 <_realloc_r+0x44>
 800adc4:	4645      	mov	r5, r8
 800adc6:	e7ec      	b.n	800ada2 <_realloc_r+0x1e>
 800adc8:	42b4      	cmp	r4, r6
 800adca:	4622      	mov	r2, r4
 800adcc:	4629      	mov	r1, r5
 800adce:	bf28      	it	cs
 800add0:	4632      	movcs	r2, r6
 800add2:	f7fd fd06 	bl	80087e2 <memcpy>
 800add6:	4629      	mov	r1, r5
 800add8:	4638      	mov	r0, r7
 800adda:	f7fe fb71 	bl	80094c0 <_free_r>
 800adde:	e7f1      	b.n	800adc4 <_realloc_r+0x40>

0800ade0 <fiprintf>:
 800ade0:	b40e      	push	{r1, r2, r3}
 800ade2:	b503      	push	{r0, r1, lr}
 800ade4:	4601      	mov	r1, r0
 800ade6:	ab03      	add	r3, sp, #12
 800ade8:	4805      	ldr	r0, [pc, #20]	@ (800ae00 <fiprintf+0x20>)
 800adea:	f853 2b04 	ldr.w	r2, [r3], #4
 800adee:	6800      	ldr	r0, [r0, #0]
 800adf0:	9301      	str	r3, [sp, #4]
 800adf2:	f7ff fd33 	bl	800a85c <_vfiprintf_r>
 800adf6:	b002      	add	sp, #8
 800adf8:	f85d eb04 	ldr.w	lr, [sp], #4
 800adfc:	b003      	add	sp, #12
 800adfe:	4770      	bx	lr
 800ae00:	200004f0 	.word	0x200004f0

0800ae04 <abort>:
 800ae04:	b508      	push	{r3, lr}
 800ae06:	2006      	movs	r0, #6
 800ae08:	f000 f834 	bl	800ae74 <raise>
 800ae0c:	2001      	movs	r0, #1
 800ae0e:	f7f6 fd9b 	bl	8001948 <_exit>

0800ae12 <_malloc_usable_size_r>:
 800ae12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae16:	1f18      	subs	r0, r3, #4
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	bfbc      	itt	lt
 800ae1c:	580b      	ldrlt	r3, [r1, r0]
 800ae1e:	18c0      	addlt	r0, r0, r3
 800ae20:	4770      	bx	lr

0800ae22 <_raise_r>:
 800ae22:	291f      	cmp	r1, #31
 800ae24:	b538      	push	{r3, r4, r5, lr}
 800ae26:	4605      	mov	r5, r0
 800ae28:	460c      	mov	r4, r1
 800ae2a:	d904      	bls.n	800ae36 <_raise_r+0x14>
 800ae2c:	2316      	movs	r3, #22
 800ae2e:	6003      	str	r3, [r0, #0]
 800ae30:	f04f 30ff 	mov.w	r0, #4294967295
 800ae34:	bd38      	pop	{r3, r4, r5, pc}
 800ae36:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ae38:	b112      	cbz	r2, 800ae40 <_raise_r+0x1e>
 800ae3a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ae3e:	b94b      	cbnz	r3, 800ae54 <_raise_r+0x32>
 800ae40:	4628      	mov	r0, r5
 800ae42:	f000 f831 	bl	800aea8 <_getpid_r>
 800ae46:	4622      	mov	r2, r4
 800ae48:	4601      	mov	r1, r0
 800ae4a:	4628      	mov	r0, r5
 800ae4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae50:	f000 b818 	b.w	800ae84 <_kill_r>
 800ae54:	2b01      	cmp	r3, #1
 800ae56:	d00a      	beq.n	800ae6e <_raise_r+0x4c>
 800ae58:	1c59      	adds	r1, r3, #1
 800ae5a:	d103      	bne.n	800ae64 <_raise_r+0x42>
 800ae5c:	2316      	movs	r3, #22
 800ae5e:	6003      	str	r3, [r0, #0]
 800ae60:	2001      	movs	r0, #1
 800ae62:	e7e7      	b.n	800ae34 <_raise_r+0x12>
 800ae64:	2100      	movs	r1, #0
 800ae66:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ae6a:	4620      	mov	r0, r4
 800ae6c:	4798      	blx	r3
 800ae6e:	2000      	movs	r0, #0
 800ae70:	e7e0      	b.n	800ae34 <_raise_r+0x12>
	...

0800ae74 <raise>:
 800ae74:	4b02      	ldr	r3, [pc, #8]	@ (800ae80 <raise+0xc>)
 800ae76:	4601      	mov	r1, r0
 800ae78:	6818      	ldr	r0, [r3, #0]
 800ae7a:	f7ff bfd2 	b.w	800ae22 <_raise_r>
 800ae7e:	bf00      	nop
 800ae80:	200004f0 	.word	0x200004f0

0800ae84 <_kill_r>:
 800ae84:	b538      	push	{r3, r4, r5, lr}
 800ae86:	4d07      	ldr	r5, [pc, #28]	@ (800aea4 <_kill_r+0x20>)
 800ae88:	2300      	movs	r3, #0
 800ae8a:	4604      	mov	r4, r0
 800ae8c:	4608      	mov	r0, r1
 800ae8e:	4611      	mov	r1, r2
 800ae90:	602b      	str	r3, [r5, #0]
 800ae92:	f7f6 fd49 	bl	8001928 <_kill>
 800ae96:	1c43      	adds	r3, r0, #1
 800ae98:	d102      	bne.n	800aea0 <_kill_r+0x1c>
 800ae9a:	682b      	ldr	r3, [r5, #0]
 800ae9c:	b103      	cbz	r3, 800aea0 <_kill_r+0x1c>
 800ae9e:	6023      	str	r3, [r4, #0]
 800aea0:	bd38      	pop	{r3, r4, r5, pc}
 800aea2:	bf00      	nop
 800aea4:	200047cc 	.word	0x200047cc

0800aea8 <_getpid_r>:
 800aea8:	f7f6 bd36 	b.w	8001918 <_getpid>

0800aeac <_init>:
 800aeac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeae:	bf00      	nop
 800aeb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aeb2:	bc08      	pop	{r3}
 800aeb4:	469e      	mov	lr, r3
 800aeb6:	4770      	bx	lr

0800aeb8 <_fini>:
 800aeb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeba:	bf00      	nop
 800aebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aebe:	bc08      	pop	{r3}
 800aec0:	469e      	mov	lr, r3
 800aec2:	4770      	bx	lr
