<!doctype html>
<html class="no-js" lang="en">

<head>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-134931760-1"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'UA-134931760-1');
  </script>

  <meta charset="utf-8">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  <title>My ‚ÄúHello World!‚Äù On FPGA or the next version of UART</title>
  <link rel="icon" type="image/x-icon" href="/favicon.ico" />
  <meta name="description" content="Finally, I got around to exploring the FPGA. But somehow it turns out to be wrong: I‚Äôm writing drivers for hardware for Linux, I program microcontroll...">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">

  <link rel="stylesheet" href="../../css/main.css">

  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
  <script>window.jQuery || document.write('<script src="../../js/vendors/jquery-3.3.1.min.js"><\/script>')</script>

  <script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
  <script>
       (adsbygoogle = window.adsbygoogle || []).push({
            google_ad_client: "ca-pub-6974184241884155",
            enable_page_level_ads: true
       });
  </script>
</head>

<body>
  <!--[if lte IE 9]>
    <p class="browserupgrade">You are using an <strong>outdated</strong> browser. Please <a href="https://browsehappy.com/">upgrade your browser</a> to improve your experience and security.</p>
  <![endif]-->
  <header class="page-header js-page-header">
    <a class="page-header-logo-container" href="https://weekly-geekly.github.io/index.html"></a>
    <div class="page-header-text">Geekly Articles each Day</div>
  </header>
  <nav class="page-headings-container js-page-headings-container"></nav>
  <div class="tools-bar js-tools-bar">
    <!-- <a href="../../search.html" title="Search">üîé</a> -->
    <a class="js-list-of-headings-button" data-state="closed" href="#" title="Headings">üìú</a>
    <a class="js-go-to-top-button" href="#" title="Go to Top">‚¨ÜÔ∏è</a>
    <a class="js-go-to-bottom-button" href="#" title="Go to Bottom">‚¨áÔ∏è</a>
  </div>
  <a href="http://bit.ly/donateToWeeklyGeekly" class="donate-btn">DONATE</a>
  <section class="page js-page"><h1>My ‚ÄúHello World!‚Äù On FPGA or the next version of UART</h1><div class="post__text post__text-html js-mediator-article"><div style="text-align:center;"><img src="https://habrastorage.org/webt/vd/rt/t0/vdrtt025hvmkjqjf05vhm3xpnne.png" alt="My Hello World!  on FPGA or the next version of UART"></div><br>  Finally, I got around to exploring the FPGA.  But somehow it turns out to be wrong: I‚Äôm writing drivers for hardware for Linux, I program microcontrollers, I read the circuits (and project a little), I have to grow further. <br><br>  Since it did not seem interesting to flash the LEDs, I decided to do a simple thing.  Namely, write receiver and transmitter modules for UART, integrate them inside the FPGA (at the same time understand how to use IP Core), and test it all on real hardware. <br><a name="habracut"></a><br>  Immediately I say that the universal parametrized core of the task was not done.  This is just a test project, on the subject of "feeling what a FPGA is and how to communicate with it." <br><br>  So let's start with the receiver.  The algorithm is <a href="https://habr.com/ru/post/427011/">described</a> quite <a href="https://habr.com/ru/post/427011/">well</a> , so I will repeat here only its main points. 
      <br>
        <script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
        <ins class="adsbygoogle"
          style="display:block; text-align:center;"
          data-ad-layout="in-article"
          data-ad-format="fluid"
          data-ad-client="ca-pub-6974184241884155"
          data-ad-slot="8945601208"></ins>
        <script>
          (adsbygoogle = window.adsbygoogle || []).push({});
        </script>
      <br>
    <ul><li>  The sampling frequency of the RX signal is four times higher than the required UART transmission rate. </li><li>  The condition for the start of reception will be considered the transition of the input signal RX from a high level to a low one if it is not being received at the moment. </li><li>  The condition for the reliable identification of the start bit will be considered to be the holding of the RX signal in the low level state on the second clock of the sampling frequency.  At the same time, we practically fall into the middle of a bit pulse, which will allow us to further perform sampling of pulses every 4 clock cycles. </li><li>  In case of an error in the start bit or in the stop bit, set the error signal error.  Based on it, we form the fastsync signal, which we will use in the future to quickly synchronize the receiver. </li><li>  After recognizing the start bit, we begin the sequential reception of data bits, starting with the youngest.  The received data is written to the register with a shift to the right by one bit.  The condition for the end of reception will be the detection of the start bit in the 0th position of the shift register. </li><li>  Fast synchronization of the receiver consists in bringing it back to its original state after an error is detected when the RX signal goes to a high level (this can be either a transmission of a logical "1" or a transmission of a stop bit or an idle state of the transmission line). </li><li>  The condition for successful completion of reception (correct values ‚Äã‚Äãof the start and stop bits) is the complete signal.  From it (when clocked by the rdclk signal) a pulse signal is prepared, which indicates the presence of valid data on the rxdata bus. </li></ul><br>  Immediately, I note that I did not want to clock the read signal from the clock signal clk (unexpectedly, yes?), So as not to tie up the speed of subsequent data processing to the UART exchange rate.  A similar implementation in the transmitter module ( <a href="https://habr.com/ru/post/427011/">see below</a> ).  A test bundle of receiver and transmitter modules is made on the basis of Intel's IP Core FIFO, moreover, with the ability to simulate different speeds for the consumer and the data generator.  The only limitation is that the clock frequency of the producer and the data consumer must not be lower than the clock frequency clk. <br><br><div class="spoiler">  <b class="spoiler_title">Receiver Module (Verilog)</b> <div class="spoiler_text"><pre><code class="hljs ruby">/<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  rxdata ,  ready==1  error==0. /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  ready   1       rdclk. /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ : /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    rx         /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ 2- .    ,     . /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      8     - ( 9 ). /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ 2  -    ,      /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ . /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       . /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ . '0'    , . '1'     /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ idle     (. '1') /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ start-     (. '0') /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ stop-     (. '1') module uart_rx( nreset, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   (,   0) clk, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART, ..        UART rx, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART rdclk, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     (rxdata, ready) rxdata, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  ,    ready==1 ready, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    rxdata (  1) error, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    (  1) busy, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    ( ,   1) idle); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     (  1) input wire nreset; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   (,   0) input wire clk; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  , ..        UART input wire rx; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART input wire rdclk; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     output wire[7:0] rxdata; output wire ready; output error; output busy; output idle; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    ,   rdclk reg[2:0] done = 3'b000; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     ,  rdclk /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/assign ready = (done == 2'b10) ? 1'b1 : 1'b0; assign ready = (done[1] &amp;&amp; !done[0]) ? 1'b1 : 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     reg error = 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/          /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/         error   /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   rx,       . wire fastsync = (error &amp;&amp; rx); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     reg idle = 1'b1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  : /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ d[9] -  , .. == 1 /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ d[8:1] -  /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ d[0] -  , .. == 0 reg[9:0] d = 10'b1xxxxxxxx1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  .     2'b10 wire[1:0] status = { d[9], d[0] }; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   . wire complete = (status == 2'b10) ? 1'b1 : 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    assign rxdata = d[8:1]; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    reg busy = 0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       rx reg[1:0] cnt; always @(posedge clk, negedge nreset) begin if(!nreset) begin rxreset(); end else begin if(fastsync) begin rxreset(); end else begin if(busy == 1'b1) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   -,    rx if(cnt == 2'd0) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/          /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ (..       ) d &lt;= { rx, d[9:1] }; if(d[1] == 1'b0) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/         ,   busy &lt;= 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     error &lt;= (rx == 1'b1) ? 1'b0 : 1'b1; end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      if(rx &amp;&amp; (d == 10'b1111111111)) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      busy &lt;= 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    error &lt;= 1'b1; end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ -    -      cnt &lt;= 2'd3; end end end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  -     cnt &lt;= cnt - 2'd1; end end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       if(!error) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   ,       if(rx == 1'b0) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/            -   busy &lt;= 1'b1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    .     1, ..  /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    d[0]==0 d &lt;= 10'b1111111111; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   rx   1/</span></span><span class="hljs-number"><span class="hljs-number">2</span></span>   /<span class="hljs-regexp"><span class="hljs-regexp">/ 1-  -    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ 2-  -    (cnt  0) cnt &lt;= 2'd0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ ..    ,     idle &lt;= 1'b0; end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    idle &lt;= 1'b1; end end end end end end task rxreset; begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    error &lt;= 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     (!?) idle &lt;= 1'b1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     busy &lt;= 0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     -,       complete d &lt;= 10'b1xxxxxxxx1; end endtask always @(negedge rdclk, negedge nreset) begin if(!nreset) begin done &lt;= 3'b000; end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       complete. /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     ready     /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   complete  0  1    rdclk. done &lt;= { complete, done[2:1] }; end end endmodule</span></span></code> </pre> <br></div></div><br>  Since the RX input signal is asynchronous and (possibly) unstable, a <a href="https://habr.com/ru/post/427011/">major element</a> was connected in front of the receiver module in the <a href="https://habr.com/ru/post/427011/">main module</a> .  The element is also written in Verilog, but it makes no sense to give its code here.  Instead, a beautiful picture of the synthesized element. <br><br><div class="spoiler">  <b class="spoiler_title">Synthesized Majority Element Scheme</b> <div class="spoiler_text"><img src="https://habrastorage.org/webt/qs/iq/iu/qsiqiuovqktckhttmdqf8ixsday.png" alt="Majority element"><br></div></div><br><a name="TRANSMITTER"></a>  The transmitter unit is even simpler and, I hope, does not need additional comments. <br><br><div class="spoiler">  <b class="spoiler_title">Transmitter module (Verilog, blocking and non-blocking assignments inside always)</b> <div class="spoiler_text"><pre> <code class="hljs pgsql">// //   UART // // : // clk -     <span class="hljs-number"><span class="hljs-number">4</span></span>    ,    // rdclk -   txdata, <span class="hljs-keyword"><span class="hljs-keyword">write</span></span>, <span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span>.  ..  clk // txdata -   ,   <span class="hljs-keyword"><span class="hljs-keyword">write</span></span>/<span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span> // <span class="hljs-keyword"><span class="hljs-keyword">write</span></span> -      (<span class="hljs-number"><span class="hljs-number">1</span></span>=) // <span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span> -      (<span class="hljs-number"><span class="hljs-number">1</span></span>=) // tx -   UART // idle -    (<span class="hljs-number"><span class="hljs-number">1</span></span>=,  ) // //  FIFO    dcfifo_component.lpm_showahead = "ON" module uart_tx( nreset, //   (,   <span class="hljs-number"><span class="hljs-number">0</span></span>) clk, //   UART, ..        UART rdclk, //       txdata, //       <span class="hljs-keyword"><span class="hljs-keyword">write</span></span>, //      (  <span class="hljs-number"><span class="hljs-number">1</span></span>) idle, //     (  <span class="hljs-number"><span class="hljs-number">1</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span>, //     ,  rdclk tx); //   UART <span class="hljs-keyword"><span class="hljs-keyword">input</span></span> wire nreset; //   (,   <span class="hljs-number"><span class="hljs-number">0</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">input</span></span> wire clk; //  UART <span class="hljs-keyword"><span class="hljs-keyword">input</span></span> wire rdclk; <span class="hljs-keyword"><span class="hljs-keyword">input</span></span> wire[<span class="hljs-number"><span class="hljs-number">7</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] txdata; <span class="hljs-keyword"><span class="hljs-keyword">input</span></span> wire <span class="hljs-keyword"><span class="hljs-keyword">write</span></span>; output wire idle; output <span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span>; output tx; //    reg tx = <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b1; reg fetch = 1'</span></span>b0; //    <span class="hljs-number"><span class="hljs-number">4</span></span> reg[<span class="hljs-number"><span class="hljs-number">1</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] div4 = <span class="hljs-number"><span class="hljs-number">2</span></span><span class="hljs-string"><span class="hljs-string">'d0; //  : reg[3:0] s = 4'</span></span>d10; //    assign idle = (s == <span class="hljs-number"><span class="hljs-number">4</span></span><span class="hljs-string"><span class="hljs-string">'d10); //    reg[7:0] d; //        reg sendstart; //        reg canfetch; //     ,  clk reg gotdata = 1'</span></span>b0; //   clock domains reg[<span class="hljs-number"><span class="hljs-number">2</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] sync = <span class="hljs-number"><span class="hljs-number">3</span></span><span class="hljs-string"><span class="hljs-string">'b000; //   rdclk  write reg wr = 1'</span></span>b0; //    getdata==<span class="hljs-number"><span class="hljs-number">1</span></span>       //      nextdata    //  gotdata==<span class="hljs-number"><span class="hljs-number">1.</span></span>  ,      //  . //  gotdata     getdata. <span class="hljs-keyword"><span class="hljs-keyword">always</span></span> @(posedge rdclk, negedge nreset) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(!nreset) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> wr &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; sync &lt;= 3'</span></span>b000; //      <span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span> &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; end else begin //   write wr &lt;= write; //        sync &lt;= { gotdata, sync[2:1] }; //     gotdata  //     .   //   . fetch &lt;= (sync[1] &amp;&amp; !sync[0]) ? 1'</span></span>b1 : <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; end end always @(posedge clk, negedge nreset) begin if(!nreset) begin //      div4 &lt;= 2'</span></span>d0; s &lt;= <span class="hljs-number"><span class="hljs-number">4</span></span><span class="hljs-string"><span class="hljs-string">'d10; gotdata &lt;= 1'</span></span>b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //          sendstart = <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; //        canfetch = wr; if(div4 == 2'</span></span>d0) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">case</span></span>(s) <span class="hljs-number"><span class="hljs-number">4</span></span><span class="hljs-string"><span class="hljs-string">'d0: begin //       sendstart = 1'</span></span>b1; //  ,     canfetch = <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; end 4'</span></span>d9: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    tx &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b1; end 4'</span></span>d10: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //  idle,    <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">default</span></span>: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    ,     tx &lt;= d[<span class="hljs-number"><span class="hljs-number">0</span></span>]; //     d &lt;= { <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0, d[7:1] }; //  ,     canfetch = 1'</span></span>b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> endcase <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    div4 &lt;= div4 - <span class="hljs-number"><span class="hljs-number">2</span></span><span class="hljs-string"><span class="hljs-string">'d1; if(s &lt; 4'</span></span>d9) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //     <span class="hljs-number"><span class="hljs-number">9</span></span>    ! canfetch = <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; end end if(canfetch) begin //   ,     d &lt;= txdata; //      gotdata &lt;= 1'</span></span>b1; <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(idle <span class="hljs-comment"><span class="hljs-comment">/*s == 4'd10*/</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //  idle -      sendstart = <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b1; end else begin //         s &lt;= 4'</span></span>d0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(gotdata) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    ,    gotdata &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; end if(sendstart) begin //        tx &lt;= 1'</span></span>b0; //     s &lt;= <span class="hljs-number"><span class="hljs-number">4</span></span><span class="hljs-string"><span class="hljs-string">'d1; //    div4 &lt;= 2'</span></span>d3; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(div4 == <span class="hljs-number"><span class="hljs-number">2</span></span><span class="hljs-string"><span class="hljs-string">'d0) begin if(s &lt; 4'</span></span>d10) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //      s &lt;= s + <span class="hljs-number"><span class="hljs-number">4</span></span><span class="hljs-string"><span class="hljs-string">'d1; //    div4 &lt;= 2'</span></span>d3; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> endmodule</code> </pre><br></div></div><br>  The above implementation of the transmitter caused a heated discussion in the comments.  Although as a result, it seems everyone agreed that you can do this, but be careful.  For your own peace of mind, the module has been rewritten to reflect all the mentioned guideliness.  In my opinion, it is not much more complicated than the previous one in terms of human perception of the implemented algorithm. <br><br><div class="spoiler">  <b class="spoiler_title">Transmitter Module (Verilog, ideologically correct)</b> <div class="spoiler_text"><pre> <code class="hljs ruby">/<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ : /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ clk -     4    ,    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ rdclk -   txdata, write, fetch.  ..  clk /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ txdata -   ,   write/fetch</span></span> /<span class="hljs-regexp"><span class="hljs-regexp">/ write -      (1=) /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ fetch -      (1=) /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ tx -   UART /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ idle -    (1=,  ) /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  FIFO    dcfifo_component.lpm_showahead = "ON" module uart_tx( nreset, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   (,   0) clk, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART, ..        UART rdclk, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       txdata, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       write, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      (  1) idle, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     (  1) fetch, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     ,  rdclk tx); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART input wire nreset; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   (,   0) input wire clk; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  UART input wire rdclk; input wire[7:0] txdata; input wire write; output wire idle; output fetch; output tx; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    reg tx = 1'b1; reg fetch = 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    4 reg[1:0] div4 = 2'd0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  : reg[3:0] s = 4'd10; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    assign idle = (s == 4'd10); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    reg[7:0] d; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/        reg sendstart; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/        reg canfetch; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     ,  clk reg gotdata = 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   clock domains reg[2:0] sync = 3'b000; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   rdclk  write reg wr = 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    getdata==1       /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      nextdata    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  gotdata==1.  ,      /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  . /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  gotdata     getdata. always @(posedge rdclk, negedge nreset) begin if(!nreset) begin wr &lt;= 1'b0; sync &lt;= 3'b000; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      fetch &lt;= 1'b0; end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   write wr &lt;= write; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/        sync &lt;= { gotdata, sync[2:1] }; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     gotdata  /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     .   /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   . fetch &lt;= (sync[1] &amp;&amp; !sync[0]) ? 1'b1 : 1'b0; end end /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   (?)      always /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      sendstart  canfetch always @(*) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/          sendstart = 1'b0; if(nreset) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/        canfetch = wr; if(div4 == 2'd0) begin case(s) 4'd0: begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       sendstart = 1'b1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  ,     canfetch = 1'b0; end 4'd9: begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    end 4'd10: begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  idle,    end default: begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  ,     canfetch = 1'b0; end endcase end else begin if(s &lt; 4'd9) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     9    ! canfetch = 1'b0; end end if(canfetch &amp;&amp; idle) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  idle -      sendstart = 1'b1; end end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    reset      canfetch = 1'b0; end end always @(posedge clk, negedge nreset) begin if(!nreset) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      div4 &lt;= 2'd0; s &lt;= 4'd10; gotdata &lt;= 1'b0; end else begin if(div4 == 2'd0) begin case(s) 4'd0: begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    sendstart       end 4'd9: begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    tx &lt;= 1'b1; end 4'd10: begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  idle,    end default: begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    ,     tx &lt;= d[0]; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     d &lt;= { 1'b0, d[7:1] }; end endcase end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    div4 &lt;= div4 - 2'd1; end if(canfetch) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   ,     d &lt;= txdata; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      gotdata &lt;= 1'b1; if(!idle /</span></span>*s == <span class="hljs-number"><span class="hljs-number">4</span></span><span class="hljs-string"><span class="hljs-string">'d10*/) begin //         s &lt;= 4'</span></span>d<span class="hljs-number"><span class="hljs-number">0</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> /<span class="hljs-regexp"><span class="hljs-regexp">/     ,    gotdata &lt;= 1'b0; end if(sendstart) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/        tx &lt;= 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     s &lt;= 4'd1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    div4 &lt;= 2'd3; end else begin if((div4 == 2'd0) &amp;&amp; (s &lt; 4'd10)) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      s &lt;= s + 4'd1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    div4 &lt;= 2'd3; end end end end endmodule</span></span></code> </pre><br></div></div><br><br><a name="MAIN"></a>  To test the receiver and transmitter, a main module was written on the lap.  I ask him not to swear, design errors (external asynchronous signal nreset, no FIFO reset, etc.) I myself know.  But for the purposes of testing the functionality they are not essential. <br><br>  My demo board is clocked from a 50Mhz signal source.  Therefore, in the main module I used a PLL, at the output of which C0 I formed a frequency for operation with UART (1.8432Mhz, really 1.843198Mhz) and, as a joke, I formed a frequency of 300Mhz (output c1 PLL) for timing the simulation of the information processing circuit. <br><br><div class="spoiler">  <b class="spoiler_title">Main module (Verilog)</b> <div class="spoiler_text"><pre> <code class="hljs ruby">/<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ ..      UART    UART, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       FPGA,    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    FIFO IP CORE  DCFIFO. /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/NB! /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    SDC-    ! /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     (    if , /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   ). module uart( input wire clk50mhz, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   50Mhz input wire nreset, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    input wire rx, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART output wire tx, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART output wire overflow ); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   1.8432Mhz ( 1.843198Mhz) wire clk_1843200; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   1.2288Mhz ( 1.228799Mhz) /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/wire clk_1228800; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    300Mhz,  PLL wire clk300mhz; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     UART uart_pll pll50mhz(.inclk0(clk50mhz), .c0(clk_1843200) /</span></span>*, .c1(clk_122880<span class="hljs-number"><span class="hljs-number">0</span></span>)*<span class="hljs-regexp"><span class="hljs-regexp">/, .c1(clk300mhz)); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  UART 38400 /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  (1843200/</span></span><span class="hljs-number"><span class="hljs-number">38400</span></span>)/<span class="hljs-number"><span class="hljs-number">4</span></span> = <span class="hljs-number"><span class="hljs-number">12</span></span> (<span class="hljs-string"><span class="hljs-string">'b1100). //  UART 57600 //  (1843200/57600)/4 = 8 //  UART 115200 //  (1843200/115200)/4 = 4 //  UART 230400 //  (1843200/230400)/4 = 2 //  UART 460800 //  (1843200/460800)/4 = 1 (..    !) //    UART wire uart_baud4; //     //   .data    1   .  //   uart_baud4    .clock/ //     uart_baud4     .clock uart_osc uart_osc_1(.clock(clk_1843200), .data(5'</span></span>d2/*<span class="hljs-number"><span class="hljs-number">5</span></span><span class="hljs-string"><span class="hljs-string">'d4*//*5'</span></span>d12*<span class="hljs-regexp"><span class="hljs-regexp">/-5'd1), .sload(uart_baud4), .cout(uart_baud4)); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/wire uart_baud4 = clk_1843200; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      wire rxf; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       mfilter mfilter_rx(.clk(clk50mhz /</span></span>*clk_184320<span class="hljs-number"><span class="hljs-number">0</span></span>*<span class="hljs-regexp"><span class="hljs-regexp">/), .in(rx), .out(rxf)); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/wire rxf = rx; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    wire[7:0] rxdata; wire rxready; wire error; uart_rx uart_rx_1(.nreset(nreset), .clk(uart_baud4), .rx(rxf), .rdclk(clk300mhz /</span></span>*clk50mhz*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*clk_184320<span class="hljs-number"><span class="hljs-number">0</span></span>*<span class="hljs-regexp"><span class="hljs-regexp">/), .rxdata(rxdata), .ready(rxready), .error(error)); wire[7:0] txdata; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ ,   ,   wire txnone; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ ,       wire fetch; wire full; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    uart_baud4 /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    clk50mhz uart_fifo_rx uart_fifo_rx_1(.data(rxdata), .rdclk(clk300mhz /</span></span>*clk50mhz*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*clk_184320<span class="hljs-number"><span class="hljs-number">0</span></span>*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*uart_baud4*<span class="hljs-regexp"><span class="hljs-regexp">/), .rdreq(fetch), .wrclk(clk300mhz /</span></span>*clk50mhz*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*clk_184320<span class="hljs-number"><span class="hljs-number">0</span></span>*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*uart_baud4*<span class="hljs-regexp"><span class="hljs-regexp">/), .wrreq(rxready), .rdempty(txnone), .q(txdata), .wrfull(full)); assign overflow = ~error; uart_tx uart_tx_1(.nreset(nreset), .clk(uart_baud4), .rdclk(clk300mhz /</span></span>*clk50mhz*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*clk_184320<span class="hljs-number"><span class="hljs-number">0</span></span>*<span class="hljs-regexp"><span class="hljs-regexp">/), .txdata(txdata), .write(~txnone), .fetch(fetch), .tx(tx)); endmodule</span></span></code> </pre><br></div></div><br>  For testing, a testcom traffic generator from Zelax was used.  Unfortunately, my USB / UART adapter I had refused to work at speeds above 230400BPS, so all testing was done at this speed. <br><br><div class="spoiler">  <b class="spoiler_title">Test result with RX input filtering using major element</b> <div class="spoiler_text"><img src="https://habrastorage.org/webt/8z/yn/zn/8zynznsrzdnaatteubdqtlc4yqc.png" alt="RX signal pre-filter testing"><br>  Signal Tap State <br><img src="https://habrastorage.org/webt/nz/56/1v/nz561vbxuhk1c-b0w119edi4ife.png" alt="UART receiver signals with no errors"><br></div></div><br><div class="spoiler">  <b class="spoiler_title">And here the majority element was removed from the entrance.</b> <div class="spoiler_text">  And what, how could I still imitate arbitrary errors when checking the fast synchronization scheme? <br><img src="https://habrastorage.org/webt/tg/6o/ev/tg6oev_uqqud58n-runl_-uwrzi.png" alt="Testing without prior filtering of the RX signal"><br>  Signal Tap State <br><img src="https://habrastorage.org/webt/bi/px/oq/bipxoq985gohzd5jg3uimqq86wa.png" alt="Signals for fast receiver synchronization after detecting an error"><br></div></div><br><h4>  <u>Note</u> </h4><br>  Sorry, I did not take courses on Quartus and there was no one to ask questions.  I stumbled on it myself and warned about other novice FPGAs: be sure to create an SDC file in the project and describe the clock frequencies in it.  Yes, the project is going on without it, though it is possible that warnings may appear if the synthesizer could not determine the timing characteristics.  I first ignored them until I killed half a day to determine the problem, why I have a receiver module when I execute the code <br><br><pre> <code class="hljs vhdl"><span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(rx == <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-symbol"><span class="hljs-symbol">'b0</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> busy &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-symbol"><span class="hljs-symbol">'b1</span></span>; d &lt;= <span class="hljs-number"><span class="hljs-number">10</span></span><span class="hljs-symbol"><span class="hljs-symbol">'b1111111111</span></span>; cnt &lt;= <span class="hljs-number"><span class="hljs-number">2</span></span><span class="hljs-symbol"><span class="hljs-symbol">'d0</span></span>; idle &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-symbol"><span class="hljs-symbol">'b0</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span></code> </pre><br>  the busy and idle signals were set correctly, but the contents of register d sometimes did not change. <br><br><div class="spoiler">  <b class="spoiler_title">Appendix: SDC file for the project</b> <div class="spoiler_text"><pre> <code class="hljs pgsql">set_time_format -unit ns -decimal_places <span class="hljs-number"><span class="hljs-number">3</span></span> #   <span class="hljs-number"><span class="hljs-number">50</span></span>Mhz, (<span class="hljs-number"><span class="hljs-number">50</span></span>/<span class="hljs-number"><span class="hljs-number">50</span></span> duty <span class="hljs-keyword"><span class="hljs-keyword">cycle</span></span>) create_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> {clk50mhz} -period <span class="hljs-number"><span class="hljs-number">20.000</span></span> -waveform { <span class="hljs-number"><span class="hljs-number">0.000</span></span> <span class="hljs-number"><span class="hljs-number">10.000</span></span> } ############################################################################## Now that we have created the custom clocks which will be base clocks,# derive_pll_clock <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> used <span class="hljs-keyword"><span class="hljs-keyword">to</span></span> calculate <span class="hljs-keyword"><span class="hljs-keyword">all</span></span> remaining clocks <span class="hljs-keyword"><span class="hljs-keyword">for</span></span> PLLs derive_pll_clocks -create_base_clocks derive_clock_uncertainty #   PLL    ? # altpll_component.clk0_divide_by = <span class="hljs-number"><span class="hljs-number">15625</span></span>, # altpll_component.clk0_duty_cycle = <span class="hljs-number"><span class="hljs-number">50</span></span>, # altpll_component.clk0_multiply_by = <span class="hljs-number"><span class="hljs-number">576</span></span>, # altpll_component.clk0_phase_shift = "0", #create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> clk_1843200 -source [get_ports {clk50mhz}] -divide_by <span class="hljs-number"><span class="hljs-number">15625</span></span> -multiply_by <span class="hljs-number"><span class="hljs-number">576</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">50</span></span> -phase <span class="hljs-number"><span class="hljs-number">0</span></span> -<span class="hljs-keyword"><span class="hljs-keyword">offset</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span> #  baudrate=<span class="hljs-number"><span class="hljs-number">38400</span></span> #     <span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span> , .. duty=(<span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span>)*<span class="hljs-number"><span class="hljs-number">100</span></span>=<span class="hljs-number"><span class="hljs-number">25</span></span>% #create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> uart_baud4 -source [get_nets {pll50mhz|altpll_component|auto_generated|wire_pll1_clk[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] -divide_by <span class="hljs-number"><span class="hljs-number">12</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">25</span></span> [get_nets {uart_osc_1|LPM_COUNTER_component|auto_generated|counter_reg_bit[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] #  baudrate=<span class="hljs-number"><span class="hljs-number">230400</span></span> #     <span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span> , .. duty=(<span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span>)*<span class="hljs-number"><span class="hljs-number">100</span></span>=<span class="hljs-number"><span class="hljs-number">50</span></span>% create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> uart_baud4 -source [get_nets {pll50mhz|altpll_component|auto_generated|wire_pll1_clk[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] -divide_by <span class="hljs-number"><span class="hljs-number">2</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">25</span></span> [get_nets {uart_osc_1|LPM_COUNTER_component|auto_generated|counter_reg_bit[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] #  baudrate=<span class="hljs-number"><span class="hljs-number">460800</span></span> #   <span class="hljs-number"><span class="hljs-number">1</span></span>,    PLL,      .</code> | altpll_component | auto_generated | wire_pll1_clk [ <code class="hljs pgsql">set_time_format -unit ns -decimal_places <span class="hljs-number"><span class="hljs-number">3</span></span> #   <span class="hljs-number"><span class="hljs-number">50</span></span>Mhz, (<span class="hljs-number"><span class="hljs-number">50</span></span>/<span class="hljs-number"><span class="hljs-number">50</span></span> duty <span class="hljs-keyword"><span class="hljs-keyword">cycle</span></span>) create_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> {clk50mhz} -period <span class="hljs-number"><span class="hljs-number">20.000</span></span> -waveform { <span class="hljs-number"><span class="hljs-number">0.000</span></span> <span class="hljs-number"><span class="hljs-number">10.000</span></span> } ############################################################################## Now that we have created the custom clocks which will be base clocks,# derive_pll_clock <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> used <span class="hljs-keyword"><span class="hljs-keyword">to</span></span> calculate <span class="hljs-keyword"><span class="hljs-keyword">all</span></span> remaining clocks <span class="hljs-keyword"><span class="hljs-keyword">for</span></span> PLLs derive_pll_clocks -create_base_clocks derive_clock_uncertainty #   PLL    ? # altpll_component.clk0_divide_by = <span class="hljs-number"><span class="hljs-number">15625</span></span>, # altpll_component.clk0_duty_cycle = <span class="hljs-number"><span class="hljs-number">50</span></span>, # altpll_component.clk0_multiply_by = <span class="hljs-number"><span class="hljs-number">576</span></span>, # altpll_component.clk0_phase_shift = "0", #create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> clk_1843200 -source [get_ports {clk50mhz}] -divide_by <span class="hljs-number"><span class="hljs-number">15625</span></span> -multiply_by <span class="hljs-number"><span class="hljs-number">576</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">50</span></span> -phase <span class="hljs-number"><span class="hljs-number">0</span></span> -<span class="hljs-keyword"><span class="hljs-keyword">offset</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span> #  baudrate=<span class="hljs-number"><span class="hljs-number">38400</span></span> #     <span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span> , .. duty=(<span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span>)*<span class="hljs-number"><span class="hljs-number">100</span></span>=<span class="hljs-number"><span class="hljs-number">25</span></span>% #create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> uart_baud4 -source [get_nets {pll50mhz|altpll_component|auto_generated|wire_pll1_clk[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] -divide_by <span class="hljs-number"><span class="hljs-number">12</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">25</span></span> [get_nets {uart_osc_1|LPM_COUNTER_component|auto_generated|counter_reg_bit[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] #  baudrate=<span class="hljs-number"><span class="hljs-number">230400</span></span> #     <span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span> , .. duty=(<span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span>)*<span class="hljs-number"><span class="hljs-number">100</span></span>=<span class="hljs-number"><span class="hljs-number">50</span></span>% create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> uart_baud4 -source [get_nets {pll50mhz|altpll_component|auto_generated|wire_pll1_clk[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] -divide_by <span class="hljs-number"><span class="hljs-number">2</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">25</span></span> [get_nets {uart_osc_1|LPM_COUNTER_component|auto_generated|counter_reg_bit[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] #  baudrate=<span class="hljs-number"><span class="hljs-number">460800</span></span> #   <span class="hljs-number"><span class="hljs-number">1</span></span>,    PLL,      .</code> | counter_reg_bit [ <code class="hljs pgsql">set_time_format -unit ns -decimal_places <span class="hljs-number"><span class="hljs-number">3</span></span> #   <span class="hljs-number"><span class="hljs-number">50</span></span>Mhz, (<span class="hljs-number"><span class="hljs-number">50</span></span>/<span class="hljs-number"><span class="hljs-number">50</span></span> duty <span class="hljs-keyword"><span class="hljs-keyword">cycle</span></span>) create_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> {clk50mhz} -period <span class="hljs-number"><span class="hljs-number">20.000</span></span> -waveform { <span class="hljs-number"><span class="hljs-number">0.000</span></span> <span class="hljs-number"><span class="hljs-number">10.000</span></span> } ############################################################################## Now that we have created the custom clocks which will be base clocks,# derive_pll_clock <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> used <span class="hljs-keyword"><span class="hljs-keyword">to</span></span> calculate <span class="hljs-keyword"><span class="hljs-keyword">all</span></span> remaining clocks <span class="hljs-keyword"><span class="hljs-keyword">for</span></span> PLLs derive_pll_clocks -create_base_clocks derive_clock_uncertainty #   PLL    ? # altpll_component.clk0_divide_by = <span class="hljs-number"><span class="hljs-number">15625</span></span>, # altpll_component.clk0_duty_cycle = <span class="hljs-number"><span class="hljs-number">50</span></span>, # altpll_component.clk0_multiply_by = <span class="hljs-number"><span class="hljs-number">576</span></span>, # altpll_component.clk0_phase_shift = "0", #create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> clk_1843200 -source [get_ports {clk50mhz}] -divide_by <span class="hljs-number"><span class="hljs-number">15625</span></span> -multiply_by <span class="hljs-number"><span class="hljs-number">576</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">50</span></span> -phase <span class="hljs-number"><span class="hljs-number">0</span></span> -<span class="hljs-keyword"><span class="hljs-keyword">offset</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span> #  baudrate=<span class="hljs-number"><span class="hljs-number">38400</span></span> #     <span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span> , .. duty=(<span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span>)*<span class="hljs-number"><span class="hljs-number">100</span></span>=<span class="hljs-number"><span class="hljs-number">25</span></span>% #create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> uart_baud4 -source [get_nets {pll50mhz|altpll_component|auto_generated|wire_pll1_clk[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] -divide_by <span class="hljs-number"><span class="hljs-number">12</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">25</span></span> [get_nets {uart_osc_1|LPM_COUNTER_component|auto_generated|counter_reg_bit[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] #  baudrate=<span class="hljs-number"><span class="hljs-number">230400</span></span> #     <span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span> , .. duty=(<span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span>)*<span class="hljs-number"><span class="hljs-number">100</span></span>=<span class="hljs-number"><span class="hljs-number">50</span></span>% create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> uart_baud4 -source [get_nets {pll50mhz|altpll_component|auto_generated|wire_pll1_clk[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] -divide_by <span class="hljs-number"><span class="hljs-number">2</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">25</span></span> [get_nets {uart_osc_1|LPM_COUNTER_component|auto_generated|counter_reg_bit[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] #  baudrate=<span class="hljs-number"><span class="hljs-number">460800</span></span> #   <span class="hljs-number"><span class="hljs-number">1</span></span>,    PLL,      .</code> </pre><br></div></div><br>  <i>Many thanks to everyone who wrote comments on the article!</i>  <i>Of these, I drew a lot of useful, although sometimes somewhat contradictory information.</i>  <i>In my opinion, their value is much greater than the implementation of the algorithm described above.</i>  <i>And, undoubtedly, they will be useful to those who also dare to climb into the world of FPGAs.</i> <br><br>  List of external links <br><br><ol><li><a name="UART"></a>  <a href="https://ru.wikipedia.org/wiki/%25D0%25A3%25D0%25BD%25D0%25B8%25D0%25B2%25D0%25B5%25D1%2580%25D1%2581%25D0%25B0%25D0%25BB%25D1%258C%25D0%25BD%25D1%258B%25D0%25B9_%25D0%25B0%25D1%2581%25D0%25B8%25D0%25BD%25D1%2585%25D1%2580%25D0%25BE%25D0%25BD%25D0%25BD%25D1%258B%25D0%25B9_%25D0%25BF%25D1%2580%25D0%25B8%25D1%2591%25D0%25BC%25D0%25BE%25D0%25BF%25D0%25B5%25D1%2580%25D0%25B5%25D0%25B4%25D0%25B0%25D1%2582%25D1%2587%25D0%25B8%25D0%25BA">Universal Asynchronous Transceiver (Wikipedia)</a> </li><li><a name="FILTER"></a>  <a href="https://ru.wikipedia.org/wiki/%25D0%259C%25D0%25B0%25D0%25B6%25D0%25BE%25D1%2580%25D0%25B8%25D1%2582%25D0%25B0%25D1%2580%25D0%25BD%25D1%258B%25D0%25B9_%25D1%258D%25D0%25BB%25D0%25B5%25D0%25BC%25D0%25B5%25D0%25BD%25D1%2582">Majority Element (Wikipedia)</a> </li></ol></div><p>Source: <a href="https://habr.com/ru/post/427011/">https://habr.com/ru/post/427011/</a></p>
<section class="more-articles-navigation-panel js-more-articles-navigation-panel">
<h4>More articles:</h4>
<nav class="list-of-articles-container js-list-of-articles-container"><ul class="list-of-pages js-list-of-pages">
<li><a href="../426999/index.html">In the wake of trends, or moving towards RxJava and LiveData</a></li>
<li><a href="../427001/index.html">"Yandex" can go under the state administration</a></li>
<li><a href="../427003/index.html">Unity Hexagon Maps: Fog of War, Map Exploration, Procedural Generation</a></li>
<li><a href="../427005/index.html">Is AI a millionaire profession?</a></li>
<li><a href="../427009/index.html">Electron "walking": charge manipulations inside the structure of unsaturated bonds</a></li>
<li><a href="../427013/index.html">"The confrontation" NeoQUEST-2018: remember how it was</a></li>
<li><a href="../427015/index.html">Why do commercial data centers "intelligent" PDU</a></li>
<li><a href="../427017/index.html">How serious is Tim Berners-Lee's plan to decentralize the web?</a></li>
<li><a href="../427019/index.html">Data Halloween - a conference about the possibilities of Data Science for business</a></li>
<li><a href="../427021/index.html">Chrome 70 supports [feature list] and AV1 - why is support for this codec so important?</a></li>
</ul></nav>
</section><br />
<a href="../../allArticles.html"><strong>All Articles</strong></a>
<script src="../../js/main.js"></script>

<!-- Yandex.Metrika counter -->
<script type="text/javascript" >
  (function (d, w, c) {
      (w[c] = w[c] || []).push(function() {
          try {
              w.yaCounter52496797 = new Ya.Metrika({
                  id:52496797,
                  clickmap:true,
                  trackLinks:true,
                  accurateTrackBounce:true,
                  webvisor:true
              });
          } catch(e) { }
      });

      var n = d.getElementsByTagName("script")[0],
          s = d.createElement("script"),
          f = function () { n.parentNode.insertBefore(s, n); };
      s.type = "text/javascript";
      s.async = true;
      s.src = "https://mc.yandex.ru/metrika/watch.js";

      if (w.opera == "[object Opera]") {
          d.addEventListener("DOMContentLoaded", f, false);
      } else { f(); }
  })(document, window, "yandex_metrika_callbacks");
</script>
<noscript><div><img src="https://mc.yandex.ru/watch/52496797" style="position:absolute; left:-9999px;" alt="" /></div></noscript>

<!-- Google Analytics -->
  <script>
    window.ga = function () { ga.q.push(arguments) }; ga.q = []; ga.l = +new Date;
    ga('create', 'UA-134931760-1', 'auto'); ga('send', 'pageview')
  </script>
  <script src="https://www.google-analytics.com/analytics.js" async defer></script>

</section>

  <footer class="page-footer">
    <div class="page-footer-legal-info-container page-footer-element">
      <p>
        Weekly-Geekly | <span class="page-footer-legal-info-year js-page-footer-legal-info-year">2019</span>
      </p>
    </div>
    <div class="page-footer-counters-container page-footer-element">
      <a class="page-footer-counter-clustrmap" href='#'  title='Visit tracker'><img src='https://clustrmaps.com/map_v2.png?cl=698e5a&w=271&t=t&d=6iCFw7uJz0zcOaoxz5k5PcLCJUzv2WG8G5V8M3U6Rc4&co=3a3a3a&ct=ffffff'/></a>
    </div>
  </footer>
</body>

</html>