$date
	Sun May 22 17:12:15 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ShiftPToS_tb $end
$var wire 1 ! sOut $end
$var reg 1 " Clock $end
$var reg 8 # data [7:0] $end
$var reg 1 $ load $end
$var reg 1 % rst $end
$var reg 1 & sIn $end
$scope module uut $end
$var wire 1 " Clock $end
$var wire 8 ' data [7:0] $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var wire 1 & sIn $end
$var wire 1 ! sOut $end
$var reg 8 ( temp [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx0 (
b0 '
0&
0%
0$
b0 #
1"
x!
$end
#1
0"
#2
z!
bz (
1%
1"
#3
0"
#4
1!
b10000101 (
1&
1$
b10000101 #
b10000101 '
1"
#5
0"
#6
1"
#7
0"
#8
1"
#9
0"
#10
0&
0$
b1111111 #
b1111111 '
1"
#11
0"
#12
0!
b1010 (
1"
#13
0"
#14
b10100 (
1"
#15
0"
#16
1!
b10101010 (
1$
b10101010 #
b10101010 '
1"
#17
0"
#18
1"
#19
0"
#20
1"
#21
0"
#22
1&
0$
b11010010 #
b11010010 '
1"
#23
0"
#24
0!
b1010101 (
1"
#25
0"
#26
1!
b10101011 (
1"
#27
0"
#28
0!
b10001 (
1$
b10001 #
b10001 '
1"
#29
0"
#30
0$
1"
#31
0"
#32
b100011 (
1"
