Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  4 18:45:29 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file io_wrapper_timing_summary_routed.rpt -pb io_wrapper_timing_summary_routed.pb -rpx io_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : io_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (164)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (5972)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (164)
--------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[1]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[2]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: led_device/i_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (5972)
---------------------------------
 There are 5972 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.847        0.000                      0                11423       -0.640       -2.971                      6                11407        3.000        0.000                       0                  6471  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLK100MHZ                                                                                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0                                                                        {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                                                        {0.000 10.000}       20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                                                                      {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0_1                                                                      {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1                                                                      {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             41.567        0.000                      0                 3773       -0.523       -0.799                      2                 3773       49.020        0.000                       0                  1897  
  clk_out2_clk_wiz_0                                                                              9.467        0.000                      0                 6378       -0.477       -0.477                      1                 6378        8.750        0.000                       0                  4079  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         17.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.863        0.000                      0                  938        0.050        0.000                      0                  938       15.250        0.000                       0                   491  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                           41.578        0.000                      0                 3773       -0.512       -0.777                      2                 3773       49.020        0.000                       0                  1897  
  clk_out2_clk_wiz_0_1                                                                            9.472        0.000                      0                 6378       -0.472       -0.472                      1                 6378        8.750        0.000                       0                  4079  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                       17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               41.567        0.000                      0                 3773       -0.523       -0.799                      2                 3773  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                                6.847        0.000                      0                  103       -0.640       -1.695                      3                  103  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_clk_wiz_0                                                                               31.717        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                                6.858        0.000                      0                  103       -0.629       -1.662                      3                  103  
clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                                9.467        0.000                      0                 6378       -0.477       -0.477                      1                 6378  
clk_out2_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.723        0.000                      0                    8                                                                        
clk_out2_clk_wiz_0_1                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.723        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             41.567        0.000                      0                 3773       -0.523       -0.799                      2                 3773  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                              6.847        0.000                      0                  103       -0.640       -1.695                      3                  103  
clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                              9.467        0.000                      0                 6378       -0.477       -0.477                      1                 6378  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_clk_wiz_0_1                                                                             31.717        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0_1                                                                              6.858        0.000                      0                  103       -0.629       -1.662                      3                  103  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                               16.799        0.000                      0                  117        0.333        0.000                      0                  117  
**async_default**                                                                           clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                               16.799        0.000                      0                  117        0.226        0.000                      0                  117  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                             16.799        0.000                      0                  117        0.226        0.000                      0                  117  
**async_default**                                                                           clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0_1                                                                             16.804        0.000                      0                  117        0.333        0.000                      0                  117  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.264        0.000                      0                  100        0.349        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       41.567ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.523ns,  Total Violation       -0.799ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.567ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.715ns (8.943%)  route 7.280ns (91.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 47.977 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.752     5.561    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.515    47.977    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][23]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.475    
                         clock uncertainty           -0.145    47.330    
    SLICE_X41Y88         FDRE (Setup_fdre_C_CE)      -0.202    47.128    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][23]
  -------------------------------------------------------------------
                         required time                         47.128    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 41.567    

Slack (MET) :             41.567ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.715ns (8.943%)  route 7.280ns (91.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 47.977 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.752     5.561    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.515    47.977    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][30]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.475    
                         clock uncertainty           -0.145    47.330    
    SLICE_X41Y88         FDRE (Setup_fdre_C_CE)      -0.202    47.128    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][30]
  -------------------------------------------------------------------
                         required time                         47.128    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 41.567    

Slack (MET) :             41.567ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.715ns (8.943%)  route 7.280ns (91.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 47.977 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.752     5.561    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.515    47.977    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][31]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.475    
                         clock uncertainty           -0.145    47.330    
    SLICE_X41Y88         FDRE (Setup_fdre_C_CE)      -0.202    47.128    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][31]
  -------------------------------------------------------------------
                         required time                         47.128    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 41.567    

Slack (MET) :             41.612ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 0.715ns (8.995%)  route 7.234ns (91.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 47.976 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.529     0.514    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.810 r  cpu/core/pipeline/stage_decode/register_file/reg_file[22][31]_i_1/O
                         net (fo=32, routed)          4.705     5.515    cpu/core/pipeline/stage_decode/register_file/reg_file[22]
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.514    47.976    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][23]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.474    
                         clock uncertainty           -0.145    47.329    
    SLICE_X40Y87         FDRE (Setup_fdre_C_CE)      -0.202    47.127    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][23]
  -------------------------------------------------------------------
                         required time                         47.127    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                 41.612    

Slack (MET) :             41.612ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 0.715ns (8.995%)  route 7.234ns (91.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 47.976 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.529     0.514    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.810 r  cpu/core/pipeline/stage_decode/register_file/reg_file[22][31]_i_1/O
                         net (fo=32, routed)          4.705     5.515    cpu/core/pipeline/stage_decode/register_file/reg_file[22]
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.514    47.976    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][30]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.474    
                         clock uncertainty           -0.145    47.329    
    SLICE_X40Y87         FDRE (Setup_fdre_C_CE)      -0.202    47.127    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][30]
  -------------------------------------------------------------------
                         required time                         47.127    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                 41.612    

Slack (MET) :             41.612ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 0.715ns (8.995%)  route 7.234ns (91.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 47.976 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.529     0.514    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.810 r  cpu/core/pipeline/stage_decode/register_file/reg_file[22][31]_i_1/O
                         net (fo=32, routed)          4.705     5.515    cpu/core/pipeline/stage_decode/register_file/reg_file[22]
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.514    47.976    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][31]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.474    
                         clock uncertainty           -0.145    47.329    
    SLICE_X40Y87         FDRE (Setup_fdre_C_CE)      -0.202    47.127    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][31]
  -------------------------------------------------------------------
                         required time                         47.127    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                 41.612    

Slack (MET) :             42.026ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][12]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.715ns (9.498%)  route 6.813ns (90.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 47.969 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.286     5.094    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.507    47.969    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][12]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.467    
                         clock uncertainty           -0.145    47.322    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.202    47.120    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][12]
  -------------------------------------------------------------------
                         required time                         47.120    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 42.026    

Slack (MET) :             42.026ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][13]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.715ns (9.498%)  route 6.813ns (90.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 47.969 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.286     5.094    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.507    47.969    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][13]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.467    
                         clock uncertainty           -0.145    47.322    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.202    47.120    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][13]
  -------------------------------------------------------------------
                         required time                         47.120    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 42.026    

Slack (MET) :             42.026ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][21]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.715ns (9.498%)  route 6.813ns (90.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 47.969 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.286     5.094    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.507    47.969    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][21]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.467    
                         clock uncertainty           -0.145    47.322    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.202    47.120    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][21]
  -------------------------------------------------------------------
                         required time                         47.120    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 42.026    

Slack (MET) :             42.026ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.715ns (9.498%)  route 6.813ns (90.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 47.969 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.286     5.094    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.507    47.969    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][26]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.467    
                         clock uncertainty           -0.145    47.322    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.202    47.120    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][26]
  -------------------------------------------------------------------
                         required time                         47.120    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 42.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.523ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.026ns (2.188%)  route 1.162ns (97.812%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.648    -0.464    <hidden>
    SLICE_X76Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.861    -0.291    <hidden>
    SLICE_X76Y68         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.203    
                         clock uncertainty            0.145    -0.058    
    SLICE_X76Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.059    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                 -0.523    

Slack (VIOLATED) :        -0.276ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.071ns (5.154%)  route 1.307ns (94.846%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.793    -0.319    <hidden>
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.045    -0.274 r  <hidden>
                         net (fo=1, routed)           0.000    -0.274    <hidden>
    SLICE_X48Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.829    -0.323    <hidden>
    SLICE_X48Y67         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.145    -0.090    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.091     0.001    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                 -0.276    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.148ns (29.415%)  route 0.355ns (70.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.555    -0.557    <hidden>
    SLICE_X62Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.409 r  <hidden>
                         net (fo=1, routed)           0.355    -0.054    <hidden>
    RAMB36_X1Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.872    -0.280    <hidden>
    RAMB36_X1Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.495    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243    -0.252    <hidden>
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.235%)  route 0.164ns (53.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.558    -0.554    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X44Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  cpu/core/pipeline/reg_de/q_reg[86]/Q
                         net (fo=1, routed)           0.164    -0.249    cpu/core/pipeline/reg_em/D[59]
    SLICE_X39Y78         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.828    -0.324    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X39Y78         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[59]/C
                         clock pessimism             -0.194    -0.518    
    SLICE_X39Y78         FDRE (Hold_fdre_C_D)         0.070    -0.448    cpu/core/pipeline/reg_em/q_reg[59]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.048%)  route 0.165ns (53.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.559    -0.553    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y79         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/reg_de/q_reg[84]/Q
                         net (fo=1, routed)           0.165    -0.247    cpu/core/pipeline/reg_em/D[57]
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.829    -0.323    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[57]/C
                         clock pessimism             -0.194    -0.517    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.070    -0.447    cpu/core/pipeline/reg_em/q_reg[57]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.073%)  route 0.120ns (45.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.559    -0.553    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X41Y79         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/reg_de/q_reg[91]/Q
                         net (fo=1, routed)           0.120    -0.293    cpu/core/pipeline/reg_em/D[64]
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.829    -0.323    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[64]/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.047    -0.493    cpu/core/pipeline/reg_em/q_reg[64]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_fd/q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.320%)  route 0.163ns (53.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.563    -0.549    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X55Y92         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[19]/Q
                         net (fo=4, routed)           0.163    -0.245    cpu/core/pipeline/reg_fd/D[19]
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.833    -0.319    cpu/core/pipeline/reg_fd/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[51]/C
                         clock pessimism             -0.217    -0.536    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.087    -0.449    cpu/core/pipeline/reg_fd/q_reg[51]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.598%)  route 0.126ns (40.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.557    -0.555    <hidden>
    SLICE_X52Y68         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDSE (Prop_fdse_C_Q)         0.141    -0.414 r  <hidden>
                         net (fo=43, routed)          0.126    -0.288    <hidden>
    SLICE_X53Y67         LUT4 (Prop_lut4_I2_O)        0.045    -0.243 r  <hidden>
                         net (fo=1, routed)           0.000    -0.243    <hidden>
    SLICE_X53Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.826    -0.326    <hidden>
    SLICE_X53Y67         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.540    
    SLICE_X53Y67         FDRE (Hold_fdre_C_D)         0.092    -0.448    <hidden>
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.559    -0.553    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X41Y79         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  cpu/core/pipeline/reg_de/q_reg[95]/Q
                         net (fo=1, routed)           0.116    -0.309    cpu/core/pipeline/reg_em/D[68]
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.829    -0.323    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[68]/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.025    -0.515    cpu/core/pipeline/reg_em/q_reg[68]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.555    -0.557    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X43Y75         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.429 r  cpu/core/pipeline/reg_de/q_reg[94]/Q
                         net (fo=1, routed)           0.105    -0.325    cpu/core/pipeline/reg_em/D[67]
    SLICE_X44Y75         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.822    -0.330    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X44Y75         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[67]/C
                         clock pessimism             -0.214    -0.544    
    SLICE_X44Y75         FDRE (Hold_fdre_C_D)         0.012    -0.532    cpu/core/pipeline/reg_em/q_reg[67]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y14    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y13    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y13    <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y30    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y15    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y14    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  cpu_main_clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y83    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[30][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y83    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[30][14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y72    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y72    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y72    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y76    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.467ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.477ns,  Total Violation       -0.477ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.467ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.498ns  (logic 0.029ns (1.936%)  route 1.469ns (98.064%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns = ( 19.459 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.909     9.757    <hidden>
    SLICE_X10Y64         SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    19.459    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.370    
                         clock uncertainty           -0.108    19.262    
    SLICE_X10Y64         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.224    <hidden>
  -------------------------------------------------------------------
                         required time                         19.224    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  9.467    

Slack (MET) :             12.498ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 1.548ns (21.215%)  route 5.749ns (78.785%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.620    -2.427    <hidden>
    SLICE_X45Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.419    -2.008 f  <hidden>
                         net (fo=55, routed)          1.841    -0.167    <hidden>
    SLICE_X49Y104        LUT6 (Prop_lut6_I0_O)        0.299     0.132 f  <hidden>
                         net (fo=19, routed)          1.656     1.789    <hidden>
    SLICE_X50Y109        LUT5 (Prop_lut5_I0_O)        0.148     1.937 r  <hidden>
                         net (fo=15, routed)          1.163     3.100    <hidden>
    SLICE_X51Y111        LUT2 (Prop_lut2_I0_O)        0.356     3.456 r  <hidden>
                         net (fo=1, routed)           1.088     4.544    <hidden>
    SLICE_X53Y109        LUT6 (Prop_lut6_I4_O)        0.326     4.870 r  <hidden>
                         net (fo=1, routed)           0.000     4.870    <hidden>
    SLICE_X53Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.486    17.947    <hidden>
    SLICE_X53Y109        FDRE                                         r  <hidden>
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.108    17.339    
    SLICE_X53Y109        FDRE (Setup_fdre_C_D)        0.029    17.368    <hidden>
  -------------------------------------------------------------------
                         required time                         17.368    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                 12.498    

Slack (MET) :             12.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.182ns (16.919%)  route 5.804ns (83.081%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.592     4.577    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.506    17.968    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.466    
                         clock uncertainty           -0.108    17.359    
    SLICE_X62Y63         FDRE (Setup_fdre_C_CE)      -0.169    17.190    <hidden>
  -------------------------------------------------------------------
                         required time                         17.190    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 12.612    

Slack (MET) :             12.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.182ns (16.919%)  route 5.804ns (83.081%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.592     4.577    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.506    17.968    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.466    
                         clock uncertainty           -0.108    17.359    
    SLICE_X62Y63         FDRE (Setup_fdre_C_CE)      -0.169    17.190    <hidden>
  -------------------------------------------------------------------
                         required time                         17.190    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 12.612    

Slack (MET) :             12.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.182ns (16.919%)  route 5.804ns (83.081%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.592     4.577    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.506    17.968    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.466    
                         clock uncertainty           -0.108    17.359    
    SLICE_X62Y63         FDRE (Setup_fdre_C_CE)      -0.169    17.190    <hidden>
  -------------------------------------------------------------------
                         required time                         17.190    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 12.612    

Slack (MET) :             12.675ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.108    17.360    
    SLICE_X63Y62         FDRE (Setup_fdre_C_CE)      -0.205    17.155    <hidden>
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.675    

Slack (MET) :             12.675ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.108    17.360    
    SLICE_X63Y62         FDRE (Setup_fdre_C_CE)      -0.205    17.155    <hidden>
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.675    

Slack (MET) :             12.675ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.108    17.360    
    SLICE_X63Y62         FDRE (Setup_fdre_C_CE)      -0.205    17.155    <hidden>
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.675    

Slack (MET) :             12.711ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X62Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X62Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.108    17.360    
    SLICE_X62Y62         FDRE (Setup_fdre_C_CE)      -0.169    17.191    <hidden>
  -------------------------------------------------------------------
                         required time                         17.191    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.711    

Slack (MET) :             12.711ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X62Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X62Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.108    17.360    
    SLICE_X62Y62         FDRE (Setup_fdre_C_CE)      -0.169    17.191    <hidden>
  -------------------------------------------------------------------
                         required time                         17.191    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.026ns (2.224%)  route 1.143ns (97.776%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.629    -0.483    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.841    -0.311    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.223    
                         clock uncertainty            0.108    -0.115    
    SLICE_X10Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.006    <hidden>
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.891%)  route 0.189ns (56.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    <hidden>
    SLICE_X10Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  <hidden>
                         net (fo=1, routed)           0.189    -0.203    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.883    -0.269    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.463    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.101    -0.362    <hidden>
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.321%)  route 0.114ns (44.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.562    -0.550    <hidden>
    SLICE_X43Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  <hidden>
                         net (fo=2, routed)           0.114    -0.295    <hidden>
    SLICE_X44Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.833    -0.319    <hidden>
    SLICE_X44Y102        FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.533    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)         0.078    -0.455    <hidden>
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.561    -0.551    <hidden>
    SLICE_X43Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  <hidden>
                         net (fo=8, routed)           0.111    -0.300    <hidden>
    SLICE_X42Y108        LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  <hidden>
                         net (fo=1, routed)           0.000    -0.255    <hidden>
    SLICE_X42Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X42Y108        FDRE                                         r  <hidden>
                         clock pessimism             -0.217    -0.538    
    SLICE_X42Y108        FDRE (Hold_fdre_C_D)         0.121    -0.417    <hidden>
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.408%)  route 0.214ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.567    -0.545    <hidden>
    SLICE_X62Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  <hidden>
                         net (fo=1, routed)           0.214    -0.167    <hidden>
    RAMB36_X1Y18         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.881    -0.271    <hidden>
    RAMB36_X1Y18         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.486    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155    -0.331    <hidden>
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.564    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/Q
                         net (fo=3, routed)           0.110    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_NEG_EDGE.flag_reg_1[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_i_1/O
                         net (fo=1, routed)           0.000    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_i_1_n_0
    SLICE_X34Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X34Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.218    -0.535    
    SLICE_X34Y103        FDCE (Hold_fdce_C_D)         0.120    -0.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.328%)  route 0.233ns (58.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    <hidden>
    SLICE_X10Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  <hidden>
                         net (fo=1, routed)           0.233    -0.143    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.883    -0.269    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.463    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155    -0.308    <hidden>
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.353%)  route 0.114ns (44.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.558    -0.554    <hidden>
    SLICE_X44Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  <hidden>
                         net (fo=2, routed)           0.114    -0.300    <hidden>
    SLICE_X43Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.826    -0.326    <hidden>
    SLICE_X43Y71         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.540    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.076    -0.464    <hidden>
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.561    -0.551    <hidden>
    SLICE_X48Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  <hidden>
                         net (fo=1, routed)           0.085    -0.325    <hidden>
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.280 r  <hidden>
                         net (fo=1, routed)           0.000    -0.280    <hidden>
    SLICE_X49Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.832    -0.320    <hidden>
    SLICE_X49Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.218    -0.538    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.092    -0.446    <hidden>
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.556    -0.556    <hidden>
    SLICE_X47Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  <hidden>
                         net (fo=2, routed)           0.059    -0.369    <hidden>
    SLICE_X46Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.824    -0.328    <hidden>
    SLICE_X46Y72         FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.543    
    SLICE_X46Y72         FDRE (Hold_fdre_C_D)         0.007    -0.536    <hidden>
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y26    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y26    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y14    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y19    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y19    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y14    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y14    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y13    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12    <hidden>
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  cpu_main_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.863ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 2.086ns (29.430%)  route 5.002ns (70.570%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.419     4.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.226     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y112        LUT4 (Prop_lut4_I3_O)        0.326     6.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.615     7.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X30Y112        LUT6 (Prop_lut6_I1_O)        0.327     7.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.292     9.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I1_O)        0.154     9.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.868    10.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y112        LUT3 (Prop_lut3_I1_O)        0.327    10.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X35Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.502    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.359    36.621    
                         clock uncertainty           -0.035    36.586    
    SLICE_X35Y112        FDRE (Setup_fdre_C_D)        0.029    36.615    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                 25.863    

Slack (MET) :             25.866ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 2.086ns (29.435%)  route 5.001ns (70.565%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.419     4.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.226     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y112        LUT4 (Prop_lut4_I3_O)        0.326     6.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.615     7.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X30Y112        LUT6 (Prop_lut6_I1_O)        0.327     7.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.292     9.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I1_O)        0.154     9.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.867    10.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y112        LUT3 (Prop_lut3_I1_O)        0.327    10.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X35Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.502    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.359    36.621    
                         clock uncertainty           -0.035    36.586    
    SLICE_X35Y112        FDRE (Setup_fdre_C_D)        0.031    36.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.617    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                 25.866    

Slack (MET) :             25.879ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 2.086ns (29.493%)  route 4.987ns (70.507%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.263 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.419     4.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.226     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y112        LUT4 (Prop_lut4_I3_O)        0.326     6.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.615     7.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X30Y112        LUT6 (Prop_lut6_I1_O)        0.327     7.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.292     9.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I1_O)        0.154     9.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.853    10.410    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I1_O)        0.327    10.737 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X35Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.503    36.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.359    36.622    
                         clock uncertainty           -0.035    36.587    
    SLICE_X35Y111        FDRE (Setup_fdre_C_D)        0.029    36.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.616    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                 25.879    

Slack (MET) :             25.879ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 2.086ns (29.485%)  route 4.989ns (70.515%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.263 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.419     4.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.226     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y112        LUT4 (Prop_lut4_I3_O)        0.326     6.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.615     7.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X30Y112        LUT6 (Prop_lut6_I1_O)        0.327     7.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.292     9.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I1_O)        0.154     9.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.855    10.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I1_O)        0.327    10.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X35Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.503    36.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.359    36.622    
                         clock uncertainty           -0.035    36.587    
    SLICE_X35Y111        FDRE (Setup_fdre_C_D)        0.031    36.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.618    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                 25.879    

Slack (MET) :             26.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 1.853ns (27.922%)  route 4.783ns (72.078%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.263 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.419     4.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.226     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y112        LUT4 (Prop_lut4_I3_O)        0.326     6.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.615     7.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X30Y112        LUT6 (Prop_lut6_I1_O)        0.327     7.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.294     9.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.647    10.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X33Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.503    36.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.401    36.664    
                         clock uncertainty           -0.035    36.629    
    SLICE_X33Y112        FDRE (Setup_fdre_C_D)        0.029    36.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.658    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                 26.357    

Slack (MET) :             26.368ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.086ns (31.674%)  route 4.500ns (68.326%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.419     4.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.226     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y112        LUT4 (Prop_lut4_I3_O)        0.326     6.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.615     7.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X30Y112        LUT6 (Prop_lut6_I1_O)        0.327     7.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.292     9.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I1_O)        0.154     9.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.366     9.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y112        LUT3 (Prop_lut3_I1_O)        0.327    10.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.250    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X35Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.502    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.359    36.621    
                         clock uncertainty           -0.035    36.586    
    SLICE_X35Y112        FDRE (Setup_fdre_C_D)        0.032    36.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.618    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                 26.368    

Slack (MET) :             26.372ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.086ns (31.698%)  route 4.495ns (68.302%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.419     4.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.226     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y112        LUT4 (Prop_lut4_I3_O)        0.326     6.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.615     7.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X30Y112        LUT6 (Prop_lut6_I1_O)        0.327     7.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.292     9.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I1_O)        0.154     9.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.361     9.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y112        LUT3 (Prop_lut3_I1_O)        0.327    10.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X35Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.502    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.359    36.621    
                         clock uncertainty           -0.035    36.586    
    SLICE_X35Y112        FDRE (Setup_fdre_C_D)        0.031    36.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.617    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                 26.372    

Slack (MET) :             26.476ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.086ns (31.997%)  route 4.433ns (68.003%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.263 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.419     4.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.226     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y112        LUT4 (Prop_lut4_I3_O)        0.326     6.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.615     7.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X30Y112        LUT6 (Prop_lut6_I1_O)        0.327     7.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.292     9.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I1_O)        0.154     9.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.299     9.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I2_O)        0.327    10.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X33Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.503    36.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.401    36.664    
                         clock uncertainty           -0.035    36.629    
    SLICE_X33Y112        FDRE (Setup_fdre_C_D)        0.031    36.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.660    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                 26.476    

Slack (MET) :             27.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.966ns (18.203%)  route 4.341ns (81.797%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.277ns = ( 36.277 - 33.000 ) 
    Source Clock Delay      (SCD):    3.680ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.638     3.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X35Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.419     4.099 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.887     4.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][1]
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.299     5.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          1.036     6.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X36Y95         LUT3 (Prop_lut3_I0_O)        0.124     6.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          1.281     7.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     7.850 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.137     8.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X36Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.516    36.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism              0.378    36.655    
                         clock uncertainty           -0.035    36.619    
    SLICE_X36Y94         FDRE (Setup_fdre_C_CE)      -0.205    36.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         36.414    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                 27.428    

Slack (MET) :             27.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.966ns (18.203%)  route 4.341ns (81.797%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.277ns = ( 36.277 - 33.000 ) 
    Source Clock Delay      (SCD):    3.680ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.638     3.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X35Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.419     4.099 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.887     4.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][1]
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.299     5.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          1.036     6.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X36Y95         LUT3 (Prop_lut3_I0_O)        0.124     6.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          1.281     7.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     7.850 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.137     8.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X36Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.516    36.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                         clock pessimism              0.378    36.655    
                         clock uncertainty           -0.035    36.619    
    SLICE_X36Y94         FDRE (Setup_fdre_C_CE)      -0.205    36.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         36.414    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                 27.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.410%)  route 0.242ns (59.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.570     1.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDPE (Prop_fdpe_C_Q)         0.164     1.531 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.242     1.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/in0[0]
    SLICE_X30Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.838     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/wr_clk
    SLICE_X30Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.124     1.636    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.087     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.570     1.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.141     1.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.125     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X34Y97         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y97         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.358     1.403    
    SLICE_X34Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.240%)  route 0.129ns (47.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.141     1.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.129     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X34Y96         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.839     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y96         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.358     1.402    
    SLICE_X34Y96         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.141     1.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.121     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X34Y98         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y98         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.382     1.379    
    SLICE_X34Y98         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.253%)  route 0.129ns (47.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.141     1.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.129     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X34Y96         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.839     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y96         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.358     1.402    
    SLICE_X34Y96         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.883%)  route 0.301ns (68.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.566     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)         0.141     1.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           0.301     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_1_in1_in
    SLICE_X34Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X34Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                         clock pessimism             -0.124     1.637    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.053     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.331%)  route 0.123ns (46.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.570     1.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.141     1.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.123     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X34Y96         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.839     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y96         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.358     1.402    
    SLICE_X34Y96         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.570     1.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X29Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.394     1.367    
    SLICE_X29Y95         FDPE (Hold_fdpe_C_D)         0.075     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.570     1.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X31Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDCE (Prop_fdce_C_Q)         0.141     1.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X31Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.841     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X31Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.395     1.367    
    SLICE_X31Y97         FDCE (Hold_fdce_C_D)         0.075     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.570     1.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X31Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.841     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.395     1.367    
    SLICE_X31Y99         FDPE (Hold_fdpe_C_D)         0.075     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       41.578ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.512ns,  Total Violation       -0.777ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.578ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.715ns (8.943%)  route 7.280ns (91.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 47.977 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.752     5.561    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.515    47.977    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][23]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.475    
                         clock uncertainty           -0.134    47.341    
    SLICE_X41Y88         FDRE (Setup_fdre_C_CE)      -0.202    47.139    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][23]
  -------------------------------------------------------------------
                         required time                         47.139    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 41.578    

Slack (MET) :             41.578ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.715ns (8.943%)  route 7.280ns (91.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 47.977 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.752     5.561    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.515    47.977    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][30]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.475    
                         clock uncertainty           -0.134    47.341    
    SLICE_X41Y88         FDRE (Setup_fdre_C_CE)      -0.202    47.139    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][30]
  -------------------------------------------------------------------
                         required time                         47.139    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 41.578    

Slack (MET) :             41.578ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.715ns (8.943%)  route 7.280ns (91.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 47.977 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.752     5.561    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.515    47.977    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][31]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.475    
                         clock uncertainty           -0.134    47.341    
    SLICE_X41Y88         FDRE (Setup_fdre_C_CE)      -0.202    47.139    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][31]
  -------------------------------------------------------------------
                         required time                         47.139    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 41.578    

Slack (MET) :             41.623ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 0.715ns (8.995%)  route 7.234ns (91.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 47.976 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.529     0.514    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.810 r  cpu/core/pipeline/stage_decode/register_file/reg_file[22][31]_i_1/O
                         net (fo=32, routed)          4.705     5.515    cpu/core/pipeline/stage_decode/register_file/reg_file[22]
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.514    47.976    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][23]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.474    
                         clock uncertainty           -0.134    47.340    
    SLICE_X40Y87         FDRE (Setup_fdre_C_CE)      -0.202    47.138    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][23]
  -------------------------------------------------------------------
                         required time                         47.138    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                 41.623    

Slack (MET) :             41.623ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 0.715ns (8.995%)  route 7.234ns (91.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 47.976 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.529     0.514    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.810 r  cpu/core/pipeline/stage_decode/register_file/reg_file[22][31]_i_1/O
                         net (fo=32, routed)          4.705     5.515    cpu/core/pipeline/stage_decode/register_file/reg_file[22]
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.514    47.976    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][30]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.474    
                         clock uncertainty           -0.134    47.340    
    SLICE_X40Y87         FDRE (Setup_fdre_C_CE)      -0.202    47.138    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][30]
  -------------------------------------------------------------------
                         required time                         47.138    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                 41.623    

Slack (MET) :             41.623ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 0.715ns (8.995%)  route 7.234ns (91.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 47.976 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.529     0.514    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.810 r  cpu/core/pipeline/stage_decode/register_file/reg_file[22][31]_i_1/O
                         net (fo=32, routed)          4.705     5.515    cpu/core/pipeline/stage_decode/register_file/reg_file[22]
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.514    47.976    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][31]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.474    
                         clock uncertainty           -0.134    47.340    
    SLICE_X40Y87         FDRE (Setup_fdre_C_CE)      -0.202    47.138    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][31]
  -------------------------------------------------------------------
                         required time                         47.138    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                 41.623    

Slack (MET) :             42.037ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][12]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.715ns (9.498%)  route 6.813ns (90.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 47.969 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.286     5.094    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.507    47.969    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][12]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.467    
                         clock uncertainty           -0.134    47.333    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.202    47.131    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][12]
  -------------------------------------------------------------------
                         required time                         47.131    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 42.037    

Slack (MET) :             42.037ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][13]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.715ns (9.498%)  route 6.813ns (90.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 47.969 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.286     5.094    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.507    47.969    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][13]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.467    
                         clock uncertainty           -0.134    47.333    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.202    47.131    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][13]
  -------------------------------------------------------------------
                         required time                         47.131    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 42.037    

Slack (MET) :             42.037ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][21]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.715ns (9.498%)  route 6.813ns (90.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 47.969 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.286     5.094    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.507    47.969    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][21]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.467    
                         clock uncertainty           -0.134    47.333    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.202    47.131    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][21]
  -------------------------------------------------------------------
                         required time                         47.131    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 42.037    

Slack (MET) :             42.037ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.715ns (9.498%)  route 6.813ns (90.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 47.969 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.286     5.094    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.507    47.969    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][26]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.467    
                         clock uncertainty           -0.134    47.333    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.202    47.131    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][26]
  -------------------------------------------------------------------
                         required time                         47.131    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 42.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.512ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.026ns (2.188%)  route 1.162ns (97.812%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.648    -0.464    <hidden>
    SLICE_X76Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.861    -0.291    <hidden>
    SLICE_X76Y68         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.203    
                         clock uncertainty            0.134    -0.069    
    SLICE_X76Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.048    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                 -0.512    

Slack (VIOLATED) :        -0.265ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.071ns (5.154%)  route 1.307ns (94.846%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.793    -0.319    <hidden>
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.045    -0.274 r  <hidden>
                         net (fo=1, routed)           0.000    -0.274    <hidden>
    SLICE_X48Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.829    -0.323    <hidden>
    SLICE_X48Y67         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.134    -0.101    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.091    -0.010    <hidden>
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                 -0.265    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.148ns (29.415%)  route 0.355ns (70.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.555    -0.557    <hidden>
    SLICE_X62Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.409 r  <hidden>
                         net (fo=1, routed)           0.355    -0.054    <hidden>
    RAMB36_X1Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.872    -0.280    <hidden>
    RAMB36_X1Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.495    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243    -0.252    <hidden>
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.235%)  route 0.164ns (53.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.558    -0.554    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X44Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  cpu/core/pipeline/reg_de/q_reg[86]/Q
                         net (fo=1, routed)           0.164    -0.249    cpu/core/pipeline/reg_em/D[59]
    SLICE_X39Y78         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.828    -0.324    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X39Y78         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[59]/C
                         clock pessimism             -0.194    -0.518    
    SLICE_X39Y78         FDRE (Hold_fdre_C_D)         0.070    -0.448    cpu/core/pipeline/reg_em/q_reg[59]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.048%)  route 0.165ns (53.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.559    -0.553    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y79         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/reg_de/q_reg[84]/Q
                         net (fo=1, routed)           0.165    -0.247    cpu/core/pipeline/reg_em/D[57]
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.829    -0.323    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[57]/C
                         clock pessimism             -0.194    -0.517    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.070    -0.447    cpu/core/pipeline/reg_em/q_reg[57]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.073%)  route 0.120ns (45.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.559    -0.553    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X41Y79         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/reg_de/q_reg[91]/Q
                         net (fo=1, routed)           0.120    -0.293    cpu/core/pipeline/reg_em/D[64]
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.829    -0.323    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[64]/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.047    -0.493    cpu/core/pipeline/reg_em/q_reg[64]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_fd/q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.320%)  route 0.163ns (53.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.563    -0.549    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X55Y92         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[19]/Q
                         net (fo=4, routed)           0.163    -0.245    cpu/core/pipeline/reg_fd/D[19]
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.833    -0.319    cpu/core/pipeline/reg_fd/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[51]/C
                         clock pessimism             -0.217    -0.536    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.087    -0.449    cpu/core/pipeline/reg_fd/q_reg[51]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.598%)  route 0.126ns (40.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.557    -0.555    <hidden>
    SLICE_X52Y68         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDSE (Prop_fdse_C_Q)         0.141    -0.414 r  <hidden>
                         net (fo=43, routed)          0.126    -0.288    <hidden>
    SLICE_X53Y67         LUT4 (Prop_lut4_I2_O)        0.045    -0.243 r  <hidden>
                         net (fo=1, routed)           0.000    -0.243    <hidden>
    SLICE_X53Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.826    -0.326    <hidden>
    SLICE_X53Y67         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.540    
    SLICE_X53Y67         FDRE (Hold_fdre_C_D)         0.092    -0.448    <hidden>
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.559    -0.553    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X41Y79         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  cpu/core/pipeline/reg_de/q_reg[95]/Q
                         net (fo=1, routed)           0.116    -0.309    cpu/core/pipeline/reg_em/D[68]
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.829    -0.323    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[68]/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.025    -0.515    cpu/core/pipeline/reg_em/q_reg[68]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.555    -0.557    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X43Y75         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.429 r  cpu/core/pipeline/reg_de/q_reg[94]/Q
                         net (fo=1, routed)           0.105    -0.325    cpu/core/pipeline/reg_em/D[67]
    SLICE_X44Y75         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.822    -0.330    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X44Y75         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[67]/C
                         clock pessimism             -0.214    -0.544    
    SLICE_X44Y75         FDRE (Hold_fdre_C_D)         0.012    -0.532    cpu/core/pipeline/reg_em/q_reg[67]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y14    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y13    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y13    <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y30    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y15    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y14    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  cpu_main_clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y83    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[30][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y83    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[30][14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y72    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y72    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y72    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y76    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.472ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.472ns,  Total Violation       -0.472ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.472ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.498ns  (logic 0.029ns (1.936%)  route 1.469ns (98.064%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns = ( 19.459 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.909     9.757    <hidden>
    SLICE_X10Y64         SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    19.459    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.370    
                         clock uncertainty           -0.103    19.267    
    SLICE_X10Y64         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.229    <hidden>
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  9.472    

Slack (MET) :             12.503ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 1.548ns (21.215%)  route 5.749ns (78.785%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.620    -2.427    <hidden>
    SLICE_X45Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.419    -2.008 f  <hidden>
                         net (fo=55, routed)          1.841    -0.167    <hidden>
    SLICE_X49Y104        LUT6 (Prop_lut6_I0_O)        0.299     0.132 f  <hidden>
                         net (fo=19, routed)          1.656     1.789    <hidden>
    SLICE_X50Y109        LUT5 (Prop_lut5_I0_O)        0.148     1.937 r  <hidden>
                         net (fo=15, routed)          1.163     3.100    <hidden>
    SLICE_X51Y111        LUT2 (Prop_lut2_I0_O)        0.356     3.456 r  <hidden>
                         net (fo=1, routed)           1.088     4.544    <hidden>
    SLICE_X53Y109        LUT6 (Prop_lut6_I4_O)        0.326     4.870 r  <hidden>
                         net (fo=1, routed)           0.000     4.870    <hidden>
    SLICE_X53Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.486    17.947    <hidden>
    SLICE_X53Y109        FDRE                                         r  <hidden>
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.103    17.344    
    SLICE_X53Y109        FDRE (Setup_fdre_C_D)        0.029    17.373    <hidden>
  -------------------------------------------------------------------
                         required time                         17.373    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                 12.503    

Slack (MET) :             12.617ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.182ns (16.919%)  route 5.804ns (83.081%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.592     4.577    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.506    17.968    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.466    
                         clock uncertainty           -0.103    17.364    
    SLICE_X62Y63         FDRE (Setup_fdre_C_CE)      -0.169    17.195    <hidden>
  -------------------------------------------------------------------
                         required time                         17.195    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 12.617    

Slack (MET) :             12.617ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.182ns (16.919%)  route 5.804ns (83.081%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.592     4.577    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.506    17.968    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.466    
                         clock uncertainty           -0.103    17.364    
    SLICE_X62Y63         FDRE (Setup_fdre_C_CE)      -0.169    17.195    <hidden>
  -------------------------------------------------------------------
                         required time                         17.195    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 12.617    

Slack (MET) :             12.617ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.182ns (16.919%)  route 5.804ns (83.081%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.592     4.577    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.506    17.968    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.466    
                         clock uncertainty           -0.103    17.364    
    SLICE_X62Y63         FDRE (Setup_fdre_C_CE)      -0.169    17.195    <hidden>
  -------------------------------------------------------------------
                         required time                         17.195    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 12.617    

Slack (MET) :             12.680ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.103    17.365    
    SLICE_X63Y62         FDRE (Setup_fdre_C_CE)      -0.205    17.160    <hidden>
  -------------------------------------------------------------------
                         required time                         17.160    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.680    

Slack (MET) :             12.680ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.103    17.365    
    SLICE_X63Y62         FDRE (Setup_fdre_C_CE)      -0.205    17.160    <hidden>
  -------------------------------------------------------------------
                         required time                         17.160    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.680    

Slack (MET) :             12.680ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.103    17.365    
    SLICE_X63Y62         FDRE (Setup_fdre_C_CE)      -0.205    17.160    <hidden>
  -------------------------------------------------------------------
                         required time                         17.160    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.680    

Slack (MET) :             12.716ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X62Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X62Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.103    17.365    
    SLICE_X62Y62         FDRE (Setup_fdre_C_CE)      -0.169    17.196    <hidden>
  -------------------------------------------------------------------
                         required time                         17.196    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.716    

Slack (MET) :             12.716ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X62Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X62Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.103    17.365    
    SLICE_X62Y62         FDRE (Setup_fdre_C_CE)      -0.169    17.196    <hidden>
  -------------------------------------------------------------------
                         required time                         17.196    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.472ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.026ns (2.224%)  route 1.143ns (97.776%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.629    -0.483    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.841    -0.311    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.223    
                         clock uncertainty            0.103    -0.120    
    SLICE_X10Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.011    <hidden>
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.891%)  route 0.189ns (56.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    <hidden>
    SLICE_X10Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  <hidden>
                         net (fo=1, routed)           0.189    -0.203    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.883    -0.269    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.463    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.101    -0.362    <hidden>
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.321%)  route 0.114ns (44.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.562    -0.550    <hidden>
    SLICE_X43Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  <hidden>
                         net (fo=2, routed)           0.114    -0.295    <hidden>
    SLICE_X44Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.833    -0.319    <hidden>
    SLICE_X44Y102        FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.533    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)         0.078    -0.455    <hidden>
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.561    -0.551    <hidden>
    SLICE_X43Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  <hidden>
                         net (fo=8, routed)           0.111    -0.300    <hidden>
    SLICE_X42Y108        LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  <hidden>
                         net (fo=1, routed)           0.000    -0.255    <hidden>
    SLICE_X42Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X42Y108        FDRE                                         r  <hidden>
                         clock pessimism             -0.217    -0.538    
    SLICE_X42Y108        FDRE (Hold_fdre_C_D)         0.121    -0.417    <hidden>
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.408%)  route 0.214ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.567    -0.545    <hidden>
    SLICE_X62Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  <hidden>
                         net (fo=1, routed)           0.214    -0.167    <hidden>
    RAMB36_X1Y18         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.881    -0.271    <hidden>
    RAMB36_X1Y18         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.486    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155    -0.331    <hidden>
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.564    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/Q
                         net (fo=3, routed)           0.110    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_NEG_EDGE.flag_reg_1[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_i_1/O
                         net (fo=1, routed)           0.000    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_i_1_n_0
    SLICE_X34Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X34Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.218    -0.535    
    SLICE_X34Y103        FDCE (Hold_fdce_C_D)         0.120    -0.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.328%)  route 0.233ns (58.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    <hidden>
    SLICE_X10Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  <hidden>
                         net (fo=1, routed)           0.233    -0.143    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.883    -0.269    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.463    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155    -0.308    <hidden>
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.353%)  route 0.114ns (44.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.558    -0.554    <hidden>
    SLICE_X44Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  <hidden>
                         net (fo=2, routed)           0.114    -0.300    <hidden>
    SLICE_X43Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.826    -0.326    <hidden>
    SLICE_X43Y71         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.540    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.076    -0.464    <hidden>
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.561    -0.551    <hidden>
    SLICE_X48Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  <hidden>
                         net (fo=1, routed)           0.085    -0.325    <hidden>
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.280 r  <hidden>
                         net (fo=1, routed)           0.000    -0.280    <hidden>
    SLICE_X49Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.832    -0.320    <hidden>
    SLICE_X49Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.218    -0.538    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.092    -0.446    <hidden>
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.556    -0.556    <hidden>
    SLICE_X47Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  <hidden>
                         net (fo=2, routed)           0.059    -0.369    <hidden>
    SLICE_X46Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.824    -0.328    <hidden>
    SLICE_X46Y72         FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.543    
    SLICE_X46Y72         FDRE (Hold_fdre_C_D)         0.007    -0.536    <hidden>
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y26    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y26    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y14    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y19    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y19    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y14    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y14    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y13    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12    <hidden>
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  cpu_main_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       41.567ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.523ns,  Total Violation       -0.799ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.567ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.715ns (8.943%)  route 7.280ns (91.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 47.977 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.752     5.561    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.515    47.977    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][23]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.475    
                         clock uncertainty           -0.145    47.330    
    SLICE_X41Y88         FDRE (Setup_fdre_C_CE)      -0.202    47.128    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][23]
  -------------------------------------------------------------------
                         required time                         47.128    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 41.567    

Slack (MET) :             41.567ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.715ns (8.943%)  route 7.280ns (91.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 47.977 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.752     5.561    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.515    47.977    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][30]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.475    
                         clock uncertainty           -0.145    47.330    
    SLICE_X41Y88         FDRE (Setup_fdre_C_CE)      -0.202    47.128    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][30]
  -------------------------------------------------------------------
                         required time                         47.128    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 41.567    

Slack (MET) :             41.567ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.715ns (8.943%)  route 7.280ns (91.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 47.977 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.752     5.561    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.515    47.977    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][31]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.475    
                         clock uncertainty           -0.145    47.330    
    SLICE_X41Y88         FDRE (Setup_fdre_C_CE)      -0.202    47.128    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][31]
  -------------------------------------------------------------------
                         required time                         47.128    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 41.567    

Slack (MET) :             41.612ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 0.715ns (8.995%)  route 7.234ns (91.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 47.976 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.529     0.514    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.810 r  cpu/core/pipeline/stage_decode/register_file/reg_file[22][31]_i_1/O
                         net (fo=32, routed)          4.705     5.515    cpu/core/pipeline/stage_decode/register_file/reg_file[22]
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.514    47.976    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][23]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.474    
                         clock uncertainty           -0.145    47.329    
    SLICE_X40Y87         FDRE (Setup_fdre_C_CE)      -0.202    47.127    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][23]
  -------------------------------------------------------------------
                         required time                         47.127    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                 41.612    

Slack (MET) :             41.612ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 0.715ns (8.995%)  route 7.234ns (91.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 47.976 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.529     0.514    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.810 r  cpu/core/pipeline/stage_decode/register_file/reg_file[22][31]_i_1/O
                         net (fo=32, routed)          4.705     5.515    cpu/core/pipeline/stage_decode/register_file/reg_file[22]
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.514    47.976    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][30]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.474    
                         clock uncertainty           -0.145    47.329    
    SLICE_X40Y87         FDRE (Setup_fdre_C_CE)      -0.202    47.127    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][30]
  -------------------------------------------------------------------
                         required time                         47.127    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                 41.612    

Slack (MET) :             41.612ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 0.715ns (8.995%)  route 7.234ns (91.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 47.976 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.529     0.514    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.810 r  cpu/core/pipeline/stage_decode/register_file/reg_file[22][31]_i_1/O
                         net (fo=32, routed)          4.705     5.515    cpu/core/pipeline/stage_decode/register_file/reg_file[22]
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.514    47.976    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][31]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.474    
                         clock uncertainty           -0.145    47.329    
    SLICE_X40Y87         FDRE (Setup_fdre_C_CE)      -0.202    47.127    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][31]
  -------------------------------------------------------------------
                         required time                         47.127    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                 41.612    

Slack (MET) :             42.026ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][12]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.715ns (9.498%)  route 6.813ns (90.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 47.969 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.286     5.094    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.507    47.969    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][12]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.467    
                         clock uncertainty           -0.145    47.322    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.202    47.120    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][12]
  -------------------------------------------------------------------
                         required time                         47.120    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 42.026    

Slack (MET) :             42.026ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][13]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.715ns (9.498%)  route 6.813ns (90.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 47.969 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.286     5.094    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.507    47.969    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][13]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.467    
                         clock uncertainty           -0.145    47.322    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.202    47.120    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][13]
  -------------------------------------------------------------------
                         required time                         47.120    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 42.026    

Slack (MET) :             42.026ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][21]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.715ns (9.498%)  route 6.813ns (90.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 47.969 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.286     5.094    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.507    47.969    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][21]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.467    
                         clock uncertainty           -0.145    47.322    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.202    47.120    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][21]
  -------------------------------------------------------------------
                         required time                         47.120    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 42.026    

Slack (MET) :             42.026ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.715ns (9.498%)  route 6.813ns (90.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 47.969 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.286     5.094    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.507    47.969    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][26]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.467    
                         clock uncertainty           -0.145    47.322    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.202    47.120    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][26]
  -------------------------------------------------------------------
                         required time                         47.120    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 42.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.523ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.026ns (2.188%)  route 1.162ns (97.812%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.648    -0.464    <hidden>
    SLICE_X76Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.861    -0.291    <hidden>
    SLICE_X76Y68         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.203    
                         clock uncertainty            0.145    -0.058    
    SLICE_X76Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.059    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                 -0.523    

Slack (VIOLATED) :        -0.276ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.071ns (5.154%)  route 1.307ns (94.846%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.793    -0.319    <hidden>
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.045    -0.274 r  <hidden>
                         net (fo=1, routed)           0.000    -0.274    <hidden>
    SLICE_X48Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.829    -0.323    <hidden>
    SLICE_X48Y67         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.145    -0.090    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.091     0.001    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                 -0.276    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.148ns (29.415%)  route 0.355ns (70.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.555    -0.557    <hidden>
    SLICE_X62Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.409 r  <hidden>
                         net (fo=1, routed)           0.355    -0.054    <hidden>
    RAMB36_X1Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.872    -0.280    <hidden>
    RAMB36_X1Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.495    
                         clock uncertainty            0.145    -0.350    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243    -0.107    <hidden>
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.235%)  route 0.164ns (53.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.558    -0.554    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X44Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  cpu/core/pipeline/reg_de/q_reg[86]/Q
                         net (fo=1, routed)           0.164    -0.249    cpu/core/pipeline/reg_em/D[59]
    SLICE_X39Y78         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.828    -0.324    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X39Y78         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[59]/C
                         clock pessimism             -0.194    -0.518    
                         clock uncertainty            0.145    -0.373    
    SLICE_X39Y78         FDRE (Hold_fdre_C_D)         0.070    -0.303    cpu/core/pipeline/reg_em/q_reg[59]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.048%)  route 0.165ns (53.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.559    -0.553    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y79         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/reg_de/q_reg[84]/Q
                         net (fo=1, routed)           0.165    -0.247    cpu/core/pipeline/reg_em/D[57]
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.829    -0.323    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[57]/C
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.145    -0.372    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.070    -0.302    cpu/core/pipeline/reg_em/q_reg[57]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.073%)  route 0.120ns (45.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.559    -0.553    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X41Y79         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/reg_de/q_reg[91]/Q
                         net (fo=1, routed)           0.120    -0.293    cpu/core/pipeline/reg_em/D[64]
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.829    -0.323    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[64]/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.145    -0.395    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.047    -0.348    cpu/core/pipeline/reg_em/q_reg[64]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_fd/q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.320%)  route 0.163ns (53.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.563    -0.549    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X55Y92         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[19]/Q
                         net (fo=4, routed)           0.163    -0.245    cpu/core/pipeline/reg_fd/D[19]
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.833    -0.319    cpu/core/pipeline/reg_fd/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[51]/C
                         clock pessimism             -0.217    -0.536    
                         clock uncertainty            0.145    -0.391    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.087    -0.304    cpu/core/pipeline/reg_fd/q_reg[51]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.598%)  route 0.126ns (40.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.557    -0.555    <hidden>
    SLICE_X52Y68         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDSE (Prop_fdse_C_Q)         0.141    -0.414 r  <hidden>
                         net (fo=43, routed)          0.126    -0.288    <hidden>
    SLICE_X53Y67         LUT4 (Prop_lut4_I2_O)        0.045    -0.243 r  <hidden>
                         net (fo=1, routed)           0.000    -0.243    <hidden>
    SLICE_X53Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.826    -0.326    <hidden>
    SLICE_X53Y67         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.540    
                         clock uncertainty            0.145    -0.395    
    SLICE_X53Y67         FDRE (Hold_fdre_C_D)         0.092    -0.303    <hidden>
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.559    -0.553    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X41Y79         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  cpu/core/pipeline/reg_de/q_reg[95]/Q
                         net (fo=1, routed)           0.116    -0.309    cpu/core/pipeline/reg_em/D[68]
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.829    -0.323    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[68]/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.145    -0.395    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.025    -0.370    cpu/core/pipeline/reg_em/q_reg[68]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.555    -0.557    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X43Y75         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.429 r  cpu/core/pipeline/reg_de/q_reg[94]/Q
                         net (fo=1, routed)           0.105    -0.325    cpu/core/pipeline/reg_em/D[67]
    SLICE_X44Y75         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.822    -0.330    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X44Y75         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[67]/C
                         clock pessimism             -0.214    -0.544    
                         clock uncertainty            0.145    -0.399    
    SLICE_X44Y75         FDRE (Hold_fdre_C_D)         0.012    -0.387    cpu/core/pipeline/reg_em/q_reg[67]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.847ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.640ns,  Total Violation       -1.695ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.644ns  (logic 2.870ns (22.698%)  route 9.774ns (77.302%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.904     8.882    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.006 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_15/O
                         net (fo=2, routed)           1.208    10.214    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.061    <hidden>
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.826ns  (logic 2.870ns (22.376%)  route 9.956ns (77.624%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.060     9.038    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.162 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O
                         net (fo=2, routed)           1.234    10.395    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X60Y95         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    17.272    <hidden>
  -------------------------------------------------------------------
                         required time                         17.272    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.622ns  (logic 2.870ns (22.738%)  route 9.752ns (77.262%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.952     8.929    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.053 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_12/O
                         net (fo=2, routed)           1.138    10.192    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.069    <hidden>
  -------------------------------------------------------------------
                         required time                         17.069    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.634ns  (logic 2.870ns (22.716%)  route 9.764ns (77.284%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.955     8.932    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.056 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_11/O
                         net (fo=2, routed)           1.147    10.203    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    17.083    <hidden>
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.574ns  (logic 2.870ns (22.826%)  route 9.704ns (77.174%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.066     9.044    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.168 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/O
                         net (fo=2, routed)           0.975    10.143    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X60Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.061    <hidden>
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  6.918    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.578ns  (logic 2.870ns (22.818%)  route 9.708ns (77.182%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.047     9.025    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X53Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.149 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/O
                         net (fo=2, routed)           0.999    10.147    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X60Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.069    <hidden>
  -------------------------------------------------------------------
                         required time                         17.069    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.582ns  (logic 2.870ns (22.809%)  route 9.712ns (77.191%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.947     8.925    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.124     9.049 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_19/O
                         net (fo=2, routed)           1.103    10.152    <hidden>
    SLICE_X60Y94         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y94         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X60Y94         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    17.083    <hidden>
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.591ns  (logic 2.870ns (22.795%)  route 9.721ns (77.205%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.922     8.900    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X53Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.024 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_10/O
                         net (fo=2, routed)           1.136    10.160    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.094    <hidden>
  -------------------------------------------------------------------
                         required time                         17.094    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  6.934    

Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.755ns  (logic 2.870ns (22.500%)  route 9.885ns (77.500%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.077     9.055    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.179 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_9/O
                         net (fo=2, routed)           1.146    10.325    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    17.272    <hidden>
  -------------------------------------------------------------------
                         required time                         17.272    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  6.947    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.519ns  (logic 2.870ns (22.925%)  route 9.649ns (77.075%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.942     8.920    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.124     9.044 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_18/O
                         net (fo=2, routed)           1.044    10.088    <hidden>
    SLICE_X60Y94         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y94         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X60Y94         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.094    <hidden>
  -------------------------------------------------------------------
                         required time                         17.094    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  7.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.640ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.026ns (2.224%)  route 1.143ns (97.776%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.629    -0.483    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.841    -0.311    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.223    
                         clock uncertainty            0.265     0.042    
    SLICE_X10Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.157    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 -0.640    

Slack (VIOLATED) :        -0.628ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.026ns (2.228%)  route 1.141ns (97.772%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.627    -0.485    <hidden>
    SLICE_X62Y99         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.840    -0.312    <hidden>
    SLICE_X62Y99         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.265     0.041    
    SLICE_X62Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.143    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 -0.628    

Slack (VIOLATED) :        -0.427ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.071ns (5.162%)  route 1.304ns (94.838%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.790    -0.321    <hidden>
    SLICE_X50Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.276 r  <hidden>
                         net (fo=1, routed)           0.000    -0.276    <hidden>
    SLICE_X50Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.829    -0.323    <hidden>
    SLICE_X50Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.265     0.030    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.120     0.150    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                 -0.427    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu/bus_controller/FSM_sequential_i_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.449%)  route 0.681ns (78.551%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.558    -0.554    cpu/bus_controller/clk_temp
    SLICE_X36Y76         FDRE                                         r  cpu/bus_controller/FSM_sequential_i_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  cpu/bus_controller/FSM_sequential_i_state_reg[2]/Q
                         net (fo=72, routed)          0.199    -0.215    cpu/bus_controller/i_state[2]
    SLICE_X37Y74         LUT5 (Prop_lut5_I1_O)        0.045    -0.170 r  cpu/bus_controller/addr_bus[3]_INST_0/O
                         net (fo=2, routed)           0.483     0.313    <hidden>
    SLICE_X10Y74         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.830    -0.322    <hidden>
    SLICE_X10Y74         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.234    
                         clock uncertainty            0.265     0.031    
    SLICE_X10Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.139    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.018%)  route 0.739ns (83.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.564    -0.548    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X55Y94         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[30]/Q
                         net (fo=4, routed)           0.739     0.332    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.144    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.164ns (18.408%)  route 0.727ns (81.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.564    -0.548    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X54Y94         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/Q
                         net (fo=4, routed)           0.727     0.343    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.150    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.141ns (16.134%)  route 0.733ns (83.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.563    -0.549    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X55Y92         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[18]/Q
                         net (fo=4, routed)           0.733     0.325    <hidden>
    SLICE_X60Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.836    -0.316    <hidden>
    SLICE_X60Y92         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.265     0.037    
    SLICE_X60Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.131    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.164ns (18.507%)  route 0.722ns (81.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.565    -0.547    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X56Y93         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/Q
                         net (fo=4, routed)           0.722     0.339    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.144    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.955%)  route 0.743ns (84.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.564    -0.548    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X55Y93         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/Q
                         net (fo=4, routed)           0.743     0.335    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.137    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.164ns (18.396%)  route 0.728ns (81.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.564    -0.548    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X54Y94         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[27]/Q
                         net (fo=4, routed)           0.728     0.343    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.143    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.717ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.356%)  route 0.594ns (58.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.594     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X33Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y94         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 31.717    

Slack (MET) :             31.733ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.955%)  route 0.580ns (58.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X31Y97         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.580     0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X32Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y98         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                 31.733    

Slack (MET) :             31.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.828%)  route 0.588ns (53.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.588     1.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X31Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y96         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 31.799    

Slack (MET) :             31.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.574     1.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X30Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y94         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 31.861    

Slack (MET) :             31.866ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.897%)  route 0.583ns (56.103%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X31Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.583     1.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X32Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y97         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 31.866    

Slack (MET) :             31.893ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.868%)  route 0.608ns (57.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.608     1.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X30Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y94         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 31.893    

Slack (MET) :             31.951ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.004ns  (logic 0.518ns (51.610%)  route 0.486ns (48.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.486     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X30Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y94         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 31.951    

Slack (MET) :             32.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.890ns  (logic 0.456ns (51.211%)  route 0.434ns (48.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X31Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.434     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X32Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y97         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 32.017    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.858ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.629ns,  Total Violation       -1.662ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.644ns  (logic 2.870ns (22.698%)  route 9.774ns (77.302%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.904     8.882    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.006 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_15/O
                         net (fo=2, routed)           1.208    10.214    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.072    <hidden>
  -------------------------------------------------------------------
                         required time                         17.072    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.888ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.826ns  (logic 2.870ns (22.376%)  route 9.956ns (77.624%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.060     9.038    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.162 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O
                         net (fo=2, routed)           1.234    10.395    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X60Y95         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    17.283    <hidden>
  -------------------------------------------------------------------
                         required time                         17.283    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  6.888    

Slack (MET) :             6.888ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.622ns  (logic 2.870ns (22.738%)  route 9.752ns (77.262%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.952     8.929    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.053 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_12/O
                         net (fo=2, routed)           1.138    10.192    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.080    <hidden>
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  6.888    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.634ns  (logic 2.870ns (22.716%)  route 9.764ns (77.284%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.955     8.932    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.056 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_11/O
                         net (fo=2, routed)           1.147    10.203    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    17.094    <hidden>
  -------------------------------------------------------------------
                         required time                         17.094    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.574ns  (logic 2.870ns (22.826%)  route 9.704ns (77.174%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.066     9.044    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.168 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/O
                         net (fo=2, routed)           0.975    10.143    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X60Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.072    <hidden>
  -------------------------------------------------------------------
                         required time                         17.072    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.578ns  (logic 2.870ns (22.818%)  route 9.708ns (77.182%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.047     9.025    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X53Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.149 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/O
                         net (fo=2, routed)           0.999    10.147    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X60Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.080    <hidden>
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.582ns  (logic 2.870ns (22.809%)  route 9.712ns (77.191%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.947     8.925    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.124     9.049 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_19/O
                         net (fo=2, routed)           1.103    10.152    <hidden>
    SLICE_X60Y94         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y94         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X60Y94         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    17.094    <hidden>
  -------------------------------------------------------------------
                         required time                         17.094    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             6.945ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.591ns  (logic 2.870ns (22.795%)  route 9.721ns (77.205%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.922     8.900    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X53Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.024 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_10/O
                         net (fo=2, routed)           1.136    10.160    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.105    <hidden>
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  6.945    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.755ns  (logic 2.870ns (22.500%)  route 9.885ns (77.500%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.077     9.055    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.179 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_9/O
                         net (fo=2, routed)           1.146    10.325    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    17.283    <hidden>
  -------------------------------------------------------------------
                         required time                         17.283    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.519ns  (logic 2.870ns (22.925%)  route 9.649ns (77.075%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.942     8.920    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.124     9.044 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_18/O
                         net (fo=2, routed)           1.044    10.088    <hidden>
    SLICE_X60Y94         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y94         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X60Y94         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.105    <hidden>
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  7.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.629ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.026ns (2.224%)  route 1.143ns (97.776%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.629    -0.483    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.841    -0.311    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.223    
                         clock uncertainty            0.254     0.031    
    SLICE_X10Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.146    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 -0.629    

Slack (VIOLATED) :        -0.617ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.026ns (2.228%)  route 1.141ns (97.772%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.627    -0.485    <hidden>
    SLICE_X62Y99         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.840    -0.312    <hidden>
    SLICE_X62Y99         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.254     0.030    
    SLICE_X62Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.132    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.416ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.071ns (5.162%)  route 1.304ns (94.838%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.790    -0.321    <hidden>
    SLICE_X50Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.276 r  <hidden>
                         net (fo=1, routed)           0.000    -0.276    <hidden>
    SLICE_X50Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.829    -0.323    <hidden>
    SLICE_X50Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.254     0.019    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.120     0.139    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 cpu/bus_controller/FSM_sequential_i_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.449%)  route 0.681ns (78.551%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.558    -0.554    cpu/bus_controller/clk_temp
    SLICE_X36Y76         FDRE                                         r  cpu/bus_controller/FSM_sequential_i_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  cpu/bus_controller/FSM_sequential_i_state_reg[2]/Q
                         net (fo=72, routed)          0.199    -0.215    cpu/bus_controller/i_state[2]
    SLICE_X37Y74         LUT5 (Prop_lut5_I1_O)        0.045    -0.170 r  cpu/bus_controller/addr_bus[3]_INST_0/O
                         net (fo=2, routed)           0.483     0.313    <hidden>
    SLICE_X10Y74         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.830    -0.322    <hidden>
    SLICE_X10Y74         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.234    
                         clock uncertainty            0.254     0.020    
    SLICE_X10Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.128    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.018%)  route 0.739ns (83.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.564    -0.548    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X55Y94         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[30]/Q
                         net (fo=4, routed)           0.739     0.332    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.133    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.164ns (18.408%)  route 0.727ns (81.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.564    -0.548    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X54Y94         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/Q
                         net (fo=4, routed)           0.727     0.343    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.139    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.141ns (16.134%)  route 0.733ns (83.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.563    -0.549    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X55Y92         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[18]/Q
                         net (fo=4, routed)           0.733     0.325    <hidden>
    SLICE_X60Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.836    -0.316    <hidden>
    SLICE_X60Y92         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.254     0.026    
    SLICE_X60Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.120    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.164ns (18.507%)  route 0.722ns (81.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.565    -0.547    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X56Y93         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/Q
                         net (fo=4, routed)           0.722     0.339    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.133    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.955%)  route 0.743ns (84.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.564    -0.548    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X55Y93         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/Q
                         net (fo=4, routed)           0.743     0.335    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.126    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.164ns (18.396%)  route 0.728ns (81.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.564    -0.548    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X54Y94         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[27]/Q
                         net (fo=4, routed)           0.728     0.343    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.132    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.467ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.477ns,  Total Violation       -0.477ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.467ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.498ns  (logic 0.029ns (1.936%)  route 1.469ns (98.064%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns = ( 19.459 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.909     9.757    <hidden>
    SLICE_X10Y64         SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    19.459    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.370    
                         clock uncertainty           -0.108    19.262    
    SLICE_X10Y64         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.224    <hidden>
  -------------------------------------------------------------------
                         required time                         19.224    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  9.467    

Slack (MET) :             12.498ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 1.548ns (21.215%)  route 5.749ns (78.785%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.620    -2.427    <hidden>
    SLICE_X45Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.419    -2.008 f  <hidden>
                         net (fo=55, routed)          1.841    -0.167    <hidden>
    SLICE_X49Y104        LUT6 (Prop_lut6_I0_O)        0.299     0.132 f  <hidden>
                         net (fo=19, routed)          1.656     1.789    <hidden>
    SLICE_X50Y109        LUT5 (Prop_lut5_I0_O)        0.148     1.937 r  <hidden>
                         net (fo=15, routed)          1.163     3.100    <hidden>
    SLICE_X51Y111        LUT2 (Prop_lut2_I0_O)        0.356     3.456 r  <hidden>
                         net (fo=1, routed)           1.088     4.544    <hidden>
    SLICE_X53Y109        LUT6 (Prop_lut6_I4_O)        0.326     4.870 r  <hidden>
                         net (fo=1, routed)           0.000     4.870    <hidden>
    SLICE_X53Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.486    17.947    <hidden>
    SLICE_X53Y109        FDRE                                         r  <hidden>
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.108    17.339    
    SLICE_X53Y109        FDRE (Setup_fdre_C_D)        0.029    17.368    <hidden>
  -------------------------------------------------------------------
                         required time                         17.368    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                 12.498    

Slack (MET) :             12.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.182ns (16.919%)  route 5.804ns (83.081%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.592     4.577    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.506    17.968    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.466    
                         clock uncertainty           -0.108    17.359    
    SLICE_X62Y63         FDRE (Setup_fdre_C_CE)      -0.169    17.190    <hidden>
  -------------------------------------------------------------------
                         required time                         17.190    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 12.612    

Slack (MET) :             12.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.182ns (16.919%)  route 5.804ns (83.081%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.592     4.577    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.506    17.968    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.466    
                         clock uncertainty           -0.108    17.359    
    SLICE_X62Y63         FDRE (Setup_fdre_C_CE)      -0.169    17.190    <hidden>
  -------------------------------------------------------------------
                         required time                         17.190    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 12.612    

Slack (MET) :             12.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.182ns (16.919%)  route 5.804ns (83.081%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.592     4.577    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.506    17.968    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.466    
                         clock uncertainty           -0.108    17.359    
    SLICE_X62Y63         FDRE (Setup_fdre_C_CE)      -0.169    17.190    <hidden>
  -------------------------------------------------------------------
                         required time                         17.190    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 12.612    

Slack (MET) :             12.675ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.108    17.360    
    SLICE_X63Y62         FDRE (Setup_fdre_C_CE)      -0.205    17.155    <hidden>
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.675    

Slack (MET) :             12.675ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.108    17.360    
    SLICE_X63Y62         FDRE (Setup_fdre_C_CE)      -0.205    17.155    <hidden>
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.675    

Slack (MET) :             12.675ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.108    17.360    
    SLICE_X63Y62         FDRE (Setup_fdre_C_CE)      -0.205    17.155    <hidden>
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.675    

Slack (MET) :             12.711ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X62Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X62Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.108    17.360    
    SLICE_X62Y62         FDRE (Setup_fdre_C_CE)      -0.169    17.191    <hidden>
  -------------------------------------------------------------------
                         required time                         17.191    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.711    

Slack (MET) :             12.711ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X62Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X62Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.108    17.360    
    SLICE_X62Y62         FDRE (Setup_fdre_C_CE)      -0.169    17.191    <hidden>
  -------------------------------------------------------------------
                         required time                         17.191    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.026ns (2.224%)  route 1.143ns (97.776%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.629    -0.483    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.841    -0.311    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.223    
                         clock uncertainty            0.108    -0.115    
    SLICE_X10Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.006    <hidden>
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.891%)  route 0.189ns (56.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    <hidden>
    SLICE_X10Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  <hidden>
                         net (fo=1, routed)           0.189    -0.203    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.883    -0.269    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.463    
                         clock uncertainty            0.108    -0.355    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.101    -0.254    <hidden>
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.321%)  route 0.114ns (44.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.562    -0.550    <hidden>
    SLICE_X43Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  <hidden>
                         net (fo=2, routed)           0.114    -0.295    <hidden>
    SLICE_X44Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.833    -0.319    <hidden>
    SLICE_X44Y102        FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.533    
                         clock uncertainty            0.108    -0.425    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)         0.078    -0.347    <hidden>
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.561    -0.551    <hidden>
    SLICE_X43Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  <hidden>
                         net (fo=8, routed)           0.111    -0.300    <hidden>
    SLICE_X42Y108        LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  <hidden>
                         net (fo=1, routed)           0.000    -0.255    <hidden>
    SLICE_X42Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X42Y108        FDRE                                         r  <hidden>
                         clock pessimism             -0.217    -0.538    
                         clock uncertainty            0.108    -0.430    
    SLICE_X42Y108        FDRE (Hold_fdre_C_D)         0.121    -0.309    <hidden>
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.408%)  route 0.214ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.567    -0.545    <hidden>
    SLICE_X62Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  <hidden>
                         net (fo=1, routed)           0.214    -0.167    <hidden>
    RAMB36_X1Y18         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.881    -0.271    <hidden>
    RAMB36_X1Y18         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.486    
                         clock uncertainty            0.108    -0.378    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155    -0.223    <hidden>
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.564    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/Q
                         net (fo=3, routed)           0.110    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_NEG_EDGE.flag_reg_1[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_i_1/O
                         net (fo=1, routed)           0.000    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_i_1_n_0
    SLICE_X34Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X34Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.218    -0.535    
                         clock uncertainty            0.108    -0.427    
    SLICE_X34Y103        FDCE (Hold_fdce_C_D)         0.120    -0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.328%)  route 0.233ns (58.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    <hidden>
    SLICE_X10Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  <hidden>
                         net (fo=1, routed)           0.233    -0.143    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.883    -0.269    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.463    
                         clock uncertainty            0.108    -0.355    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155    -0.200    <hidden>
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.353%)  route 0.114ns (44.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.558    -0.554    <hidden>
    SLICE_X44Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  <hidden>
                         net (fo=2, routed)           0.114    -0.300    <hidden>
    SLICE_X43Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.826    -0.326    <hidden>
    SLICE_X43Y71         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.540    
                         clock uncertainty            0.108    -0.433    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.076    -0.357    <hidden>
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.561    -0.551    <hidden>
    SLICE_X48Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  <hidden>
                         net (fo=1, routed)           0.085    -0.325    <hidden>
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.280 r  <hidden>
                         net (fo=1, routed)           0.000    -0.280    <hidden>
    SLICE_X49Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.832    -0.320    <hidden>
    SLICE_X49Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.218    -0.538    
                         clock uncertainty            0.108    -0.430    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.092    -0.338    <hidden>
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.556    -0.556    <hidden>
    SLICE_X47Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  <hidden>
                         net (fo=2, routed)           0.059    -0.369    <hidden>
    SLICE_X46Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.824    -0.328    <hidden>
    SLICE_X46Y72         FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.543    
                         clock uncertainty            0.108    -0.436    
    SLICE_X46Y72         FDRE (Hold_fdre_C_D)         0.007    -0.429    <hidden>
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.723ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.466%)  route 0.591ns (58.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.591     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X31Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y97         FDCE (Setup_fdce_C_D)       -0.267    19.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 18.723    

Slack (MET) :             18.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.991ns  (logic 0.419ns (42.278%)  route 0.572ns (57.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.572     0.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X32Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y94         FDCE (Setup_fdce_C_D)       -0.265    19.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 18.744    

Slack (MET) :             18.750ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.669%)  route 0.611ns (59.331%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X32Y97         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.611     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X30Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y96         FDCE (Setup_fdce_C_D)       -0.220    19.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.780    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 18.750    

Slack (MET) :             18.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.911ns  (logic 0.419ns (45.988%)  route 0.492ns (54.012%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.492     0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X32Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y94         FDCE (Setup_fdce_C_D)       -0.266    19.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 18.823    

Slack (MET) :             18.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.626%)  route 0.614ns (57.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.614     1.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X32Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y94         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                 18.835    

Slack (MET) :             18.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.877%)  route 0.583ns (56.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X32Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.583     1.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X31Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y97         FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 18.868    

Slack (MET) :             18.920ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.973%)  route 0.581ns (56.027%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X32Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.581     1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X30Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y96         FDCE (Setup_fdce_C_D)       -0.043    19.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 18.920    

Slack (MET) :             18.977ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.140%)  route 0.472ns (50.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.472     0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X32Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y93         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                 18.977    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.723ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.466%)  route 0.591ns (58.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.591     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X31Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y97         FDCE (Setup_fdce_C_D)       -0.267    19.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 18.723    

Slack (MET) :             18.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.991ns  (logic 0.419ns (42.278%)  route 0.572ns (57.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.572     0.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X32Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y94         FDCE (Setup_fdce_C_D)       -0.265    19.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 18.744    

Slack (MET) :             18.750ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.669%)  route 0.611ns (59.331%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X32Y97         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.611     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X30Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y96         FDCE (Setup_fdce_C_D)       -0.220    19.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.780    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 18.750    

Slack (MET) :             18.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.911ns  (logic 0.419ns (45.988%)  route 0.492ns (54.012%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.492     0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X32Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y94         FDCE (Setup_fdce_C_D)       -0.266    19.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 18.823    

Slack (MET) :             18.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.626%)  route 0.614ns (57.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.614     1.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X32Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y94         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                 18.835    

Slack (MET) :             18.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.877%)  route 0.583ns (56.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X32Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.583     1.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X31Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y97         FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 18.868    

Slack (MET) :             18.920ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.973%)  route 0.581ns (56.027%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X32Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.581     1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X30Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y96         FDCE (Setup_fdce_C_D)       -0.043    19.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 18.920    

Slack (MET) :             18.977ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.140%)  route 0.472ns (50.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.472     0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X32Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y93         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                 18.977    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       41.567ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.523ns,  Total Violation       -0.799ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.567ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.715ns (8.943%)  route 7.280ns (91.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 47.977 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.752     5.561    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.515    47.977    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][23]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.475    
                         clock uncertainty           -0.145    47.330    
    SLICE_X41Y88         FDRE (Setup_fdre_C_CE)      -0.202    47.128    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][23]
  -------------------------------------------------------------------
                         required time                         47.128    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 41.567    

Slack (MET) :             41.567ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.715ns (8.943%)  route 7.280ns (91.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 47.977 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.752     5.561    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.515    47.977    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][30]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.475    
                         clock uncertainty           -0.145    47.330    
    SLICE_X41Y88         FDRE (Setup_fdre_C_CE)      -0.202    47.128    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][30]
  -------------------------------------------------------------------
                         required time                         47.128    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 41.567    

Slack (MET) :             41.567ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.715ns (8.943%)  route 7.280ns (91.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 47.977 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.752     5.561    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.515    47.977    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X41Y88         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][31]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.475    
                         clock uncertainty           -0.145    47.330    
    SLICE_X41Y88         FDRE (Setup_fdre_C_CE)      -0.202    47.128    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][31]
  -------------------------------------------------------------------
                         required time                         47.128    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 41.567    

Slack (MET) :             41.612ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 0.715ns (8.995%)  route 7.234ns (91.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 47.976 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.529     0.514    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.810 r  cpu/core/pipeline/stage_decode/register_file/reg_file[22][31]_i_1/O
                         net (fo=32, routed)          4.705     5.515    cpu/core/pipeline/stage_decode/register_file/reg_file[22]
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.514    47.976    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][23]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.474    
                         clock uncertainty           -0.145    47.329    
    SLICE_X40Y87         FDRE (Setup_fdre_C_CE)      -0.202    47.127    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][23]
  -------------------------------------------------------------------
                         required time                         47.127    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                 41.612    

Slack (MET) :             41.612ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 0.715ns (8.995%)  route 7.234ns (91.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 47.976 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.529     0.514    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.810 r  cpu/core/pipeline/stage_decode/register_file/reg_file[22][31]_i_1/O
                         net (fo=32, routed)          4.705     5.515    cpu/core/pipeline/stage_decode/register_file/reg_file[22]
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.514    47.976    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][30]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.474    
                         clock uncertainty           -0.145    47.329    
    SLICE_X40Y87         FDRE (Setup_fdre_C_CE)      -0.202    47.127    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][30]
  -------------------------------------------------------------------
                         required time                         47.127    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                 41.612    

Slack (MET) :             41.612ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 0.715ns (8.995%)  route 7.234ns (91.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 47.976 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.529     0.514    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.810 r  cpu/core/pipeline/stage_decode/register_file/reg_file[22][31]_i_1/O
                         net (fo=32, routed)          4.705     5.515    cpu/core/pipeline/stage_decode/register_file/reg_file[22]
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.514    47.976    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y87         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][31]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.474    
                         clock uncertainty           -0.145    47.329    
    SLICE_X40Y87         FDRE (Setup_fdre_C_CE)      -0.202    47.127    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[22][31]
  -------------------------------------------------------------------
                         required time                         47.127    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                 41.612    

Slack (MET) :             42.026ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][12]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.715ns (9.498%)  route 6.813ns (90.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 47.969 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.286     5.094    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.507    47.969    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][12]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.467    
                         clock uncertainty           -0.145    47.322    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.202    47.120    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][12]
  -------------------------------------------------------------------
                         required time                         47.120    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 42.026    

Slack (MET) :             42.026ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][13]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.715ns (9.498%)  route 6.813ns (90.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 47.969 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.286     5.094    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.507    47.969    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][13]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.467    
                         clock uncertainty           -0.145    47.322    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.202    47.120    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][13]
  -------------------------------------------------------------------
                         required time                         47.120    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 42.026    

Slack (MET) :             42.026ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][21]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.715ns (9.498%)  route 6.813ns (90.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 47.969 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.286     5.094    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.507    47.969    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][21]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.467    
                         clock uncertainty           -0.145    47.322    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.202    47.120    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][21]
  -------------------------------------------------------------------
                         required time                         47.120    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 42.026    

Slack (MET) :             42.026ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.715ns (9.498%)  route 6.813ns (90.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 47.969 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.613    -2.434    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X59Y77         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419    -2.015 r  cpu/core/pipeline/reg_mw/q_reg[37]/Q
                         net (fo=32, routed)          2.527     0.513    cpu/core/pipeline/stage_decode/register_file/wr_en
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.296     0.809 r  cpu/core/pipeline/stage_decode/register_file/reg_file[20][31]_i_1/O
                         net (fo=32, routed)          4.286     5.094    cpu/core/pipeline/stage_decode/register_file/reg_file[20]
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.507    47.969    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X40Y80         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][26]/C  (IS_INVERTED)
                         clock pessimism             -0.502    47.467    
                         clock uncertainty           -0.145    47.322    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.202    47.120    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[20][26]
  -------------------------------------------------------------------
                         required time                         47.120    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 42.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.523ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.026ns (2.188%)  route 1.162ns (97.812%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.648    -0.464    <hidden>
    SLICE_X76Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.861    -0.291    <hidden>
    SLICE_X76Y68         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.203    
                         clock uncertainty            0.145    -0.058    
    SLICE_X76Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.059    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                 -0.523    

Slack (VIOLATED) :        -0.276ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.071ns (5.154%)  route 1.307ns (94.846%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.793    -0.319    <hidden>
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.045    -0.274 r  <hidden>
                         net (fo=1, routed)           0.000    -0.274    <hidden>
    SLICE_X48Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.829    -0.323    <hidden>
    SLICE_X48Y67         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.145    -0.090    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.091     0.001    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                 -0.276    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.148ns (29.415%)  route 0.355ns (70.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.555    -0.557    <hidden>
    SLICE_X62Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.409 r  <hidden>
                         net (fo=1, routed)           0.355    -0.054    <hidden>
    RAMB36_X1Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.872    -0.280    <hidden>
    RAMB36_X1Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.495    
                         clock uncertainty            0.145    -0.350    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243    -0.107    <hidden>
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.235%)  route 0.164ns (53.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.558    -0.554    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X44Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  cpu/core/pipeline/reg_de/q_reg[86]/Q
                         net (fo=1, routed)           0.164    -0.249    cpu/core/pipeline/reg_em/D[59]
    SLICE_X39Y78         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.828    -0.324    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X39Y78         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[59]/C
                         clock pessimism             -0.194    -0.518    
                         clock uncertainty            0.145    -0.373    
    SLICE_X39Y78         FDRE (Hold_fdre_C_D)         0.070    -0.303    cpu/core/pipeline/reg_em/q_reg[59]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.048%)  route 0.165ns (53.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.559    -0.553    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y79         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/reg_de/q_reg[84]/Q
                         net (fo=1, routed)           0.165    -0.247    cpu/core/pipeline/reg_em/D[57]
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.829    -0.323    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[57]/C
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.145    -0.372    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.070    -0.302    cpu/core/pipeline/reg_em/q_reg[57]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.073%)  route 0.120ns (45.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.559    -0.553    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X41Y79         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/reg_de/q_reg[91]/Q
                         net (fo=1, routed)           0.120    -0.293    cpu/core/pipeline/reg_em/D[64]
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.829    -0.323    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[64]/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.145    -0.395    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.047    -0.348    cpu/core/pipeline/reg_em/q_reg[64]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_fd/q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.320%)  route 0.163ns (53.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.563    -0.549    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X55Y92         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[19]/Q
                         net (fo=4, routed)           0.163    -0.245    cpu/core/pipeline/reg_fd/D[19]
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.833    -0.319    cpu/core/pipeline/reg_fd/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[51]/C
                         clock pessimism             -0.217    -0.536    
                         clock uncertainty            0.145    -0.391    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.087    -0.304    cpu/core/pipeline/reg_fd/q_reg[51]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.598%)  route 0.126ns (40.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.557    -0.555    <hidden>
    SLICE_X52Y68         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDSE (Prop_fdse_C_Q)         0.141    -0.414 r  <hidden>
                         net (fo=43, routed)          0.126    -0.288    <hidden>
    SLICE_X53Y67         LUT4 (Prop_lut4_I2_O)        0.045    -0.243 r  <hidden>
                         net (fo=1, routed)           0.000    -0.243    <hidden>
    SLICE_X53Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.826    -0.326    <hidden>
    SLICE_X53Y67         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.540    
                         clock uncertainty            0.145    -0.395    
    SLICE_X53Y67         FDRE (Hold_fdre_C_D)         0.092    -0.303    <hidden>
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.559    -0.553    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X41Y79         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  cpu/core/pipeline/reg_de/q_reg[95]/Q
                         net (fo=1, routed)           0.116    -0.309    cpu/core/pipeline/reg_em/D[68]
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.829    -0.323    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X40Y79         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[68]/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.145    -0.395    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.025    -0.370    cpu/core/pipeline/reg_em/q_reg[68]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.555    -0.557    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X43Y75         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.429 r  cpu/core/pipeline/reg_de/q_reg[94]/Q
                         net (fo=1, routed)           0.105    -0.325    cpu/core/pipeline/reg_em/D[67]
    SLICE_X44Y75         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.822    -0.330    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X44Y75         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[67]/C
                         clock pessimism             -0.214    -0.544    
                         clock uncertainty            0.145    -0.399    
    SLICE_X44Y75         FDRE (Hold_fdre_C_D)         0.012    -0.387    cpu/core/pipeline/reg_em/q_reg[67]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.847ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.640ns,  Total Violation       -1.695ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.644ns  (logic 2.870ns (22.698%)  route 9.774ns (77.302%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.904     8.882    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.006 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_15/O
                         net (fo=2, routed)           1.208    10.214    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.061    <hidden>
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.826ns  (logic 2.870ns (22.376%)  route 9.956ns (77.624%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.060     9.038    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.162 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O
                         net (fo=2, routed)           1.234    10.395    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X60Y95         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    17.272    <hidden>
  -------------------------------------------------------------------
                         required time                         17.272    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.622ns  (logic 2.870ns (22.738%)  route 9.752ns (77.262%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.952     8.929    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.053 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_12/O
                         net (fo=2, routed)           1.138    10.192    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.069    <hidden>
  -------------------------------------------------------------------
                         required time                         17.069    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.634ns  (logic 2.870ns (22.716%)  route 9.764ns (77.284%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.955     8.932    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.056 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_11/O
                         net (fo=2, routed)           1.147    10.203    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    17.083    <hidden>
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.574ns  (logic 2.870ns (22.826%)  route 9.704ns (77.174%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.066     9.044    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.168 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/O
                         net (fo=2, routed)           0.975    10.143    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X60Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.061    <hidden>
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  6.918    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.578ns  (logic 2.870ns (22.818%)  route 9.708ns (77.182%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.047     9.025    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X53Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.149 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/O
                         net (fo=2, routed)           0.999    10.147    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X60Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.069    <hidden>
  -------------------------------------------------------------------
                         required time                         17.069    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.582ns  (logic 2.870ns (22.809%)  route 9.712ns (77.191%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.947     8.925    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.124     9.049 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_19/O
                         net (fo=2, routed)           1.103    10.152    <hidden>
    SLICE_X60Y94         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y94         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X60Y94         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    17.083    <hidden>
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.591ns  (logic 2.870ns (22.795%)  route 9.721ns (77.205%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.922     8.900    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X53Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.024 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_10/O
                         net (fo=2, routed)           1.136    10.160    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.094    <hidden>
  -------------------------------------------------------------------
                         required time                         17.094    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  6.934    

Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.755ns  (logic 2.870ns (22.500%)  route 9.885ns (77.500%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.077     9.055    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.179 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_9/O
                         net (fo=2, routed)           1.146    10.325    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    17.272    <hidden>
  -------------------------------------------------------------------
                         required time                         17.272    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  6.947    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.519ns  (logic 2.870ns (22.925%)  route 9.649ns (77.075%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.942     8.920    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.124     9.044 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_18/O
                         net (fo=2, routed)           1.044    10.088    <hidden>
    SLICE_X60Y94         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y94         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.265    17.113    
    SLICE_X60Y94         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.094    <hidden>
  -------------------------------------------------------------------
                         required time                         17.094    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  7.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.640ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.026ns (2.224%)  route 1.143ns (97.776%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.629    -0.483    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.841    -0.311    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.223    
                         clock uncertainty            0.265     0.042    
    SLICE_X10Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.157    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 -0.640    

Slack (VIOLATED) :        -0.628ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.026ns (2.228%)  route 1.141ns (97.772%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.627    -0.485    <hidden>
    SLICE_X62Y99         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.840    -0.312    <hidden>
    SLICE_X62Y99         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.265     0.041    
    SLICE_X62Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.143    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 -0.628    

Slack (VIOLATED) :        -0.427ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.071ns (5.162%)  route 1.304ns (94.838%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.790    -0.321    <hidden>
    SLICE_X50Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.276 r  <hidden>
                         net (fo=1, routed)           0.000    -0.276    <hidden>
    SLICE_X50Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.829    -0.323    <hidden>
    SLICE_X50Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.265     0.030    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.120     0.150    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                 -0.427    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu/bus_controller/FSM_sequential_i_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.449%)  route 0.681ns (78.551%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.558    -0.554    cpu/bus_controller/clk_temp
    SLICE_X36Y76         FDRE                                         r  cpu/bus_controller/FSM_sequential_i_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  cpu/bus_controller/FSM_sequential_i_state_reg[2]/Q
                         net (fo=72, routed)          0.199    -0.215    cpu/bus_controller/i_state[2]
    SLICE_X37Y74         LUT5 (Prop_lut5_I1_O)        0.045    -0.170 r  cpu/bus_controller/addr_bus[3]_INST_0/O
                         net (fo=2, routed)           0.483     0.313    <hidden>
    SLICE_X10Y74         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.830    -0.322    <hidden>
    SLICE_X10Y74         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.234    
                         clock uncertainty            0.265     0.031    
    SLICE_X10Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.139    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.018%)  route 0.739ns (83.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.564    -0.548    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X55Y94         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[30]/Q
                         net (fo=4, routed)           0.739     0.332    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.144    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.164ns (18.408%)  route 0.727ns (81.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.564    -0.548    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X54Y94         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/Q
                         net (fo=4, routed)           0.727     0.343    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.150    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.141ns (16.134%)  route 0.733ns (83.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.563    -0.549    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X55Y92         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[18]/Q
                         net (fo=4, routed)           0.733     0.325    <hidden>
    SLICE_X60Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.836    -0.316    <hidden>
    SLICE_X60Y92         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.265     0.037    
    SLICE_X60Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.131    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.164ns (18.507%)  route 0.722ns (81.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.565    -0.547    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X56Y93         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/Q
                         net (fo=4, routed)           0.722     0.339    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.144    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.955%)  route 0.743ns (84.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.564    -0.548    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X55Y93         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/Q
                         net (fo=4, routed)           0.743     0.335    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.137    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.164ns (18.396%)  route 0.728ns (81.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.564    -0.548    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X54Y94         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[27]/Q
                         net (fo=4, routed)           0.728     0.343    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.143    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.467ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.477ns,  Total Violation       -0.477ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.467ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.498ns  (logic 0.029ns (1.936%)  route 1.469ns (98.064%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns = ( 19.459 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.909     9.757    <hidden>
    SLICE_X10Y64         SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    19.459    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.370    
                         clock uncertainty           -0.108    19.262    
    SLICE_X10Y64         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.224    <hidden>
  -------------------------------------------------------------------
                         required time                         19.224    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  9.467    

Slack (MET) :             12.498ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 1.548ns (21.215%)  route 5.749ns (78.785%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.620    -2.427    <hidden>
    SLICE_X45Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.419    -2.008 f  <hidden>
                         net (fo=55, routed)          1.841    -0.167    <hidden>
    SLICE_X49Y104        LUT6 (Prop_lut6_I0_O)        0.299     0.132 f  <hidden>
                         net (fo=19, routed)          1.656     1.789    <hidden>
    SLICE_X50Y109        LUT5 (Prop_lut5_I0_O)        0.148     1.937 r  <hidden>
                         net (fo=15, routed)          1.163     3.100    <hidden>
    SLICE_X51Y111        LUT2 (Prop_lut2_I0_O)        0.356     3.456 r  <hidden>
                         net (fo=1, routed)           1.088     4.544    <hidden>
    SLICE_X53Y109        LUT6 (Prop_lut6_I4_O)        0.326     4.870 r  <hidden>
                         net (fo=1, routed)           0.000     4.870    <hidden>
    SLICE_X53Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.486    17.947    <hidden>
    SLICE_X53Y109        FDRE                                         r  <hidden>
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.108    17.339    
    SLICE_X53Y109        FDRE (Setup_fdre_C_D)        0.029    17.368    <hidden>
  -------------------------------------------------------------------
                         required time                         17.368    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                 12.498    

Slack (MET) :             12.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.182ns (16.919%)  route 5.804ns (83.081%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.592     4.577    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.506    17.968    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.466    
                         clock uncertainty           -0.108    17.359    
    SLICE_X62Y63         FDRE (Setup_fdre_C_CE)      -0.169    17.190    <hidden>
  -------------------------------------------------------------------
                         required time                         17.190    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 12.612    

Slack (MET) :             12.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.182ns (16.919%)  route 5.804ns (83.081%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.592     4.577    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.506    17.968    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.466    
                         clock uncertainty           -0.108    17.359    
    SLICE_X62Y63         FDRE (Setup_fdre_C_CE)      -0.169    17.190    <hidden>
  -------------------------------------------------------------------
                         required time                         17.190    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 12.612    

Slack (MET) :             12.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.182ns (16.919%)  route 5.804ns (83.081%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.592     4.577    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.506    17.968    <hidden>
    SLICE_X62Y63         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.466    
                         clock uncertainty           -0.108    17.359    
    SLICE_X62Y63         FDRE (Setup_fdre_C_CE)      -0.169    17.190    <hidden>
  -------------------------------------------------------------------
                         required time                         17.190    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 12.612    

Slack (MET) :             12.675ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.108    17.360    
    SLICE_X63Y62         FDRE (Setup_fdre_C_CE)      -0.205    17.155    <hidden>
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.675    

Slack (MET) :             12.675ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.108    17.360    
    SLICE_X63Y62         FDRE (Setup_fdre_C_CE)      -0.205    17.155    <hidden>
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.675    

Slack (MET) :             12.675ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.108    17.360    
    SLICE_X63Y62         FDRE (Setup_fdre_C_CE)      -0.205    17.155    <hidden>
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.675    

Slack (MET) :             12.711ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X62Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X62Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.108    17.360    
    SLICE_X62Y62         FDRE (Setup_fdre_C_CE)      -0.169    17.191    <hidden>
  -------------------------------------------------------------------
                         required time                         17.191    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.711    

Slack (MET) :             12.711ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.182ns (17.160%)  route 5.706ns (82.840%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.638    -2.409    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  <hidden>
                         net (fo=52, routed)          2.445     0.492    <hidden>
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.124     0.616 r  <hidden>
                         net (fo=2, routed)           0.504     1.120    <hidden>
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.244 r  <hidden>
                         net (fo=7, routed)           1.171     2.415    <hidden>
    SLICE_X59Y62         LUT5 (Prop_lut5_I2_O)        0.152     2.567 r  <hidden>
                         net (fo=12, routed)          1.093     3.660    <hidden>
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.326     3.986 r  <hidden>
                         net (fo=10, routed)          0.493     4.479    <hidden>
    SLICE_X62Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.507    17.969    <hidden>
    SLICE_X62Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.467    
                         clock uncertainty           -0.108    17.360    
    SLICE_X62Y62         FDRE (Setup_fdre_C_CE)      -0.169    17.191    <hidden>
  -------------------------------------------------------------------
                         required time                         17.191    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 12.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.026ns (2.224%)  route 1.143ns (97.776%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.629    -0.483    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.841    -0.311    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.223    
                         clock uncertainty            0.108    -0.115    
    SLICE_X10Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.006    <hidden>
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.891%)  route 0.189ns (56.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    <hidden>
    SLICE_X10Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  <hidden>
                         net (fo=1, routed)           0.189    -0.203    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.883    -0.269    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.463    
                         clock uncertainty            0.108    -0.355    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.101    -0.254    <hidden>
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.321%)  route 0.114ns (44.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.562    -0.550    <hidden>
    SLICE_X43Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  <hidden>
                         net (fo=2, routed)           0.114    -0.295    <hidden>
    SLICE_X44Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.833    -0.319    <hidden>
    SLICE_X44Y102        FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.533    
                         clock uncertainty            0.108    -0.425    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)         0.078    -0.347    <hidden>
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.561    -0.551    <hidden>
    SLICE_X43Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  <hidden>
                         net (fo=8, routed)           0.111    -0.300    <hidden>
    SLICE_X42Y108        LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  <hidden>
                         net (fo=1, routed)           0.000    -0.255    <hidden>
    SLICE_X42Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X42Y108        FDRE                                         r  <hidden>
                         clock pessimism             -0.217    -0.538    
                         clock uncertainty            0.108    -0.430    
    SLICE_X42Y108        FDRE (Hold_fdre_C_D)         0.121    -0.309    <hidden>
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.408%)  route 0.214ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.567    -0.545    <hidden>
    SLICE_X62Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  <hidden>
                         net (fo=1, routed)           0.214    -0.167    <hidden>
    RAMB36_X1Y18         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.881    -0.271    <hidden>
    RAMB36_X1Y18         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.486    
                         clock uncertainty            0.108    -0.378    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155    -0.223    <hidden>
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.564    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/Q
                         net (fo=3, routed)           0.110    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_NEG_EDGE.flag_reg_1[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_i_1/O
                         net (fo=1, routed)           0.000    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_i_1_n_0
    SLICE_X34Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X34Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.218    -0.535    
                         clock uncertainty            0.108    -0.427    
    SLICE_X34Y103        FDCE (Hold_fdce_C_D)         0.120    -0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.328%)  route 0.233ns (58.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    <hidden>
    SLICE_X10Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  <hidden>
                         net (fo=1, routed)           0.233    -0.143    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.883    -0.269    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.463    
                         clock uncertainty            0.108    -0.355    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155    -0.200    <hidden>
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.353%)  route 0.114ns (44.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.558    -0.554    <hidden>
    SLICE_X44Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  <hidden>
                         net (fo=2, routed)           0.114    -0.300    <hidden>
    SLICE_X43Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.826    -0.326    <hidden>
    SLICE_X43Y71         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.540    
                         clock uncertainty            0.108    -0.433    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.076    -0.357    <hidden>
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.561    -0.551    <hidden>
    SLICE_X48Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  <hidden>
                         net (fo=1, routed)           0.085    -0.325    <hidden>
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.280 r  <hidden>
                         net (fo=1, routed)           0.000    -0.280    <hidden>
    SLICE_X49Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.832    -0.320    <hidden>
    SLICE_X49Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.218    -0.538    
                         clock uncertainty            0.108    -0.430    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.092    -0.338    <hidden>
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.556    -0.556    <hidden>
    SLICE_X47Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  <hidden>
                         net (fo=2, routed)           0.059    -0.369    <hidden>
    SLICE_X46Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.824    -0.328    <hidden>
    SLICE_X46Y72         FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.543    
                         clock uncertainty            0.108    -0.436    
    SLICE_X46Y72         FDRE (Hold_fdre_C_D)         0.007    -0.429    <hidden>
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.717ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.356%)  route 0.594ns (58.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.594     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X33Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y94         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 31.717    

Slack (MET) :             31.733ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.955%)  route 0.580ns (58.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X31Y97         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.580     0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X32Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y98         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                 31.733    

Slack (MET) :             31.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.828%)  route 0.588ns (53.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.588     1.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X31Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y96         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 31.799    

Slack (MET) :             31.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.574     1.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X30Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y94         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 31.861    

Slack (MET) :             31.866ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.897%)  route 0.583ns (56.103%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X31Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.583     1.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X32Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y97         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 31.866    

Slack (MET) :             31.893ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.868%)  route 0.608ns (57.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.608     1.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X30Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y94         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 31.893    

Slack (MET) :             31.951ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.004ns  (logic 0.518ns (51.610%)  route 0.486ns (48.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.486     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X30Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y94         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 31.951    

Slack (MET) :             32.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.890ns  (logic 0.456ns (51.211%)  route 0.434ns (48.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X31Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.434     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X32Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y97         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 32.017    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.858ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.629ns,  Total Violation       -1.662ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.644ns  (logic 2.870ns (22.698%)  route 9.774ns (77.302%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.904     8.882    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.006 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_15/O
                         net (fo=2, routed)           1.208    10.214    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.072    <hidden>
  -------------------------------------------------------------------
                         required time                         17.072    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.888ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.826ns  (logic 2.870ns (22.376%)  route 9.956ns (77.624%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.060     9.038    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.162 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O
                         net (fo=2, routed)           1.234    10.395    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X60Y95         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    17.283    <hidden>
  -------------------------------------------------------------------
                         required time                         17.283    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  6.888    

Slack (MET) :             6.888ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.622ns  (logic 2.870ns (22.738%)  route 9.752ns (77.262%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.952     8.929    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.053 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_12/O
                         net (fo=2, routed)           1.138    10.192    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.080    <hidden>
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  6.888    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.634ns  (logic 2.870ns (22.716%)  route 9.764ns (77.284%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.955     8.932    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.056 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_11/O
                         net (fo=2, routed)           1.147    10.203    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    17.094    <hidden>
  -------------------------------------------------------------------
                         required time                         17.094    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.574ns  (logic 2.870ns (22.826%)  route 9.704ns (77.174%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.066     9.044    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.168 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/O
                         net (fo=2, routed)           0.975    10.143    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X60Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.072    <hidden>
  -------------------------------------------------------------------
                         required time                         17.072    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.578ns  (logic 2.870ns (22.818%)  route 9.708ns (77.182%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.047     9.025    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X53Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.149 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/O
                         net (fo=2, routed)           0.999    10.147    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X60Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.080    <hidden>
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.582ns  (logic 2.870ns (22.809%)  route 9.712ns (77.191%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.947     8.925    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.124     9.049 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_19/O
                         net (fo=2, routed)           1.103    10.152    <hidden>
    SLICE_X60Y94         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y94         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X60Y94         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    17.094    <hidden>
  -------------------------------------------------------------------
                         required time                         17.094    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             6.945ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.591ns  (logic 2.870ns (22.795%)  route 9.721ns (77.205%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.922     8.900    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X53Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.024 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_10/O
                         net (fo=2, routed)           1.136    10.160    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.105    <hidden>
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  6.945    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.755ns  (logic 2.870ns (22.500%)  route 9.885ns (77.500%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.077     9.055    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.179 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_9/O
                         net (fo=2, routed)           1.146    10.325    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X58Y95         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    17.283    <hidden>
  -------------------------------------------------------------------
                         required time                         17.283    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.519ns  (logic 2.870ns (22.925%)  route 9.649ns (77.075%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        1.616    -2.431    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X60Y78         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  cpu/core/pipeline/reg_de/q_reg[125]/Q
                         net (fo=3, routed)           0.820    -1.133    cpu/core/pipeline/reg_em/D[73]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.301    -0.832 r  cpu/core/pipeline/reg_em/q[30]_i_14/O
                         net (fo=1, routed)           0.573    -0.259    cpu/core/pipeline/reg_em/q[30]_i_14_n_1
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.124    -0.135 r  cpu/core/pipeline/reg_em/q[30]_i_10/O
                         net (fo=6, routed)           0.819     0.684    cpu/core/pipeline/reg_de/i__carry_i_12__0_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.124     0.808 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=33, routed)          1.008     1.816    cpu/core/pipeline/reg_de/q[0]_i_7_n_1
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.124     1.940 r  cpu/core/pipeline/reg_de/i__carry_i_13/O
                         net (fo=1, routed)           0.537     2.476    cpu/core/pipeline/reg_de/i__carry_i_13_n_1
    SLICE_X52Y80         LUT5 (Prop_lut5_I4_O)        0.124     2.600 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.747     3.347    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.124     3.471 r  cpu/core/pipeline/reg_de/i__carry_i_1/O
                         net (fo=2, routed)           0.663     4.134    cpu/core/pipeline/stage_execute/alu/res0_inferred__0/i__carry__0_0[3]
    SLICE_X47Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.519 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_1
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_1
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.747    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_1
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.861 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.883     5.744    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.868 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.437     6.305    cpu/core/pipeline/reg_de/q[0]_i_9_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  cpu/core/pipeline/reg_de/q[0]_i_8/O
                         net (fo=1, routed)           0.151     6.580    cpu/core/pipeline/reg_de/q[0]_i_8_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.433     7.137    cpu/core/pipeline/reg_de/q[0]_i_4_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.593     7.854    cpu/core/pipeline/reg_de/D[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.978 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.942     8.920    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.124     9.044 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_18/O
                         net (fo=2, routed)           1.044    10.088    <hidden>
    SLICE_X60Y94         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.509    17.971    <hidden>
    SLICE_X60Y94         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.378    
                         clock uncertainty           -0.254    17.124    
    SLICE_X60Y94         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.105    <hidden>
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  7.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.629ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.026ns (2.224%)  route 1.143ns (97.776%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.629    -0.483    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.841    -0.311    <hidden>
    SLICE_X10Y64         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.223    
                         clock uncertainty            0.254     0.031    
    SLICE_X10Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.146    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 -0.629    

Slack (VIOLATED) :        -0.617ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.026ns (2.228%)  route 1.141ns (97.772%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.627    -0.485    <hidden>
    SLICE_X62Y99         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.840    -0.312    <hidden>
    SLICE_X62Y99         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.254     0.030    
    SLICE_X62Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.132    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.416ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.071ns (5.162%)  route 1.304ns (94.838%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.790    -0.321    <hidden>
    SLICE_X50Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.276 r  <hidden>
                         net (fo=1, routed)           0.000    -0.276    <hidden>
    SLICE_X50Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.829    -0.323    <hidden>
    SLICE_X50Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.254     0.019    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.120     0.139    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 cpu/bus_controller/FSM_sequential_i_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.449%)  route 0.681ns (78.551%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.558    -0.554    cpu/bus_controller/clk_temp
    SLICE_X36Y76         FDRE                                         r  cpu/bus_controller/FSM_sequential_i_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  cpu/bus_controller/FSM_sequential_i_state_reg[2]/Q
                         net (fo=72, routed)          0.199    -0.215    cpu/bus_controller/i_state[2]
    SLICE_X37Y74         LUT5 (Prop_lut5_I1_O)        0.045    -0.170 r  cpu/bus_controller/addr_bus[3]_INST_0/O
                         net (fo=2, routed)           0.483     0.313    <hidden>
    SLICE_X10Y74         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.830    -0.322    <hidden>
    SLICE_X10Y74         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.234    
                         clock uncertainty            0.254     0.020    
    SLICE_X10Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.128    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.018%)  route 0.739ns (83.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.564    -0.548    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X55Y94         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[30]/Q
                         net (fo=4, routed)           0.739     0.332    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.133    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.164ns (18.408%)  route 0.727ns (81.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.564    -0.548    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X54Y94         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/Q
                         net (fo=4, routed)           0.727     0.343    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.139    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.141ns (16.134%)  route 0.733ns (83.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.563    -0.549    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X55Y92         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[18]/Q
                         net (fo=4, routed)           0.733     0.325    <hidden>
    SLICE_X60Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.836    -0.316    <hidden>
    SLICE_X60Y92         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.254     0.026    
    SLICE_X60Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.120    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.164ns (18.507%)  route 0.722ns (81.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.565    -0.547    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X56Y93         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/Q
                         net (fo=4, routed)           0.722     0.339    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.133    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.955%)  route 0.743ns (84.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.564    -0.548    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X55Y93         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/Q
                         net (fo=4, routed)           0.743     0.335    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.126    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.164ns (18.396%)  route 0.728ns (81.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1900, routed)        0.564    -0.548    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X54Y94         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[27]/Q
                         net (fo=4, routed)           0.728     0.343    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    <hidden>
    SLICE_X56Y91         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X56Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.132    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.456ns (16.692%)  route 2.276ns (83.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 17.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.276     0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.503    17.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism             -0.429    17.535    
                         clock uncertainty           -0.108    17.427    
    SLICE_X38Y102        FDCE (Recov_fdce_C_CLR)     -0.319    17.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.108    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                 16.799    

Slack (MET) :             16.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.456ns (16.692%)  route 2.276ns (83.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 17.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.276     0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.503    17.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/C
                         clock pessimism             -0.429    17.535    
                         clock uncertainty           -0.108    17.427    
    SLICE_X38Y102        FDCE (Recov_fdce_C_CLR)     -0.319    17.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]
  -------------------------------------------------------------------
                         required time                         17.108    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                 16.799    

Slack (MET) :             16.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.456ns (17.836%)  route 2.101ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.101     0.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                 16.891    

Slack (MET) :             16.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.456ns (17.836%)  route 2.101ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.101     0.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                 16.891    

Slack (MET) :             16.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.456ns (17.836%)  route 2.101ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.101     0.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                 16.891    

Slack (MET) :             16.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.456ns (17.836%)  route 2.101ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.101     0.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                 16.891    

Slack (MET) :             17.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.994%)  route 1.825ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.825    -0.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                 17.167    

Slack (MET) :             17.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.994%)  route 1.825ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.825    -0.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                 17.167    

Slack (MET) :             17.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.994%)  route 1.825ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.825    -0.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                 17.167    

Slack (MET) :             17.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.456ns (20.060%)  route 1.817ns (79.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.817    -0.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X31Y102        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                 17.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.605%)  route 0.122ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.843    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.524    
    SLICE_X32Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.605%)  route 0.122ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.843    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.524    
    SLICE_X32Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.605%)  route 0.122ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.843    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.215    -0.524    
    SLICE_X32Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.339    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.456ns (16.692%)  route 2.276ns (83.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 17.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.276     0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.503    17.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism             -0.429    17.535    
                         clock uncertainty           -0.108    17.427    
    SLICE_X38Y102        FDCE (Recov_fdce_C_CLR)     -0.319    17.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.108    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                 16.799    

Slack (MET) :             16.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.456ns (16.692%)  route 2.276ns (83.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 17.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.276     0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.503    17.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/C
                         clock pessimism             -0.429    17.535    
                         clock uncertainty           -0.108    17.427    
    SLICE_X38Y102        FDCE (Recov_fdce_C_CLR)     -0.319    17.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]
  -------------------------------------------------------------------
                         required time                         17.108    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                 16.799    

Slack (MET) :             16.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.456ns (17.836%)  route 2.101ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.101     0.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                 16.891    

Slack (MET) :             16.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.456ns (17.836%)  route 2.101ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.101     0.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                 16.891    

Slack (MET) :             16.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.456ns (17.836%)  route 2.101ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.101     0.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                 16.891    

Slack (MET) :             16.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.456ns (17.836%)  route 2.101ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.101     0.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                 16.891    

Slack (MET) :             17.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.994%)  route 1.825ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.825    -0.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                 17.167    

Slack (MET) :             17.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.994%)  route 1.825ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.825    -0.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                 17.167    

Slack (MET) :             17.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.994%)  route 1.825ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.825    -0.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                 17.167    

Slack (MET) :             17.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.456ns (20.060%)  route 1.817ns (79.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.817    -0.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X31Y102        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                 17.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.108    -0.418    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.108    -0.418    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.108    -0.418    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.108    -0.418    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.108    -0.418    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.108    -0.418    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.108    -0.418    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.605%)  route 0.122ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.843    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.524    
                         clock uncertainty            0.108    -0.417    
    SLICE_X32Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.605%)  route 0.122ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.843    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.524    
                         clock uncertainty            0.108    -0.417    
    SLICE_X32Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.605%)  route 0.122ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.843    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.215    -0.524    
                         clock uncertainty            0.108    -0.417    
    SLICE_X32Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.456ns (16.692%)  route 2.276ns (83.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 17.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.276     0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.503    17.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism             -0.429    17.535    
                         clock uncertainty           -0.108    17.427    
    SLICE_X38Y102        FDCE (Recov_fdce_C_CLR)     -0.319    17.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.108    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                 16.799    

Slack (MET) :             16.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.456ns (16.692%)  route 2.276ns (83.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 17.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.276     0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.503    17.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/C
                         clock pessimism             -0.429    17.535    
                         clock uncertainty           -0.108    17.427    
    SLICE_X38Y102        FDCE (Recov_fdce_C_CLR)     -0.319    17.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]
  -------------------------------------------------------------------
                         required time                         17.108    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                 16.799    

Slack (MET) :             16.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.456ns (17.836%)  route 2.101ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.101     0.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                 16.891    

Slack (MET) :             16.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.456ns (17.836%)  route 2.101ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.101     0.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                 16.891    

Slack (MET) :             16.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.456ns (17.836%)  route 2.101ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.101     0.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                 16.891    

Slack (MET) :             16.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.456ns (17.836%)  route 2.101ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.101     0.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                 16.891    

Slack (MET) :             17.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.994%)  route 1.825ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.825    -0.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                 17.167    

Slack (MET) :             17.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.994%)  route 1.825ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.825    -0.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                 17.167    

Slack (MET) :             17.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.994%)  route 1.825ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.825    -0.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                 17.167    

Slack (MET) :             17.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.456ns (20.060%)  route 1.817ns (79.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.817    -0.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.108    17.429    
    SLICE_X31Y102        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                 17.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.108    -0.418    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.108    -0.418    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.108    -0.418    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.108    -0.418    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.108    -0.418    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.108    -0.418    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.108    -0.418    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.605%)  route 0.122ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.843    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.524    
                         clock uncertainty            0.108    -0.417    
    SLICE_X32Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.605%)  route 0.122ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.843    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.524    
                         clock uncertainty            0.108    -0.417    
    SLICE_X32Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.605%)  route 0.122ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.843    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.215    -0.524    
                         clock uncertainty            0.108    -0.417    
    SLICE_X32Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.456ns (16.692%)  route 2.276ns (83.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 17.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.276     0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.503    17.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism             -0.429    17.535    
                         clock uncertainty           -0.103    17.432    
    SLICE_X38Y102        FDCE (Recov_fdce_C_CLR)     -0.319    17.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.113    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                 16.804    

Slack (MET) :             16.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.456ns (16.692%)  route 2.276ns (83.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 17.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.276     0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.503    17.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/C
                         clock pessimism             -0.429    17.535    
                         clock uncertainty           -0.103    17.432    
    SLICE_X38Y102        FDCE (Recov_fdce_C_CLR)     -0.319    17.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]
  -------------------------------------------------------------------
                         required time                         17.113    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                 16.804    

Slack (MET) :             16.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.456ns (17.836%)  route 2.101ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.101     0.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.103    17.434    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    17.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         17.029    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                 16.896    

Slack (MET) :             16.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.456ns (17.836%)  route 2.101ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.101     0.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.103    17.434    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    17.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         17.029    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                 16.896    

Slack (MET) :             16.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.456ns (17.836%)  route 2.101ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.101     0.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.103    17.434    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    17.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.029    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                 16.896    

Slack (MET) :             16.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.456ns (17.836%)  route 2.101ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.101     0.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.103    17.434    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    17.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         17.029    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                 16.896    

Slack (MET) :             17.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.994%)  route 1.825ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.825    -0.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.103    17.434    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    17.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         17.029    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                 17.172    

Slack (MET) :             17.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.994%)  route 1.825ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.825    -0.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.103    17.434    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    17.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         17.029    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                 17.172    

Slack (MET) :             17.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.994%)  route 1.825ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.825    -0.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.103    17.434    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    17.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         17.029    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                 17.172    

Slack (MET) :             17.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.456ns (20.060%)  route 1.817ns (79.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.624    -2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.817    -0.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.505    17.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.429    17.537    
                         clock uncertainty           -0.103    17.434    
    SLICE_X31Y102        FDCE (Recov_fdce_C_CLR)     -0.405    17.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         17.029    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                 17.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.571    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.842    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.605%)  route 0.122ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.843    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.524    
    SLICE_X32Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.605%)  route 0.122ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.843    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.524    
    SLICE_X32Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.605%)  route 0.122ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.572    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.843    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.215    -0.524    
    SLICE_X32Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.339    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.264ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.120ns (26.315%)  route 3.136ns (73.685%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.265 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.518     4.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.995     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.054     6.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.150     6.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.308     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.328     7.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.779     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.505    36.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.359    36.624    
                         clock uncertainty           -0.035    36.589    
    SLICE_X33Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 28.264    

Slack (MET) :             28.264ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.120ns (26.315%)  route 3.136ns (73.685%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.265 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.518     4.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.995     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.054     6.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.150     6.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.308     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.328     7.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.779     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.505    36.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.359    36.624    
                         clock uncertainty           -0.035    36.589    
    SLICE_X33Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 28.264    

Slack (MET) :             28.264ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.120ns (26.315%)  route 3.136ns (73.685%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.265 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.518     4.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.995     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.054     6.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.150     6.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.308     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.328     7.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.779     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.505    36.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.359    36.624    
                         clock uncertainty           -0.035    36.589    
    SLICE_X33Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 28.264    

Slack (MET) :             28.264ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.120ns (26.315%)  route 3.136ns (73.685%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.265 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.518     4.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.995     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.054     6.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.150     6.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.308     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.328     7.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.779     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.505    36.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.359    36.624    
                         clock uncertainty           -0.035    36.589    
    SLICE_X33Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 28.264    

Slack (MET) :             28.264ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.120ns (26.315%)  route 3.136ns (73.685%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.265 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.518     4.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.995     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.054     6.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.150     6.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.308     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.328     7.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.779     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.505    36.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.359    36.624    
                         clock uncertainty           -0.035    36.589    
    SLICE_X33Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 28.264    

Slack (MET) :             28.264ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.120ns (26.315%)  route 3.136ns (73.685%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.265 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.518     4.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.995     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.054     6.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.150     6.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.308     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.328     7.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.779     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.505    36.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.359    36.624    
                         clock uncertainty           -0.035    36.589    
    SLICE_X33Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 28.264    

Slack (MET) :             28.552ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.120ns (28.225%)  route 2.848ns (71.775%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.265 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.518     4.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.995     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.054     6.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.150     6.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.308     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.328     7.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.491     7.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.505    36.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.359    36.624    
                         clock uncertainty           -0.035    36.589    
    SLICE_X31Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 28.552    

Slack (MET) :             28.552ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.120ns (28.225%)  route 2.848ns (71.775%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.265 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.518     4.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.995     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.054     6.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.150     6.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.308     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.328     7.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.491     7.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.505    36.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.359    36.624    
                         clock uncertainty           -0.035    36.589    
    SLICE_X31Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 28.552    

Slack (MET) :             28.552ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.120ns (28.225%)  route 2.848ns (71.775%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.265 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.518     4.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.995     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.054     6.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.150     6.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.308     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.328     7.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.491     7.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.505    36.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.359    36.624    
                         clock uncertainty           -0.035    36.589    
    SLICE_X31Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 28.552    

Slack (MET) :             28.552ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.120ns (28.225%)  route 2.848ns (71.775%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.265 - 33.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.623     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.518     4.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.995     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.054     6.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.150     6.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.308     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.328     7.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.491     7.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.505    36.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.359    36.624    
                         clock uncertainty           -0.035    36.589    
    SLICE_X31Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 28.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.653%)  route 0.132ns (48.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.379     1.382    
    SLICE_X32Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.653%)  route 0.132ns (48.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.379     1.382    
    SLICE_X32Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.653%)  route 0.132ns (48.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.379     1.382    
    SLICE_X32Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.653%)  route 0.132ns (48.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.379     1.382    
    SLICE_X32Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.653%)  route 0.132ns (48.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.379     1.382    
    SLICE_X32Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.653%)  route 0.132ns (48.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.379     1.382    
    SLICE_X32Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.454%)  route 0.133ns (48.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.571     1.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.509 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X28Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.378     1.383    
    SLICE_X28Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.454%)  route 0.133ns (48.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.571     1.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.509 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X28Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.378     1.383    
    SLICE_X28Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.454%)  route 0.133ns (48.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.571     1.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.509 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X28Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.378     1.383    
    SLICE_X28Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.454%)  route 0.133ns (48.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.571     1.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.509 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X28Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.378     1.383    
    SLICE_X28Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.351    





