
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.909096                       # Number of seconds simulated
sim_ticks                                909095606000                       # Number of ticks simulated
final_tick                               909095606000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 187199                       # Simulator instruction rate (inst/s)
host_op_rate                                   211429                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              302685106                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661032                       # Number of bytes of host memory used
host_seconds                                  3003.44                       # Real time elapsed on the host
sim_insts                                   562241705                       # Number of instructions simulated
sim_ops                                     635013308                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 909095606000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst         176965056                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          42067968                       # Number of bytes read from this memory
system.physmem.bytes_read::total            219033024                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst    176965056                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       176965056                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     13051712                       # Number of bytes written to this memory
system.physmem.bytes_written::total          13051712                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst            2765079                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             657312                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               3422391                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          203933                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               203933                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            194660556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             46274526                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               240935082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       194660556                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          194660556                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14356809                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14356809                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14356809                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           194660556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            46274526                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              255291891                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 909095606000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               103633940                       # Number of BP lookups
system.cpu.branchPred.condPredicted          58983924                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2810982                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             58129284                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                49840486                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.740753                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                14157744                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             260843                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3355109                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3350981                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4128                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        29617                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 909095606000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 909095606000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 909095606000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 909095606000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    909095606000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        909095621                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          436990925                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      599423051                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   103633940                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           67349211                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     368387140                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5641607                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 2840                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         30388                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  95558600                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1685729                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          808232096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.835901                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.952455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                443799616     54.91%     54.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 53263017      6.59%     61.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                311169463     38.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            808232096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.113997                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.659362                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                433920053                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               9609745                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 358111047                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4010595                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2580656                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             31632896                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                240687                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              671916971                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                402081                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2580656                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                435703691                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 4225049                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2841807                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 360110081                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2770812                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              669769829                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                1881732                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 378546                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  13022                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           847573006                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3109636115                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        866531578                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790736                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 51782270                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              51071                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3817                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2944761                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             83843619                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            50806216                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           8124476                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          7225417                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  664986776                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6142                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 642221655                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4639049                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        29979610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    105999079                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            713                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     808232096                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.794601                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.663631                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           278029448     34.40%     34.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           418183641     51.74%     86.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           112019007     13.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       808232096                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               296062181     95.11%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    525      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10644946      3.42%     98.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4562546      1.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             505377865     78.69%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3688062      0.57%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47348      0.01%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             82725267     12.88%     92.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            50383097      7.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              642221655                       # Type of FU issued
system.cpu.iq.rate                           0.706440                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   311270198                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.484677                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2408584621                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         694984180                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    640406180                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              953491837                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         10416613                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2450482                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1819                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11815                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       879230                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       131742                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           536                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2580656                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3093207                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                498447                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           664995779                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1116290                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              83843619                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             50806216                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3554                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  18220                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                359031                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11815                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1315328                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1360216                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2675544                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             640758241                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              82581052                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1463414                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                          2861                       # number of nop insts executed
system.cpu.iew.exec_refs                    132859714                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 97858957                       # Number of branches executed
system.cpu.iew.exec_stores                   50278662                       # Number of stores executed
system.cpu.iew.exec_rate                     0.704830                       # Inst execution rate
system.cpu.iew.wb_sent                      640422449                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     640406196                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 387578336                       # num instructions producing a value
system.cpu.iew.wb_consumers                 818260293                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.704443                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.473661                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        29982732                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5429                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2570835                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    803298172                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.790508                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.943570                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    303933904     37.84%     37.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    423504645     52.72%     90.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     53162806      6.62%     97.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11629332      1.45%     98.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2956026      0.37%     98.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       902098      0.11%     99.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       413771      0.05%     99.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2886885      0.36%     99.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3908705      0.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    803298172                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241705                       # Number of instructions committed
system.cpu.commit.committedOps              635013308                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131320123                       # Number of memory references committed
system.cpu.commit.loads                      81393137                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97382622                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172279                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857549                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500046789     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599048      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81393137     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926970      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013308                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3908705                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1464382549                       # The number of ROB reads
system.cpu.rob.rob_writes                  1334926148                       # The number of ROB writes
system.cpu.timesIdled                         3067533                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       100863525                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241705                       # Number of Instructions Simulated
system.cpu.committedOps                     635013308                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.616912                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.616912                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.618463                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.618463                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                761449969                       # number of integer regfile reads
system.cpu.int_regfile_writes               457841768                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2195410649                       # number of cc regfile reads
system.cpu.cc_regfile_writes                333747014                       # number of cc regfile writes
system.cpu.misc_regfile_reads               130343094                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5237                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 909095606000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3511045                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.999982                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           113822771                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3511061                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.418340                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           6968500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.999982                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         122805886                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        122805886                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 909095606000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     66379298                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        66379298                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     47438373                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       47438373                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2537                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2537                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     113817671                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        113817671                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    113817671                       # number of overall hits
system.cpu.dcache.overall_hits::total       113817671                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3143244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3143244                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2328596                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2328596                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          182                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          182                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data           32                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      5471840                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5471840                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5471840                       # number of overall misses
system.cpu.dcache.overall_misses::total       5471840                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  83106494000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  83106494000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  51720159985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  51720159985                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      2611000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2611000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 134826653985                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 134826653985                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 134826653985                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 134826653985                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     69522542                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     69522542                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2595                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2595                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    119289511                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    119289511                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    119289511                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    119289511                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.045212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045212                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.046790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046790                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.066936                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066936                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.012331                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.012331                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.045870                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045870                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.045870                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045870                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26439.720874                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26439.720874                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 22210.877278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22210.877278                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 14346.153846                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14346.153846                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24640.094371                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24640.094371                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24640.094371                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24640.094371                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11630                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1992                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.838353                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1667452                       # number of writebacks
system.cpu.dcache.writebacks::total           1667452                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       686620                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       686620                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1274240                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1274240                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          101                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1960860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1960860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1960860                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1960860                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2456624                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2456624                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1054356                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1054356                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data           81                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3510980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3510980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3510980                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3510980                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  57585214000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  57585214000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  21606551500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21606551500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data      1053000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1053000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  79191765500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  79191765500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  79191765500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  79191765500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.035336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.021186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.029790                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029790                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.029432                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029432                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.029432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029432                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23440.792730                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23440.792730                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 20492.652861                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20492.652861                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        13000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22555.459017                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22555.459017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22555.459017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22555.459017                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 909095606000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          24537974                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.999987                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            70579059                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          24537990                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.876318                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           1608500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.999987                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         120096590                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        120096590                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 909095606000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     70579059                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        70579059                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      70579059                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         70579059                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     70579059                       # number of overall hits
system.cpu.icache.overall_hits::total        70579059                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     24979541                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      24979541                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     24979541                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       24979541                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     24979541                       # number of overall misses
system.cpu.icache.overall_misses::total      24979541                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 517017650000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 517017650000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 517017650000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 517017650000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 517017650000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 517017650000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     95558600                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     95558600                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     95558600                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     95558600                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     95558600                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     95558600                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.261405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.261405                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.261405                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.261405                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.261405                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.261405                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20697.644124                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20697.644124                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 20697.644124                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20697.644124                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 20697.644124                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20697.644124                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3167                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               811                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     3.905055                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     24537974                       # number of writebacks
system.cpu.icache.writebacks::total          24537974                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       441550                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       441550                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       441550                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       441550                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       441550                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       441550                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     24537991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     24537991                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     24537991                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     24537991                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     24537991                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     24537991                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 459240579000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 459240579000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 459240579000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 459240579000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 459240579000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 459240579000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.256785                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.256785                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.256785                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.256785                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.256785                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.256785                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18715.492193                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18715.492193                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18715.492193                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18715.492193                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18715.492193                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18715.492193                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 909095606000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   5290699                       # number of replacements
system.l2.tags.tagsinuse                   127.998845                       # Cycle average of tags in use
system.l2.tags.total_refs                    50490817                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5290827                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.543086                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  90554000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       19.770031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         84.492833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         23.735981                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.154453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.660100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.185437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  61319676                       # Number of tag accesses
system.l2.tags.data_accesses                 61319676                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 909095606000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1667452                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1667452                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     24493707                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24493707                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             905820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                905820                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst        21772746                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           21772746                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1947666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1947666                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst              21772746                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2853486                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24626232                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst             21772746                       # number of overall hits
system.l2.overall_hits::cpu.data              2853486                       # number of overall hits
system.l2.overall_hits::total                24626232                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           155606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              155606                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst       2765245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2765245                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       501969                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          501969                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst             2765245                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              657575                       # number of demand (read+write) misses
system.l2.demand_misses::total                3422820                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst            2765245                       # number of overall misses
system.l2.overall_misses::cpu.data             657575                       # number of overall misses
system.l2.overall_misses::total               3422820                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   9549258500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9549258500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst 168862777500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 168862777500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  30834974000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  30834974000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst  168862777500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   40384232500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     209247010000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst 168862777500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  40384232500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    209247010000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1667452                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1667452                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     24493707                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24493707                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1061426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1061426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst     24537991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24537991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2449635                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2449635                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst          24537991                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3511061                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             28049052                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst         24537991                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3511061                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            28049052                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.146601                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.146601                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.112692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.112692                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.204916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.204916                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.112692                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.187287                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.122030                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.112692                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.187287                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.122030                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 61368.189530                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61368.189530                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 61066.118011                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61066.118011                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 61428.044361                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61428.044361                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 61066.118011                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 61413.880546                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61132.928404                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 61066.118011                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 61413.880546                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61132.928404                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               203933                       # number of writebacks
system.l2.writebacks::total                    203933                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst          166                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           166                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data          263                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          263                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst              166                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data              263                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 429                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst             166                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data             263                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                429                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks       246775                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        246775                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       155606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         155606                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst      2765079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2765079                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       501706                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       501706                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst        2765079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         657312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3422391                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst       2765079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        657312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3422391                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   7993198500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7993198500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst 141202477500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 141202477500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  25803682500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25803682500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst 141202477500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  33796881000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 174999358500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst 141202477500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  33796881000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 174999358500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.146601                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.146601                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.112686                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.112686                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.204808                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.204808                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.112686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.187212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.122014                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.112686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.187212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.122014                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 51368.189530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51368.189530                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 51066.344759                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51066.344759                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 51431.879427                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51431.879427                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 51066.344759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 51416.802067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51133.654366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 51066.344759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 51416.802067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51133.654366                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       7002410                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3430650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 909095606000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3266784                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       203933                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3205071                       # Transaction distribution
system.membus.trans_dist::ReadExReq            155606                       # Transaction distribution
system.membus.trans_dist::ReadExResp           155606                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3266785                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port     10253785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10253785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port    232084672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               232084672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3590902                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3590902    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3590902                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10013455228                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        17111950000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     56098071                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     28049020                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        69222                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        2128470                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      2126893                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1577                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 909095606000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          26987625                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1871385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24537974                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6930359                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1061426                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1061426                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24537991                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2449635                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     73613955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10533167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              84147122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   3140861696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    331424832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3472286528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5290699                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13051712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33339751                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065965                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.248412                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               31142058     93.41%     93.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2196116      6.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1577      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33339751                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        54254461500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       36807802362                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5268935303                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
