# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021

log created Sun Sep  7 15:58:58 2025 by Rami on DESKTOP-HQDS37Q


# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021

log created Sun Sep  7 15:58:33 2025 by Rami on DESKTOP-HQDS37Q


Command: netlist elaborate
Command arguments:
    -zdb E:/Projects/Verilog/Projects/APB_UART/QUESTA_LINT/qcache/DB/zdb_5
    -tool lint
    -d UART_APB_TOP
    -L work

Questa Debug flags:
 4300:  lint_gui_mode        (Default False)


## Elaborating Design...
Reading MTI mapping for library mapping
Writing all MTI mappings to vmap output ...

Top level modules:
	UART_APB_TOP

Analyzing design...
-- Loading module z0in_work.UART_APB_TOP

Performing 349 Lint Checks
=============================

Lint Stage 1 of 5 - Pre Design Elaboration (4 checks)
------------------------------------------------------
-- Loading module z0in_work.baudrate
-- Loading module z0in_work.APB_SLAVE
-- Loading module z0in_work.UART_TRANSMITTER
-- Loading module z0in_work.UART_RECIVER
Optimizing 5 design-units (inlining 0/5 module instances):
-- Optimizing module z0in_work.baudrate(fast)
Lint Stage-1 100% complete [Total Progress -   7%]

Lint Stage 2 of 5 - Design Elaboration (262 checks)
----------------------------------------------------
-- Optimizing module z0in_work.APB_SLAVE(fast)
Lint Stage-2  20% complete (1 out of 5 modules checked) [Total Progress -   8%]
-- Optimizing module z0in_work.UART_TRANSMITTER(fast)
Lint Stage-2  40% complete (2 out of 5 modules checked) [Total Progress -  12%]
-- Optimizing module z0in_work.UART_RECIVER(fast)
Lint Stage-2  60% complete (3 out of 5 modules checked) [Total Progress -  15%]
-- Optimizing module z0in_work.UART_APB_TOP(fast)
Lint Stage-2  80% complete (4 out of 5 modules checked) [Total Progress -  19%]
Optimized design name is zi_opt_def_834330211_1
Lint Stage-2 100% complete (5 out of 5 modules checked) [Total Progress -  23%]
End of log Sun Sep  7 15:58:40 2025


# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021

log created Sun Sep  7 15:58:42 2025 by Rami on DESKTOP-HQDS37Q


Command: netlist create
Command arguments:
    -zdb E:/Projects/Verilog/Projects/APB_UART/QUESTA_LINT/qcache/DB/zdb_5
    -tool lint
    -d UART_APB_TOP
    -L work

Questa Debug flags:
 4300:  lint_gui_mode        (Default False)


## Synthesizing netlist...

Lint Stage 3 of 5 - Post Design Elaboration (36 checks)
--------------------------------------------------------
Lint Stage-3  25% complete [Total Progress -  27%]
Lint Stage-3  50% complete [Total Progress -  30%]
Lint Stage-3  75% complete [Total Progress -  32%]
Lint Stage-3 100% complete [Total Progress -  35%]
Analyzing designs.
Elaborating module 'baudrate'.
Elaborating module 'APB_SLAVE'.
Elaborating module 'UART_TRANSMITTER'.
Elaborating module 'UART_RECIVER'.
Elaborating module 'UART_APB_TOP'.

Lint Stage 4 of 5 - Design Synthesis (16 checks)
-------------------------------------------------
Lint Stage-4  25% complete [Total Progress -  67%]
Lint Stage-4  50% complete [Total Progress -  70%]
Lint Stage-4  75% complete [Total Progress -  72%]
Lint Stage-4 100% complete [Total Progress -  75%]

Lint Stage 5 of 5 - Post Design Synthesis (31 checks)
------------------------------------------------------
Lint Stage-5  23% complete [Total Progress -  88%]
Lint Stage-5  45% complete [Total Progress -  91%]
Lint Stage-5  68% complete [Total Progress -  95%]
Lint Stage-5  90% complete [Total Progress -  98%]
Lint Stage-5 100% complete [Total Progress - 100%]

Lint Checking Completed
##Time Taken (Synthesis) = 2420.000000 ticks = 2.420000 secs

End of log Sun Sep  7 15:58:50 2025


# Reading design database from E:/Projects/Verilog/Projects/APB_UART/QUESTA_LINT/qcache/LINT/CACHE...completed (0.002 (s)).
End of log Sun Sep  7 15:58:52 2025


# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021

log created Sun Sep  7 15:58:52 2025 by Rami on DESKTOP-HQDS37Q


Questa Debug flags:
 4300:  lint_gui_mode        (Default False)


## Applying Lint Waivers...
Final Process Statistics: Max memory 277MB, CPU time 17s, Total time 19s
End of log Sun Sep  7 15:58:56 2025


Result Summary
-----------------------------------------------------------
Error (4)
-----------------------------------------------------------
  assign_width_overflow                   :1
  empty_block                             :1
  multi_driven_signal                     :2

-----------------------------------------------------------
Warning (10)
-----------------------------------------------------------
  always_has_inconsistent_async_control   :2
  bus_bits_not_read                       :5
  always_signal_assign_large              :3

-----------------------------------------------------------
Info (16)
-----------------------------------------------------------
  fsm_without_one_hot_encoding            :3
  if_else_if_can_be_case                  :1
  parameter_name_duplicate                :6
  reserved_keyword                        :4
  unloaded_input_port                     :1
  comment_not_in_english                  :1

-----------------------------------------------------------
Resolved (0)
-----------------------------------------------------------

# Generating Debug Information...

=================================================================
To view results in batch
  E:/Projects/Verilog/Projects/APB_UART/QUESTA_LINT/lint.rpt

To view results in GUI (Beta Version) 
  qverify E:/Projects/Verilog/Projects/APB_UART/QUESTA_LINT/lint.db
=================================================================
