<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ddr_T_main_Scheduler_DdrConf</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ddr_T_main_Scheduler_DdrConf</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html">Component : ALT_NOC_MPU_DDR_T_SCHED</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>ddr configuration definition.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a> </td></tr>
<tr>
<td align="left">[31:5] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : DDRCONF </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp70352b6b541d9e0675b6aa44900bff2e"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF"></a></p>
<p>Selector of predefined ddrConf configuration</p>
<p><b>Field Enumeration Values:</b></p>
<p>Enum | Value | Description :----------------------------------------------------------------------------------------------------------------&mdash;|:---&mdash;|:---------&mdash; <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gab79b12aae250b369b8b9695d60d67a33">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R12_B3_C10</a> | 0x00 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gaeff323b7068dd9ded2e34a4aba9ec436">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R13_B3_C10</a> | 0x01 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga5d5d0f1cb72c366fd44b0780a47179c0">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R14_B3_C10</a> | 0x02 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga916263db0f91717737035264293a982d">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R15_B3_C10</a> | 0x03 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gac75fd5faa7b2b345cf63a9bafa21f38f">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R16_B3_C10</a> | 0x04 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gabf89aa14f0ed6780c06f681a53c678a1">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R17_B3_C10</a> | 0x05 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gae2782b99ccade326b3efac68bc378f2d">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R14_B3_C11</a> | 0x06 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga9dbcf8769cafc31b850cba3bebf7456c">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R15_B3_C11</a> | 0x07 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga4fd0503da5a5b68fa9478b05a22c9f6c">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R16_B3_C11</a> | 0x08 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gac3a8fc5f37f80879a233a65659ef134b">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R15_B3_C12</a> | 0x09 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga7b70fc0653a9725cbef00b6dd9da334f">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R14_B4_C10</a> | 0x0A | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga8186a5a40790097365b7d95eea1fbbc0">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R15_B4_C10</a> | 0x0B | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga326b589af67e2509e1206b2cdeb0ffc6">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R16_B4_C10</a> | 0x0C | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gafe7f4e2b08e22f64b96fb5ab3b49fe67">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R17_B4_C10</a> | 0x0D | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gaf8bc9400950fa6e16a7869e60713b96c">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R12_C10</a> | 0x0E | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga4525963f8539e87bbdafcbb569a03d40">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R13_C10</a> | 0x0F | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga3ee8314e43023f65bc1b84534473ff5c">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R14_C10</a> | 0x10 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga051b1d31ad9b58814eb72210668fbbff">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R15_C10</a> | 0x11 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga0c3f6a571e6ef256e253779362ca441c">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R16_C10</a> | 0x12 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga4c8e590c2673e2203894d6799fc38231">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R17_C10</a> | 0x13 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga60c98216377885bca03ae1c73f3bff30">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R14_C11</a> | 0x14 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga2304569995e41f12ca3e754ac6d101ec">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R15_C11</a> | 0x15 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga8a44a872b95f923456c8cbb0d9c6bc31">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R16_C11</a> | 0x16 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga11b7a0d2bdb6bb32b231757af19e12c3">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R15_C12</a> | 0x17 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gaeb305fdfa7a9dc7068670652e3799d50">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B4_R14_C10</a> | 0x18 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gaf931665894b1962a2f24bea28c0b52da">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B4_R15_C10</a> | 0x19 | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga43671ffed478fb3adaa595a8dc1039f5">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B4_R16_C10</a> | 0x1A | <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga1718c58706e3a579dfe09dfcbe9e7538">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B4_R17_C10</a> | 0x1B |</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab79b12aae250b369b8b9695d60d67a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gab79b12aae250b369b8b9695d60d67a33">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R12_B3_C10</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:gab79b12aae250b369b8b9695d60d67a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff323b7068dd9ded2e34a4aba9ec436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gaeff323b7068dd9ded2e34a4aba9ec436">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R13_B3_C10</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:gaeff323b7068dd9ded2e34a4aba9ec436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5d0f1cb72c366fd44b0780a47179c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga5d5d0f1cb72c366fd44b0780a47179c0">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R14_B3_C10</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:ga5d5d0f1cb72c366fd44b0780a47179c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916263db0f91717737035264293a982d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga916263db0f91717737035264293a982d">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R15_B3_C10</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:ga916263db0f91717737035264293a982d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75fd5faa7b2b345cf63a9bafa21f38f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gac75fd5faa7b2b345cf63a9bafa21f38f">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R16_B3_C10</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:gac75fd5faa7b2b345cf63a9bafa21f38f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf89aa14f0ed6780c06f681a53c678a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gabf89aa14f0ed6780c06f681a53c678a1">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R17_B3_C10</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="separator:gabf89aa14f0ed6780c06f681a53c678a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2782b99ccade326b3efac68bc378f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gae2782b99ccade326b3efac68bc378f2d">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R14_B3_C11</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="separator:gae2782b99ccade326b3efac68bc378f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbcf8769cafc31b850cba3bebf7456c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga9dbcf8769cafc31b850cba3bebf7456c">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R15_B3_C11</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="separator:ga9dbcf8769cafc31b850cba3bebf7456c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd0503da5a5b68fa9478b05a22c9f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga4fd0503da5a5b68fa9478b05a22c9f6c">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R16_B3_C11</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ga4fd0503da5a5b68fa9478b05a22c9f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a8fc5f37f80879a233a65659ef134b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gac3a8fc5f37f80879a233a65659ef134b">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R15_B3_C12</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="separator:gac3a8fc5f37f80879a233a65659ef134b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b70fc0653a9725cbef00b6dd9da334f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga7b70fc0653a9725cbef00b6dd9da334f">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R14_B4_C10</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="separator:ga7b70fc0653a9725cbef00b6dd9da334f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8186a5a40790097365b7d95eea1fbbc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga8186a5a40790097365b7d95eea1fbbc0">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R15_B4_C10</a>&#160;&#160;&#160;0x0B</td></tr>
<tr class="separator:ga8186a5a40790097365b7d95eea1fbbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326b589af67e2509e1206b2cdeb0ffc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga326b589af67e2509e1206b2cdeb0ffc6">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R16_B4_C10</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="separator:ga326b589af67e2509e1206b2cdeb0ffc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7f4e2b08e22f64b96fb5ab3b49fe67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gafe7f4e2b08e22f64b96fb5ab3b49fe67">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R17_B4_C10</a>&#160;&#160;&#160;0x0D</td></tr>
<tr class="separator:gafe7f4e2b08e22f64b96fb5ab3b49fe67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8bc9400950fa6e16a7869e60713b96c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gaf8bc9400950fa6e16a7869e60713b96c">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R12_C10</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="separator:gaf8bc9400950fa6e16a7869e60713b96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4525963f8539e87bbdafcbb569a03d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga4525963f8539e87bbdafcbb569a03d40">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R13_C10</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="separator:ga4525963f8539e87bbdafcbb569a03d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee8314e43023f65bc1b84534473ff5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga3ee8314e43023f65bc1b84534473ff5c">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R14_C10</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga3ee8314e43023f65bc1b84534473ff5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga051b1d31ad9b58814eb72210668fbbff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga051b1d31ad9b58814eb72210668fbbff">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R15_C10</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:ga051b1d31ad9b58814eb72210668fbbff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c3f6a571e6ef256e253779362ca441c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga0c3f6a571e6ef256e253779362ca441c">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R16_C10</a>&#160;&#160;&#160;0x12</td></tr>
<tr class="separator:ga0c3f6a571e6ef256e253779362ca441c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c8e590c2673e2203894d6799fc38231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga4c8e590c2673e2203894d6799fc38231">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R17_C10</a>&#160;&#160;&#160;0x13</td></tr>
<tr class="separator:ga4c8e590c2673e2203894d6799fc38231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60c98216377885bca03ae1c73f3bff30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga60c98216377885bca03ae1c73f3bff30">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R14_C11</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="separator:ga60c98216377885bca03ae1c73f3bff30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2304569995e41f12ca3e754ac6d101ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga2304569995e41f12ca3e754ac6d101ec">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R15_C11</a>&#160;&#160;&#160;0x15</td></tr>
<tr class="separator:ga2304569995e41f12ca3e754ac6d101ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a44a872b95f923456c8cbb0d9c6bc31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga8a44a872b95f923456c8cbb0d9c6bc31">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R16_C11</a>&#160;&#160;&#160;0x16</td></tr>
<tr class="separator:ga8a44a872b95f923456c8cbb0d9c6bc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11b7a0d2bdb6bb32b231757af19e12c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga11b7a0d2bdb6bb32b231757af19e12c3">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R15_C12</a>&#160;&#160;&#160;0x17</td></tr>
<tr class="separator:ga11b7a0d2bdb6bb32b231757af19e12c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb305fdfa7a9dc7068670652e3799d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gaeb305fdfa7a9dc7068670652e3799d50">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B4_R14_C10</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:gaeb305fdfa7a9dc7068670652e3799d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf931665894b1962a2f24bea28c0b52da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gaf931665894b1962a2f24bea28c0b52da">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B4_R15_C10</a>&#160;&#160;&#160;0x19</td></tr>
<tr class="separator:gaf931665894b1962a2f24bea28c0b52da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43671ffed478fb3adaa595a8dc1039f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga43671ffed478fb3adaa595a8dc1039f5">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B4_R16_C10</a>&#160;&#160;&#160;0x1A</td></tr>
<tr class="separator:ga43671ffed478fb3adaa595a8dc1039f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1718c58706e3a579dfe09dfcbe9e7538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga1718c58706e3a579dfe09dfcbe9e7538">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B4_R17_C10</a>&#160;&#160;&#160;0x1B</td></tr>
<tr class="separator:ga1718c58706e3a579dfe09dfcbe9e7538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab576dda24fe6368eb7ab7a831ddd041d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gab576dda24fe6368eb7ab7a831ddd041d">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab576dda24fe6368eb7ab7a831ddd041d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692fb940bb9e48e8613d53ee60deadf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga692fb940bb9e48e8613d53ee60deadf5">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga692fb940bb9e48e8613d53ee60deadf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94729664300f3b31c30340da86ebe0ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga94729664300f3b31c30340da86ebe0ae">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga94729664300f3b31c30340da86ebe0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb01553c89e00e698adce6a3997a5897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gafb01553c89e00e698adce6a3997a5897">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:gafb01553c89e00e698adce6a3997a5897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90285f8249c2728c61ede328a2452c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga90285f8249c2728c61ede328a2452c95">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga90285f8249c2728c61ede328a2452c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011c22edcf15c59fae0838ca05b2b663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga011c22edcf15c59fae0838ca05b2b663">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga011c22edcf15c59fae0838ca05b2b663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa108d6c4700311af55a2e2a8b2205abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gaa108d6c4700311af55a2e2a8b2205abb">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:gaa108d6c4700311af55a2e2a8b2205abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86770fbae0b57b3457e8f0186048ce93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga86770fbae0b57b3457e8f0186048ce93">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga86770fbae0b57b3457e8f0186048ce93"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f__s">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0eae4feae4e115e15051c56b9d8cff85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga0eae4feae4e115e15051c56b9d8cff85">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga0eae4feae4e115e15051c56b9d8cff85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffc001546dc0ad3da6ebb0d1261f860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga0ffc001546dc0ad3da6ebb0d1261f860">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_OFST</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga0ffc001546dc0ad3da6ebb0d1261f860"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga4f5a6601c02c2cee0bd195745711df72"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f__s">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga4f5a6601c02c2cee0bd195745711df72">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_t</a></td></tr>
<tr class="separator:ga4f5a6601c02c2cee0bd195745711df72"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f__s" id="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaf2722cf46a447c9086a6436b0034519"></a>uint32_t</td>
<td class="fieldname">
DDRCONF: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a781043b3573852ae033573dded070c2b"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 27</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gab79b12aae250b369b8b9695d60d67a33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R12_B3_C10&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>All types </p>

</div>
</div>
<a class="anchor" id="gaeff323b7068dd9ded2e34a4aba9ec436"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R13_B3_C10&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>All types </p>

</div>
</div>
<a class="anchor" id="ga5d5d0f1cb72c366fd44b0780a47179c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R14_B3_C10&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>All types </p>

</div>
</div>
<a class="anchor" id="ga916263db0f91717737035264293a982d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R15_B3_C10&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>All types </p>

</div>
</div>
<a class="anchor" id="gac75fd5faa7b2b345cf63a9bafa21f38f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R16_B3_C10&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>All types </p>

</div>
</div>
<a class="anchor" id="gabf89aa14f0ed6780c06f681a53c678a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R17_B3_C10&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>All types </p>

</div>
</div>
<a class="anchor" id="gae2782b99ccade326b3efac68bc378f2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R14_B3_C11&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>LPDDR x16 </p>

</div>
</div>
<a class="anchor" id="ga9dbcf8769cafc31b850cba3bebf7456c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R15_B3_C11&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>LPDDR x16/x32 </p>

</div>
</div>
<a class="anchor" id="ga4fd0503da5a5b68fa9478b05a22c9f6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R16_B3_C11&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>DDR3 8Gb </p>

</div>
</div>
<a class="anchor" id="gac3a8fc5f37f80879a233a65659ef134b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R15_B3_C12&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>LPDDR3 16Gb x16 only </p>

</div>
</div>
<a class="anchor" id="ga7b70fc0653a9725cbef00b6dd9da334f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R14_B4_C10&#160;&#160;&#160;0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>DDR4 only </p>

</div>
</div>
<a class="anchor" id="ga8186a5a40790097365b7d95eea1fbbc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R15_B4_C10&#160;&#160;&#160;0x0B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>DDR4 only </p>

</div>
</div>
<a class="anchor" id="ga326b589af67e2509e1206b2cdeb0ffc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R16_B4_C10&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>DDR4 only </p>

</div>
</div>
<a class="anchor" id="gafe7f4e2b08e22f64b96fb5ab3b49fe67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R17_B4_C10&#160;&#160;&#160;0x0D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>DDR4 only </p>

</div>
</div>
<a class="anchor" id="gaf8bc9400950fa6e16a7869e60713b96c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R12_C10&#160;&#160;&#160;0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>Min DDR3 512Mbit x16 </p>

</div>
</div>
<a class="anchor" id="ga4525963f8539e87bbdafcbb569a03d40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R13_C10&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>DDR3 512Mb x8 or 1Gb x16 </p>

</div>
</div>
<a class="anchor" id="ga3ee8314e43023f65bc1b84534473ff5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R14_C10&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>Min DDR4 1Gb x8 or DDR3 1Gb x8 or 2Gb x16 </p>

</div>
</div>
<a class="anchor" id="ga051b1d31ad9b58814eb72210668fbbff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R15_C10&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>DDR3 2Gb x8 &amp; 4Gb x16 or LPDDR3 8Gb x32 </p>

</div>
</div>
<a class="anchor" id="ga0c3f6a571e6ef256e253779362ca441c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R16_C10&#160;&#160;&#160;0x12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>DDR3 4Gb x8 &amp; 8Gb x16 </p>

</div>
</div>
<a class="anchor" id="ga4c8e590c2673e2203894d6799fc38231"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R17_C10&#160;&#160;&#160;0x13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>DDR4 16Gb x16 </p>

</div>
</div>
<a class="anchor" id="ga60c98216377885bca03ae1c73f3bff30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R14_C11&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>LPDDR3 4Gb x16 </p>

</div>
</div>
<a class="anchor" id="ga2304569995e41f12ca3e754ac6d101ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R15_C11&#160;&#160;&#160;0x15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>LPDDR3 8Gb x16 or 16Gb x32 </p>

</div>
</div>
<a class="anchor" id="ga8a44a872b95f923456c8cbb0d9c6bc31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R16_C11&#160;&#160;&#160;0x16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>DDR3 8Gb x8 </p>

</div>
</div>
<a class="anchor" id="ga11b7a0d2bdb6bb32b231757af19e12c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R15_C12&#160;&#160;&#160;0x17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>LPDDR3 16Gb x16 only </p>

</div>
</div>
<a class="anchor" id="gaeb305fdfa7a9dc7068670652e3799d50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B4_R14_C10&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>DDR4 2Gb x8 </p>

</div>
</div>
<a class="anchor" id="gaf931665894b1962a2f24bea28c0b52da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B4_R15_C10&#160;&#160;&#160;0x19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>DDR4 4Gb x8 </p>

</div>
</div>
<a class="anchor" id="ga43671ffed478fb3adaa595a8dc1039f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B4_R16_C10&#160;&#160;&#160;0x1A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>DDR4 8Gb x8 </p>

</div>
</div>
<a class="anchor" id="ga1718c58706e3a579dfe09dfcbe9e7538"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B4_R17_C10&#160;&#160;&#160;0x1B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a></p>
<p>DDR4 16Gb x8 </p>

</div>
</div>
<a class="anchor" id="gab576dda24fe6368eb7ab7a831ddd041d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga692fb940bb9e48e8613d53ee60deadf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga94729664300f3b31c30340da86ebe0ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb01553c89e00e698adce6a3997a5897"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga90285f8249c2728c61ede328a2452c95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga011c22edcf15c59fae0838ca05b2b663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa108d6c4700311af55a2e2a8b2205abb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga86770fbae0b57b3457e8f0186048ce93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0eae4feae4e115e15051c56b9d8cff85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF</a> register. </p>

</div>
</div>
<a class="anchor" id="ga0ffc001546dc0ad3da6ebb0d1261f860"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_OFST&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga4f5a6601c02c2cee0bd195745711df72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f__s">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_s</a> <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga4f5a6601c02c2cee0bd195745711df72">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:45 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
