[2025-09-17 09:42:07] START suite=qualcomm_srv trace=srv709_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv709_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2569413 heartbeat IPC: 3.892 cumulative IPC: 3.892 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4991862 heartbeat IPC: 4.128 cumulative IPC: 4.007 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4991862 cumulative IPC: 4.007 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4991862 cumulative IPC: 4.007 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13063582 heartbeat IPC: 1.239 cumulative IPC: 1.239 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21187618 heartbeat IPC: 1.231 cumulative IPC: 1.235 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29327088 heartbeat IPC: 1.229 cumulative IPC: 1.233 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 37450768 heartbeat IPC: 1.231 cumulative IPC: 1.232 (Simulation time: 00 hr 05 min 34 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 45604092 heartbeat IPC: 1.226 cumulative IPC: 1.231 (Simulation time: 00 hr 06 min 36 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 53755537 heartbeat IPC: 1.227 cumulative IPC: 1.23 (Simulation time: 00 hr 07 min 38 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv709_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 61903997 heartbeat IPC: 1.227 cumulative IPC: 1.23 (Simulation time: 00 hr 08 min 45 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 70076339 heartbeat IPC: 1.224 cumulative IPC: 1.229 (Simulation time: 00 hr 09 min 52 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 78255671 heartbeat IPC: 1.223 cumulative IPC: 1.228 (Simulation time: 00 hr 10 min 52 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 81439219 cumulative IPC: 1.228 (Simulation time: 00 hr 11 min 52 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 81439219 cumulative IPC: 1.228 (Simulation time: 00 hr 11 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv709_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.228 instructions: 100000002 cycles: 81439219
CPU 0 Branch Prediction Accuracy: 92.42% MPKI: 13.45 Average ROB Occupancy at Mispredict: 30.24
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08515
BRANCH_INDIRECT: 0.3687
BRANCH_CONDITIONAL: 11.63
BRANCH_DIRECT_CALL: 0.4203
BRANCH_INDIRECT_CALL: 0.5438
BRANCH_RETURN: 0.4052


====Backend Stall Breakdown====
ROB_STALL: 17768
LQ_STALL: 0
SQ_STALL: 39992


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 6.173732

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 17768

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 2878

cpu0->cpu0_STLB TOTAL        ACCESS:    2123162 HIT:    2122420 MISS:        742 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2123162 HIT:    2122420 MISS:        742 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 116.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9458882 HIT:    8936938 MISS:     521944 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7731219 HIT:    7271337 MISS:     459882 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580982 HIT:     528647 MISS:      52335 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1145363 HIT:    1136353 MISS:       9010 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1318 HIT:        601 MISS:        717 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.66 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15847378 HIT:    7718858 MISS:    8128520 MSHR_MERGE:    2024805
cpu0->cpu0_L1I LOAD         ACCESS:   15847378 HIT:    7718858 MISS:    8128520 MSHR_MERGE:    2024805
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.8 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30561816 HIT:   26705531 MISS:    3856285 MSHR_MERGE:    1646479
cpu0->cpu0_L1D LOAD         ACCESS:   16692797 HIT:   14591784 MISS:    2101013 MSHR_MERGE:     473509
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13867526 HIT:   12113613 MISS:    1753913 MSHR_MERGE:    1172929
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1493 HIT:        134 MISS:       1359 MSHR_MERGE:         41
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.37 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13003246 HIT:   10726337 MISS:    2276909 MSHR_MERGE:    1146433
cpu0->cpu0_ITLB LOAD         ACCESS:   13003246 HIT:   10726337 MISS:    2276909 MSHR_MERGE:    1146433
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.022 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29051545 HIT:   27738928 MISS:    1312617 MSHR_MERGE:     319930
cpu0->cpu0_DTLB LOAD         ACCESS:   29051545 HIT:   27738928 MISS:    1312617 MSHR_MERGE:     319930
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.08 cycles
cpu0->LLC TOTAL        ACCESS:     604157 HIT:     594112 MISS:      10045 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     459882 HIT:     450078 MISS:       9804 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      52335 HIT:      52333 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      91223 HIT:      91218 MISS:          5 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        717 HIT:        483 MISS:        234 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         11
  ROW_BUFFER_MISS:      10029
  AVG DBUS CONGESTED CYCLE: 2.994
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         11
  FULL:          0
Channel 0 REFRESHES ISSUED:       6787

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       544666       542072        48372          651
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7           92           23           15
  STLB miss resolved @ L2C                0           70          401          182           37
  STLB miss resolved @ LLC                0           11          285          258           41
  STLB miss resolved @ MEM                0            0           82          106          101

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             201391        47582      1580565        85026           31
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            6            2            6
  STLB miss resolved @ L2C                0            1           18            1            0
  STLB miss resolved @ LLC                0            7           18           14            2
  STLB miss resolved @ MEM                0            0            8           16           32
[2025-09-17 09:54:00] END   suite=qualcomm_srv trace=srv709_ap (rc=0)
