Efinity Synthesis report for project periplex_design_4
Version: 2023.2.307
Generated at: May 02, 2024 12:50:31
Copyright (C) 2013 - 2023  All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : test_module

### ### File List (begin) ### ### ###
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uart_ctrl.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\dt_ctrl.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\dt_top.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uart_phy.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uartpacketizer.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\periplex.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\periplex.vh
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\pp_decoder.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\test_module.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uart_tx.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uart_grp_ctrl.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uart_peripheral.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\test_uart_rx.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uart_rx.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\rd_req_arb.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\pp_encoder.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\test_tx_ctrl.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\test_uart_tx.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\GPIO_ctrl.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\GPIO_phy.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\GPIO_grp_ctrl.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\GPIO_PERIPHERAL.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\ip\dt_fifo\dt_fifo.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\ip\uart_fifo\uart_fifo.v
C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\ip\pp_wr_fifo\pp_wr_fifo.v
### ### File List (end) ### ### ###

"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\ip\pp_wr_fifo\pp_wr_fifo.v:715)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\ip\dt_fifo\dt_fifo.v:719)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\ip\uart_fifo\uart_fifo.v:719)

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 161
Total number of FFs with enable signals: 2658
CE signal <test_uartrx/n511>, number of controlling flip flops: 1
CE signal <ceg_net63>, number of controlling flip flops: 11
CE signal <ceg_net1645>, number of controlling flip flops: 1
CE signal <ceg_net1424>, number of controlling flip flops: 3
CE signal <test_uartrx/n485>, number of controlling flip flops: 1
CE signal <test_uartrx/n487>, number of controlling flip flops: 1
CE signal <test_uartrx/n489>, number of controlling flip flops: 1
CE signal <test_uartrx/n499>, number of controlling flip flops: 1
CE signal <test_uartrx/n502>, number of controlling flip flops: 1
CE signal <test_uartrx/n503>, number of controlling flip flops: 1
CE signal <test_uartrx/n508>, number of controlling flip flops: 1
CE signal <ceg_net1426>, number of controlling flip flops: 2
CE signal <test_uartpacket/state[0]>, number of controlling flip flops: 49
CE signal <ceg_net106>, number of controlling flip flops: 3
CE signal <ceg_net220>, number of controlling flip flops: 48
CE signal <test_ppd_fifo/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <test_ppd_fifo/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <hold>, number of controlling flip flops: 9
CE signal <ceg_net1484>, number of controlling flip flops: 1
CE signal <ceg_net1492>, number of controlling flip flops: 1
CE signal <ceg_net1529>, number of controlling flip flops: 1
CE signal <ceg_net1649>, number of controlling flip flops: 1
CE signal <ceg_net1512>, number of controlling flip flops: 1
CE signal <w_f_empty>, number of controlling flip flops: 1
CE signal <ceg_net1534>, number of controlling flip flops: 1
CE signal <pp/ppd1/n133>, number of controlling flip flops: 5
CE signal <pp/w_cfg>, number of controlling flip flops: 1206
CE signal <pp/uart_grp/n24040>, number of controlling flip flops: 32
CE signal <pp/uart_grp/n20413>, number of controlling flip flops: 4
CE signal <pp/uart_grp/n22092>, number of controlling flip flops: 1
CE signal <pp/uart_grp/equal_11474/n5>, number of controlling flip flops: 3
CE signal <pp/uart_grp/n24152>, number of controlling flip flops: 32
CE signal <pp/uart_grp/n24216>, number of controlling flip flops: 32
CE signal <pp/GPIO_grp/n10127>, number of controlling flip flops: 24
CE signal <pp/w_gpio_rd_f_empty[0]>, number of controlling flip flops: 4
CE signal <pp/GPIO_grp/n9016>, number of controlling flip flops: 1
CE signal <pp/GPIO_grp/equal_4068/n5>, number of controlling flip flops: 2
CE signal <pp/UART_PERIPHERAL[0].uart/dt_module/dt_fifo_51/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 9
CE signal <pp/UART_PERIPHERAL[0].uart/dt_module/dt_fifo_51/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 9
CE signal <pp/UART_PERIPHERAL[0].uart/dt_module/dt_ctrl/n446>, number of controlling flip flops: 12
CE signal <ceg_net563>, number of controlling flip flops: 2
CE signal <pp/UART_PERIPHERAL[0].uart/dt_module/dt_ctrl/n460>, number of controlling flip flops: 51
CE signal <ceg_net567>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[0].uart/uart/uart_wr_fifo/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <pp/UART_PERIPHERAL[0].uart/uart/uart_wr_fifo/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <ceg_net580>, number of controlling flip flops: 9
CE signal <ceg_net578>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[0].uart/uart/uarttx/r_SM_Main[2]>, number of controlling flip flops: 33
CE signal <ceg_net1651>, number of controlling flip flops: 1
CE signal <ceg_net1544>, number of controlling flip flops: 3
CE signal <pp/UART_PERIPHERAL[0].uart/uart/uarttx/n1067>, number of controlling flip flops: 32
CE signal <pp/UART_PERIPHERAL[0].uart/uart/uarttx/n1483>, number of controlling flip flops: 8
CE signal <pp/UART_PERIPHERAL[0].uart/uart/uartrx/n1479>, number of controlling flip flops: 1
CE signal <ceg_net804>, number of controlling flip flops: 32
CE signal <ceg_net1653>, number of controlling flip flops: 1
CE signal <ceg_net1552>, number of controlling flip flops: 3
CE signal <pp/UART_PERIPHERAL[0].uart/uart/uartrx/n1142>, number of controlling flip flops: 32
CE signal <pp/UART_PERIPHERAL[0].uart/uart/uartrx/n1456>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[0].uart/uart/uartrx/n1461>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[0].uart/uart/uartrx/n1462>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[0].uart/uart/uartrx/n1465>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[0].uart/uart/uartrx/n1470>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[0].uart/uart/uartrx/n1473>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[0].uart/uart/uartrx/n1476>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[0].uart/uart/uart_rd_fifo/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <pp/UART_PERIPHERAL[0].uart/uart/uart_rd_fifo/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <pp/UART_PERIPHERAL[1].uart/dt_module/dt_fifo_51/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 9
CE signal <pp/UART_PERIPHERAL[1].uart/dt_module/dt_fifo_51/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 9
CE signal <pp/UART_PERIPHERAL[1].uart/dt_module/dt_ctrl/n446>, number of controlling flip flops: 12
CE signal <ceg_net821>, number of controlling flip flops: 2
CE signal <pp/UART_PERIPHERAL[1].uart/dt_module/dt_ctrl/n460>, number of controlling flip flops: 51
CE signal <ceg_net825>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[1].uart/uart/uart_wr_fifo/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <pp/UART_PERIPHERAL[1].uart/uart/uart_wr_fifo/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <ceg_net838>, number of controlling flip flops: 9
CE signal <ceg_net836>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[1].uart/uart/uarttx/r_SM_Main[2]>, number of controlling flip flops: 33
CE signal <ceg_net1655>, number of controlling flip flops: 1
CE signal <ceg_net1562>, number of controlling flip flops: 3
CE signal <pp/UART_PERIPHERAL[1].uart/uart/uarttx/n1067>, number of controlling flip flops: 32
CE signal <pp/UART_PERIPHERAL[1].uart/uart/uarttx/n1483>, number of controlling flip flops: 8
CE signal <pp/UART_PERIPHERAL[1].uart/uart/uartrx/n1479>, number of controlling flip flops: 1
CE signal <ceg_net1062>, number of controlling flip flops: 32
CE signal <ceg_net1657>, number of controlling flip flops: 1
CE signal <ceg_net1570>, number of controlling flip flops: 3
CE signal <pp/UART_PERIPHERAL[1].uart/uart/uartrx/n1142>, number of controlling flip flops: 32
CE signal <pp/UART_PERIPHERAL[1].uart/uart/uartrx/n1458>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[1].uart/uart/uartrx/n1459>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[1].uart/uart/uartrx/n1462>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[1].uart/uart/uartrx/n1465>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[1].uart/uart/uartrx/n1470>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[1].uart/uart/uartrx/n1473>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[1].uart/uart/uartrx/n1474>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[1].uart/uart/uart_rd_fifo/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <pp/UART_PERIPHERAL[1].uart/uart/uart_rd_fifo/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <pp/UART_PERIPHERAL[2].uart/dt_module/dt_fifo_51/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 9
CE signal <pp/UART_PERIPHERAL[2].uart/dt_module/dt_fifo_51/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 9
CE signal <pp/UART_PERIPHERAL[2].uart/dt_module/dt_ctrl/n446>, number of controlling flip flops: 12
CE signal <ceg_net1079>, number of controlling flip flops: 2
CE signal <pp/UART_PERIPHERAL[2].uart/dt_module/dt_ctrl/n460>, number of controlling flip flops: 51
CE signal <ceg_net1083>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[2].uart/uart/uart_wr_fifo/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <pp/UART_PERIPHERAL[2].uart/uart/uart_wr_fifo/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <ceg_net1096>, number of controlling flip flops: 9
CE signal <ceg_net1094>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[2].uart/uart/uarttx/r_SM_Main[2]>, number of controlling flip flops: 33
CE signal <ceg_net1659>, number of controlling flip flops: 1
CE signal <ceg_net1580>, number of controlling flip flops: 3
CE signal <pp/UART_PERIPHERAL[2].uart/uart/uarttx/n1067>, number of controlling flip flops: 32
CE signal <pp/UART_PERIPHERAL[2].uart/uart/uarttx/n1483>, number of controlling flip flops: 8
CE signal <pp/UART_PERIPHERAL[2].uart/uart/uartrx/n1479>, number of controlling flip flops: 1
CE signal <ceg_net1320>, number of controlling flip flops: 32
CE signal <ceg_net1661>, number of controlling flip flops: 1
CE signal <ceg_net1588>, number of controlling flip flops: 3
CE signal <pp/UART_PERIPHERAL[2].uart/uart/uartrx/n1142>, number of controlling flip flops: 32
CE signal <pp/UART_PERIPHERAL[2].uart/uart/uartrx/n1456>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[2].uart/uart/uartrx/n1459>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[2].uart/uart/uartrx/n1462>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[2].uart/uart/uartrx/n1467>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[2].uart/uart/uartrx/n1470>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[2].uart/uart/uartrx/n1473>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[2].uart/uart/uartrx/n1476>, number of controlling flip flops: 1
CE signal <pp/UART_PERIPHERAL[2].uart/uart/uart_rd_fifo/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <pp/UART_PERIPHERAL[2].uart/uart/uart_rd_fifo/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 9
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 9
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_ctrl/n446>, number of controlling flip flops: 12
CE signal <ceg_net1337>, number of controlling flip flops: 2
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_ctrl/n460>, number of controlling flip flops: 51
CE signal <ceg_net1341>, number of controlling flip flops: 1
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_write_ctrl/equal_39/n5>, number of controlling flip flops: 8
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_write_ctrl/equal_40/n5>, number of controlling flip flops: 8
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_write_ctrl/n794>, number of controlling flip flops: 1
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_write_ctrl/n792>, number of controlling flip flops: 1
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_write_ctrl/n790>, number of controlling flip flops: 1
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_write_ctrl/n788>, number of controlling flip flops: 1
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_write_ctrl/n786>, number of controlling flip flops: 1
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_write_ctrl/n784>, number of controlling flip flops: 1
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_write_ctrl/n782>, number of controlling flip flops: 1
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_write_ctrl/n780>, number of controlling flip flops: 1
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <ceg_net1591>, number of controlling flip flops: 1
CE signal <ceg_net1351>, number of controlling flip flops: 2
CE signal <n2295>, number of controlling flip flops: 2
CE signal <pp/ppe1/n448>, number of controlling flip flops: 1
CE signal <pp/ppe1/n604>, number of controlling flip flops: 29
CE signal <test_ppe_fifo/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <test_ppe_fifo/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <ceg_net1610>, number of controlling flip flops: 4
CE signal <ceg_net1361>, number of controlling flip flops: 3
CE signal <ceg_net1631>, number of controlling flip flops: 8
CE signal <test_txctrl/n730>, number of controlling flip flops: 48
CE signal <ceg_net1368>, number of controlling flip flops: 1
CE signal <ceg_net1601>, number of controlling flip flops: 1
CE signal <test_uarttx/r_SM_Main[2]>, number of controlling flip flops: 10
CE signal <ceg_net1664>, number of controlling flip flops: 1
CE signal <ceg_net1643>, number of controlling flip flops: 3
CE signal <test_uarttx/n501>, number of controlling flip flops: 8
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 45
Total number of FFs with set/reset signals: 763
SR signal <test_uartrx/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <test_uartrx/n481>, number of controlling flip flops: 1
SR signal <test_ppd_fifo/rst_busy>, number of controlling flip flops: 20
SR signal <pp/ppd1/n7>, number of controlling flip flops: 1
SR signal <pp/uart_grp/flag_int_done>, number of controlling flip flops: 1
SR signal <pp/GPIO_grp/flag_int_done>, number of controlling flip flops: 1
SR signal <pp/UART_PERIPHERAL[0].uart/dt_module/dt_fifo_51/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 27
SR signal <pp/UART_PERIPHERAL[0].uart/dt_module/dt_fifo_51/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 27
SR signal <pp/UART_PERIPHERAL[0].uart/uart/uart_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 30
SR signal <pp/UART_PERIPHERAL[0].uart/uart/uart_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 30
SR signal <pp/UART_PERIPHERAL[1].uart/uart/uart_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 30
SR signal <pp/UART_PERIPHERAL[0].uart/uart/uarttx/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <pp/UART_PERIPHERAL[0].uart/uart/uarttx/n1465>, number of controlling flip flops: 1
SR signal <pp/UART_PERIPHERAL[0].uart/uart/uartrx/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <pp/UART_PERIPHERAL[0].uart/uart/uartrx/n1439>, number of controlling flip flops: 1
SR signal <pp/UART_PERIPHERAL[0].uart/uart/uart_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 30
SR signal <pp/UART_PERIPHERAL[0].uart/uart/uart_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 30
SR signal <pp/UART_PERIPHERAL[1].uart/dt_module/dt_fifo_51/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 27
SR signal <pp/UART_PERIPHERAL[1].uart/dt_module/dt_fifo_51/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 27
SR signal <pp/UART_PERIPHERAL[1].uart/uart/uart_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 30
SR signal <pp/UART_PERIPHERAL[1].uart/uart/uarttx/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <pp/UART_PERIPHERAL[1].uart/uart/uarttx/n1465>, number of controlling flip flops: 1
SR signal <pp/UART_PERIPHERAL[1].uart/uart/uartrx/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <pp/UART_PERIPHERAL[1].uart/uart/uartrx/n1439>, number of controlling flip flops: 1
SR signal <pp/UART_PERIPHERAL[1].uart/uart/uart_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 30
SR signal <pp/UART_PERIPHERAL[1].uart/uart/uart_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 30
SR signal <pp/UART_PERIPHERAL[2].uart/dt_module/dt_fifo_51/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 27
SR signal <pp/UART_PERIPHERAL[2].uart/dt_module/dt_fifo_51/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 27
SR signal <pp/UART_PERIPHERAL[2].uart/uart/uart_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 30
SR signal <pp/UART_PERIPHERAL[2].uart/uart/uart_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 30
SR signal <pp/UART_PERIPHERAL[2].uart/uart/uarttx/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <pp/UART_PERIPHERAL[2].uart/uart/uarttx/n1465>, number of controlling flip flops: 1
SR signal <pp/UART_PERIPHERAL[2].uart/uart/uartrx/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <pp/UART_PERIPHERAL[2].uart/uart/uartrx/n1439>, number of controlling flip flops: 1
SR signal <pp/UART_PERIPHERAL[2].uart/uart/uart_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 30
SR signal <pp/UART_PERIPHERAL[2].uart/uart/uart_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 30
SR signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 27
SR signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 27
SR signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 30
SR signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 30
SR signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 30
SR signal <pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 30
SR signal <test_ppe_fifo/rst_busy>, number of controlling flip flops: 20
SR signal <test_uarttx/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <test_uarttx/n483>, number of controlling flip flops: 1
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\rd_req_arb.v (72)" removed instance : pp/req_arb/i20
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\rd_req_arb.v (72)" representative instance : pp/req_arb/dff_21/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\GPIO_grp_ctrl.v (218)" removed instance : pp/GPIO_grp/dff_4092/i2
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\GPIO_grp_ctrl.v (218)" representative instance : pp/GPIO_grp/dff_4092/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\GPIO_grp_ctrl.v (108)" removed instance : pp/w_gpio_dt_fifo_data[29]~FF_brt_447_brt_1294
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\GPIO_grp_ctrl.v (108)" representative instance : pp/w_gpio_dt_fifo_data[36]~FF_brt_472_brt_1333
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uart_grp_ctrl.v (103)" removed instance : pp/w_uart_dt_fifo_data[139]~FF_brt_306_brt_1084
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uart_grp_ctrl.v (103)" representative instance : pp/w_uart_dt_fifo_data[141]~FF_brt_313_brt_1096
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uart_grp_ctrl.v (103)" removed instance : pp/w_uart_dt_fifo_data[138]~FF_brt_302_brt_1079
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uart_grp_ctrl.v (103)" representative instance : pp/w_uart_dt_fifo_data[141]~FF_brt_313_brt_1096
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uart_grp_ctrl.v (103)" removed instance : pp/w_uart_dt_fifo_data[131]~FF_brt_275_brt_1032
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uart_grp_ctrl.v (103)" representative instance : pp/w_uart_dt_fifo_data[141]~FF_brt_313_brt_1096
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uart_grp_ctrl.v (103)" removed instance : pp/w_uart_dt_fifo_data[128]~FF_brt_268_brt_1009
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\GPIO_grp_ctrl.v (108)" representative instance : pp/w_gpio_dt_fifo_data[0]~FF_brt_353_brt_1151
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uart_grp_ctrl.v (103)" removed instance : pp/w_uart_dt_fifo_data[98]~FF_brt_206_brt_901
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uart_grp_ctrl.v (103)" representative instance : pp/w_uart_dt_fifo_data[104]~FF_brt_227_brt_933
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\uart_grp_ctrl.v (103)" removed instance : pp/w_uart_dt_fifo_data[78]~FF_brt_143_brt_768
@ "C:\Users\Dell\Downloads\periplex_design_5_write_read (5)\periplex_design_5_write_read\periplex_design_5_write_read\design\GPIO_grp_ctrl.v (108)" representative instance : pp/w_gpio_dt_fifo_data[33]~FF_brt_463_brt_1317
FF Output: pp/uart_grp/r_grp_id[0](=0)
FF Output: pp/uart_grp/r_slv_sel[0](=0)
FF Output: pp/uart_grp/r_strobe[3](=0)
FF Output: pp/uart_grp/r_strobe[4](=0)
FF Output: pp/uart_grp/r_strobe[5](=0)
FF Output: pp/uart_grp/r_strobe[6](=0)
FF Output: pp/uart_grp/r_slv_sel[1](=0)
FF Output: pp/uart_grp/r_slv_sel[2](=0)
FF Output: pp/uart_grp/r_slv_sel[3](=0)
FF Output: pp/uart_grp/r_slv_sel[4](=0)
FF Output: pp/uart_grp/r_slv_sel[5](=0)
FF Output: pp/uart_grp/r_slv_sel[6](=0)
FF Output: pp/GPIO_grp/r_grp_id[0](=0)
FF Output: pp/GPIO_grp/r_strobe[1](=0)
FF Output: pp/GPIO_grp/r_strobe[2](=0)
FF Output: pp/GPIO_grp/r_strobe[3](=0)
FF Output: pp/GPIO_grp/r_strobe[4](=0)
FF Output: pp/GPIO_grp/r_strobe[5](=0)
FF Output: pp/GPIO_grp/r_strobe[6](=0)
FF Output: pp/GPIO_grp/r_slv_sel[2](=0)
FF Output: pp/GPIO_grp/r_slv_sel[3](=0)
FF Output: pp/GPIO_grp/r_slv_sel[4](=0)
FF Output: pp/GPIO_grp/r_slv_sel[5](=0)
FF Output: pp/GPIO_grp/r_slv_sel[6](=0)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        ADDs        LUTs      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----      ---- ---------
test_module:test_module                                          3877(0)      408(0)     9703(0)     30(0)      8(0)
 +test_uartrx:test_uart_rx                                        28(28)        0(0)      61(61)      0(0)      0(0)
 +test_uartpacket:uart_packetizer                               102(102)        0(0)      95(95)      0(0)      0(0)
 +test_ppd_fifo:pp_wr_fifo                                         22(0)       30(0)       15(0)      5(0)      0(0)
  +u_efx_fifo_top:efx_fifo_top_b4d694ab8de34d2793d2b2bb63...       22(2)       30(0)       15(0)      5(0)      0(0)
   +xefx_fifo_ram:efx_fifo_ram_b4d694ab8de34d2793d2b2bb63...        0(0)        0(0)        3(3)      5(5)      0(0)
   +xefx_fifo_ctl:efx_fifo_ctl_b4d694ab8de34d2793d2b2bb63...      20(20)      30(30)      12(12)      0(0)      0(0)
 +pp:periplex                                                    3613(0)      348(0)     9434(0)     20(0)      8(0)
  +ppd1:pp_decoder                                                70(70)        0(0)  5602(5602)      0(0)      0(0)
  +uart_grp:uart_grp_ctrl                                       979(979)        0(0)  1062(1062)      0(0)      4(4)
  +GPIO_grp:gpio_grp_ctrl                                       411(411)        0(0)    449(449)      0(0)      4(4)
  +UART_PERIPHERAL[0].uart:uart_peripheral(UART_FIFO_DEPT...      541(0)       87(0)      659(0)      5(0)      0(0)
   +dt_module:dt_top                                              160(0)       27(0)       91(0)      3(0)      0(0)
    +dt_fifo_51:dt_fifo                                            94(0)       27(0)       43(0)      3(0)      0(0)
     +u_efx_fifo_top:efx_fifo_top_378d79e1dcb040219a27875...       94(4)       27(0)       43(0)      3(0)      0(0)
      +xefx_fifo_ram:efx_fifo_ram_378d79e1dcb040219a27875...        0(0)        0(0)        0(0)      3(3)      0(0)
      +xefx_fifo_ctl:efx_fifo_ctl_378d79e1dcb040219a27875...      90(54)      27(27)      43(11)      0(0)      0(0)
       +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_378d79e...        0(0)        0(0)        8(8)      0(0)      0(0)
       +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_378d79...      18(18)        0(0)        0(0)      0(0)      0(0)
       +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_378d79e...        0(0)        0(0)        8(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_378...        0(0)        0(0)        7(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_37...        0(0)        0(0)        6(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        5(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        4(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        3(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        2(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        1(1)      0(0)      0(0)
       +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_378d79e1...        0(0)        0(0)        8(8)      0(0)      0(0)
       +genblk7.wr2rd_addr_sync:efx_fifo_datasync_378d79e...      18(18)        0(0)        0(0)      0(0)      0(0)
       +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_378d79e1...        0(0)        0(0)        8(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_378...        0(0)        0(0)        7(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_37...        0(0)        0(0)        6(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        5(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        4(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        3(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        2(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        1(1)      0(0)      0(0)
    +dt_ctrl:dt_ctrl                                              66(66)        0(0)      48(48)      0(0)      0(0)
   +uart:uart_phy(UART_FIFO_DEPTH=16)                             381(0)       60(0)      568(0)      2(0)      0(0)
    +uart_wr_fifo:uart_fifo                                       104(0)       30(0)       48(0)      1(0)      0(0)
     +u_efx_fifo_top:efx_fifo_top_64aa9fb1cea442bcb9c6725...      104(4)       30(0)       48(0)      1(0)      0(0)
      +xefx_fifo_ram:efx_fifo_ram_64aa9fb1cea442bcb9c6725...        0(0)        0(0)        0(0)      1(1)      0(0)
      +xefx_fifo_ctl:efx_fifo_ctl_64aa9fb1cea442bcb9c6725...     100(60)      30(30)      48(12)      0(0)      0(0)
       +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_64aa9fb...        0(0)        0(0)        9(9)      0(0)      0(0)
       +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_64aa9f...      20(20)        0(0)        0(0)      0(0)      0(0)
       +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_64aa9fb...        0(0)        0(0)        9(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64a...        0(0)        0(0)        8(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64...        0(0)        0(0)        7(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_6...        0(0)        0(0)        6(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        5(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        4(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        3(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        2(1)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        1(1)      0(0)      0(0)
       +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_64aa9fb1...        0(0)        0(0)        9(9)      0(0)      0(0)
       +genblk7.wr2rd_addr_sync:efx_fifo_datasync_64aa9fb...      20(20)        0(0)        0(0)      0(0)      0(0)
       +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_64aa9fb1...        0(0)        0(0)        9(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64a...        0(0)        0(0)        8(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64...        0(0)        0(0)        7(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_6...        0(0)        0(0)        6(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        5(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        4(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        3(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        2(1)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        1(1)      0(0)      0(0)
    +uart_write_ctrl:uart_ctrl                                    12(12)        0(0)      15(15)      0(0)      0(0)
    +uarttx:uart_tx                                               80(80)        0(0)    201(201)      0(0)      0(0)
    +uartrx:uart_rx                                               81(81)        0(0)    256(256)      0(0)      0(0)
    +uart_rd_fifo:uart_fifo                                       104(0)       30(0)       48(0)      1(0)      0(0)
     +u_efx_fifo_top:efx_fifo_top_64aa9fb1cea442bcb9c6725...      104(4)       30(0)       48(0)      1(0)      0(0)
      +xefx_fifo_ram:efx_fifo_ram_64aa9fb1cea442bcb9c6725...        0(0)        0(0)        0(0)      1(1)      0(0)
      +xefx_fifo_ctl:efx_fifo_ctl_64aa9fb1cea442bcb9c6725...     100(60)      30(30)      48(12)      0(0)      0(0)
       +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_64aa9fb...        0(0)        0(0)        9(9)      0(0)      0(0)
       +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_64aa9f...      20(20)        0(0)        0(0)      0(0)      0(0)
       +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_64aa9fb...        0(0)        0(0)        9(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64a...        0(0)        0(0)        8(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64...        0(0)        0(0)        7(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_6...        0(0)        0(0)        6(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        5(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        4(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        3(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        2(1)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        1(1)      0(0)      0(0)
       +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_64aa9fb1...        0(0)        0(0)        9(9)      0(0)      0(0)
       +genblk7.wr2rd_addr_sync:efx_fifo_datasync_64aa9fb...      20(20)        0(0)        0(0)      0(0)      0(0)
       +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_64aa9fb1...        0(0)        0(0)        9(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64a...        0(0)        0(0)        8(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64...        0(0)        0(0)        7(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_6...        0(0)        0(0)        6(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        5(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        4(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        3(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        2(1)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        1(1)      0(0)      0(0)
  +UART_PERIPHERAL[1].uart:uart_peripheral(UART_FIFO_DEPT...      541(0)       87(0)      663(0)      5(0)      0(0)
   +dt_module:dt_top                                              160(0)       27(0)       91(0)      3(0)      0(0)
    +dt_fifo_51:dt_fifo                                            94(0)       27(0)       43(0)      3(0)      0(0)
     +u_efx_fifo_top:efx_fifo_top_378d79e1dcb040219a27875...       94(4)       27(0)       43(0)      3(0)      0(0)
      +xefx_fifo_ram:efx_fifo_ram_378d79e1dcb040219a27875...        0(0)        0(0)        0(0)      3(3)      0(0)
      +xefx_fifo_ctl:efx_fifo_ctl_378d79e1dcb040219a27875...      90(54)      27(27)      43(11)      0(0)      0(0)
       +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_378d79e...        0(0)        0(0)        8(8)      0(0)      0(0)
       +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_378d79...      18(18)        0(0)        0(0)      0(0)      0(0)
       +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_378d79e...        0(0)        0(0)        8(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_378...        0(0)        0(0)        7(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_37...        0(0)        0(0)        6(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        5(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        4(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        3(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        2(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        1(1)      0(0)      0(0)
       +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_378d79e1...        0(0)        0(0)        8(8)      0(0)      0(0)
       +genblk7.wr2rd_addr_sync:efx_fifo_datasync_378d79e...      18(18)        0(0)        0(0)      0(0)      0(0)
       +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_378d79e1...        0(0)        0(0)        8(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_378...        0(0)        0(0)        7(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_37...        0(0)        0(0)        6(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        5(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        4(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        3(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        2(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        1(1)      0(0)      0(0)
    +dt_ctrl:dt_ctrl                                              66(66)        0(0)      48(48)      0(0)      0(0)
   +uart:uart_phy(UART_FIFO_DEPTH=16)                             381(0)       60(0)      572(0)      2(0)      0(0)
    +uart_wr_fifo:uart_fifo                                       104(0)       30(0)       48(0)      1(0)      0(0)
     +u_efx_fifo_top:efx_fifo_top_64aa9fb1cea442bcb9c6725...      104(4)       30(0)       48(0)      1(0)      0(0)
      +xefx_fifo_ram:efx_fifo_ram_64aa9fb1cea442bcb9c6725...        0(0)        0(0)        0(0)      1(1)      0(0)
      +xefx_fifo_ctl:efx_fifo_ctl_64aa9fb1cea442bcb9c6725...     100(60)      30(30)      48(12)      0(0)      0(0)
       +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_64aa9fb...        0(0)        0(0)        9(9)      0(0)      0(0)
       +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_64aa9f...      20(20)        0(0)        0(0)      0(0)      0(0)
       +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_64aa9fb...        0(0)        0(0)        9(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64a...        0(0)        0(0)        8(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64...        0(0)        0(0)        7(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_6...        0(0)        0(0)        6(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        5(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        4(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        3(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        2(1)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        1(1)      0(0)      0(0)
       +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_64aa9fb1...        0(0)        0(0)        9(9)      0(0)      0(0)
       +genblk7.wr2rd_addr_sync:efx_fifo_datasync_64aa9fb...      20(20)        0(0)        0(0)      0(0)      0(0)
       +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_64aa9fb1...        0(0)        0(0)        9(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64a...        0(0)        0(0)        8(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64...        0(0)        0(0)        7(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_6...        0(0)        0(0)        6(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        5(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        4(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        3(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        2(1)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        1(1)      0(0)      0(0)
    +uart_write_ctrl:uart_ctrl                                    12(12)        0(0)      13(13)      0(0)      0(0)
    +uarttx:uart_tx                                               80(80)        0(0)    204(204)      0(0)      0(0)
    +uartrx:uart_rx                                               81(81)        0(0)    259(259)      0(0)      0(0)
    +uart_rd_fifo:uart_fifo                                       104(0)       30(0)       48(0)      1(0)      0(0)
     +u_efx_fifo_top:efx_fifo_top_64aa9fb1cea442bcb9c6725...      104(4)       30(0)       48(0)      1(0)      0(0)
      +xefx_fifo_ram:efx_fifo_ram_64aa9fb1cea442bcb9c6725...        0(0)        0(0)        0(0)      1(1)      0(0)
      +xefx_fifo_ctl:efx_fifo_ctl_64aa9fb1cea442bcb9c6725...     100(60)      30(30)      48(12)      0(0)      0(0)
       +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_64aa9fb...        0(0)        0(0)        9(9)      0(0)      0(0)
       +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_64aa9f...      20(20)        0(0)        0(0)      0(0)      0(0)
       +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_64aa9fb...        0(0)        0(0)        9(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64a...        0(0)        0(0)        8(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64...        0(0)        0(0)        7(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_6...        0(0)        0(0)        6(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        5(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        4(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        3(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        2(1)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        1(1)      0(0)      0(0)
       +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_64aa9fb1...        0(0)        0(0)        9(9)      0(0)      0(0)
       +genblk7.wr2rd_addr_sync:efx_fifo_datasync_64aa9fb...      20(20)        0(0)        0(0)      0(0)      0(0)
       +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_64aa9fb1...        0(0)        0(0)        9(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64a...        0(0)        0(0)        8(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64...        0(0)        0(0)        7(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_6...        0(0)        0(0)        6(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        5(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        4(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        3(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        2(1)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        1(1)      0(0)      0(0)
  +UART_PERIPHERAL[2].uart:uart_peripheral(UART_FIFO_DEPT...      541(0)       87(0)      702(0)      5(0)      0(0)
   +dt_module:dt_top                                              160(0)       27(0)       91(0)      3(0)      0(0)
    +dt_fifo_51:dt_fifo                                            94(0)       27(0)       43(0)      3(0)      0(0)
     +u_efx_fifo_top:efx_fifo_top_378d79e1dcb040219a27875...       94(4)       27(0)       43(0)      3(0)      0(0)
      +xefx_fifo_ram:efx_fifo_ram_378d79e1dcb040219a27875...        0(0)        0(0)        0(0)      3(3)      0(0)
      +xefx_fifo_ctl:efx_fifo_ctl_378d79e1dcb040219a27875...      90(54)      27(27)      43(11)      0(0)      0(0)
       +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_378d79e...        0(0)        0(0)        8(8)      0(0)      0(0)
       +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_378d79...      18(18)        0(0)        0(0)      0(0)      0(0)
       +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_378d79e...        0(0)        0(0)        8(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_378...        0(0)        0(0)        7(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_37...        0(0)        0(0)        6(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        5(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        4(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        3(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        2(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        1(1)      0(0)      0(0)
       +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_378d79e1...        0(0)        0(0)        8(8)      0(0)      0(0)
       +genblk7.wr2rd_addr_sync:efx_fifo_datasync_378d79e...      18(18)        0(0)        0(0)      0(0)      0(0)
       +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_378d79e1...        0(0)        0(0)        8(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_378...        0(0)        0(0)        7(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_37...        0(0)        0(0)        6(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        5(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        4(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        3(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        2(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        1(1)      0(0)      0(0)
    +dt_ctrl:dt_ctrl                                              66(66)        0(0)      48(48)      0(0)      0(0)
   +uart:uart_phy(UART_FIFO_DEPTH=16)                             381(0)       60(0)      611(0)      2(0)      0(0)
    +uart_wr_fifo:uart_fifo                                       104(0)       30(0)       48(0)      1(0)      0(0)
     +u_efx_fifo_top:efx_fifo_top_64aa9fb1cea442bcb9c6725...      104(4)       30(0)       48(0)      1(0)      0(0)
      +xefx_fifo_ram:efx_fifo_ram_64aa9fb1cea442bcb9c6725...        0(0)        0(0)        0(0)      1(1)      0(0)
      +xefx_fifo_ctl:efx_fifo_ctl_64aa9fb1cea442bcb9c6725...     100(60)      30(30)      48(12)      0(0)      0(0)
       +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_64aa9fb...        0(0)        0(0)        9(9)      0(0)      0(0)
       +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_64aa9f...      20(20)        0(0)        0(0)      0(0)      0(0)
       +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_64aa9fb...        0(0)        0(0)        9(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64a...        0(0)        0(0)        8(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64...        0(0)        0(0)        7(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_6...        0(0)        0(0)        6(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        5(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        4(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        3(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        2(1)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        1(1)      0(0)      0(0)
       +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_64aa9fb1...        0(0)        0(0)        9(9)      0(0)      0(0)
       +genblk7.wr2rd_addr_sync:efx_fifo_datasync_64aa9fb...      20(20)        0(0)        0(0)      0(0)      0(0)
       +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_64aa9fb1...        0(0)        0(0)        9(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64a...        0(0)        0(0)        8(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64...        0(0)        0(0)        7(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_6...        0(0)        0(0)        6(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        5(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        4(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        3(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        2(1)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        1(1)      0(0)      0(0)
    +uart_write_ctrl:uart_ctrl                                    12(12)        0(0)      14(14)      0(0)      0(0)
    +uarttx:uart_tx                                               80(80)        0(0)    209(209)      0(0)      0(0)
    +uartrx:uart_rx                                               81(81)        0(0)    292(292)      0(0)      0(0)
    +uart_rd_fifo:uart_fifo                                       104(0)       30(0)       48(0)      1(0)      0(0)
     +u_efx_fifo_top:efx_fifo_top_64aa9fb1cea442bcb9c6725...      104(4)       30(0)       48(0)      1(0)      0(0)
      +xefx_fifo_ram:efx_fifo_ram_64aa9fb1cea442bcb9c6725...        0(0)        0(0)        0(0)      1(1)      0(0)
      +xefx_fifo_ctl:efx_fifo_ctl_64aa9fb1cea442bcb9c6725...     100(60)      30(30)      48(12)      0(0)      0(0)
       +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_64aa9fb...        0(0)        0(0)        9(9)      0(0)      0(0)
       +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_64aa9f...      20(20)        0(0)        0(0)      0(0)      0(0)
       +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_64aa9fb...        0(0)        0(0)        9(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64a...        0(0)        0(0)        8(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64...        0(0)        0(0)        7(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_6...        0(0)        0(0)        6(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        5(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        4(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        3(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        2(1)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        1(1)      0(0)      0(0)
       +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_64aa9fb1...        0(0)        0(0)        9(9)      0(0)      0(0)
       +genblk7.wr2rd_addr_sync:efx_fifo_datasync_64aa9fb...      20(20)        0(0)        0(0)      0(0)      0(0)
       +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_64aa9fb1...        0(0)        0(0)        9(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64a...        0(0)        0(0)        8(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64...        0(0)        0(0)        7(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_6...        0(0)        0(0)        6(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        5(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        4(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        3(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        2(1)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        1(1)      0(0)      0(0)
  +GPIO_PERIPHERAL[0].GPIOPERIPHERAL:GPIO_PERIPHERAL              460(0)       87(0)      255(0)      5(0)      0(0)
   +dt_module:dt_top                                              160(0)       27(0)       91(0)      3(0)      0(0)
    +dt_fifo_51:dt_fifo                                            94(0)       27(0)       43(0)      3(0)      0(0)
     +u_efx_fifo_top:efx_fifo_top_378d79e1dcb040219a27875...       94(4)       27(0)       43(0)      3(0)      0(0)
      +xefx_fifo_ram:efx_fifo_ram_378d79e1dcb040219a27875...        0(0)        0(0)        0(0)      3(3)      0(0)
      +xefx_fifo_ctl:efx_fifo_ctl_378d79e1dcb040219a27875...      90(54)      27(27)      43(11)      0(0)      0(0)
       +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_378d79e...        0(0)        0(0)        8(8)      0(0)      0(0)
       +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_378d79...      18(18)        0(0)        0(0)      0(0)      0(0)
       +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_378d79e...        0(0)        0(0)        8(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_378...        0(0)        0(0)        7(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_37...        0(0)        0(0)        6(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        5(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        4(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        3(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        2(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        1(1)      0(0)      0(0)
       +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_378d79e1...        0(0)        0(0)        8(8)      0(0)      0(0)
       +genblk7.wr2rd_addr_sync:efx_fifo_datasync_378d79e...      18(18)        0(0)        0(0)      0(0)      0(0)
       +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_378d79e1...        0(0)        0(0)        8(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_378...        0(0)        0(0)        7(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_37...        0(0)        0(0)        6(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        5(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        4(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        3(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        2(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        1(1)      0(0)      0(0)
    +dt_ctrl:dt_ctrl                                              66(66)        0(0)      48(48)      0(0)      0(0)
   +GPIO_phy_dut:GPIO_phy                                         300(0)       60(0)      164(0)      2(0)      0(0)
    +gpio_wr_fifo:uart_fifo                                       104(0)       30(0)       48(0)      1(0)      0(0)
     +u_efx_fifo_top:efx_fifo_top_64aa9fb1cea442bcb9c6725...      104(4)       30(0)       48(0)      1(0)      0(0)
      +xefx_fifo_ram:efx_fifo_ram_64aa9fb1cea442bcb9c6725...        0(0)        0(0)        0(0)      1(1)      0(0)
      +xefx_fifo_ctl:efx_fifo_ctl_64aa9fb1cea442bcb9c6725...     100(60)      30(30)      48(12)      0(0)      0(0)
       +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_64aa9fb...        0(0)        0(0)        9(9)      0(0)      0(0)
       +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_64aa9f...      20(20)        0(0)        0(0)      0(0)      0(0)
       +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_64aa9fb...        0(0)        0(0)        9(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64a...        0(0)        0(0)        8(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64...        0(0)        0(0)        7(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_6...        0(0)        0(0)        6(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        5(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        4(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        3(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        2(1)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        1(1)      0(0)      0(0)
       +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_64aa9fb1...        0(0)        0(0)        9(9)      0(0)      0(0)
       +genblk7.wr2rd_addr_sync:efx_fifo_datasync_64aa9fb...      20(20)        0(0)        0(0)      0(0)      0(0)
       +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_64aa9fb1...        0(0)        0(0)        9(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64a...        0(0)        0(0)        8(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64...        0(0)        0(0)        7(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_6...        0(0)        0(0)        6(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        5(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        4(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        3(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        2(1)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        1(1)      0(0)      0(0)
    +gpio_write_ctrl:gpio_ctrl                                    92(92)        0(0)      68(68)      0(0)      0(0)
    +gpio_rd_fifo:uart_fifo                                       104(0)       30(0)       48(0)      1(0)      0(0)
     +u_efx_fifo_top:efx_fifo_top_64aa9fb1cea442bcb9c6725...      104(4)       30(0)       48(0)      1(0)      0(0)
      +xefx_fifo_ram:efx_fifo_ram_64aa9fb1cea442bcb9c6725...        0(0)        0(0)        0(0)      1(1)      0(0)
      +xefx_fifo_ctl:efx_fifo_ctl_64aa9fb1cea442bcb9c6725...     100(60)      30(30)      48(12)      0(0)      0(0)
       +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_64aa9fb...        0(0)        0(0)        9(9)      0(0)      0(0)
       +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_64aa9f...      20(20)        0(0)        0(0)      0(0)      0(0)
       +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_64aa9fb...        0(0)        0(0)        9(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64a...        0(0)        0(0)        8(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64...        0(0)        0(0)        7(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_6...        0(0)        0(0)        6(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        5(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        4(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        3(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        2(1)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        1(1)      0(0)      0(0)
       +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_64aa9fb1...        0(0)        0(0)        9(9)      0(0)      0(0)
       +genblk7.wr2rd_addr_sync:efx_fifo_datasync_64aa9fb...      20(20)        0(0)        0(0)      0(0)      0(0)
       +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_64aa9fb1...        0(0)        0(0)        9(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64a...        0(0)        0(0)        8(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_64...        0(0)        0(0)        7(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_6...        0(0)        0(0)        6(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        5(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        4(1)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        3(1)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        2(1)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        1(1)      0(0)      0(0)
  +req_arb:rd_req_arb                                               5(5)        0(0)        4(4)      0(0)      0(0)
  +ppe1:pp_encoder                                                65(65)        0(0)      38(38)      0(0)      0(0)
 +test_ppe_fifo:pp_wr_fifo                                         22(0)       30(0)       12(0)      5(0)      0(0)
  +u_efx_fifo_top:efx_fifo_top_b4d694ab8de34d2793d2b2bb63...       22(2)       30(0)       12(0)      5(0)      0(0)
   +xefx_fifo_ram:efx_fifo_ram_b4d694ab8de34d2793d2b2bb63...        0(0)        0(0)        0(0)      5(5)      0(0)
   +xefx_fifo_ctl:efx_fifo_ctl_b4d694ab8de34d2793d2b2bb63...      20(20)      30(30)      12(12)      0(0)      0(0)
 +test_txctrl:test_tx_ctrl                                        65(65)        0(0)      50(50)      0(0)      0(0)
 +test_uarttx:test_uart_tx(CLKS_PER_BIT=435)                      25(25)        0(0)      36(36)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

 Clock     Flip-Flops   Memory Ports    Multipliers
 -----     ----------   ------------    -----------
  clk1           3217             44              1
  clk2            660             16              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T120F324
project : periplex_design_4
project-xml : C:/Users/Dell/Downloads/periplex_design_5_write_read (5)/periplex_design_5_write_read/periplex_design_5_write_read/periplex_design_4.xml
root : test_module
I,include : C:/Users/Dell/Downloads/periplex_design_5_write_read (5)/periplex_design_5_write_read/periplex_design_5_write_read
I,include : C:/Users/Dell/Downloads/periplex_design_5_write_read (5)/periplex_design_5_write_read/periplex_design_5_write_read/ip/dt_fifo
I,include : C:/Users/Dell/Downloads/periplex_design_5_write_read (5)/periplex_design_5_write_read/periplex_design_5_write_read/ip/uart_fifo
I,include : C:/Users/Dell/Downloads/periplex_design_5_write_read (5)/periplex_design_5_write_read/periplex_design_5_write_read/ip/pp_wr_fifo
I,include : ip/pp_wr_fifo
output-dir : C:/Users/Dell/Downloads/periplex_design_5_write_read (5)/periplex_design_5_write_read/periplex_design_5_write_read/outflow
work-dir : C:/Users/Dell/Downloads/periplex_design_5_write_read (5)/periplex_design_5_write_read/periplex_design_5_write_read/work_syn
write-efx-verilog : C:/Users/Dell/Downloads/periplex_design_5_write_read (5)/periplex_design_5_write_read/periplex_design_5_write_read/outflow/periplex_design_4.map.v
binary-db : C:/Users/Dell/Downloads/periplex_design_5_write_read (5)/periplex_design_5_write_read/periplex_design_5_write_read/outflow/periplex_design_4.vdb
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	14
OUTPUT PORTS    : 	22

EFX_ADD         : 	408
EFX_LUT4        : 	9703
   1-2  Inputs  : 	2212
   3    Inputs  : 	2153
   4    Inputs  : 	5338
EFX_MULT        : 	8
EFX_FF          : 	3877
EFX_RAM_5K      : 	30
EFX_GBUFCE      : 	2
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 226s
Elapsed synthesis time : 228s
