#ifndef _ALPS_EMU_REG_H_
#define _ALPS_EMU_REG_H_

#define REGBASE_EMU                 (0x00B00000U)
/* system. */
#define REG_EMU_SOP                 (REGBASE_EMU + 0x0000)
#define REG_EMU_SEC_STA             (REGBASE_EMU + 0x0004)
#define REG_EMU_SEC_CTRL            (REGBASE_EMU + 0x0008)
#define REG_EMU_SAFETY_PAD_CTRL     (REGBASE_EMU + 0x000C)
#define REG_EMU_SAFETY_KEY1         (REGBASE_EMU + 0x0010)
#define REG_EMU_SAFETY_KEY2         (REGBASE_EMU + 0x0014)
#define REG_EMU_ERROR_OUT           (REGBASE_EMU + 0x0018)
#define REG_EMU_SAFE_STATE          (REGBASE_EMU + 0x001C)

/* FSM. */
#define REG_EMU_FSM_STA             (REGBASE_EMU + 0x0100)
#define REG_EMU_WDT_ENA             (REGBASE_EMU + 0x0104)
#define REG_EMU_WDT_RELOAD          (REGBASE_EMU + 0x0108)
#define REG_EMU_WDT_INIT            (REGBASE_EMU + 0x010C)
#define REG_EMU_WDT_VALUE           (REGBASE_EMU + 0x0110)
#define REG_EMU_BOOT_DONE           (REGBASE_EMU + 0x0114)
#define REG_EMU_SS1_CTRL            (REGBASE_EMU + 0x0118)

/* BIST. */
#define REG_EMU_MBIST_CLK_ENA       (REGBASE_EMU + 0x0200)
#define REG_EMU_GLBIST_CLK_ENA      (REGBASE_EMU + 0x0204)
#define REG_EMU_BB_LBIST_CLK_ENA    (REGBASE_EMU + 0x0208)
#define REG_EMU_BB_LBIST_MODE       (REGBASE_EMU + 0x020C)
#define REG_EMU_BB_LBIST_ENA        (REGBASE_EMU + 0x0210)
#define REG_EMU_BB_LBIST_CLR        (REGBASE_EMU + 0x0214)

/* RF test. */
#define REG_EMU_RF_ERR_IRQ_ENA      (REGBASE_EMU + 0x0300)
#define REG_EMU_RF_ERR_IRQ_STA      (REGBASE_EMU + 0x0304)
#define REG_EMU_RF_ERR_IRQ_MASK     (REGBASE_EMU + 0x0308)
#define REG_EMU_RF_ERR_SS1_ENA      (REGBASE_EMU + 0x030C)
#define REG_EMU_RF_ERR_SS1_STA      (REGBASE_EMU + 0x0310)
#define REG_EMU_RF_ERR_SS1_MASK     (REGBASE_EMU + 0x0314)
#define REG_EMU_RF_ERR_SS2_ENA      (REGBASE_EMU + 0x0318)
#define REG_EMU_RF_ERR_SS2_STA      (REGBASE_EMU + 0x031C)
#define REG_EMU_RF_ERR_SS2_MASK     (REGBASE_EMU + 0x0320)
#define REG_EMU_RF_TEST_ENA         (REGBASE_EMU + 0x0324)
#define REG_EMU_RF_ERR_CLR          (REGBASE_EMU + 0x0328)
#define REG_EMU_RF_ERR_STA          (REGBASE_EMU + 0x032C)
#define REG_EMU_RF_TEST_DIV         (REGBASE_EMU + 0x0330)

#define RF_ITEM_GAIN_CK             (0x00000001 << 12)
#define RF_ITEM_RF_LOOPBACK         (0x00000001 << 11)
#define RF_ITEM_IF_LOOPBACK         (0x00000001 << 10)
#define RF_ITEM_TEMP_OVER           (0x00000001 << 9 )
#define RF_ITEM_CHIRP_MT            (0x00000001 << 8 )
#define RF_ITEM_RX_SAT_DT           (0x00000001 << 7 )
#define RF_ITEM_TX_BALL_DT          (0x00000001 << 6 )
#define RF_ITEM_RF_POWER_DT         (0x00000001 << 5 )
#define RF_ITEM_PLL_LOCK_DT         (0x00000001 << 4 )
#define RF_ITEM_VBG_MT              (0x00000001 << 3 )
#define RF_ITEM_DVDD11_MT           (0x00000001 << 2 )
#define RF_ITEM_AVDD33_MT           (0x00000001 << 1 )
#define RF_ITEM_LDO_MT              (0x00000001 << 0 )

/* Digital test. */
#define REG_EMU_DIG_ERR_IRQ_ENA     (REGBASE_EMU + 0x0400)
#define REG_EMU_DIG_ERR_IRQ_STA     (REGBASE_EMU + 0x0404)
#define REG_EMU_DIG_ERR_IRQ_MASK    (REGBASE_EMU + 0x0408)
#define REG_EMU_DIG_ERR_SS1_ENA     (REGBASE_EMU + 0x040C)
#define REG_EMU_DIG_ERR_SS1_STA     (REGBASE_EMU + 0x0410)
#define REG_EMU_DIG_ERR_SS1_MASK    (REGBASE_EMU + 0x0414)
#define REG_EMU_DIG_ERR_SS2_ENA     (REGBASE_EMU + 0x0418)
#define REG_EMU_DIG_ERR_SS2_STA     (REGBASE_EMU + 0x041C)
#define REG_EMU_DIG_ERR_SS2_MASK    (REGBASE_EMU + 0x0420)
#define REG_EMU_DIG_TEST_ENA        (REGBASE_EMU + 0x0424)
#define REG_EMU_DIG_ERR_CLR         (REGBASE_EMU + 0x0428)
#define REG_EMU_DIG_ERR_STA         (REGBASE_EMU + 0x042C)
#define REG_EMU_DIG_TEST_DIV        (REGBASE_EMU + 0x0430)

#define DIG_ITEM_FLASH_CRC          (0x00000001 << 20)
#define DIG_ITEM_SPI_CRC            (0x00000001 << 19)
#define DIG_ITEM_SPI_LP             (0x00000001 << 18)
#define DIG_ITEM_CAN1_LP            (0x00000001 << 17)
#define DIG_ITEM_CAN0_LP            (0x00000001 << 16)
#define DIG_ITEM_XIP_ECC            (0x00000001 << 15)
#define DIG_ITEM_CHIRP_LS           (0x00000001 << 14)
#define DIG_ITEM_I2C_ACK            (0x00000001 << 13)
#define DIG_ITEM_CAN1_ERR           (0x00000001 << 12)
#define DIG_ITEM_CAN0_ERR           (0x00000001 << 11)
#define DIG_ITEM_CPU_WDT            (0x00000001 << 10)
#define DIG_ITEM_CAN1_ECC           (0x00000001 << 9 )
#define DIG_ITEM_CAN0_ECC           (0x00000001 << 8 )
#define DIG_ITEM_OTP_ECC            (0x00000001 << 7 )
#define DIG_ITEM_CPU_SRAM_ECC       (0x00000001 << 6 )
#define DIG_ITEM_CPU_ROM_ECC        (0x00000001 << 5 )
#define DIG_ITEM_BB_ROM_ECC         (0x00000001 << 4 )
#define DIG_ITEM_BB_SRAM_ECC        (0x00000001 << 3 )
#define DIG_ITEM_CPU_CACHE_ECC      (0x00000001 << 2 )
#define DIG_ITEM_CPU_CCM_ECC        (0x00000001 << 1 )
#define DIG_ITEM_BB_LBIST           (0x00000001 << 0 )

/* critical register. */
#define REG_EMU_MBIST_STA           (REGBASE_EMU + 0x0500)
#define REG_EMU_LBIST_STA           (REGBASE_EMU + 0x0504)
#define REG_EMU_BOOT_STA            (REGBASE_EMU + 0x0508)
#define REG_EMU_REBOOT_CNT          (REGBASE_EMU + 0x050C)
#define REG_EMU_REBOOT_LIMIT        (REGBASE_EMU + 0x0510)
#define REG_EMU_RF_ERR_SS1_CODE0    (REGBASE_EMU + 0x0514)
#define REG_EMU_RF_ERR_SS1_CODE1    (REGBASE_EMU + 0x0518)
#define REG_EMU_RF_ERR_SS1_CODE2    (REGBASE_EMU + 0x051C)
#define REG_EMU_RF_ERR_SS1_CODE3    (REGBASE_EMU + 0x0520)
#define REG_EMU_DIG_ERR_SS1_CODE0   (REGBASE_EMU + 0x0524)
#define REG_EMU_DIG_ERR_SS1_CODE1   (REGBASE_EMU + 0x0528)
#define REG_EMU_DIG_ERR_SS1_CODE2   (REGBASE_EMU + 0x052C)
#define REG_EMU_DIG_ERR_SS1_CODE3   (REGBASE_EMU + 0x0530)
#define REG_EMU_RF_ERR_SS2_CODE     (REGBASE_EMU + 0x0534)
#define REG_EMU_DIG_ERR_SS2_CODE    (REGBASE_EMU + 0x0538)

/* spared register. */
#define REG_EMU_SPARED_BASE         (REGBASE_EMU + 0x0600)

#endif
