
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 

initial
begin 

   CLK = 1'b0;
   CLR = 1'b0;
   D = 1'b0;
end 
