<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>S32 SDK: QuadSPI Driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top" style="height:auto; width:100%"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
  <img id="projectlogo" style="height:auto; width:100%" alt="Logo" src="s32sdk_logo_small.jpg"/>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__qspi__drv.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">QuadSPI Driver<div class="ingroups"><a class="el" href="group__quadspi.html">Quad Serial Peripheral Interface (QuadSPI)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Generic driver for the QuadSPI module. </p>
<p>The QuadSPI driver offers support for QuadSPI features without making any assumptions about the type of serial flash which is used. Device-specific drivers can be developed on top of the QuadSPI driver to add support for device-specific features. </p>
<h2>Functionality</h2>
<h3>Initialization</h3>
<p>The QuadSPI driver must be initialized by the application prior to initializing any serial flash driver, by calling <a class="el" href="quadspi__driver_8h.html#aa25877ff725a575c1ddd9e5d527054df" title="Initializes the qspi driver. ">QSPI_DRV_Init()</a>. The configuration of the AHB buffers can also be set from the application by calling <a class="el" href="quadspi__driver_8h.html#aa760465fc26bd2a7002d14cf7b5a13e6" title="Sets up AHB accesses to the serial flash. ">QSPI_DRV_AhbSetup()</a>. </p>
<h3>Configuration</h3>
<p>Other configuration functions are provided to be called from the serial flash driver, to customize the flash operations according to the particularities of a specific device. <a class="el" href="quadspi__driver_8h.html#a80e79ae33688254cfbda0e73e8fa054f" title="Configures LUT commands. ">QSPI_DRV_SetLut()</a> can be used to configure the QuadSPI look-up table with the structure of the commands accepted by the device. <a class="el" href="quadspi__driver_8h.html#adf98fc14c19e4a0225240a4aa925dbc7" title="Locks LUT table. ">QSPI_DRV_LockLut()</a> and <a class="el" href="quadspi__driver_8h.html#ac38a6cc9f6075aa52acd71db3dafba2c" title="Unlocks LUT table. ">QSPI_DRV_UnlockLut()</a> can optionally be used to secure the look-up table for protection against accidental writes. <a class="el" href="quadspi__driver_8h.html#a9558734ba33723909f1e6e8e1b9598c3" title="Clears IP sequence pointer. ">QSPI_DRV_ClearIpSeqPointer()</a> and <a class="el" href="quadspi__driver_8h.html#a25f63da8a7dfd053eeeded52a8c51214" title="Clears AHB sequence pointer. ">QSPI_DRV_ClearAHBSeqPointer()</a> can be useful for devices which support burst modes for enhancing performance, by accepting a reduced command format for subsequent read accesses. <a class="el" href="quadspi__driver_8h.html#a2c0cef5cbf19daf2a44b210f72dce24f" title="Sets sequence ID for AHB operations. ">QSPI_DRV_SetAhbSeqId()</a> is needed to enable AHB operation by setting the sequence number for the read command. </p>
<h3>Flash Commands</h3>
<p>The QuadSPI driver implements several types of flash commands:</p><ul>
<li><a class="el" href="quadspi__driver_8h.html#acb6a865f607f42c20f72104cdcd6ae5e" title="Launches a simple IP command. ">QSPI_DRV_IpCommand()</a> implements simple commands which do not require additional parameters. Due to the fact that these commands are very short and they are sometime used by serial flash drivers inside bigger state machines, this function only offers synchronous functionality.</li>
<li><a class="el" href="quadspi__driver_8h.html#a665e1d66f961590df089d5b11c2f1cdb" title="Launches an IP erase command. ">QSPI_DRV_IpErase()</a> implements an erase operation, which only requires an address parameter. Since these operations take a very long time, the function only offers asynchronous functionality. After calling this function the serial flash drivers have to poll the serial flash device in order to detect the end of the operation.</li>
<li><a class="el" href="quadspi__driver_8h.html#a7fa824d1d9898a7aaf8675f8d9a514c4" title="Launches an IP read command. ">QSPI_DRV_IpRead()</a> implements a read operation. This function can work in 3 modes: normal read, program verify and blank check. Please see the function description for more details on the usage of these modes. The <a class="el" href="quadspi__driver_8h.html#a7fa824d1d9898a7aaf8675f8d9a514c4" title="Launches an IP read command. ">QSPI_DRV_IpRead()</a> function can work in synchronous mode (recommended for short operations like reading a status or control register) or asynchronous mode (recommended for reading large amounts of data). Only normal reads can work in DMA mode, other read modes must use synchronous mode or asynchronous interrupt mode.</li>
<li><a class="el" href="quadspi__driver_8h.html#a365732701db9283b08e5bbce883517c9" title="Launches an IP write command. ">QSPI_DRV_IpWrite()</a> implements a write operation. This function can work in synchronous mode (recommended for short operations like writing a status or control register) or asynchronous mode (recommended for writing large amounts of data). Asynchronous transfer can be either in interrupt or DMA modes, depending on the driver initialization settings. </li>
</ul>
<p>The status of the asynchronous commands can be determined by calling <a class="el" href="quadspi__driver_8h.html#a178add37573d9f67a9032e48dd592dab" title="Checks the status of the currently running IP command. ">QSPI_DRV_IpGetStatus()</a>. Please note that this does not necessarily mean that the command is completed. Write and erase operations may require additional time to complete in the serial flash device. The serial flash driver must poll the device to get the status of the operation. </p>
<h2>Important Notes</h2>
<ul>
<li>Some of the initialization settings must be configured according to the needs of serial flash driver being used. See the documentation of the serial flash driver for information about the configuration needs of each driver. If the configuration tool is used, it will indicate required settings by making them read-only in the QuadSPI component.</li>
<li>Due to the high speed of the communication interrupt mode only works for amounts of data which can fit in the module's Rx/Tx FIFOs. For S32K148 this size is 128 bytes. For larger data sizes DMA mode can be used.</li>
<li>The driver should only be used with SPLL as system clock source. This is a hardware restriction from the QSPI module.</li>
<li>When switching the system modes between HSRUN and RUN, the driver should be de-initialized and re-initialized.</li>
<li>Reading in DMA mode is restricted to buffer sizes multiple of 4</li>
<li>All writes bigger than the Tx FIFO size are restricted to buffer sizes multiple of 16.</li>
<li>In DMA mode the buffers used for read and write operations must be aligned to 4 bytes. </li>
</ul>
<h2>Integration guideline</h2>
<h3>Compilation units</h3>
<p>The following files need to be compiled in the project: </p><pre class="fragment">${S32SDK_PATH}\platform\drivers\src\quadspi\quadspi_driver.c
</pre><h3>Include path</h3>
<p>The following paths need to be added to the include path of the toolchain: </p><pre class="fragment">${S32SDK_PATH}\platform\drivers\inc
${S32SDK_PATH}\platform\drivers\src\quadspi\
</pre><h3>Compile symbols</h3>
<p>No special symbols are required for this component</p>
<h3>Dependencies</h3>
<p><a class="el" href="group__clock__manager.html">Clock Manager</a> <a class="el" href="group__osif.html">OS Interface (OSIF)</a> <a class="el" href="group__interrupt__manager.html">Interrupt Manager (Interrupt)</a> <a class="el" href="group__edma.html">Enhanced Direct Memory Access (eDMA)</a> </p>
<table class="memberdecls">
<tr class="memitem:gaf386aad2058e0b8679d4780ed649373a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspi__drv.html#gaf386aad2058e0b8679d4780ed649373a">QSPI_AHB_BUFFERS</a>&#160;&#160;&#160;4U</td></tr>
<tr class="memdesc:gaf386aad2058e0b8679d4780ed649373a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of AHB buffers in the device.  <a href="#gaf386aad2058e0b8679d4780ed649373a">More...</a><br /></td></tr>
<tr class="separator:gaf386aad2058e0b8679d4780ed649373a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0acd8ce5058f001fd33f68a34306b442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspi__drv.html#ga0acd8ce5058f001fd33f68a34306b442">QSPI_LUT_LOCK_KEY</a>&#160;&#160;&#160;0x5AF05AF0U</td></tr>
<tr class="memdesc:ga0acd8ce5058f001fd33f68a34306b442"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key to lock/unlock LUT.  <a href="#ga0acd8ce5058f001fd33f68a34306b442">More...</a><br /></td></tr>
<tr class="separator:ga0acd8ce5058f001fd33f68a34306b442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d1b836542d6f9423a1adefb49aaf763"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763">qspi_lut_commands_t</a> { <br />
&#160;&#160;<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763a47d55e1218c5f9bf8844db772897f8ff">QSPI_LUT_CMD_STOP</a> = 0U, 
<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763a09099a38134686cdda384633ec72317e">QSPI_LUT_CMD_CMD</a> = 1U, 
<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763a259d2fb31b29e24ab2381274610c8614">QSPI_LUT_CMD_ADDR</a> = 2U, 
<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763a67906f3f72e059d00faf9170c7bf96c8">QSPI_LUT_CMD_DUMMY</a> = 3U, 
<br />
&#160;&#160;<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763a7d0eb784ca45f66645c7159cef9fefeb">QSPI_LUT_CMD_MODE</a> = 4U, 
<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763adced9191bad1bb89f03d7907396d6d09">QSPI_LUT_CMD_MODE2</a> = 5U, 
<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763ac983f5af6770d8ec7295d520e1c35a29">QSPI_LUT_CMD_MODE4</a> = 6U, 
<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763ac7ef60c1c7a3ff196934533c95ba7470">QSPI_LUT_CMD_READ</a> = 7U, 
<br />
&#160;&#160;<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763aeb389928bd4c6f72f137f57c9319f44e">QSPI_LUT_CMD_WRITE</a> = 8U, 
<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763a685eca276fae5f496509e6495123d3b7">QSPI_LUT_CMD_JMP_ON_CS</a> = 9U, 
<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763a20b2d177c8283b94e6952afc47292e08">QSPI_LUT_CMD_ADDR_DDR</a> = 10U, 
<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763a86720555d21a7d2b0f72f276eaa28a9c">QSPI_LUT_CMD_MODE_DDR</a> = 11U, 
<br />
&#160;&#160;<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763ae9c0ba5b38be104e1541f348925c9966">QSPI_LUT_CMD_MODE2_DDR</a> = 12U, 
<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763a447ef757b6dba86fc3a5a6585d01e6bf">QSPI_LUT_CMD_MODE4_DDR</a> = 13U, 
<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763aeb94df646d5913f66429e111fc5c40e1">QSPI_LUT_CMD_READ_DDR</a> = 14U, 
<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763a1bac681a5a632e85777f9f1bc7010ecf">QSPI_LUT_CMD_WRITE_DDR</a> = 15U, 
<br />
&#160;&#160;<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763ab2a6a92c0b341225a3cfa49c933f0257">QSPI_LUT_CMD_CMD_DDR</a> = 17U, 
<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763a5271a48c2cf8bb88609018c756226ba6">QSPI_LUT_CMD_CADDR</a> = 18U, 
<a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763ae943641227f7a338203d7baa5ed03129">QSPI_LUT_CMD_CADDR_DDR</a> = 19U
<br />
 }<tr class="memdesc:ga5d1b836542d6f9423a1adefb49aaf763"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lut commands Implements : qspi_lut_commands_t_Class.  <a href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763">More...</a><br /></td></tr>
<tr class="separator:ga5d1b836542d6f9423a1adefb49aaf763"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga911518b0e8b4a0e015c6a9935395ee81"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspi__drv.html#ga911518b0e8b4a0e015c6a9935395ee81">qspi_lut_pads_t</a> { <a class="el" href="group__qspi__drv.html#ga911518b0e8b4a0e015c6a9935395ee81afca1cc27b0087591804e52155f253c01">QSPI_LUT_PADS_1</a> = 0U, 
<a class="el" href="group__qspi__drv.html#ga911518b0e8b4a0e015c6a9935395ee81a043cfb8ba3e5ee6ea62c77c928e761ca">QSPI_LUT_PADS_2</a> = 1U, 
<a class="el" href="group__qspi__drv.html#ga911518b0e8b4a0e015c6a9935395ee81a8c7baeba0e5322a2833d60ed96b788f9">QSPI_LUT_PADS_4</a> = 2U, 
<a class="el" href="group__qspi__drv.html#ga911518b0e8b4a0e015c6a9935395ee81a9b19e9f41d01518d8bcde11b1fc5f466">QSPI_LUT_PADS_8</a> = 3U
 }<tr class="memdesc:ga911518b0e8b4a0e015c6a9935395ee81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lut pad options Implements : qspi_lut_pads_t_Class.  <a href="group__qspi__drv.html#ga911518b0e8b4a0e015c6a9935395ee81">More...</a><br /></td></tr>
<tr class="separator:ga911518b0e8b4a0e015c6a9935395ee81"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga0061cbe99336507cebda52fbe8319508"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspi__drv.html#ga0061cbe99336507cebda52fbe8319508">qspi_transfer_type_t</a> { <a class="el" href="group__qspi__drv.html#ga0061cbe99336507cebda52fbe8319508a8698e02dfe81a05985b2e9fe303cde7b">QSPI_TRANSFER_TYPE_SYNC</a> = 0U, 
<a class="el" href="group__qspi__drv.html#ga0061cbe99336507cebda52fbe8319508ae26335053966c26b7ae3c52184c9d63d">QSPI_TRANSFER_TYPE_ASYNC_INT</a> = 1U, 
<a class="el" href="group__qspi__drv.html#ga0061cbe99336507cebda52fbe8319508a1ab56b102e662b253f90aa9e40c79398">QSPI_TRANSFER_TYPE_ASYNC_DMA</a> = 2U
 }<tr class="memdesc:ga0061cbe99336507cebda52fbe8319508"><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver type Implements : qspi_transfer_type_t_Class.  <a href="group__qspi__drv.html#ga0061cbe99336507cebda52fbe8319508">More...</a><br /></td></tr>
<tr class="separator:ga0061cbe99336507cebda52fbe8319508"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga23a0c5ace7ebab64a7ffb1719e0a0ac2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspi__drv.html#ga23a0c5ace7ebab64a7ffb1719e0a0ac2">qspi_read_mode_t</a> { <a class="el" href="group__qspi__drv.html#ga23a0c5ace7ebab64a7ffb1719e0a0ac2ab4fe9d1c5d7ea662bea96572050f9363">QSPI_READ_MODE_INTERNAL_SAMPLING</a> = 0U, 
<a class="el" href="group__qspi__drv.html#ga23a0c5ace7ebab64a7ffb1719e0a0ac2a522c34312b7c2b9641afd7e8933b119b">QSPI_READ_MODE_INTERNAL_DQS</a> = 1U, 
<a class="el" href="group__qspi__drv.html#ga23a0c5ace7ebab64a7ffb1719e0a0ac2ab20f8a9d9014d1884a5fa059aa9d0ed2">QSPI_READ_MODE_LOOPBACK_DQS</a> = 2U, 
<a class="el" href="group__qspi__drv.html#ga23a0c5ace7ebab64a7ffb1719e0a0ac2a20d3dd8b0a81d5049fdd0521c28daecd">QSPI_READ_MODE_EXTERNAL_DQS</a> = 3U
 }<tr class="memdesc:ga23a0c5ace7ebab64a7ffb1719e0a0ac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read mode Implements : qspi_read_mode_t_Class.  <a href="group__qspi__drv.html#ga23a0c5ace7ebab64a7ffb1719e0a0ac2">More...</a><br /></td></tr>
<tr class="separator:ga23a0c5ace7ebab64a7ffb1719e0a0ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gac381772c6d2e8cee12b12f007414ef24"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspi__drv.html#gac381772c6d2e8cee12b12f007414ef24">qspi_endianess_t</a> { <a class="el" href="group__qspi__drv.html#gac381772c6d2e8cee12b12f007414ef24ab4bd14934ca4bc1ccfff2a80d81783a2">QSPI_END_64BIT_BE</a> = 0U, 
<a class="el" href="group__qspi__drv.html#gac381772c6d2e8cee12b12f007414ef24a328c3914eff8f2b7b67f8fb03a66a651">QSPI_END_32BIT_LE</a> = 1U, 
<a class="el" href="group__qspi__drv.html#gac381772c6d2e8cee12b12f007414ef24a837b7b5a20b5062af4d77e1f042a3452">QSPI_END_32BIT_BE</a> = 2U, 
<a class="el" href="group__qspi__drv.html#gac381772c6d2e8cee12b12f007414ef24a06ec55f9247f92ad83ee8bb1791d0242">QSPI_END_64BIT_LE</a> = 3U
 }<tr class="memdesc:gac381772c6d2e8cee12b12f007414ef24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Endianess options Implements : qspi_endianess_t_Class.  <a href="group__qspi__drv.html#gac381772c6d2e8cee12b12f007414ef24">More...</a><br /></td></tr>
<tr class="separator:gac381772c6d2e8cee12b12f007414ef24"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gac8de647031f93c370f9091d996728243"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspi__drv.html#gac8de647031f93c370f9091d996728243">qspi_clock_src_t</a> { <a class="el" href="group__qspi__drv.html#gac8de647031f93c370f9091d996728243ad96c8ec6032e3554f46b24e5cd129afc">QSPI_CLK_SRC_PLL_DIV1</a> = 0U, 
<a class="el" href="group__qspi__drv.html#gac8de647031f93c370f9091d996728243a94dda6f4b751da88bdd2669600328aed">QSPI_CLK_SRC_FIRC_DIV1</a> = 1U
 }<tr class="memdesc:gac8de647031f93c370f9091d996728243"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source of QuadSPI internal reference clock Implements : qspi_clock_src_t_Class.  <a href="group__qspi__drv.html#gac8de647031f93c370f9091d996728243">More...</a><br /></td></tr>
<tr class="separator:gac8de647031f93c370f9091d996728243"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga555b62bd158c7ea18fb42387639351a3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspi__drv.html#ga555b62bd158c7ea18fb42387639351a3">qspi_date_rate_t</a> { <a class="el" href="group__qspi__drv.html#ga555b62bd158c7ea18fb42387639351a3ad2c8372decd04d97e51c16171b554af3">QSPI_DATE_RATE_SDR</a> = 0U, 
<a class="el" href="group__qspi__drv.html#ga555b62bd158c7ea18fb42387639351a3a2d8ad1d9e69ffa70309092018eebd380">QSPI_DATE_RATE_DDR</a> = 1U
 }<tr class="memdesc:ga555b62bd158c7ea18fb42387639351a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock phase used for sampling Rx data Implements : qspi_date_rate_t_Class.  <a href="group__qspi__drv.html#ga555b62bd158c7ea18fb42387639351a3">More...</a><br /></td></tr>
<tr class="separator:ga555b62bd158c7ea18fb42387639351a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga974a1984d90de6f14991d038141ffb20"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspi__drv.html#ga974a1984d90de6f14991d038141ffb20">qspi_flash_side_t</a> { <a class="el" href="group__qspi__drv.html#ga974a1984d90de6f14991d038141ffb20a3b21beb4161dae3fc270004906650003">QSPI_FLASH_SIDE_A</a> = 0U, 
<a class="el" href="group__qspi__drv.html#ga974a1984d90de6f14991d038141ffb20abefa4643f762f8f07f6264be3893b483">QSPI_FLASH_SIDE_B</a> = 1U
 }<tr class="memdesc:ga974a1984d90de6f14991d038141ffb20"><td class="mdescLeft">&#160;</td><td class="mdescRight">External flash connection options (side A/B) Implements : qspi_flash_side_t_Class.  <a href="group__qspi__drv.html#ga974a1984d90de6f14991d038141ffb20">More...</a><br /></td></tr>
<tr class="separator:ga974a1984d90de6f14991d038141ffb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gae78be87df10832177a0edf3b907ac69c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspi__drv.html#gae78be87df10832177a0edf3b907ac69c">qspi_sample_delay_t</a> { <a class="el" href="group__qspi__drv.html#gae78be87df10832177a0edf3b907ac69caf2747417e32078db8e39cf76e304b379">QSPI_SAMPLE_DELAY_1</a> = 0U, 
<a class="el" href="group__qspi__drv.html#gae78be87df10832177a0edf3b907ac69ca537d7b8eb87be27fe16a794835256c7e">QSPI_SAMPLE_DELAY_2</a> = 1U
 }<tr class="memdesc:gae78be87df10832177a0edf3b907ac69c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay used for sampling Rx data Implements : qspi_sample_delay_t_Class.  <a href="group__qspi__drv.html#gae78be87df10832177a0edf3b907ac69c">More...</a><br /></td></tr>
<tr class="separator:gae78be87df10832177a0edf3b907ac69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gae3b4be41d346dac3b02135a94647a6f3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspi__drv.html#gae3b4be41d346dac3b02135a94647a6f3">qspi_sample_phase_t</a> { <a class="el" href="group__qspi__drv.html#gae3b4be41d346dac3b02135a94647a6f3a565976c6a168ea56d6117bd8c99f7b4c">QSPI_SAMPLE_PHASE_NON_INVERTED</a> = 0U, 
<a class="el" href="group__qspi__drv.html#gae3b4be41d346dac3b02135a94647a6f3a4e132d4f5541b943ceda8bc83a83261a">QSPI_SAMPLE_PHASE_INVERTED</a> = 1U
 }<tr class="memdesc:gae3b4be41d346dac3b02135a94647a6f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock phase used for sampling Rx data Implements : qspi_sample_phase_t_Class.  <a href="group__qspi__drv.html#gae3b4be41d346dac3b02135a94647a6f3">More...</a><br /></td></tr>
<tr class="separator:gae3b4be41d346dac3b02135a94647a6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga2adb778bc6798f5a1d79819ba5b93aa2"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspi__drv.html#ga2adb778bc6798f5a1d79819ba5b93aa2">qspi_callback_t</a>) (uint32_t instance, void *param)</td></tr>
<tr class="memdesc:ga2adb778bc6798f5a1d79819ba5b93aa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">QuadSPI callback function type.  <a href="#ga2adb778bc6798f5a1d79819ba5b93aa2">More...</a><br /></td></tr>
<tr class="separator:ga2adb778bc6798f5a1d79819ba5b93aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db6e3850e41b8cdf3d3244f0c3d549a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_quad_s_p_i___type.html">QuadSPI_Type</a> *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspi__drv.html#ga4db6e3850e41b8cdf3d3244f0c3d549a">g_qspiBase</a> [(1u)]</td></tr>
<tr class="memdesc:ga4db6e3850e41b8cdf3d3244f0c3d549a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Table of base addresses for QuadSPI instances.  <a href="#ga4db6e3850e41b8cdf3d3244f0c3d549a">More...</a><br /></td></tr>
<tr class="separator:ga4db6e3850e41b8cdf3d3244f0c3d549a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gaf386aad2058e0b8679d4780ed649373a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_AHB_BUFFERS&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of AHB buffers in the device. </p>

<p>Definition at line <a class="el" href="quadspi__driver_8h_source.html#l00034">34</a> of file <a class="el" href="quadspi__driver_8h_source.html">quadspi_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0acd8ce5058f001fd33f68a34306b442"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_LUT_LOCK_KEY&#160;&#160;&#160;0x5AF05AF0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Key to lock/unlock LUT. </p>

<p>Definition at line <a class="el" href="quadspi__driver_8h_source.html#l00038">38</a> of file <a class="el" href="quadspi__driver_8h_source.html">quadspi_driver.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga2adb778bc6798f5a1d79819ba5b93aa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(*  qspi_callback_t) (uint32_t instance, void *param)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QuadSPI callback function type. </p>

<p>Definition at line <a class="el" href="quadspi__driver_8h_source.html#l00164">164</a> of file <a class="el" href="quadspi__driver_8h_source.html">quadspi_driver.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="gac8de647031f93c370f9091d996728243"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__qspi__drv.html#gac8de647031f93c370f9091d996728243">qspi_clock_src_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Source of QuadSPI internal reference clock Implements : qspi_clock_src_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gac8de647031f93c370f9091d996728243ad96c8ec6032e3554f46b24e5cd129afc"></a>QSPI_CLK_SRC_PLL_DIV1&#160;</td><td class="fielddoc">
<p>PLL_DIV1 is clock source of QuadSPI internal reference clock </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gac8de647031f93c370f9091d996728243a94dda6f4b751da88bdd2669600328aed"></a>QSPI_CLK_SRC_FIRC_DIV1&#160;</td><td class="fielddoc">
<p>FIRC_DIV1 is clock source of QuadSPI internal reference clock </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="quadspi__driver_8h_source.html#l00114">114</a> of file <a class="el" href="quadspi__driver_8h_source.html">quadspi_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga555b62bd158c7ea18fb42387639351a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__qspi__drv.html#ga555b62bd158c7ea18fb42387639351a3">qspi_date_rate_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock phase used for sampling Rx data Implements : qspi_date_rate_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ga555b62bd158c7ea18fb42387639351a3ad2c8372decd04d97e51c16171b554af3"></a>QSPI_DATE_RATE_SDR&#160;</td><td class="fielddoc">
<p>Single data rate </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga555b62bd158c7ea18fb42387639351a3a2d8ad1d9e69ffa70309092018eebd380"></a>QSPI_DATE_RATE_DDR&#160;</td><td class="fielddoc">
<p>Double data rate </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="quadspi__driver_8h_source.html#l00123">123</a> of file <a class="el" href="quadspi__driver_8h_source.html">quadspi_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac381772c6d2e8cee12b12f007414ef24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__qspi__drv.html#gac381772c6d2e8cee12b12f007414ef24">qspi_endianess_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Endianess options Implements : qspi_endianess_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gac381772c6d2e8cee12b12f007414ef24ab4bd14934ca4bc1ccfff2a80d81783a2"></a>QSPI_END_64BIT_BE&#160;</td><td class="fielddoc">
<p>64-bit, Big Endian </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gac381772c6d2e8cee12b12f007414ef24a328c3914eff8f2b7b67f8fb03a66a651"></a>QSPI_END_32BIT_LE&#160;</td><td class="fielddoc">
<p>32-bit, Little Endian </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gac381772c6d2e8cee12b12f007414ef24a837b7b5a20b5062af4d77e1f042a3452"></a>QSPI_END_32BIT_BE&#160;</td><td class="fielddoc">
<p>32-bit, Big Endian </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gac381772c6d2e8cee12b12f007414ef24a06ec55f9247f92ad83ee8bb1791d0242"></a>QSPI_END_64BIT_LE&#160;</td><td class="fielddoc">
<p>64-bit, Little Endian </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="quadspi__driver_8h_source.html#l00103">103</a> of file <a class="el" href="quadspi__driver_8h_source.html">quadspi_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga974a1984d90de6f14991d038141ffb20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__qspi__drv.html#ga974a1984d90de6f14991d038141ffb20">qspi_flash_side_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External flash connection options (side A/B) Implements : qspi_flash_side_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ga974a1984d90de6f14991d038141ffb20a3b21beb4161dae3fc270004906650003"></a>QSPI_FLASH_SIDE_A&#160;</td><td class="fielddoc">
<p>Serial flash connected to A-side </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga974a1984d90de6f14991d038141ffb20abefa4643f762f8f07f6264be3893b483"></a>QSPI_FLASH_SIDE_B&#160;</td><td class="fielddoc">
<p>Serial flash connected to B-side </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="quadspi__driver_8h_source.html#l00133">133</a> of file <a class="el" href="quadspi__driver_8h_source.html">quadspi_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__qspi__drv.html#ga5d1b836542d6f9423a1adefb49aaf763">qspi_lut_commands_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lut commands Implements : qspi_lut_commands_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763a47d55e1218c5f9bf8844db772897f8ff"></a>QSPI_LUT_CMD_STOP&#160;</td><td class="fielddoc">
<p>End of sequence </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763a09099a38134686cdda384633ec72317e"></a>QSPI_LUT_CMD_CMD&#160;</td><td class="fielddoc">
<p>Command </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763a259d2fb31b29e24ab2381274610c8614"></a>QSPI_LUT_CMD_ADDR&#160;</td><td class="fielddoc">
<p>Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763a67906f3f72e059d00faf9170c7bf96c8"></a>QSPI_LUT_CMD_DUMMY&#160;</td><td class="fielddoc">
<p>Dummy cycles </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763a7d0eb784ca45f66645c7159cef9fefeb"></a>QSPI_LUT_CMD_MODE&#160;</td><td class="fielddoc">
<p>8-bit mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763adced9191bad1bb89f03d7907396d6d09"></a>QSPI_LUT_CMD_MODE2&#160;</td><td class="fielddoc">
<p>2-bit mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763ac983f5af6770d8ec7295d520e1c35a29"></a>QSPI_LUT_CMD_MODE4&#160;</td><td class="fielddoc">
<p>4-bit mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763ac7ef60c1c7a3ff196934533c95ba7470"></a>QSPI_LUT_CMD_READ&#160;</td><td class="fielddoc">
<p>Read data </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763aeb389928bd4c6f72f137f57c9319f44e"></a>QSPI_LUT_CMD_WRITE&#160;</td><td class="fielddoc">
<p>Write data </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763a685eca276fae5f496509e6495123d3b7"></a>QSPI_LUT_CMD_JMP_ON_CS&#160;</td><td class="fielddoc">
<p>Jump on chip select deassert </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763a20b2d177c8283b94e6952afc47292e08"></a>QSPI_LUT_CMD_ADDR_DDR&#160;</td><td class="fielddoc">
<p>Address - DDR mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763a86720555d21a7d2b0f72f276eaa28a9c"></a>QSPI_LUT_CMD_MODE_DDR&#160;</td><td class="fielddoc">
<p>8-bit mode - DDR mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763ae9c0ba5b38be104e1541f348925c9966"></a>QSPI_LUT_CMD_MODE2_DDR&#160;</td><td class="fielddoc">
<p>2-bit mode - DDR mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763a447ef757b6dba86fc3a5a6585d01e6bf"></a>QSPI_LUT_CMD_MODE4_DDR&#160;</td><td class="fielddoc">
<p>4-bit mode - DDR mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763aeb94df646d5913f66429e111fc5c40e1"></a>QSPI_LUT_CMD_READ_DDR&#160;</td><td class="fielddoc">
<p>Read data - DDR mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763a1bac681a5a632e85777f9f1bc7010ecf"></a>QSPI_LUT_CMD_WRITE_DDR&#160;</td><td class="fielddoc">
<p>Write data - DDR mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763ab2a6a92c0b341225a3cfa49c933f0257"></a>QSPI_LUT_CMD_CMD_DDR&#160;</td><td class="fielddoc">
<p>Command - DDR mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763a5271a48c2cf8bb88609018c756226ba6"></a>QSPI_LUT_CMD_CADDR&#160;</td><td class="fielddoc">
<p>Column address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga5d1b836542d6f9423a1adefb49aaf763ae943641227f7a338203d7baa5ed03129"></a>QSPI_LUT_CMD_CADDR_DDR&#160;</td><td class="fielddoc">
<p>Column address - DDR mode </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="quadspi__driver_8h_source.html#l00043">43</a> of file <a class="el" href="quadspi__driver_8h_source.html">quadspi_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga911518b0e8b4a0e015c6a9935395ee81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__qspi__drv.html#ga911518b0e8b4a0e015c6a9935395ee81">qspi_lut_pads_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lut pad options Implements : qspi_lut_pads_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ga911518b0e8b4a0e015c6a9935395ee81afca1cc27b0087591804e52155f253c01"></a>QSPI_LUT_PADS_1&#160;</td><td class="fielddoc">
<p>1 Pad </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga911518b0e8b4a0e015c6a9935395ee81a043cfb8ba3e5ee6ea62c77c928e761ca"></a>QSPI_LUT_PADS_2&#160;</td><td class="fielddoc">
<p>2 Pads </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga911518b0e8b4a0e015c6a9935395ee81a8c7baeba0e5322a2833d60ed96b788f9"></a>QSPI_LUT_PADS_4&#160;</td><td class="fielddoc">
<p>4 Pads </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga911518b0e8b4a0e015c6a9935395ee81a9b19e9f41d01518d8bcde11b1fc5f466"></a>QSPI_LUT_PADS_8&#160;</td><td class="fielddoc">
<p>8 Pads </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="quadspi__driver_8h_source.html#l00069">69</a> of file <a class="el" href="quadspi__driver_8h_source.html">quadspi_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23a0c5ace7ebab64a7ffb1719e0a0ac2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__qspi__drv.html#ga23a0c5ace7ebab64a7ffb1719e0a0ac2">qspi_read_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read mode Implements : qspi_read_mode_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ga23a0c5ace7ebab64a7ffb1719e0a0ac2ab4fe9d1c5d7ea662bea96572050f9363"></a>QSPI_READ_MODE_INTERNAL_SAMPLING&#160;</td><td class="fielddoc">
<p>Sample on internal reference clock edge </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga23a0c5ace7ebab64a7ffb1719e0a0ac2a522c34312b7c2b9641afd7e8933b119b"></a>QSPI_READ_MODE_INTERNAL_DQS&#160;</td><td class="fielddoc">
<p>Use internally generated strobe signal </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga23a0c5ace7ebab64a7ffb1719e0a0ac2ab20f8a9d9014d1884a5fa059aa9d0ed2"></a>QSPI_READ_MODE_LOOPBACK_DQS&#160;</td><td class="fielddoc">
<p>Use loopback clock from PAD as strobe signal </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga23a0c5ace7ebab64a7ffb1719e0a0ac2a20d3dd8b0a81d5049fdd0521c28daecd"></a>QSPI_READ_MODE_EXTERNAL_DQS&#160;</td><td class="fielddoc">
<p>Use external strobe signal </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="quadspi__driver_8h_source.html#l00091">91</a> of file <a class="el" href="quadspi__driver_8h_source.html">quadspi_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae78be87df10832177a0edf3b907ac69c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__qspi__drv.html#gae78be87df10832177a0edf3b907ac69c">qspi_sample_delay_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Delay used for sampling Rx data Implements : qspi_sample_delay_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gae78be87df10832177a0edf3b907ac69caf2747417e32078db8e39cf76e304b379"></a>QSPI_SAMPLE_DELAY_1&#160;</td><td class="fielddoc">
<p>One clock cycle delay </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gae78be87df10832177a0edf3b907ac69ca537d7b8eb87be27fe16a794835256c7e"></a>QSPI_SAMPLE_DELAY_2&#160;</td><td class="fielddoc">
<p>Two clock cycles delay </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="quadspi__driver_8h_source.html#l00143">143</a> of file <a class="el" href="quadspi__driver_8h_source.html">quadspi_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3b4be41d346dac3b02135a94647a6f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__qspi__drv.html#gae3b4be41d346dac3b02135a94647a6f3">qspi_sample_phase_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock phase used for sampling Rx data Implements : qspi_sample_phase_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gae3b4be41d346dac3b02135a94647a6f3a565976c6a168ea56d6117bd8c99f7b4c"></a>QSPI_SAMPLE_PHASE_NON_INVERTED&#160;</td><td class="fielddoc">
<p>Sampling at non-inverted clock </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gae3b4be41d346dac3b02135a94647a6f3a4e132d4f5541b943ceda8bc83a83261a"></a>QSPI_SAMPLE_PHASE_INVERTED&#160;</td><td class="fielddoc">
<p>Sampling at inverted clock </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="quadspi__driver_8h_source.html#l00152">152</a> of file <a class="el" href="quadspi__driver_8h_source.html">quadspi_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0061cbe99336507cebda52fbe8319508"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__qspi__drv.html#ga0061cbe99336507cebda52fbe8319508">qspi_transfer_type_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Driver type Implements : qspi_transfer_type_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ga0061cbe99336507cebda52fbe8319508a8698e02dfe81a05985b2e9fe303cde7b"></a>QSPI_TRANSFER_TYPE_SYNC&#160;</td><td class="fielddoc">
<p>Synchronous transfer using polling </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga0061cbe99336507cebda52fbe8319508ae26335053966c26b7ae3c52184c9d63d"></a>QSPI_TRANSFER_TYPE_ASYNC_INT&#160;</td><td class="fielddoc">
<p>Interrupt-based asynchronous transfer </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ga0061cbe99336507cebda52fbe8319508a1ab56b102e662b253f90aa9e40c79398"></a>QSPI_TRANSFER_TYPE_ASYNC_DMA&#160;</td><td class="fielddoc">
<p>DMA-based asynchronous transfer </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="quadspi__driver_8h_source.html#l00080">80</a> of file <a class="el" href="quadspi__driver_8h_source.html">quadspi_driver.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ga4db6e3850e41b8cdf3d3244f0c3d549a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_quad_s_p_i___type.html">QuadSPI_Type</a>* const g_qspiBase[(1u)]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Table of base addresses for QuadSPI instances. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Jun 11 2021 08:16:21 for S32 SDK by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
