m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/questasim64_10.7c/examples/VERILOG CODES/VERILOG TEST 1/MUXS
T_opt
!s110 1756986362
VKH=<d7fH7<LZQ[n7DYFY^0
04 6 4 work AND_tb fast 0
=1-84144d0ea3d5-68b97bfa-34c-3fe8
Z1 o-quiet -auto_acc_if_foreign -work work
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.7c;67
R0
T_opt1
!s110 1756986989
V;L=g0Qm8RlePhg2cLH1:@2
04 6 4 work MUX_tb fast 0
=1-84144d0ea3d5-68b97e6d-4a-1ac8
R1
R2
n@_opt1
R3
vAND
Z4 !s110 1756986981
!i10b 1
!s100 7nl?<ng2@a@b=>UEo_M]U0
I_iV^F19gzl1?R8L>gYLMG1
Z5 VDg1SIo80bB@j0V0VzS_@n1
R0
w1756985710
8AND.v
FAND.v
L0 1
Z6 OL;L;10.7c;67
r1
!s85 0
31
Z7 !s108 1756986981.000000
Z8 !s107 OR.v|AND.v|MUX.v|
Z9 !s90 -reportprogress|300|MUX.v|+acc|
!i113 0
Z10 o+acc -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@a@n@d
vAND_tb
R4
!i10b 1
!s100 ;C=UhimA19dhSYK:E9a713
Ii0:3@Ii@I5iHOF?G=n:_G2
R5
R0
Z11 w1756986355
Z12 8OR.v
Z13 FOR.v
L0 10
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R2
n@a@n@d_tb
vMUX
R4
!i10b 1
!s100 `8>X^Ea_0TknkkAW:j?J_0
I`OhTlF2LR]EQU:9^8RHNe2
R5
R0
Z14 w1756986974
Z15 8MUX.v
Z16 FMUX.v
L0 3
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R2
n@m@u@x
vMUX_tb
R4
!i10b 1
!s100 ;^SD5QZdP4Whh;3NY:Mij0
IJB0fdBMdFB5[U>Mml_<YK1
R5
R0
R14
R15
R16
L0 39
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R2
n@m@u@x_tb
vOR
R4
!i10b 1
!s100 f^m`dcWBn0Ro95Ah1HVUV1
IJeF0lOI2=i1X<zX3TgECi1
R5
R0
R11
R12
R13
L0 1
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R2
n@o@r
