
../repos/coreutils/src/test:     file format elf32-littlearm


Disassembly of section .init:

00010d38 <.init>:
   10d38:	push	{r3, lr}
   10d3c:	bl	10fec <__lxstat64@plt+0x48>
   10d40:	pop	{r3, pc}

Disassembly of section .plt:

00010d44 <calloc@plt-0x14>:
   10d44:	push	{lr}		; (str lr, [sp, #-4]!)
   10d48:	ldr	lr, [pc, #4]	; 10d54 <calloc@plt-0x4>
   10d4c:	add	lr, pc, lr
   10d50:	ldr	pc, [lr, #8]!
   10d54:	andeq	r6, r1, ip, lsr #5

00010d58 <calloc@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #90112	; 0x16000
   10d60:	ldr	pc, [ip, #684]!	; 0x2ac

00010d64 <fputs_unlocked@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #90112	; 0x16000
   10d6c:	ldr	pc, [ip, #676]!	; 0x2a4

00010d70 <raise@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #90112	; 0x16000
   10d78:	ldr	pc, [ip, #668]!	; 0x29c

00010d7c <strcmp@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #90112	; 0x16000
   10d84:	ldr	pc, [ip, #660]!	; 0x294

00010d88 <strtol@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #90112	; 0x16000
   10d90:	ldr	pc, [ip, #652]!	; 0x28c

00010d94 <fflush@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #90112	; 0x16000
   10d9c:	ldr	pc, [ip, #644]!	; 0x284

00010da0 <free@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #90112	; 0x16000
   10da8:	ldr	pc, [ip, #636]!	; 0x27c

00010dac <_exit@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #90112	; 0x16000
   10db4:	ldr	pc, [ip, #628]!	; 0x274

00010db8 <memcpy@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #90112	; 0x16000
   10dc0:	ldr	pc, [ip, #620]!	; 0x26c

00010dc4 <mbsinit@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #90112	; 0x16000
   10dcc:	ldr	pc, [ip, #612]!	; 0x264

00010dd0 <memcmp@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #90112	; 0x16000
   10dd8:	ldr	pc, [ip, #604]!	; 0x25c

00010ddc <dcgettext@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #90112	; 0x16000
   10de4:	ldr	pc, [ip, #596]!	; 0x254

00010de8 <realloc@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #90112	; 0x16000
   10df0:	ldr	pc, [ip, #588]!	; 0x24c

00010df4 <textdomain@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #90112	; 0x16000
   10dfc:	ldr	pc, [ip, #580]!	; 0x244

00010e00 <geteuid@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #90112	; 0x16000
   10e08:	ldr	pc, [ip, #572]!	; 0x23c

00010e0c <iswprint@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #90112	; 0x16000
   10e14:	ldr	pc, [ip, #564]!	; 0x234

00010e18 <getegid@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #90112	; 0x16000
   10e20:	ldr	pc, [ip, #556]!	; 0x22c

00010e24 <fwrite@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #90112	; 0x16000
   10e2c:	ldr	pc, [ip, #548]!	; 0x224

00010e30 <lseek64@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #90112	; 0x16000
   10e38:	ldr	pc, [ip, #540]!	; 0x21c

00010e3c <__ctype_get_mb_cur_max@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #90112	; 0x16000
   10e44:	ldr	pc, [ip, #532]!	; 0x214

00010e48 <__fpending@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #90112	; 0x16000
   10e50:	ldr	pc, [ip, #524]!	; 0x20c

00010e54 <mbrtowc@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #90112	; 0x16000
   10e5c:	ldr	pc, [ip, #516]!	; 0x204

00010e60 <error@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #90112	; 0x16000
   10e68:	ldr	pc, [ip, #508]!	; 0x1fc

00010e6c <malloc@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #90112	; 0x16000
   10e74:	ldr	pc, [ip, #500]!	; 0x1f4

00010e78 <error_at_line@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #90112	; 0x16000
   10e80:	ldr	pc, [ip, #492]!	; 0x1ec

00010e84 <__libc_start_main@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #90112	; 0x16000
   10e8c:	ldr	pc, [ip, #484]!	; 0x1e4

00010e90 <__freading@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #90112	; 0x16000
   10e98:	ldr	pc, [ip, #476]!	; 0x1dc

00010e9c <__gmon_start__@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #90112	; 0x16000
   10ea4:	ldr	pc, [ip, #468]!	; 0x1d4

00010ea8 <__ctype_b_loc@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #90112	; 0x16000
   10eb0:	ldr	pc, [ip, #460]!	; 0x1cc

00010eb4 <exit@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #90112	; 0x16000
   10ebc:	ldr	pc, [ip, #452]!	; 0x1c4

00010ec0 <strlen@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #90112	; 0x16000
   10ec8:	ldr	pc, [ip, #444]!	; 0x1bc

00010ecc <__errno_location@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #90112	; 0x16000
   10ed4:	ldr	pc, [ip, #436]!	; 0x1b4

00010ed8 <__cxa_atexit@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #90112	; 0x16000
   10ee0:	ldr	pc, [ip, #428]!	; 0x1ac

00010ee4 <__vasprintf_chk@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #90112	; 0x16000
   10eec:	ldr	pc, [ip, #420]!	; 0x1a4

00010ef0 <memset@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #90112	; 0x16000
   10ef8:	ldr	pc, [ip, #412]!	; 0x19c

00010efc <__printf_chk@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #90112	; 0x16000
   10f04:	ldr	pc, [ip, #404]!	; 0x194

00010f08 <fileno@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #90112	; 0x16000
   10f10:	ldr	pc, [ip, #396]!	; 0x18c

00010f14 <__fprintf_chk@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #90112	; 0x16000
   10f1c:	ldr	pc, [ip, #388]!	; 0x184

00010f20 <fclose@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #90112	; 0x16000
   10f28:	ldr	pc, [ip, #380]!	; 0x17c

00010f2c <fseeko64@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #90112	; 0x16000
   10f34:	ldr	pc, [ip, #372]!	; 0x174

00010f38 <setlocale@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #90112	; 0x16000
   10f40:	ldr	pc, [ip, #364]!	; 0x16c

00010f44 <strrchr@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #90112	; 0x16000
   10f4c:	ldr	pc, [ip, #356]!	; 0x164

00010f50 <nl_langinfo@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #90112	; 0x16000
   10f58:	ldr	pc, [ip, #348]!	; 0x15c

00010f5c <euidaccess@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #90112	; 0x16000
   10f64:	ldr	pc, [ip, #340]!	; 0x154

00010f68 <bindtextdomain@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #90112	; 0x16000
   10f70:	ldr	pc, [ip, #332]!	; 0x14c

00010f74 <__xstat64@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #90112	; 0x16000
   10f7c:	ldr	pc, [ip, #324]!	; 0x144

00010f80 <isatty@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #90112	; 0x16000
   10f88:	ldr	pc, [ip, #316]!	; 0x13c

00010f8c <strncmp@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #90112	; 0x16000
   10f94:	ldr	pc, [ip, #308]!	; 0x134

00010f98 <abort@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #90112	; 0x16000
   10fa0:	ldr	pc, [ip, #300]!	; 0x12c

00010fa4 <__lxstat64@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #90112	; 0x16000
   10fac:	ldr	pc, [ip, #292]!	; 0x124

Disassembly of section .text:

00010fb0 <.text>:
   10fb0:	mov	fp, #0
   10fb4:	mov	lr, #0
   10fb8:	pop	{r1}		; (ldr r1, [sp], #4)
   10fbc:	mov	r2, sp
   10fc0:	push	{r2}		; (str r2, [sp, #-4]!)
   10fc4:	push	{r0}		; (str r0, [sp, #-4]!)
   10fc8:	ldr	ip, [pc, #16]	; 10fe0 <__lxstat64@plt+0x3c>
   10fcc:	push	{ip}		; (str ip, [sp, #-4]!)
   10fd0:	ldr	r0, [pc, #12]	; 10fe4 <__lxstat64@plt+0x40>
   10fd4:	ldr	r3, [pc, #12]	; 10fe8 <__lxstat64@plt+0x44>
   10fd8:	bl	10e84 <__libc_start_main@plt>
   10fdc:	bl	10f98 <abort@plt>
   10fe0:	andeq	r5, r1, ip, lsr #26
   10fe4:	andeq	r1, r1, r0, ror #8
   10fe8:	andeq	r5, r1, ip, asr #25
   10fec:	ldr	r3, [pc, #20]	; 11008 <__lxstat64@plt+0x64>
   10ff0:	ldr	r2, [pc, #20]	; 1100c <__lxstat64@plt+0x68>
   10ff4:	add	r3, pc, r3
   10ff8:	ldr	r2, [r3, r2]
   10ffc:	cmp	r2, #0
   11000:	bxeq	lr
   11004:	b	10e9c <__gmon_start__@plt>
   11008:	andeq	r6, r1, r4
   1100c:	ldrdeq	r0, [r0], -r4
   11010:	ldr	r0, [pc, #24]	; 11030 <__lxstat64@plt+0x8c>
   11014:	ldr	r3, [pc, #24]	; 11034 <__lxstat64@plt+0x90>
   11018:	cmp	r3, r0
   1101c:	bxeq	lr
   11020:	ldr	r3, [pc, #16]	; 11038 <__lxstat64@plt+0x94>
   11024:	cmp	r3, #0
   11028:	bxeq	lr
   1102c:	bx	r3
   11030:	andeq	r7, r2, r8, lsr #2
   11034:	andeq	r7, r2, r8, lsr #2
   11038:	andeq	r0, r0, r0
   1103c:	ldr	r0, [pc, #36]	; 11068 <__lxstat64@plt+0xc4>
   11040:	ldr	r1, [pc, #36]	; 1106c <__lxstat64@plt+0xc8>
   11044:	sub	r1, r1, r0
   11048:	asr	r1, r1, #2
   1104c:	add	r1, r1, r1, lsr #31
   11050:	asrs	r1, r1, #1
   11054:	bxeq	lr
   11058:	ldr	r3, [pc, #16]	; 11070 <__lxstat64@plt+0xcc>
   1105c:	cmp	r3, #0
   11060:	bxeq	lr
   11064:	bx	r3
   11068:	andeq	r7, r2, r8, lsr #2
   1106c:	andeq	r7, r2, r8, lsr #2
   11070:	andeq	r0, r0, r0
   11074:	push	{r4, lr}
   11078:	ldr	r4, [pc, #24]	; 11098 <__lxstat64@plt+0xf4>
   1107c:	ldrb	r3, [r4]
   11080:	cmp	r3, #0
   11084:	popne	{r4, pc}
   11088:	bl	11010 <__lxstat64@plt+0x6c>
   1108c:	mov	r3, #1
   11090:	strb	r3, [r4]
   11094:	pop	{r4, pc}
   11098:	andeq	r7, r2, r8, lsr r1
   1109c:	b	1103c <__lxstat64@plt+0x98>
   110a0:	push	{fp, lr}
   110a4:	mov	fp, sp
   110a8:	sub	sp, sp, #56	; 0x38
   110ac:	mov	r4, r0
   110b0:	cmp	r0, #0
   110b4:	bne	1141c <__lxstat64@plt+0x478>
   110b8:	movw	r1, #23931	; 0x5d7b
   110bc:	mov	r0, #0
   110c0:	mov	r2, #5
   110c4:	movt	r1, #1
   110c8:	bl	10ddc <dcgettext@plt>
   110cc:	movw	r7, #28980	; 0x7134
   110d0:	movt	r7, #2
   110d4:	ldr	r1, [r7]
   110d8:	bl	10d64 <fputs_unlocked@plt>
   110dc:	movw	r1, #24016	; 0x5dd0
   110e0:	mov	r0, #0
   110e4:	mov	r2, #5
   110e8:	movt	r1, #1
   110ec:	bl	10ddc <dcgettext@plt>
   110f0:	ldr	r1, [r7]
   110f4:	bl	10d64 <fputs_unlocked@plt>
   110f8:	movw	r1, #24065	; 0x5e01
   110fc:	mov	r0, #0
   11100:	mov	r2, #5
   11104:	movt	r1, #1
   11108:	bl	10ddc <dcgettext@plt>
   1110c:	ldr	r1, [r7]
   11110:	bl	10d64 <fputs_unlocked@plt>
   11114:	movw	r1, #24110	; 0x5e2e
   11118:	mov	r0, #0
   1111c:	mov	r2, #5
   11120:	movt	r1, #1
   11124:	bl	10ddc <dcgettext@plt>
   11128:	ldr	r1, [r7]
   1112c:	bl	10d64 <fputs_unlocked@plt>
   11130:	movw	r1, #24164	; 0x5e64
   11134:	mov	r0, #0
   11138:	mov	r2, #5
   1113c:	movt	r1, #1
   11140:	bl	10ddc <dcgettext@plt>
   11144:	ldr	r1, [r7]
   11148:	bl	10d64 <fputs_unlocked@plt>
   1114c:	movw	r1, #24284	; 0x5edc
   11150:	mov	r0, #0
   11154:	mov	r2, #5
   11158:	movt	r1, #1
   1115c:	bl	10ddc <dcgettext@plt>
   11160:	ldr	r1, [r7]
   11164:	bl	10d64 <fputs_unlocked@plt>
   11168:	movw	r1, #24533	; 0x5fd5
   1116c:	mov	r0, #0
   11170:	mov	r2, #5
   11174:	movt	r1, #1
   11178:	bl	10ddc <dcgettext@plt>
   1117c:	ldr	r1, [r7]
   11180:	bl	10d64 <fputs_unlocked@plt>
   11184:	movw	r1, #24783	; 0x60cf
   11188:	mov	r0, #0
   1118c:	mov	r2, #5
   11190:	movt	r1, #1
   11194:	bl	10ddc <dcgettext@plt>
   11198:	ldr	r1, [r7]
   1119c:	bl	10d64 <fputs_unlocked@plt>
   111a0:	movw	r1, #25159	; 0x6247
   111a4:	mov	r0, #0
   111a8:	mov	r2, #5
   111ac:	movt	r1, #1
   111b0:	bl	10ddc <dcgettext@plt>
   111b4:	ldr	r1, [r7]
   111b8:	bl	10d64 <fputs_unlocked@plt>
   111bc:	movw	r1, #25348	; 0x6304
   111c0:	mov	r0, #0
   111c4:	mov	r2, #5
   111c8:	movt	r1, #1
   111cc:	bl	10ddc <dcgettext@plt>
   111d0:	ldr	r1, [r7]
   111d4:	bl	10d64 <fputs_unlocked@plt>
   111d8:	movw	r1, #25519	; 0x63af
   111dc:	mov	r0, #0
   111e0:	mov	r2, #5
   111e4:	movt	r1, #1
   111e8:	bl	10ddc <dcgettext@plt>
   111ec:	ldr	r1, [r7]
   111f0:	bl	10d64 <fputs_unlocked@plt>
   111f4:	movw	r1, #25794	; 0x64c2
   111f8:	mov	r0, #0
   111fc:	mov	r2, #5
   11200:	movt	r1, #1
   11204:	bl	10ddc <dcgettext@plt>
   11208:	ldr	r1, [r7]
   1120c:	bl	10d64 <fputs_unlocked@plt>
   11210:	movw	r1, #26154	; 0x662a
   11214:	mov	r0, #0
   11218:	mov	r2, #5
   1121c:	movt	r1, #1
   11220:	bl	10ddc <dcgettext@plt>
   11224:	ldr	r1, [r7]
   11228:	bl	10d64 <fputs_unlocked@plt>
   1122c:	movw	r1, #26441	; 0x6749
   11230:	mov	r0, #0
   11234:	mov	r2, #5
   11238:	movt	r1, #1
   1123c:	bl	10ddc <dcgettext@plt>
   11240:	ldr	r1, [r7]
   11244:	bl	10d64 <fputs_unlocked@plt>
   11248:	movw	r1, #26666	; 0x682a
   1124c:	mov	r0, #0
   11250:	mov	r2, #5
   11254:	movt	r1, #1
   11258:	bl	10ddc <dcgettext@plt>
   1125c:	ldr	r1, [r7]
   11260:	bl	10d64 <fputs_unlocked@plt>
   11264:	movw	r1, #26788	; 0x68a4
   11268:	mov	r0, #0
   1126c:	mov	r2, #5
   11270:	movt	r1, #1
   11274:	bl	10ddc <dcgettext@plt>
   11278:	ldr	r1, [r7]
   1127c:	bl	10d64 <fputs_unlocked@plt>
   11280:	movw	r1, #26924	; 0x692c
   11284:	mov	r0, #0
   11288:	mov	r2, #5
   1128c:	movt	r1, #1
   11290:	bl	10ddc <dcgettext@plt>
   11294:	movw	r1, #27115	; 0x69eb
   11298:	mov	r5, r0
   1129c:	mov	r0, #0
   112a0:	mov	r2, #5
   112a4:	movt	r1, #1
   112a8:	bl	10ddc <dcgettext@plt>
   112ac:	mov	r2, r0
   112b0:	mov	r0, #1
   112b4:	mov	r1, r5
   112b8:	bl	10efc <__printf_chk@plt>
   112bc:	movw	r0, #27792	; 0x6c90
   112c0:	mov	r2, #48	; 0x30
   112c4:	mov	r6, sp
   112c8:	movw	r5, #27129	; 0x69f9
   112cc:	movt	r0, #1
   112d0:	movt	r5, #1
   112d4:	add	r1, r0, #32
   112d8:	add	r3, r0, #16
   112dc:	vld1.64	{d18-d19}, [r0], r2
   112e0:	vld1.64	{d16-d17}, [r1]
   112e4:	vld1.64	{d20-d21}, [r3]
   112e8:	add	r1, r6, #32
   112ec:	vldr	d22, [r0]
   112f0:	add	r0, r6, #16
   112f4:	vst1.64	{d16-d17}, [r1]
   112f8:	movw	r1, #27127	; 0x69f7
   112fc:	vst1.64	{d20-d21}, [r0]
   11300:	mov	r0, r6
   11304:	vst1.64	{d18-d19}, [r0], r2
   11308:	movt	r1, #1
   1130c:	vstr	d22, [r0]
   11310:	mov	r0, r5
   11314:	bl	10d7c <strcmp@plt>
   11318:	cmp	r0, #0
   1131c:	ldrne	r1, [r6, #8]!
   11320:	cmpne	r1, #0
   11324:	bne	11310 <__lxstat64@plt+0x36c>
   11328:	ldr	r6, [r6, #4]
   1132c:	movw	r1, #27269	; 0x6a85
   11330:	mov	r0, #0
   11334:	mov	r2, #5
   11338:	movt	r1, #1
   1133c:	bl	10ddc <dcgettext@plt>
   11340:	movw	r2, #27292	; 0x6a9c
   11344:	movw	r3, #27306	; 0x6aaa
   11348:	mov	r1, r0
   1134c:	mov	r0, #1
   11350:	movt	r2, #1
   11354:	movt	r3, #1
   11358:	bl	10efc <__printf_chk@plt>
   1135c:	cmp	r6, #0
   11360:	mov	r0, #5
   11364:	mov	r1, #0
   11368:	moveq	r6, r5
   1136c:	bl	10f38 <setlocale@plt>
   11370:	cmp	r0, #0
   11374:	beq	113ac <__lxstat64@plt+0x408>
   11378:	movw	r1, #27346	; 0x6ad2
   1137c:	mov	r2, #3
   11380:	movt	r1, #1
   11384:	bl	10f8c <strncmp@plt>
   11388:	cmp	r0, #0
   1138c:	beq	113ac <__lxstat64@plt+0x408>
   11390:	movw	r1, #27350	; 0x6ad6
   11394:	mov	r0, #0
   11398:	mov	r2, #5
   1139c:	movt	r1, #1
   113a0:	bl	10ddc <dcgettext@plt>
   113a4:	ldr	r1, [r7]
   113a8:	bl	10d64 <fputs_unlocked@plt>
   113ac:	movw	r1, #27421	; 0x6b1d
   113b0:	mov	r0, #0
   113b4:	mov	r2, #5
   113b8:	movt	r1, #1
   113bc:	bl	10ddc <dcgettext@plt>
   113c0:	movw	r2, #27306	; 0x6aaa
   113c4:	mov	r1, r0
   113c8:	mov	r0, #1
   113cc:	mov	r3, r5
   113d0:	movt	r2, #1
   113d4:	bl	10efc <__printf_chk@plt>
   113d8:	movw	r1, #27448	; 0x6b38
   113dc:	mov	r0, #0
   113e0:	mov	r2, #5
   113e4:	movt	r1, #1
   113e8:	bl	10ddc <dcgettext@plt>
   113ec:	movw	r3, #24064	; 0x5e00
   113f0:	mov	r1, r0
   113f4:	movw	r0, #27202	; 0x6a42
   113f8:	cmp	r6, r5
   113fc:	mov	r2, r6
   11400:	movt	r0, #1
   11404:	movt	r3, #1
   11408:	moveq	r3, r0
   1140c:	mov	r0, #1
   11410:	bl	10efc <__printf_chk@plt>
   11414:	mov	r0, r4
   11418:	bl	10eb4 <exit@plt>
   1141c:	movw	r0, #28976	; 0x7130
   11420:	movw	r1, #23892	; 0x5d54
   11424:	mov	r2, #5
   11428:	movt	r0, #2
   1142c:	movt	r1, #1
   11430:	ldr	r5, [r0]
   11434:	mov	r0, #0
   11438:	bl	10ddc <dcgettext@plt>
   1143c:	mov	r2, r0
   11440:	movw	r0, #29008	; 0x7150
   11444:	mov	r1, #1
   11448:	movt	r0, #2
   1144c:	ldr	r3, [r0]
   11450:	mov	r0, r5
   11454:	bl	10f14 <__fprintf_chk@plt>
   11458:	mov	r0, r4
   1145c:	bl	10eb4 <exit@plt>
   11460:	push	{r4, r5, r6, r7, fp, lr}
   11464:	add	fp, sp, #16
   11468:	mov	r4, r0
   1146c:	ldr	r0, [r1]
   11470:	mov	r5, r1
   11474:	bl	12e24 <__lxstat64@plt+0x1e80>
   11478:	movw	r1, #24064	; 0x5e00
   1147c:	mov	r0, #6
   11480:	movt	r1, #1
   11484:	bl	10f38 <setlocale@plt>
   11488:	movw	r6, #27296	; 0x6aa0
   1148c:	movw	r1, #27134	; 0x69fe
   11490:	movt	r6, #1
   11494:	movt	r1, #1
   11498:	mov	r0, r6
   1149c:	bl	10f68 <bindtextdomain@plt>
   114a0:	mov	r0, r6
   114a4:	bl	10df4 <textdomain@plt>
   114a8:	movw	r0, #28896	; 0x70e0
   114ac:	mov	r1, #2
   114b0:	movt	r0, #2
   114b4:	str	r1, [r0]
   114b8:	movw	r0, #11488	; 0x2ce0
   114bc:	movt	r0, #1
   114c0:	bl	15d30 <__lxstat64@plt+0x4d8c>
   114c4:	movw	r6, #28988	; 0x713c
   114c8:	movw	r7, #28992	; 0x7140
   114cc:	mov	r0, #1
   114d0:	cmp	r4, #2
   114d4:	movt	r6, #2
   114d8:	movt	r7, #2
   114dc:	str	r5, [r6]
   114e0:	movw	r5, #28996	; 0x7144
   114e4:	str	r4, [r7]
   114e8:	movt	r5, #2
   114ec:	str	r0, [r5]
   114f0:	poplt	{r4, r5, r6, r7, fp, pc}
   114f4:	sub	r0, r4, #1
   114f8:	bl	11548 <__lxstat64@plt+0x5a4>
   114fc:	ldr	r1, [r7]
   11500:	ldr	r2, [r5]
   11504:	cmp	r2, r1
   11508:	bne	11514 <__lxstat64@plt+0x570>
   1150c:	eor	r0, r0, #1
   11510:	pop	{r4, r5, r6, r7, fp, pc}
   11514:	movw	r1, #27158	; 0x6a16
   11518:	mov	r0, #0
   1151c:	mov	r2, #5
   11520:	movt	r1, #1
   11524:	bl	10ddc <dcgettext@plt>
   11528:	mov	r4, r0
   1152c:	ldr	r0, [r5]
   11530:	ldr	r1, [r6]
   11534:	ldr	r0, [r1, r0, lsl #2]
   11538:	bl	14a58 <__lxstat64@plt+0x3ab4>
   1153c:	mov	r1, r0
   11540:	mov	r0, r4
   11544:	bl	11858 <__lxstat64@plt+0x8b4>
   11548:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1154c:	add	fp, sp, #28
   11550:	sub	sp, sp, #4
   11554:	sub	r1, r0, #1
   11558:	cmp	r1, #3
   1155c:	bhi	116d8 <__lxstat64@plt+0x734>
   11560:	add	r0, pc, #0
   11564:	ldr	pc, [r0, r1, lsl #2]
   11568:	andeq	r1, r1, r8, ror r5
   1156c:	andeq	r1, r1, r4, ror r6
   11570:	andeq	r1, r1, ip, lsr #11
   11574:			; <UNDEFINED> instruction: 0x000115b8
   11578:	movw	r0, #28996	; 0x7144
   1157c:	movt	r0, #2
   11580:	ldr	r1, [r0]
   11584:	add	r2, r1, #1
   11588:	str	r2, [r0]
   1158c:	movw	r0, #28988	; 0x713c
   11590:	movt	r0, #2
   11594:	ldr	r0, [r0]
   11598:	ldr	r0, [r0, r1, lsl #2]
   1159c:	ldrb	r0, [r0]
   115a0:	cmp	r0, #0
   115a4:	movwne	r0, #1
   115a8:	b	117d0 <__lxstat64@plt+0x82c>
   115ac:	sub	sp, fp, #28
   115b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   115b4:	b	11894 <__lxstat64@plt+0x8f0>
   115b8:	movw	r5, #28996	; 0x7144
   115bc:	movw	r0, #28988	; 0x713c
   115c0:	movw	r1, #27499	; 0x6b6b
   115c4:	movt	r5, #2
   115c8:	movt	r0, #2
   115cc:	movt	r1, #1
   115d0:	ldr	r6, [r5]
   115d4:	ldr	r7, [r0]
   115d8:	ldr	r4, [r7, r6, lsl #2]
   115dc:	mov	r0, r4
   115e0:	bl	10d7c <strcmp@plt>
   115e4:	cmp	r0, #0
   115e8:	beq	117dc <__lxstat64@plt+0x838>
   115ec:	movw	r1, #27501	; 0x6b6d
   115f0:	mov	r0, r4
   115f4:	movt	r1, #1
   115f8:	bl	10d7c <strcmp@plt>
   115fc:	cmp	r0, #0
   11600:	bne	116ec <__lxstat64@plt+0x748>
   11604:	add	r4, r6, #3
   11608:	movw	r1, #27503	; 0x6b6f
   1160c:	ldr	r0, [r7, r4, lsl #2]
   11610:	movt	r1, #1
   11614:	bl	10d7c <strcmp@plt>
   11618:	cmp	r0, #0
   1161c:	bne	116ec <__lxstat64@plt+0x748>
   11620:	add	r0, r6, #1
   11624:	movw	r1, #27499	; 0x6b6b
   11628:	str	r0, [r5]
   1162c:	movt	r1, #1
   11630:	ldr	r8, [r7, r0, lsl #2]
   11634:	mov	r0, r8
   11638:	bl	10d7c <strcmp@plt>
   1163c:	cmp	r0, #0
   11640:	beq	11824 <__lxstat64@plt+0x880>
   11644:	ldrb	r0, [r8]
   11648:	cmp	r0, #45	; 0x2d
   1164c:	bne	11850 <__lxstat64@plt+0x8ac>
   11650:	ldrb	r0, [r8, #1]
   11654:	cmp	r0, #0
   11658:	beq	11850 <__lxstat64@plt+0x8ac>
   1165c:	ldrb	r0, [r8, #2]
   11660:	cmp	r0, #0
   11664:	bne	11850 <__lxstat64@plt+0x8ac>
   11668:	bl	11b04 <__lxstat64@plt+0xb60>
   1166c:	ldr	r4, [r5]
   11670:	b	1183c <__lxstat64@plt+0x898>
   11674:	movw	r6, #28996	; 0x7144
   11678:	movw	r0, #28988	; 0x713c
   1167c:	movw	r1, #27499	; 0x6b6b
   11680:	movt	r6, #2
   11684:	movt	r0, #2
   11688:	movt	r1, #1
   1168c:	ldr	r5, [r6]
   11690:	ldr	r7, [r0]
   11694:	ldr	r4, [r7, r5, lsl #2]
   11698:	mov	r0, r4
   1169c:	bl	10d7c <strcmp@plt>
   116a0:	cmp	r0, #0
   116a4:	beq	11804 <__lxstat64@plt+0x860>
   116a8:	ldrb	r0, [r4]
   116ac:	cmp	r0, #45	; 0x2d
   116b0:	bne	11850 <__lxstat64@plt+0x8ac>
   116b4:	ldrb	r0, [r4, #1]
   116b8:	cmp	r0, #0
   116bc:	beq	11850 <__lxstat64@plt+0x8ac>
   116c0:	ldrb	r0, [r4, #2]
   116c4:	cmp	r0, #0
   116c8:	bne	11850 <__lxstat64@plt+0x8ac>
   116cc:	sub	sp, fp, #28
   116d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   116d4:	b	11b04 <__lxstat64@plt+0xb60>
   116d8:	cmp	r0, #1
   116dc:	blt	11854 <__lxstat64@plt+0x8b0>
   116e0:	movw	r0, #28996	; 0x7144
   116e4:	movt	r0, #2
   116e8:	ldr	r6, [r0]
   116ec:	movw	sl, #28992	; 0x7140
   116f0:	movt	sl, #2
   116f4:	ldr	r0, [sl]
   116f8:	cmp	r6, r0
   116fc:	bge	11850 <__lxstat64@plt+0x8ac>
   11700:	bl	12a3c <__lxstat64@plt+0x1a98>
   11704:	movw	r4, #28996	; 0x7144
   11708:	ldr	r1, [sl]
   1170c:	mov	r5, r0
   11710:	mov	r0, #0
   11714:	movt	r4, #2
   11718:	ldr	r9, [r4]
   1171c:	cmp	r9, r1
   11720:	bge	117cc <__lxstat64@plt+0x828>
   11724:	movw	r8, #28988	; 0x713c
   11728:	movw	r6, #27578	; 0x6bba
   1172c:	mov	r0, #0
   11730:	movt	r8, #2
   11734:	movt	r6, #1
   11738:	str	r0, [sp]
   1173c:	ldr	r0, [r8]
   11740:	mov	r1, r6
   11744:	ldr	r7, [r0, r9, lsl #2]
   11748:	mov	r0, r7
   1174c:	bl	10d7c <strcmp@plt>
   11750:	cmp	r0, #0
   11754:	bne	1177c <__lxstat64@plt+0x7d8>
   11758:	add	r0, r9, #1
   1175c:	str	r0, [r4]
   11760:	bl	12a3c <__lxstat64@plt+0x1a98>
   11764:	and	r5, r5, r0
   11768:	ldr	r9, [r4]
   1176c:	ldr	r0, [sl]
   11770:	cmp	r9, r0
   11774:	blt	1173c <__lxstat64@plt+0x798>
   11778:	b	117c8 <__lxstat64@plt+0x824>
   1177c:	ldr	r0, [sp]
   11780:	movw	r1, #27581	; 0x6bbd
   11784:	movt	r1, #1
   11788:	orr	r0, r0, r5
   1178c:	str	r0, [sp]
   11790:	mov	r0, r7
   11794:	bl	10d7c <strcmp@plt>
   11798:	cmp	r0, #0
   1179c:	bne	11848 <__lxstat64@plt+0x8a4>
   117a0:	add	r0, r9, #1
   117a4:	str	r0, [r4]
   117a8:	bl	12a3c <__lxstat64@plt+0x1a98>
   117ac:	mov	r5, r0
   117b0:	ldr	r9, [r4]
   117b4:	ldr	r0, [sl]
   117b8:	cmp	r9, r0
   117bc:	ldr	r0, [sp]
   117c0:	blt	11738 <__lxstat64@plt+0x794>
   117c4:	b	117cc <__lxstat64@plt+0x828>
   117c8:	ldr	r0, [sp]
   117cc:	orr	r0, r0, r5
   117d0:	and	r0, r0, #1
   117d4:	sub	sp, fp, #28
   117d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   117dc:	movw	r1, #28992	; 0x7140
   117e0:	add	r0, r6, #1
   117e4:	movt	r1, #2
   117e8:	str	r0, [r5]
   117ec:	ldr	r1, [r1]
   117f0:	cmp	r0, r1
   117f4:	bge	11850 <__lxstat64@plt+0x8ac>
   117f8:	bl	11894 <__lxstat64@plt+0x8f0>
   117fc:	eor	r0, r0, #1
   11800:	b	117d0 <__lxstat64@plt+0x82c>
   11804:	add	r0, r5, #2
   11808:	str	r0, [r6]
   1180c:	add	r0, r7, r5, lsl #2
   11810:	ldr	r0, [r0, #4]
   11814:	ldrb	r0, [r0]
   11818:	clz	r0, r0
   1181c:	lsr	r0, r0, #5
   11820:	b	117d0 <__lxstat64@plt+0x82c>
   11824:	str	r4, [r5]
   11828:	add	r0, r7, r6, lsl #2
   1182c:	ldr	r0, [r0, #8]
   11830:	ldrb	r0, [r0]
   11834:	clz	r0, r0
   11838:	lsr	r0, r0, #5
   1183c:	add	r1, r4, #1
   11840:	str	r1, [r5]
   11844:	b	117d0 <__lxstat64@plt+0x82c>
   11848:	ldr	r0, [sp]
   1184c:	b	117d0 <__lxstat64@plt+0x82c>
   11850:	bl	122d0 <__lxstat64@plt+0x132c>
   11854:	bl	10f98 <abort@plt>
   11858:	sub	sp, sp, #12
   1185c:	push	{fp, lr}
   11860:	mov	fp, sp
   11864:	sub	sp, sp, #4
   11868:	mov	ip, r0
   1186c:	add	r0, fp, #8
   11870:	stm	r0, {r1, r2, r3}
   11874:	add	r3, fp, #8
   11878:	mov	r0, #0
   1187c:	mov	r1, #0
   11880:	mov	r2, ip
   11884:	str	r3, [sp]
   11888:	bl	14de4 <__lxstat64@plt+0x3e40>
   1188c:	mov	r0, #2
   11890:	bl	10eb4 <exit@plt>
   11894:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11898:	add	fp, sp, #28
   1189c:	sub	sp, sp, #4
   118a0:	movw	sl, #28996	; 0x7144
   118a4:	movw	r0, #28988	; 0x713c
   118a8:	movt	sl, #2
   118ac:	movt	r0, #2
   118b0:	ldr	r9, [sl]
   118b4:	ldr	r6, [r0]
   118b8:	add	r7, r9, #1
   118bc:	ldr	r4, [r6, r7, lsl #2]
   118c0:	mov	r0, r4
   118c4:	bl	123e0 <__lxstat64@plt+0x143c>
   118c8:	cmp	r0, #0
   118cc:	beq	118e0 <__lxstat64@plt+0x93c>
   118d0:	mov	r0, #0
   118d4:	sub	sp, fp, #28
   118d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   118dc:	b	12514 <__lxstat64@plt+0x1570>
   118e0:	ldr	r5, [r6, r9, lsl #2]
   118e4:	movw	r1, #27499	; 0x6b6b
   118e8:	movt	r1, #1
   118ec:	mov	r0, r5
   118f0:	bl	10d7c <strcmp@plt>
   118f4:	cmp	r0, #0
   118f8:	beq	119a0 <__lxstat64@plt+0x9fc>
   118fc:	movw	r1, #27501	; 0x6b6d
   11900:	mov	r0, r5
   11904:	movt	r1, #1
   11908:	bl	10d7c <strcmp@plt>
   1190c:	cmp	r0, #0
   11910:	bne	11930 <__lxstat64@plt+0x98c>
   11914:	add	r0, r6, r9, lsl #2
   11918:	movw	r1, #27503	; 0x6b6f
   1191c:	ldr	r0, [r0, #8]
   11920:	movt	r1, #1
   11924:	bl	10d7c <strcmp@plt>
   11928:	cmp	r0, #0
   1192c:	beq	11aa0 <__lxstat64@plt+0xafc>
   11930:	movw	r1, #27578	; 0x6bba
   11934:	mov	r0, r4
   11938:	movt	r1, #1
   1193c:	bl	10d7c <strcmp@plt>
   11940:	cmp	r0, #0
   11944:	beq	11960 <__lxstat64@plt+0x9bc>
   11948:	movw	r1, #27581	; 0x6bbd
   1194c:	mov	r0, r4
   11950:	movt	r1, #1
   11954:	bl	10d7c <strcmp@plt>
   11958:	cmp	r0, #0
   1195c:	bne	11ac4 <__lxstat64@plt+0xb20>
   11960:	movw	r8, #28992	; 0x7140
   11964:	movt	r8, #2
   11968:	ldr	r0, [r8]
   1196c:	cmp	r9, r0
   11970:	bge	11ac0 <__lxstat64@plt+0xb1c>
   11974:	bl	12a3c <__lxstat64@plt+0x1a98>
   11978:	mov	r4, r0
   1197c:	ldr	r9, [sl]
   11980:	ldr	r0, [r8]
   11984:	mov	r6, #0
   11988:	cmp	r9, r0
   1198c:	bge	11a74 <__lxstat64@plt+0xad0>
   11990:	movw	r5, #27578	; 0x6bba
   11994:	mov	r6, #0
   11998:	movt	r5, #1
   1199c:	b	11a30 <__lxstat64@plt+0xa8c>
   119a0:	movw	r0, #28992	; 0x7140
   119a4:	str	r7, [sl]
   119a8:	movt	r0, #2
   119ac:	ldr	r0, [r0]
   119b0:	cmp	r7, r0
   119b4:	bge	11ac0 <__lxstat64@plt+0xb1c>
   119b8:	movw	r1, #27499	; 0x6b6b
   119bc:	mov	r0, r4
   119c0:	movt	r1, #1
   119c4:	bl	10d7c <strcmp@plt>
   119c8:	cmp	r0, #0
   119cc:	beq	11a7c <__lxstat64@plt+0xad8>
   119d0:	ldrb	r0, [r4]
   119d4:	cmp	r0, #45	; 0x2d
   119d8:	bne	11ac0 <__lxstat64@plt+0xb1c>
   119dc:	ldrb	r0, [r4, #1]
   119e0:	cmp	r0, #0
   119e4:	beq	11ac0 <__lxstat64@plt+0xb1c>
   119e8:	ldrb	r0, [r4, #2]
   119ec:	cmp	r0, #0
   119f0:	bne	11ac0 <__lxstat64@plt+0xb1c>
   119f4:	bl	11b04 <__lxstat64@plt+0xb60>
   119f8:	eor	r6, r0, #1
   119fc:	b	11ab4 <__lxstat64@plt+0xb10>
   11a00:	movw	r1, #27581	; 0x6bbd
   11a04:	mov	r0, r7
   11a08:	orr	r6, r6, r4
   11a0c:	movt	r1, #1
   11a10:	bl	10d7c <strcmp@plt>
   11a14:	cmp	r0, #0
   11a18:	bne	11ab4 <__lxstat64@plt+0xb10>
   11a1c:	add	r0, r9, #1
   11a20:	str	r0, [sl]
   11a24:	bl	12a3c <__lxstat64@plt+0x1a98>
   11a28:	mov	r4, r0
   11a2c:	b	11a64 <__lxstat64@plt+0xac0>
   11a30:	movw	r0, #28988	; 0x713c
   11a34:	mov	r1, r5
   11a38:	movt	r0, #2
   11a3c:	ldr	r0, [r0]
   11a40:	ldr	r7, [r0, r9, lsl #2]
   11a44:	mov	r0, r7
   11a48:	bl	10d7c <strcmp@plt>
   11a4c:	cmp	r0, #0
   11a50:	bne	11a00 <__lxstat64@plt+0xa5c>
   11a54:	add	r0, r9, #1
   11a58:	str	r0, [sl]
   11a5c:	bl	12a3c <__lxstat64@plt+0x1a98>
   11a60:	and	r4, r4, r0
   11a64:	ldr	r9, [sl]
   11a68:	ldr	r0, [r8]
   11a6c:	cmp	r9, r0
   11a70:	blt	11a30 <__lxstat64@plt+0xa8c>
   11a74:	orr	r6, r6, r4
   11a78:	b	11ab4 <__lxstat64@plt+0xb10>
   11a7c:	add	r0, r9, #3
   11a80:	str	r0, [sl]
   11a84:	add	r0, r6, r9, lsl #2
   11a88:	ldr	r0, [r0, #8]
   11a8c:	ldrb	r0, [r0]
   11a90:	clz	r0, r0
   11a94:	lsr	r0, r0, #5
   11a98:	eor	r6, r0, #1
   11a9c:	b	11ab4 <__lxstat64@plt+0xb10>
   11aa0:	ldrb	r6, [r4]
   11aa4:	add	r0, r9, #3
   11aa8:	str	r0, [sl]
   11aac:	cmp	r6, #0
   11ab0:	movwne	r6, #1
   11ab4:	and	r0, r6, #1
   11ab8:	sub	sp, fp, #28
   11abc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ac0:	bl	122d0 <__lxstat64@plt+0x132c>
   11ac4:	movw	r1, #27584	; 0x6bc0
   11ac8:	mov	r0, #0
   11acc:	mov	r2, #5
   11ad0:	movt	r1, #1
   11ad4:	bl	10ddc <dcgettext@plt>
   11ad8:	movw	r1, #28988	; 0x713c
   11adc:	mov	r4, r0
   11ae0:	ldr	r0, [sl]
   11ae4:	movt	r1, #2
   11ae8:	ldr	r1, [r1]
   11aec:	add	r0, r1, r0, lsl #2
   11af0:	ldr	r0, [r0, #4]
   11af4:	bl	14a58 <__lxstat64@plt+0x3ab4>
   11af8:	mov	r1, r0
   11afc:	mov	r0, r4
   11b00:	bl	11858 <__lxstat64@plt+0x8b4>
   11b04:	push	{r4, r5, r6, sl, fp, lr}
   11b08:	add	fp, sp, #16
   11b0c:	sub	sp, sp, #104	; 0x68
   11b10:	movw	r5, #28996	; 0x7144
   11b14:	movw	r6, #28988	; 0x713c
   11b18:	movt	r5, #2
   11b1c:	movt	r6, #2
   11b20:	ldr	r1, [r5]
   11b24:	ldr	r0, [r6]
   11b28:	ldr	r2, [r0, r1, lsl #2]
   11b2c:	ldrb	r2, [r2, #1]
   11b30:	sub	r2, r2, #71	; 0x47
   11b34:	cmp	r2, #51	; 0x33
   11b38:	bhi	12298 <__lxstat64@plt+0x12f4>
   11b3c:	add	r3, pc, #0
   11b40:	ldr	pc, [r3, r2, lsl #2]
   11b44:	andeq	r1, r1, r8, lsl #31
   11b48:	muleq	r1, r8, r2
   11b4c:	muleq	r1, r8, r2
   11b50:	muleq	r1, r8, r2
   11b54:	muleq	r1, r8, r2
   11b58:	andeq	r1, r1, r4, lsl ip
   11b5c:	muleq	r1, r8, r2
   11b60:	strdeq	r1, [r1], -r0
   11b64:	andeq	r1, r1, ip, lsr #26
   11b68:	muleq	r1, r8, r2
   11b6c:	muleq	r1, r8, r2
   11b70:	muleq	r1, r8, r2
   11b74:	muleq	r1, r4, sp
   11b78:	muleq	r1, r8, r2
   11b7c:	muleq	r1, r8, r2
   11b80:	muleq	r1, r8, r2
   11b84:	muleq	r1, r8, r2
   11b88:	muleq	r1, r8, r2
   11b8c:	muleq	r1, r8, r2
   11b90:	muleq	r1, r8, r2
   11b94:	muleq	r1, r8, r2
   11b98:	muleq	r1, r8, r2
   11b9c:	muleq	r1, r8, r2
   11ba0:	muleq	r1, r8, r2
   11ba4:	muleq	r1, r8, r2
   11ba8:	muleq	r1, r8, r2
   11bac:	muleq	r1, r8, r2
   11bb0:	andeq	r1, r1, r4, ror #27
   11bb4:	andeq	r1, r1, r4, lsr lr
   11bb8:	andeq	r1, r1, r4, lsl #29
   11bbc:	andeq	r1, r1, ip, lsr #25
   11bc0:	ldrdeq	r1, [r1], -r4
   11bc4:	andeq	r1, r1, r4, ror #24
   11bc8:	andeq	r1, r1, r4, lsl ip
   11bcc:	muleq	r1, r8, r2
   11bd0:	muleq	r1, r8, r2
   11bd4:	andeq	r1, r1, r4, ror #25
   11bd8:	muleq	r1, r8, r2
   11bdc:	muleq	r1, r8, r2
   11be0:	andeq	r1, r1, r4, lsr #30
   11be4:	muleq	r1, r8, r2
   11be8:	andeq	r2, r1, r8, lsl #3
   11bec:	muleq	r1, r8, r2
   11bf0:	andeq	r1, r1, ip, asr pc
   11bf4:	ldrdeq	r2, [r1], -r8
   11bf8:	andeq	r2, r1, ip, rrx
   11bfc:	andeq	r2, r1, r4, ror #1
   11c00:	muleq	r1, r8, r2
   11c04:	andeq	r2, r1, r4, lsr r2
   11c08:	andeq	r2, r1, ip, lsr #2
   11c0c:	muleq	r1, r8, r2
   11c10:	andeq	r2, r1, r8, asr r1
   11c14:	movw	r3, #28992	; 0x7140
   11c18:	add	r2, r1, #1
   11c1c:	movt	r3, #2
   11c20:	str	r2, [r5]
   11c24:	ldr	r3, [r3]
   11c28:	cmp	r2, r3
   11c2c:	bge	122cc <__lxstat64@plt+0x1328>
   11c30:	add	r1, r1, #2
   11c34:	str	r1, [r5]
   11c38:	ldr	r1, [r0, r2, lsl #2]
   11c3c:	mov	r2, sp
   11c40:	mov	r0, #3
   11c44:	bl	10fa4 <__lxstat64@plt>
   11c48:	mov	r4, #0
   11c4c:	cmp	r0, #0
   11c50:	bne	1226c <__lxstat64@plt+0x12c8>
   11c54:	ldr	r0, [sp, #16]
   11c58:	and	r0, r0, #61440	; 0xf000
   11c5c:	sub	r0, r0, #40960	; 0xa000
   11c60:	b	12264 <__lxstat64@plt+0x12c0>
   11c64:	movw	r3, #28992	; 0x7140
   11c68:	add	r2, r1, #1
   11c6c:	movt	r3, #2
   11c70:	str	r2, [r5]
   11c74:	ldr	r3, [r3]
   11c78:	cmp	r2, r3
   11c7c:	bge	122cc <__lxstat64@plt+0x1328>
   11c80:	add	r1, r1, #2
   11c84:	str	r1, [r5]
   11c88:	ldr	r1, [r0, r2, lsl #2]
   11c8c:	mov	r2, sp
   11c90:	mov	r0, #3
   11c94:	bl	10f74 <__xstat64@plt>
   11c98:	cmp	r0, #0
   11c9c:	mov	r4, #0
   11ca0:	ldrbeq	r0, [sp, #17]
   11ca4:	ubfxeq	r4, r0, #2, #1
   11ca8:	b	1226c <__lxstat64@plt+0x12c8>
   11cac:	movw	r3, #28992	; 0x7140
   11cb0:	add	r2, r1, #1
   11cb4:	movt	r3, #2
   11cb8:	str	r2, [r5]
   11cbc:	ldr	r3, [r3]
   11cc0:	cmp	r2, r3
   11cc4:	bge	122cc <__lxstat64@plt+0x1328>
   11cc8:	add	r1, r1, #2
   11ccc:	str	r1, [r5]
   11cd0:	ldr	r1, [r0, r2, lsl #2]
   11cd4:	mov	r2, sp
   11cd8:	mov	r0, #3
   11cdc:	bl	10f74 <__xstat64@plt>
   11ce0:	b	12264 <__lxstat64@plt+0x12c0>
   11ce4:	movw	r3, #28992	; 0x7140
   11ce8:	add	r2, r1, #1
   11cec:	movt	r3, #2
   11cf0:	str	r2, [r5]
   11cf4:	ldr	r3, [r3]
   11cf8:	cmp	r2, r3
   11cfc:	bge	122cc <__lxstat64@plt+0x1328>
   11d00:	add	r1, r1, #2
   11d04:	str	r1, [r5]
   11d08:	ldr	r1, [r0, r2, lsl #2]
   11d0c:	mov	r2, sp
   11d10:	mov	r0, #3
   11d14:	bl	10f74 <__xstat64@plt>
   11d18:	cmp	r0, #0
   11d1c:	mov	r4, #0
   11d20:	ldrbeq	r0, [sp, #17]
   11d24:	ubfxeq	r4, r0, #1, #1
   11d28:	b	1226c <__lxstat64@plt+0x12c8>
   11d2c:	movw	r3, #28992	; 0x7140
   11d30:	add	r2, r1, #1
   11d34:	movt	r3, #2
   11d38:	str	r2, [r5]
   11d3c:	ldr	r3, [r3]
   11d40:	cmp	r2, r3
   11d44:	bge	122cc <__lxstat64@plt+0x1328>
   11d48:	add	r1, r1, #2
   11d4c:	str	r1, [r5]
   11d50:	ldr	r1, [r0, r2, lsl #2]
   11d54:	mov	r2, sp
   11d58:	mov	r0, #3
   11d5c:	bl	10f74 <__xstat64@plt>
   11d60:	mov	r4, #0
   11d64:	cmp	r0, #0
   11d68:	bne	1226c <__lxstat64@plt+0x12c8>
   11d6c:	bl	10ecc <__errno_location@plt>
   11d70:	mov	r4, #0
   11d74:	mov	r5, r0
   11d78:	str	r4, [r0]
   11d7c:	bl	10e00 <geteuid@plt>
   11d80:	cmn	r0, #1
   11d84:	beq	12278 <__lxstat64@plt+0x12d4>
   11d88:	ldr	r1, [sp, #24]
   11d8c:	sub	r0, r0, r1
   11d90:	b	12264 <__lxstat64@plt+0x12c0>
   11d94:	movw	r3, #28992	; 0x7140
   11d98:	add	r2, r1, #1
   11d9c:	movt	r3, #2
   11da0:	str	r2, [r5]
   11da4:	ldr	r3, [r3]
   11da8:	cmp	r2, r3
   11dac:	bge	122cc <__lxstat64@plt+0x1328>
   11db0:	add	r1, r1, #2
   11db4:	str	r1, [r5]
   11db8:	ldr	r1, [r0, r2, lsl #2]
   11dbc:	mov	r2, sp
   11dc0:	mov	r0, #3
   11dc4:	bl	10f74 <__xstat64@plt>
   11dc8:	mov	r4, #0
   11dcc:	cmp	r0, #0
   11dd0:	bne	1226c <__lxstat64@plt+0x12c8>
   11dd4:	ldr	r0, [sp, #16]
   11dd8:	and	r0, r0, #61440	; 0xf000
   11ddc:	sub	r0, r0, #49152	; 0xc000
   11de0:	b	12264 <__lxstat64@plt+0x12c0>
   11de4:	movw	r3, #28992	; 0x7140
   11de8:	add	r2, r1, #1
   11dec:	movt	r3, #2
   11df0:	str	r2, [r5]
   11df4:	ldr	r3, [r3]
   11df8:	cmp	r2, r3
   11dfc:	bge	122cc <__lxstat64@plt+0x1328>
   11e00:	add	r1, r1, #2
   11e04:	str	r1, [r5]
   11e08:	ldr	r1, [r0, r2, lsl #2]
   11e0c:	mov	r2, sp
   11e10:	mov	r0, #3
   11e14:	bl	10f74 <__xstat64@plt>
   11e18:	mov	r4, #0
   11e1c:	cmp	r0, #0
   11e20:	bne	1226c <__lxstat64@plt+0x12c8>
   11e24:	ldr	r0, [sp, #16]
   11e28:	and	r0, r0, #61440	; 0xf000
   11e2c:	sub	r0, r0, #24576	; 0x6000
   11e30:	b	12264 <__lxstat64@plt+0x12c0>
   11e34:	movw	r3, #28992	; 0x7140
   11e38:	add	r2, r1, #1
   11e3c:	movt	r3, #2
   11e40:	str	r2, [r5]
   11e44:	ldr	r3, [r3]
   11e48:	cmp	r2, r3
   11e4c:	bge	122cc <__lxstat64@plt+0x1328>
   11e50:	add	r1, r1, #2
   11e54:	str	r1, [r5]
   11e58:	ldr	r1, [r0, r2, lsl #2]
   11e5c:	mov	r2, sp
   11e60:	mov	r0, #3
   11e64:	bl	10f74 <__xstat64@plt>
   11e68:	mov	r4, #0
   11e6c:	cmp	r0, #0
   11e70:	bne	1226c <__lxstat64@plt+0x12c8>
   11e74:	ldr	r0, [sp, #16]
   11e78:	and	r0, r0, #61440	; 0xf000
   11e7c:	sub	r0, r0, #8192	; 0x2000
   11e80:	b	12264 <__lxstat64@plt+0x12c0>
   11e84:	movw	r3, #28992	; 0x7140
   11e88:	add	r2, r1, #1
   11e8c:	movt	r3, #2
   11e90:	str	r2, [r5]
   11e94:	ldr	r3, [r3]
   11e98:	cmp	r2, r3
   11e9c:	bge	122cc <__lxstat64@plt+0x1328>
   11ea0:	add	r1, r1, #2
   11ea4:	str	r1, [r5]
   11ea8:	ldr	r1, [r0, r2, lsl #2]
   11eac:	mov	r2, sp
   11eb0:	mov	r0, #3
   11eb4:	bl	10f74 <__xstat64@plt>
   11eb8:	mov	r4, #0
   11ebc:	cmp	r0, #0
   11ec0:	bne	1226c <__lxstat64@plt+0x12c8>
   11ec4:	ldr	r0, [sp, #16]
   11ec8:	and	r0, r0, #61440	; 0xf000
   11ecc:	sub	r0, r0, #16384	; 0x4000
   11ed0:	b	12264 <__lxstat64@plt+0x12c0>
   11ed4:	movw	r3, #28992	; 0x7140
   11ed8:	add	r2, r1, #1
   11edc:	movt	r3, #2
   11ee0:	str	r2, [r5]
   11ee4:	ldr	r3, [r3]
   11ee8:	cmp	r2, r3
   11eec:	bge	122cc <__lxstat64@plt+0x1328>
   11ef0:	add	r1, r1, #2
   11ef4:	str	r1, [r5]
   11ef8:	ldr	r1, [r0, r2, lsl #2]
   11efc:	mov	r2, sp
   11f00:	mov	r0, #3
   11f04:	bl	10f74 <__xstat64@plt>
   11f08:	mov	r4, #0
   11f0c:	cmp	r0, #0
   11f10:	bne	1226c <__lxstat64@plt+0x12c8>
   11f14:	ldr	r0, [sp, #16]
   11f18:	and	r0, r0, #61440	; 0xf000
   11f1c:	sub	r0, r0, #32768	; 0x8000
   11f20:	b	12264 <__lxstat64@plt+0x12c0>
   11f24:	movw	r3, #28992	; 0x7140
   11f28:	add	r2, r1, #1
   11f2c:	movt	r3, #2
   11f30:	str	r2, [r5]
   11f34:	ldr	r3, [r3]
   11f38:	cmp	r2, r3
   11f3c:	bge	122cc <__lxstat64@plt+0x1328>
   11f40:	add	r1, r1, #2
   11f44:	str	r1, [r5]
   11f48:	ldr	r0, [r0, r2, lsl #2]
   11f4c:	ldrb	r4, [r0]
   11f50:	cmp	r4, #0
   11f54:	movwne	r4, #1
   11f58:	b	1226c <__lxstat64@plt+0x12c8>
   11f5c:	movw	r3, #28992	; 0x7140
   11f60:	add	r2, r1, #1
   11f64:	movt	r3, #2
   11f68:	str	r2, [r5]
   11f6c:	ldr	r3, [r3]
   11f70:	cmp	r2, r3
   11f74:	bge	122cc <__lxstat64@plt+0x1328>
   11f78:	add	r1, r1, #2
   11f7c:	str	r1, [r5]
   11f80:	mov	r1, #4
   11f84:	b	1225c <__lxstat64@plt+0x12b8>
   11f88:	movw	r3, #28992	; 0x7140
   11f8c:	add	r2, r1, #1
   11f90:	movt	r3, #2
   11f94:	str	r2, [r5]
   11f98:	ldr	r3, [r3]
   11f9c:	cmp	r2, r3
   11fa0:	bge	122cc <__lxstat64@plt+0x1328>
   11fa4:	add	r1, r1, #2
   11fa8:	str	r1, [r5]
   11fac:	ldr	r1, [r0, r2, lsl #2]
   11fb0:	mov	r2, sp
   11fb4:	mov	r0, #3
   11fb8:	bl	10f74 <__xstat64@plt>
   11fbc:	mov	r4, #0
   11fc0:	cmp	r0, #0
   11fc4:	bne	1226c <__lxstat64@plt+0x12c8>
   11fc8:	bl	10ecc <__errno_location@plt>
   11fcc:	mov	r4, #0
   11fd0:	mov	r5, r0
   11fd4:	str	r4, [r0]
   11fd8:	bl	10e18 <getegid@plt>
   11fdc:	cmn	r0, #1
   11fe0:	beq	12288 <__lxstat64@plt+0x12e4>
   11fe4:	ldr	r1, [sp, #28]
   11fe8:	sub	r0, r0, r1
   11fec:	b	12264 <__lxstat64@plt+0x12c0>
   11ff0:	movw	r3, #28992	; 0x7140
   11ff4:	add	r2, r1, #1
   11ff8:	movt	r3, #2
   11ffc:	str	r2, [r5]
   12000:	ldr	r3, [r3]
   12004:	cmp	r2, r3
   12008:	bge	122cc <__lxstat64@plt+0x1328>
   1200c:	add	r1, r1, #2
   12010:	str	r1, [r5]
   12014:	ldr	r1, [r0, r2, lsl #2]
   12018:	mov	r2, sp
   1201c:	mov	r0, #3
   12020:	bl	10f74 <__xstat64@plt>
   12024:	mov	r4, #0
   12028:	cmp	r0, #0
   1202c:	bne	1226c <__lxstat64@plt+0x12c8>
   12030:	add	r3, sp, #72	; 0x48
   12034:	mov	r4, #0
   12038:	ldm	r3, {r0, r1, r2, r3}
   1203c:	cmp	r2, r0
   12040:	mov	r0, #0
   12044:	movwgt	r0, #1
   12048:	sublt	r0, r0, #1
   1204c:	cmp	r3, r1
   12050:	mov	r1, #0
   12054:	movwgt	r1, #1
   12058:	sublt	r1, r1, #1
   1205c:	add	r0, r1, r0, lsl #1
   12060:	cmp	r0, #0
   12064:	movwgt	r4, #1
   12068:	b	1226c <__lxstat64@plt+0x12c8>
   1206c:	movw	r3, #28992	; 0x7140
   12070:	add	r2, r1, #1
   12074:	movt	r3, #2
   12078:	str	r2, [r5]
   1207c:	ldr	r3, [r3]
   12080:	cmp	r2, r3
   12084:	bge	122cc <__lxstat64@plt+0x1328>
   12088:	add	r1, r1, #2
   1208c:	str	r1, [r5]
   12090:	ldr	r0, [r0, r2, lsl #2]
   12094:	bl	12320 <__lxstat64@plt+0x137c>
   12098:	mov	r6, r0
   1209c:	bl	10ecc <__errno_location@plt>
   120a0:	mov	r4, #0
   120a4:	mov	r5, r0
   120a8:	mov	r1, #0
   120ac:	mov	r2, #10
   120b0:	str	r4, [r0]
   120b4:	mov	r0, r6
   120b8:	bl	10d88 <strtol@plt>
   120bc:	cmp	r0, #0
   120c0:	blt	1226c <__lxstat64@plt+0x12c8>
   120c4:	ldr	r1, [r5]
   120c8:	cmp	r1, #34	; 0x22
   120cc:	beq	1226c <__lxstat64@plt+0x12c8>
   120d0:	bl	10f80 <isatty@plt>
   120d4:	mov	r4, r0
   120d8:	cmp	r0, #0
   120dc:	movwne	r4, #1
   120e0:	b	1226c <__lxstat64@plt+0x12c8>
   120e4:	movw	r3, #28992	; 0x7140
   120e8:	add	r2, r1, #1
   120ec:	movt	r3, #2
   120f0:	str	r2, [r5]
   120f4:	ldr	r3, [r3]
   120f8:	cmp	r2, r3
   120fc:	bge	122cc <__lxstat64@plt+0x1328>
   12100:	add	r1, r1, #2
   12104:	str	r1, [r5]
   12108:	ldr	r1, [r0, r2, lsl #2]
   1210c:	mov	r2, sp
   12110:	mov	r0, #3
   12114:	bl	10f74 <__xstat64@plt>
   12118:	cmp	r0, #0
   1211c:	mov	r4, #0
   12120:	ldrbeq	r0, [sp, #17]
   12124:	ubfxeq	r4, r0, #3, #1
   12128:	b	1226c <__lxstat64@plt+0x12c8>
   1212c:	movw	r3, #28992	; 0x7140
   12130:	add	r2, r1, #1
   12134:	movt	r3, #2
   12138:	str	r2, [r5]
   1213c:	ldr	r3, [r3]
   12140:	cmp	r2, r3
   12144:	bge	122cc <__lxstat64@plt+0x1328>
   12148:	add	r1, r1, #2
   1214c:	str	r1, [r5]
   12150:	mov	r1, #1
   12154:	b	1225c <__lxstat64@plt+0x12b8>
   12158:	movw	r3, #28992	; 0x7140
   1215c:	add	r2, r1, #1
   12160:	movt	r3, #2
   12164:	str	r2, [r5]
   12168:	ldr	r3, [r3]
   1216c:	cmp	r2, r3
   12170:	bge	122cc <__lxstat64@plt+0x1328>
   12174:	add	r1, r1, #2
   12178:	str	r1, [r5]
   1217c:	ldr	r0, [r0, r2, lsl #2]
   12180:	ldrb	r0, [r0]
   12184:	b	12264 <__lxstat64@plt+0x12c0>
   12188:	movw	r3, #28992	; 0x7140
   1218c:	add	r2, r1, #1
   12190:	movt	r3, #2
   12194:	str	r2, [r5]
   12198:	ldr	r3, [r3]
   1219c:	cmp	r2, r3
   121a0:	bge	122cc <__lxstat64@plt+0x1328>
   121a4:	add	r1, r1, #2
   121a8:	str	r1, [r5]
   121ac:	ldr	r1, [r0, r2, lsl #2]
   121b0:	mov	r2, sp
   121b4:	mov	r0, #3
   121b8:	bl	10f74 <__xstat64@plt>
   121bc:	mov	r4, #0
   121c0:	cmp	r0, #0
   121c4:	bne	1226c <__lxstat64@plt+0x12c8>
   121c8:	ldr	r0, [sp, #16]
   121cc:	and	r0, r0, #61440	; 0xf000
   121d0:	sub	r0, r0, #4096	; 0x1000
   121d4:	b	12264 <__lxstat64@plt+0x12c0>
   121d8:	movw	r3, #28992	; 0x7140
   121dc:	add	r2, r1, #1
   121e0:	movt	r3, #2
   121e4:	str	r2, [r5]
   121e8:	ldr	r3, [r3]
   121ec:	cmp	r2, r3
   121f0:	bge	122cc <__lxstat64@plt+0x1328>
   121f4:	add	r1, r1, #2
   121f8:	str	r1, [r5]
   121fc:	ldr	r1, [r0, r2, lsl #2]
   12200:	mov	r2, sp
   12204:	mov	r0, #3
   12208:	bl	10f74 <__xstat64@plt>
   1220c:	mov	r4, #0
   12210:	cmp	r0, #0
   12214:	bne	1226c <__lxstat64@plt+0x12c8>
   12218:	ldr	r0, [sp, #48]	; 0x30
   1221c:	ldr	r1, [sp, #52]	; 0x34
   12220:	mov	r4, #0
   12224:	rsbs	r0, r0, #0
   12228:	rscs	r0, r1, #0
   1222c:	movwlt	r4, #1
   12230:	b	1226c <__lxstat64@plt+0x12c8>
   12234:	movw	r3, #28992	; 0x7140
   12238:	add	r2, r1, #1
   1223c:	movt	r3, #2
   12240:	str	r2, [r5]
   12244:	ldr	r3, [r3]
   12248:	cmp	r2, r3
   1224c:	bge	122cc <__lxstat64@plt+0x1328>
   12250:	add	r1, r1, #2
   12254:	str	r1, [r5]
   12258:	mov	r1, #2
   1225c:	ldr	r0, [r0, r2, lsl #2]
   12260:	bl	10f5c <euidaccess@plt>
   12264:	clz	r0, r0
   12268:	lsr	r4, r0, #5
   1226c:	mov	r0, r4
   12270:	sub	sp, fp, #16
   12274:	pop	{r4, r5, r6, sl, fp, pc}
   12278:	ldr	r1, [r5]
   1227c:	cmp	r1, #0
   12280:	bne	1226c <__lxstat64@plt+0x12c8>
   12284:	b	11d88 <__lxstat64@plt+0xde4>
   12288:	ldr	r1, [r5]
   1228c:	cmp	r1, #0
   12290:	bne	1226c <__lxstat64@plt+0x12c8>
   12294:	b	11fe4 <__lxstat64@plt+0x1040>
   12298:	movw	r1, #27505	; 0x6b71
   1229c:	mov	r0, #0
   122a0:	mov	r2, #5
   122a4:	movt	r1, #1
   122a8:	bl	10ddc <dcgettext@plt>
   122ac:	mov	r4, r0
   122b0:	ldr	r0, [r5]
   122b4:	ldr	r1, [r6]
   122b8:	ldr	r0, [r1, r0, lsl #2]
   122bc:	bl	14a58 <__lxstat64@plt+0x3ab4>
   122c0:	mov	r1, r0
   122c4:	mov	r0, r4
   122c8:	bl	11858 <__lxstat64@plt+0x8b4>
   122cc:	bl	122d0 <__lxstat64@plt+0x132c>
   122d0:	push	{fp, lr}
   122d4:	mov	fp, sp
   122d8:	movw	r1, #27552	; 0x6ba0
   122dc:	mov	r0, #0
   122e0:	mov	r2, #5
   122e4:	movt	r1, #1
   122e8:	bl	10ddc <dcgettext@plt>
   122ec:	movw	r1, #28988	; 0x713c
   122f0:	mov	r4, r0
   122f4:	movw	r0, #28992	; 0x7140
   122f8:	movt	r0, #2
   122fc:	movt	r1, #2
   12300:	ldr	r0, [r0]
   12304:	ldr	r1, [r1]
   12308:	add	r0, r1, r0, lsl #2
   1230c:	ldr	r0, [r0, #-4]
   12310:	bl	14a58 <__lxstat64@plt+0x3ab4>
   12314:	mov	r1, r0
   12318:	mov	r0, r4
   1231c:	bl	11858 <__lxstat64@plt+0x8b4>
   12320:	push	{r4, r5, r6, sl, fp, lr}
   12324:	add	fp, sp, #16
   12328:	mov	r6, r0
   1232c:	sub	r5, r0, #1
   12330:	bl	10ea8 <__ctype_b_loc@plt>
   12334:	ldr	r1, [r0]
   12338:	ldrb	r2, [r5, #1]!
   1233c:	ldrb	r0, [r1, r2, lsl #1]
   12340:	tst	r0, #1
   12344:	bne	12338 <__lxstat64@plt+0x1394>
   12348:	add	r3, r5, #1
   1234c:	cmp	r2, #43	; 0x2b
   12350:	mov	r0, r5
   12354:	moveq	r0, r3
   12358:	cmp	r2, #45	; 0x2d
   1235c:	moveq	r5, r3
   12360:	cmp	r2, #43	; 0x2b
   12364:	moveq	r5, r3
   12368:	ldrb	r2, [r5]
   1236c:	sub	r2, r2, #48	; 0x30
   12370:	cmp	r2, #9
   12374:	bhi	123b4 <__lxstat64@plt+0x1410>
   12378:	ldrb	r2, [r5, #1]!
   1237c:	sub	r3, r2, #48	; 0x30
   12380:	cmp	r3, #10
   12384:	bcc	12378 <__lxstat64@plt+0x13d4>
   12388:	ldrb	r3, [r1, r2, lsl #1]
   1238c:	tst	r3, #1
   12390:	beq	123ac <__lxstat64@plt+0x1408>
   12394:	mov	r3, #1
   12398:	ldrb	r2, [r5, r3]
   1239c:	add	r3, r3, #1
   123a0:	ldrb	r4, [r1, r2, lsl #1]
   123a4:	tst	r4, #1
   123a8:	bne	12398 <__lxstat64@plt+0x13f4>
   123ac:	cmp	r2, #0
   123b0:	popeq	{r4, r5, r6, sl, fp, pc}
   123b4:	movw	r1, #27533	; 0x6b8d
   123b8:	mov	r0, #0
   123bc:	mov	r2, #5
   123c0:	movt	r1, #1
   123c4:	bl	10ddc <dcgettext@plt>
   123c8:	mov	r5, r0
   123cc:	mov	r0, r6
   123d0:	bl	14a58 <__lxstat64@plt+0x3ab4>
   123d4:	mov	r1, r0
   123d8:	mov	r0, r5
   123dc:	bl	11858 <__lxstat64@plt+0x8b4>
   123e0:	push	{r4, r5, fp, lr}
   123e4:	add	fp, sp, #8
   123e8:	movw	r1, #27614	; 0x6bde
   123ec:	mov	r5, r0
   123f0:	movt	r1, #1
   123f4:	bl	10d7c <strcmp@plt>
   123f8:	mov	r4, #1
   123fc:	cmp	r0, #0
   12400:	beq	1250c <__lxstat64@plt+0x1568>
   12404:	movw	r1, #27613	; 0x6bdd
   12408:	mov	r0, r5
   1240c:	movt	r1, #1
   12410:	bl	10d7c <strcmp@plt>
   12414:	cmp	r0, #0
   12418:	beq	1250c <__lxstat64@plt+0x1568>
   1241c:	movw	r1, #27616	; 0x6be0
   12420:	mov	r0, r5
   12424:	movt	r1, #1
   12428:	bl	10d7c <strcmp@plt>
   1242c:	cmp	r0, #0
   12430:	beq	1250c <__lxstat64@plt+0x1568>
   12434:	movw	r1, #27619	; 0x6be3
   12438:	mov	r0, r5
   1243c:	movt	r1, #1
   12440:	bl	10d7c <strcmp@plt>
   12444:	cmp	r0, #0
   12448:	beq	1250c <__lxstat64@plt+0x1568>
   1244c:	movw	r1, #27623	; 0x6be7
   12450:	mov	r0, r5
   12454:	movt	r1, #1
   12458:	bl	10d7c <strcmp@plt>
   1245c:	cmp	r0, #0
   12460:	beq	1250c <__lxstat64@plt+0x1568>
   12464:	movw	r1, #27627	; 0x6beb
   12468:	mov	r0, r5
   1246c:	movt	r1, #1
   12470:	bl	10d7c <strcmp@plt>
   12474:	cmp	r0, #0
   12478:	beq	1250c <__lxstat64@plt+0x1568>
   1247c:	movw	r1, #27631	; 0x6bef
   12480:	mov	r0, r5
   12484:	movt	r1, #1
   12488:	bl	10d7c <strcmp@plt>
   1248c:	cmp	r0, #0
   12490:	beq	1250c <__lxstat64@plt+0x1568>
   12494:	movw	r1, #27635	; 0x6bf3
   12498:	mov	r0, r5
   1249c:	movt	r1, #1
   124a0:	bl	10d7c <strcmp@plt>
   124a4:	cmp	r0, #0
   124a8:	beq	1250c <__lxstat64@plt+0x1568>
   124ac:	movw	r1, #27639	; 0x6bf7
   124b0:	mov	r0, r5
   124b4:	movt	r1, #1
   124b8:	bl	10d7c <strcmp@plt>
   124bc:	cmp	r0, #0
   124c0:	beq	1250c <__lxstat64@plt+0x1568>
   124c4:	movw	r1, #27643	; 0x6bfb
   124c8:	mov	r0, r5
   124cc:	movt	r1, #1
   124d0:	bl	10d7c <strcmp@plt>
   124d4:	cmp	r0, #0
   124d8:	beq	1250c <__lxstat64@plt+0x1568>
   124dc:	movw	r1, #27647	; 0x6bff
   124e0:	mov	r0, r5
   124e4:	movt	r1, #1
   124e8:	bl	10d7c <strcmp@plt>
   124ec:	cmp	r0, #0
   124f0:	beq	1250c <__lxstat64@plt+0x1568>
   124f4:	movw	r1, #27651	; 0x6c03
   124f8:	mov	r0, r5
   124fc:	movt	r1, #1
   12500:	bl	10d7c <strcmp@plt>
   12504:	clz	r0, r0
   12508:	lsr	r4, r0, #5
   1250c:	mov	r0, r4
   12510:	pop	{r4, r5, fp, pc}
   12514:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12518:	add	fp, sp, #28
   1251c:	sub	sp, sp, #212	; 0xd4
   12520:	mov	r4, r0
   12524:	cmp	r0, #0
   12528:	movw	r0, #28988	; 0x713c
   1252c:	movw	r9, #28996	; 0x7144
   12530:	mov	sl, #0
   12534:	movt	r0, #2
   12538:	movt	r9, #2
   1253c:	ldr	r5, [r0]
   12540:	movw	r0, #28992	; 0x7140
   12544:	ldr	r7, [r9]
   12548:	movt	r0, #2
   1254c:	ldr	r0, [r0]
   12550:	addne	r7, r7, #1
   12554:	add	r8, r7, #1
   12558:	strne	r7, [r9]
   1255c:	sub	r0, r0, #2
   12560:	cmp	r8, r0
   12564:	bge	12594 <__lxstat64@plt+0x15f0>
   12568:	add	r0, r5, r7, lsl #2
   1256c:	movw	r1, #27698	; 0x6c32
   12570:	ldr	r0, [r0, #8]
   12574:	movt	r1, #1
   12578:	bl	10d7c <strcmp@plt>
   1257c:	cmp	r0, #0
   12580:	mov	r6, r7
   12584:	moveq	sl, #1
   12588:	moveq	r6, r8
   1258c:	streq	r8, [r9]
   12590:	b	12598 <__lxstat64@plt+0x15f4>
   12594:	mov	r6, r7
   12598:	ldr	r0, [r5, r8, lsl #2]
   1259c:	ldrb	r1, [r0]
   125a0:	cmp	r1, #61	; 0x3d
   125a4:	beq	12628 <__lxstat64@plt+0x1684>
   125a8:	cmp	r1, #45	; 0x2d
   125ac:	bne	12644 <__lxstat64@plt+0x16a0>
   125b0:	ldrb	r1, [r0, #1]
   125b4:	sub	r2, r1, #101	; 0x65
   125b8:	cmp	r2, #10
   125bc:	bhi	127f8 <__lxstat64@plt+0x1854>
   125c0:	add	r3, pc, #0
   125c4:	ldr	pc, [r3, r2, lsl #2]
   125c8:	andeq	r2, r1, ip, lsr #13
   125cc:	strdeq	r2, [r1], -r8
   125d0:	strdeq	r2, [r1], -r4
   125d4:	strdeq	r2, [r1], -r8
   125d8:	strdeq	r2, [r1], -r8
   125dc:	strdeq	r2, [r1], -r8
   125e0:	strdeq	r2, [r1], -r8
   125e4:	strdeq	r2, [r1], -r4
   125e8:	strdeq	r2, [r1], -r8
   125ec:	ldrdeq	r2, [r1], -r8
   125f0:	andeq	r2, r1, r0, ror #14
   125f4:	ldrb	r2, [r0, #2]
   125f8:	cmp	r2, #101	; 0x65
   125fc:	cmpne	r2, #116	; 0x74
   12600:	bne	12610 <__lxstat64@plt+0x166c>
   12604:	ldrb	r3, [r0, #3]
   12608:	cmp	r3, #0
   1260c:	beq	12830 <__lxstat64@plt+0x188c>
   12610:	cmp	r1, #101	; 0x65
   12614:	beq	126a4 <__lxstat64@plt+0x1700>
   12618:	cmp	r1, #110	; 0x6e
   1261c:	mov	r3, r2
   12620:	beq	127e8 <__lxstat64@plt+0x1844>
   12624:	b	127f8 <__lxstat64@plt+0x1854>
   12628:	ldrb	r1, [r0, #1]
   1262c:	cmp	r1, #0
   12630:	beq	1267c <__lxstat64@plt+0x16d8>
   12634:	cmp	r1, #61	; 0x3d
   12638:	ldrbeq	r1, [r0, #2]
   1263c:	cmpeq	r1, #0
   12640:	beq	1267c <__lxstat64@plt+0x16d8>
   12644:	movw	r1, #27613	; 0x6bdd
   12648:	movt	r1, #1
   1264c:	bl	10d7c <strcmp@plt>
   12650:	cmp	r0, #0
   12654:	bne	12a08 <__lxstat64@plt+0x1a64>
   12658:	ldr	r0, [r5, r6, lsl #2]!
   1265c:	ldr	r1, [r5, #8]
   12660:	bl	10d7c <strcmp@plt>
   12664:	mov	r4, r0
   12668:	add	r0, r6, #3
   1266c:	cmp	r4, #0
   12670:	str	r0, [r9]
   12674:	movwne	r4, #1
   12678:	b	12698 <__lxstat64@plt+0x16f4>
   1267c:	ldr	r0, [r5, r6, lsl #2]!
   12680:	ldr	r1, [r5, #8]
   12684:	bl	10d7c <strcmp@plt>
   12688:	add	r1, r6, #3
   1268c:	str	r1, [r9]
   12690:	clz	r0, r0
   12694:	lsr	r4, r0, #5
   12698:	mov	r0, r4
   1269c:	sub	sp, fp, #28
   126a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   126a4:	mov	r3, r2
   126a8:	b	126bc <__lxstat64@plt+0x1718>
   126ac:	ldrb	r3, [r0, #2]
   126b0:	mov	r2, #113	; 0x71
   126b4:	cmp	r3, #113	; 0x71
   126b8:	beq	12604 <__lxstat64@plt+0x1660>
   126bc:	cmp	r3, #102	; 0x66
   126c0:	ldrbeq	r0, [r0, #3]
   126c4:	cmpeq	r0, #0
   126c8:	bne	127f8 <__lxstat64@plt+0x1854>
   126cc:	add	r0, r6, #3
   126d0:	str	r0, [r9]
   126d4:	orr	r0, sl, r4
   126d8:	cmp	r0, #1
   126dc:	beq	12a0c <__lxstat64@plt+0x1a68>
   126e0:	ldr	r1, [r5, r7, lsl #2]
   126e4:	add	r2, sp, #104	; 0x68
   126e8:	mov	r0, #3
   126ec:	bl	10f74 <__xstat64@plt>
   126f0:	mov	r4, #0
   126f4:	cmp	r0, #0
   126f8:	bne	12698 <__lxstat64@plt+0x16f4>
   126fc:	movw	r0, #28988	; 0x713c
   12700:	mov	r2, sp
   12704:	movt	r0, #2
   12708:	ldr	r0, [r0]
   1270c:	add	r0, r0, r7, lsl #2
   12710:	ldr	r1, [r0, #8]
   12714:	mov	r0, #3
   12718:	bl	10f74 <__xstat64@plt>
   1271c:	cmp	r0, #0
   12720:	bne	12698 <__lxstat64@plt+0x16f4>
   12724:	ldm	sp, {r0, r1}
   12728:	ldr	r2, [sp, #104]	; 0x68
   1272c:	ldr	r3, [sp, #108]	; 0x6c
   12730:	eor	r1, r3, r1
   12734:	eor	r0, r2, r0
   12738:	orrs	r0, r0, r1
   1273c:	bne	12698 <__lxstat64@plt+0x16f4>
   12740:	ldr	r0, [sp, #96]	; 0x60
   12744:	ldr	r2, [sp, #200]	; 0xc8
   12748:	ldr	r1, [sp, #100]	; 0x64
   1274c:	ldr	r3, [sp, #204]	; 0xcc
   12750:	eor	r1, r3, r1
   12754:	eor	r0, r2, r0
   12758:	orr	r0, r0, r1
   1275c:	b	12690 <__lxstat64@plt+0x16ec>
   12760:	ldrb	r1, [r0, #2]
   12764:	cmp	r1, #116	; 0x74
   12768:	ldrbeq	r0, [r0, #3]
   1276c:	cmpeq	r0, #0
   12770:	bne	127f8 <__lxstat64@plt+0x1854>
   12774:	add	r0, r6, #3
   12778:	str	r0, [r9]
   1277c:	orr	r0, sl, r4
   12780:	cmp	r0, #1
   12784:	beq	12a24 <__lxstat64@plt+0x1a80>
   12788:	ldr	r1, [r5, r7, lsl #2]
   1278c:	add	r2, sp, #104	; 0x68
   12790:	mov	r0, #3
   12794:	bl	10f74 <__xstat64@plt>
   12798:	mov	r5, r0
   1279c:	cmp	r0, #0
   127a0:	movw	r0, #28988	; 0x713c
   127a4:	add	r2, sp, #104	; 0x68
   127a8:	movt	r0, #2
   127ac:	ldreq	r6, [sp, #184]	; 0xb8
   127b0:	ldreq	r8, [sp, #188]	; 0xbc
   127b4:	ldr	r0, [r0]
   127b8:	add	r0, r0, r7, lsl #2
   127bc:	ldr	r1, [r0, #8]
   127c0:	mov	r0, #3
   127c4:	bl	10f74 <__xstat64@plt>
   127c8:	cmp	r0, #0
   127cc:	beq	129c8 <__lxstat64@plt+0x1a24>
   127d0:	mov	r4, #0
   127d4:	b	12698 <__lxstat64@plt+0x16f4>
   127d8:	ldrb	r3, [r0, #2]
   127dc:	mov	r2, #101	; 0x65
   127e0:	cmp	r3, #101	; 0x65
   127e4:	beq	12604 <__lxstat64@plt+0x1660>
   127e8:	cmp	r3, #116	; 0x74
   127ec:	ldrbeq	r0, [r0, #3]
   127f0:	cmpeq	r0, #0
   127f4:	beq	12850 <__lxstat64@plt+0x18ac>
   127f8:	movw	r1, #27724	; 0x6c4c
   127fc:	mov	r0, #0
   12800:	mov	r2, #5
   12804:	movt	r1, #1
   12808:	bl	10ddc <dcgettext@plt>
   1280c:	mov	r4, r0
   12810:	movw	r0, #28988	; 0x713c
   12814:	movt	r0, #2
   12818:	ldr	r0, [r0]
   1281c:	ldr	r0, [r0, r8, lsl #2]
   12820:	bl	14a58 <__lxstat64@plt+0x3ab4>
   12824:	mov	r1, r0
   12828:	mov	r0, r4
   1282c:	bl	11858 <__lxstat64@plt+0x8b4>
   12830:	ldr	r0, [r5, r7, lsl #2]
   12834:	cmp	r4, #0
   12838:	beq	128b4 <__lxstat64@plt+0x1910>
   1283c:	bl	10ec0 <strlen@plt>
   12840:	add	r2, sp, #104	; 0x68
   12844:	mov	r1, #0
   12848:	bl	12dc8 <__lxstat64@plt+0x1e24>
   1284c:	b	128b8 <__lxstat64@plt+0x1914>
   12850:	add	r0, r6, #3
   12854:	str	r0, [r9]
   12858:	orr	r0, sl, r4
   1285c:	cmp	r0, #1
   12860:	beq	12a18 <__lxstat64@plt+0x1a74>
   12864:	ldr	r1, [r5, r7, lsl #2]
   12868:	add	r2, sp, #104	; 0x68
   1286c:	mov	r0, #3
   12870:	bl	10f74 <__xstat64@plt>
   12874:	mov	r5, r0
   12878:	cmp	r0, #0
   1287c:	movw	r0, #28988	; 0x713c
   12880:	add	r2, sp, #104	; 0x68
   12884:	movt	r0, #2
   12888:	ldreq	r6, [sp, #184]	; 0xb8
   1288c:	ldreq	r8, [sp, #188]	; 0xbc
   12890:	ldr	r0, [r0]
   12894:	add	r0, r0, r7, lsl #2
   12898:	ldr	r1, [r0, #8]
   1289c:	mov	r0, #3
   128a0:	bl	10f74 <__xstat64@plt>
   128a4:	cmp	r0, #0
   128a8:	beq	12980 <__lxstat64@plt+0x19dc>
   128ac:	clz	r0, r5
   128b0:	b	12694 <__lxstat64@plt+0x16f0>
   128b4:	bl	12320 <__lxstat64@plt+0x137c>
   128b8:	movw	r5, #28988	; 0x713c
   128bc:	mov	r4, r0
   128c0:	cmp	sl, #0
   128c4:	movt	r5, #2
   128c8:	ldr	r0, [r5]
   128cc:	add	r0, r0, r7, lsl #2
   128d0:	beq	128ec <__lxstat64@plt+0x1948>
   128d4:	ldr	r0, [r0, #12]
   128d8:	bl	10ec0 <strlen@plt>
   128dc:	mov	r2, sp
   128e0:	mov	r1, #0
   128e4:	bl	12dc8 <__lxstat64@plt+0x1e24>
   128e8:	b	128f4 <__lxstat64@plt+0x1950>
   128ec:	ldr	r0, [r0, #8]
   128f0:	bl	12320 <__lxstat64@plt+0x137c>
   128f4:	mov	r1, r0
   128f8:	mov	r0, r4
   128fc:	bl	14b90 <__lxstat64@plt+0x3bec>
   12900:	ldr	r1, [r5]
   12904:	ldr	r3, [r9]
   12908:	ldr	r2, [r1, r8, lsl #2]
   1290c:	add	r3, r3, #3
   12910:	ldrb	r1, [r2, #2]
   12914:	str	r3, [r9]
   12918:	ldrb	r2, [r2, #1]
   1291c:	cmp	r2, #103	; 0x67
   12920:	beq	12948 <__lxstat64@plt+0x19a4>
   12924:	cmp	r2, #108	; 0x6c
   12928:	bne	12960 <__lxstat64@plt+0x19bc>
   1292c:	sub	r1, r1, #101	; 0x65
   12930:	mov	r4, #0
   12934:	clz	r1, r1
   12938:	lsr	r1, r1, #5
   1293c:	cmp	r0, r1
   12940:	movwlt	r4, #1
   12944:	b	12698 <__lxstat64@plt+0x16f4>
   12948:	cmp	r1, #101	; 0x65
   1294c:	mov	r1, #0
   12950:	mov	r4, #0
   12954:	mvneq	r1, #0
   12958:	cmp	r0, r1
   1295c:	b	129c0 <__lxstat64@plt+0x1a1c>
   12960:	sub	r1, r1, #101	; 0x65
   12964:	cmp	r0, #0
   12968:	clz	r1, r1
   1296c:	movwne	r0, #1
   12970:	lsr	r1, r1, #5
   12974:	eor	r0, r0, r1
   12978:	eor	r4, r0, #1
   1297c:	b	12698 <__lxstat64@plt+0x16f4>
   12980:	mov	r4, #0
   12984:	cmp	r5, #0
   12988:	bne	12698 <__lxstat64@plt+0x16f4>
   1298c:	ldr	r0, [sp, #184]	; 0xb8
   12990:	ldr	r1, [sp, #188]	; 0xbc
   12994:	mov	r4, #0
   12998:	cmp	r6, r0
   1299c:	mov	r0, #0
   129a0:	movwgt	r0, #1
   129a4:	sublt	r0, r0, #1
   129a8:	cmp	r8, r1
   129ac:	mov	r1, #0
   129b0:	movwgt	r1, #1
   129b4:	sublt	r1, r1, #1
   129b8:	add	r0, r1, r0, lsl #1
   129bc:	cmp	r0, #0
   129c0:	movwgt	r4, #1
   129c4:	b	12698 <__lxstat64@plt+0x16f4>
   129c8:	mov	r4, #1
   129cc:	cmp	r5, #0
   129d0:	bne	12698 <__lxstat64@plt+0x16f4>
   129d4:	ldr	r0, [sp, #184]	; 0xb8
   129d8:	ldr	r1, [sp, #188]	; 0xbc
   129dc:	mov	r2, #0
   129e0:	cmp	r6, r0
   129e4:	mov	r0, #0
   129e8:	movwgt	r0, #1
   129ec:	sublt	r0, r0, #1
   129f0:	cmp	r8, r1
   129f4:	movwgt	r2, #1
   129f8:	sublt	r2, r2, #1
   129fc:	add	r0, r2, r0, lsl #1
   12a00:	lsr	r4, r0, #31
   12a04:	b	12698 <__lxstat64@plt+0x16f4>
   12a08:	bl	10f98 <abort@plt>
   12a0c:	movw	r1, #27678	; 0x6c1e
   12a10:	movt	r1, #1
   12a14:	b	12a2c <__lxstat64@plt+0x1a88>
   12a18:	movw	r1, #27655	; 0x6c07
   12a1c:	movt	r1, #1
   12a20:	b	12a2c <__lxstat64@plt+0x1a88>
   12a24:	movw	r1, #27701	; 0x6c35
   12a28:	movt	r1, #1
   12a2c:	mov	r0, #0
   12a30:	mov	r2, #5
   12a34:	bl	10ddc <dcgettext@plt>
   12a38:	bl	11858 <__lxstat64@plt+0x8b4>
   12a3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12a40:	add	fp, sp, #28
   12a44:	sub	sp, sp, #4
   12a48:	movw	r0, #28992	; 0x7140
   12a4c:	movw	r9, #28996	; 0x7144
   12a50:	movt	r0, #2
   12a54:	movt	r9, #2
   12a58:	ldr	r7, [r0]
   12a5c:	ldr	sl, [r9]
   12a60:	cmp	r7, sl
   12a64:	ble	12c8c <__lxstat64@plt+0x1ce8>
   12a68:	movw	r0, #28988	; 0x713c
   12a6c:	mov	r5, #0
   12a70:	movt	r0, #2
   12a74:	ldr	r6, [r0]
   12a78:	ldr	r4, [r6, sl, lsl #2]
   12a7c:	ldrb	r8, [r4]
   12a80:	cmp	r8, #33	; 0x21
   12a84:	bne	12ac4 <__lxstat64@plt+0x1b20>
   12a88:	add	r0, sl, #1
   12a8c:	mov	r5, #0
   12a90:	ldrb	r1, [r4, #1]
   12a94:	cmp	r1, #0
   12a98:	bne	12b3c <__lxstat64@plt+0x1b98>
   12a9c:	cmp	r0, r7
   12aa0:	str	r0, [r9]
   12aa4:	bge	12c8c <__lxstat64@plt+0x1ce8>
   12aa8:	ldr	r4, [r6, r0, lsl #2]
   12aac:	add	r0, r0, #1
   12ab0:	eor	r5, r5, #1
   12ab4:	ldrb	r8, [r4]
   12ab8:	cmp	r8, #33	; 0x21
   12abc:	beq	12a90 <__lxstat64@plt+0x1aec>
   12ac0:	sub	sl, r0, #1
   12ac4:	cmp	r8, #40	; 0x28
   12ac8:	ldrbeq	r0, [r4, #1]
   12acc:	cmpeq	r0, #0
   12ad0:	bne	12b40 <__lxstat64@plt+0x1b9c>
   12ad4:	add	r1, sl, #1
   12ad8:	cmp	r7, r1
   12adc:	str	r1, [r9]
   12ae0:	ble	12c8c <__lxstat64@plt+0x1ce8>
   12ae4:	add	r4, sl, #2
   12ae8:	mov	r0, #1
   12aec:	cmp	r4, r7
   12af0:	bge	12c00 <__lxstat64@plt+0x1c5c>
   12af4:	movw	sl, #27503	; 0x6b6f
   12af8:	add	r8, r6, r4, lsl #2
   12afc:	mov	r6, #0
   12b00:	str	r1, [sp]
   12b04:	movt	sl, #1
   12b08:	ldr	r0, [r8, r6, lsl #2]
   12b0c:	mov	r1, sl
   12b10:	bl	10d7c <strcmp@plt>
   12b14:	cmp	r0, #0
   12b18:	beq	12b34 <__lxstat64@plt+0x1b90>
   12b1c:	cmp	r6, #3
   12b20:	beq	12bf8 <__lxstat64@plt+0x1c54>
   12b24:	add	r6, r6, #1
   12b28:	add	r0, r4, r6
   12b2c:	cmp	r0, r7
   12b30:	blt	12b08 <__lxstat64@plt+0x1b64>
   12b34:	add	r0, r6, #1
   12b38:	b	12c00 <__lxstat64@plt+0x1c5c>
   12b3c:	sub	sl, r0, #1
   12b40:	sub	r0, r7, sl
   12b44:	cmp	r0, #4
   12b48:	blt	12b84 <__lxstat64@plt+0x1be0>
   12b4c:	movw	r1, #27698	; 0x6c32
   12b50:	mov	r0, r4
   12b54:	movt	r1, #1
   12b58:	bl	10d7c <strcmp@plt>
   12b5c:	cmp	r0, #0
   12b60:	bne	12b8c <__lxstat64@plt+0x1be8>
   12b64:	add	r0, r6, sl, lsl #2
   12b68:	ldr	r0, [r0, #8]
   12b6c:	bl	123e0 <__lxstat64@plt+0x143c>
   12b70:	cmp	r0, #0
   12b74:	beq	12b8c <__lxstat64@plt+0x1be8>
   12b78:	mov	r0, #1
   12b7c:	bl	12514 <__lxstat64@plt+0x1570>
   12b80:	b	12be0 <__lxstat64@plt+0x1c3c>
   12b84:	cmp	r0, #3
   12b88:	bne	12bac <__lxstat64@plt+0x1c08>
   12b8c:	add	r0, r6, sl, lsl #2
   12b90:	ldr	r0, [r0, #4]
   12b94:	bl	123e0 <__lxstat64@plt+0x143c>
   12b98:	cmp	r0, #0
   12b9c:	beq	12bac <__lxstat64@plt+0x1c08>
   12ba0:	mov	r0, #0
   12ba4:	bl	12514 <__lxstat64@plt+0x1570>
   12ba8:	b	12be0 <__lxstat64@plt+0x1c3c>
   12bac:	uxtb	r0, r8
   12bb0:	cmp	r0, #45	; 0x2d
   12bb4:	bne	12bd0 <__lxstat64@plt+0x1c2c>
   12bb8:	ldrb	r1, [r4, #1]
   12bbc:	cmp	r1, #0
   12bc0:	beq	12bd0 <__lxstat64@plt+0x1c2c>
   12bc4:	ldrb	r1, [r4, #2]
   12bc8:	cmp	r1, #0
   12bcc:	beq	12bf0 <__lxstat64@plt+0x1c4c>
   12bd0:	cmp	r0, #0
   12bd4:	add	r1, sl, #1
   12bd8:	movwne	r0, #1
   12bdc:	str	r1, [r9]
   12be0:	eor	r0, r5, r0
   12be4:	and	r0, r0, #1
   12be8:	sub	sp, fp, #28
   12bec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12bf0:	bl	11b04 <__lxstat64@plt+0xb60>
   12bf4:	b	12be0 <__lxstat64@plt+0x1c3c>
   12bf8:	ldr	r0, [sp]
   12bfc:	sub	r0, r7, r0
   12c00:	bl	11548 <__lxstat64@plt+0x5a4>
   12c04:	movw	r7, #28988	; 0x713c
   12c08:	ldr	r1, [r9]
   12c0c:	movt	r7, #2
   12c10:	ldr	r2, [r7]
   12c14:	ldr	r2, [r2, r1, lsl #2]
   12c18:	cmp	r2, #0
   12c1c:	beq	12c90 <__lxstat64@plt+0x1cec>
   12c20:	ldrb	r3, [r2]
   12c24:	cmp	r3, #41	; 0x29
   12c28:	ldrbeq	r2, [r2, #1]
   12c2c:	cmpeq	r2, #0
   12c30:	beq	12c84 <__lxstat64@plt+0x1ce0>
   12c34:	movw	r1, #27764	; 0x6c74
   12c38:	mov	r0, #0
   12c3c:	mov	r2, #5
   12c40:	movt	r1, #1
   12c44:	bl	10ddc <dcgettext@plt>
   12c48:	movw	r1, #27503	; 0x6b6f
   12c4c:	mov	r4, r0
   12c50:	mov	r0, #0
   12c54:	movt	r1, #1
   12c58:	bl	14a48 <__lxstat64@plt+0x3aa4>
   12c5c:	mov	r5, r0
   12c60:	ldr	r0, [r9]
   12c64:	ldr	r1, [r7]
   12c68:	ldr	r1, [r1, r0, lsl #2]
   12c6c:	mov	r0, #1
   12c70:	bl	14a48 <__lxstat64@plt+0x3aa4>
   12c74:	mov	r2, r0
   12c78:	mov	r0, r4
   12c7c:	mov	r1, r5
   12c80:	bl	11858 <__lxstat64@plt+0x8b4>
   12c84:	add	r1, r1, #1
   12c88:	b	12bdc <__lxstat64@plt+0x1c38>
   12c8c:	bl	122d0 <__lxstat64@plt+0x132c>
   12c90:	movw	r1, #27752	; 0x6c68
   12c94:	mov	r0, #0
   12c98:	mov	r2, #5
   12c9c:	movt	r1, #1
   12ca0:	bl	10ddc <dcgettext@plt>
   12ca4:	mov	r4, r0
   12ca8:	movw	r0, #27503	; 0x6b6f
   12cac:	movt	r0, #1
   12cb0:	bl	14a58 <__lxstat64@plt+0x3ab4>
   12cb4:	mov	r1, r0
   12cb8:	mov	r0, r4
   12cbc:	bl	11858 <__lxstat64@plt+0x8b4>
   12cc0:	movw	r1, #29000	; 0x7148
   12cc4:	movt	r1, #2
   12cc8:	str	r0, [r1]
   12ccc:	bx	lr
   12cd0:	movw	r1, #29004	; 0x714c
   12cd4:	movt	r1, #2
   12cd8:	strb	r0, [r1]
   12cdc:	bx	lr
   12ce0:	push	{r4, r5, r6, sl, fp, lr}
   12ce4:	add	fp, sp, #16
   12ce8:	sub	sp, sp, #8
   12cec:	movw	r0, #28980	; 0x7134
   12cf0:	movt	r0, #2
   12cf4:	ldr	r0, [r0]
   12cf8:	bl	15734 <__lxstat64@plt+0x4790>
   12cfc:	cmp	r0, #0
   12d00:	beq	12d28 <__lxstat64@plt+0x1d84>
   12d04:	movw	r0, #29004	; 0x714c
   12d08:	movt	r0, #2
   12d0c:	ldrb	r0, [r0]
   12d10:	cmp	r0, #0
   12d14:	beq	12d48 <__lxstat64@plt+0x1da4>
   12d18:	bl	10ecc <__errno_location@plt>
   12d1c:	ldr	r0, [r0]
   12d20:	cmp	r0, #32
   12d24:	bne	12d48 <__lxstat64@plt+0x1da4>
   12d28:	movw	r0, #28976	; 0x7130
   12d2c:	movt	r0, #2
   12d30:	ldr	r0, [r0]
   12d34:	bl	15734 <__lxstat64@plt+0x4790>
   12d38:	cmp	r0, #0
   12d3c:	subeq	sp, fp, #16
   12d40:	popeq	{r4, r5, r6, sl, fp, pc}
   12d44:	b	12db8 <__lxstat64@plt+0x1e14>
   12d48:	movw	r1, #27848	; 0x6cc8
   12d4c:	mov	r0, #0
   12d50:	mov	r2, #5
   12d54:	movt	r1, #1
   12d58:	bl	10ddc <dcgettext@plt>
   12d5c:	mov	r4, r0
   12d60:	movw	r0, #29000	; 0x7148
   12d64:	movt	r0, #2
   12d68:	ldr	r6, [r0]
   12d6c:	bl	10ecc <__errno_location@plt>
   12d70:	ldr	r5, [r0]
   12d74:	cmp	r6, #0
   12d78:	bne	12d94 <__lxstat64@plt+0x1df0>
   12d7c:	movw	r2, #27864	; 0x6cd8
   12d80:	mov	r0, #0
   12d84:	mov	r1, r5
   12d88:	mov	r3, r4
   12d8c:	movt	r2, #1
   12d90:	b	12db4 <__lxstat64@plt+0x1e10>
   12d94:	mov	r0, r6
   12d98:	bl	146d0 <__lxstat64@plt+0x372c>
   12d9c:	movw	r2, #27860	; 0x6cd4
   12da0:	mov	r3, r0
   12da4:	str	r4, [sp]
   12da8:	mov	r0, #0
   12dac:	mov	r1, r5
   12db0:	movt	r2, #1
   12db4:	bl	10e60 <error@plt>
   12db8:	movw	r0, #28896	; 0x70e0
   12dbc:	movt	r0, #2
   12dc0:	ldr	r0, [r0]
   12dc4:	bl	10dac <_exit@plt>
   12dc8:	push	{r4, r5, r6, sl, fp, lr}
   12dcc:	add	fp, sp, #16
   12dd0:	mov	r5, r0
   12dd4:	mov	r0, #0
   12dd8:	mov	r4, r1
   12ddc:	add	r6, r2, #19
   12de0:	strb	r0, [r2, #20]
   12de4:	mov	r0, r5
   12de8:	mov	r1, r4
   12dec:	mov	r2, #10
   12df0:	mov	r3, #0
   12df4:	bl	15b58 <__lxstat64@plt+0x4bb4>
   12df8:	add	r2, r0, r0, lsl #2
   12dfc:	sub	r2, r5, r2, lsl #1
   12e00:	orr	r2, r2, #48	; 0x30
   12e04:	strb	r2, [r6], #-1
   12e08:	rsbs	r2, r5, #9
   12e0c:	mov	r5, r0
   12e10:	rscs	r2, r4, #0
   12e14:	mov	r4, r1
   12e18:	bcc	12de4 <__lxstat64@plt+0x1e40>
   12e1c:	add	r0, r6, #1
   12e20:	pop	{r4, r5, r6, sl, fp, pc}
   12e24:	push	{r4, r5, fp, lr}
   12e28:	add	fp, sp, #8
   12e2c:	cmp	r0, #0
   12e30:	beq	12ec4 <__lxstat64@plt+0x1f20>
   12e34:	mov	r1, #47	; 0x2f
   12e38:	mov	r4, r0
   12e3c:	bl	10f44 <strrchr@plt>
   12e40:	cmp	r0, #0
   12e44:	mov	r5, r4
   12e48:	addne	r5, r0, #1
   12e4c:	sub	r0, r5, r4
   12e50:	cmp	r0, #7
   12e54:	blt	12ea8 <__lxstat64@plt+0x1f04>
   12e58:	movw	r1, #27923	; 0x6d13
   12e5c:	sub	r0, r5, #7
   12e60:	mov	r2, #7
   12e64:	movt	r1, #1
   12e68:	bl	10f8c <strncmp@plt>
   12e6c:	cmp	r0, #0
   12e70:	bne	12ea8 <__lxstat64@plt+0x1f04>
   12e74:	movw	r1, #27931	; 0x6d1b
   12e78:	mov	r0, r5
   12e7c:	mov	r2, #3
   12e80:	movt	r1, #1
   12e84:	bl	10f8c <strncmp@plt>
   12e88:	cmp	r0, #0
   12e8c:	beq	12e98 <__lxstat64@plt+0x1ef4>
   12e90:	mov	r4, r5
   12e94:	b	12ea8 <__lxstat64@plt+0x1f04>
   12e98:	movw	r0, #28968	; 0x7128
   12e9c:	add	r4, r5, #3
   12ea0:	movt	r0, #2
   12ea4:	str	r4, [r0]
   12ea8:	movw	r0, #28972	; 0x712c
   12eac:	movt	r0, #2
   12eb0:	str	r4, [r0]
   12eb4:	movw	r0, #29008	; 0x7150
   12eb8:	movt	r0, #2
   12ebc:	str	r4, [r0]
   12ec0:	pop	{r4, r5, fp, pc}
   12ec4:	movw	r0, #28976	; 0x7130
   12ec8:	mov	r1, #55	; 0x37
   12ecc:	mov	r2, #1
   12ed0:	movt	r0, #2
   12ed4:	ldr	r3, [r0]
   12ed8:	movw	r0, #27867	; 0x6cdb
   12edc:	movt	r0, #1
   12ee0:	bl	10e24 <fwrite@plt>
   12ee4:	bl	10f98 <abort@plt>
   12ee8:	push	{r4, r5, r6, sl, fp, lr}
   12eec:	add	fp, sp, #16
   12ef0:	mov	r4, r0
   12ef4:	movw	r0, #29016	; 0x7158
   12ef8:	movt	r0, #2
   12efc:	cmp	r4, #0
   12f00:	moveq	r4, r0
   12f04:	bl	10ecc <__errno_location@plt>
   12f08:	ldr	r6, [r0]
   12f0c:	mov	r5, r0
   12f10:	mov	r0, r4
   12f14:	mov	r1, #48	; 0x30
   12f18:	bl	15394 <__lxstat64@plt+0x43f0>
   12f1c:	str	r6, [r5]
   12f20:	pop	{r4, r5, r6, sl, fp, pc}
   12f24:	movw	r1, #29016	; 0x7158
   12f28:	cmp	r0, #0
   12f2c:	movt	r1, #2
   12f30:	movne	r1, r0
   12f34:	ldr	r0, [r1]
   12f38:	bx	lr
   12f3c:	movw	r2, #29016	; 0x7158
   12f40:	cmp	r0, #0
   12f44:	movt	r2, #2
   12f48:	movne	r2, r0
   12f4c:	str	r1, [r2]
   12f50:	bx	lr
   12f54:	movw	r3, #29016	; 0x7158
   12f58:	cmp	r0, #0
   12f5c:	movt	r3, #2
   12f60:	movne	r3, r0
   12f64:	ubfx	r0, r1, #5, #3
   12f68:	and	r1, r1, #31
   12f6c:	add	r0, r3, r0, lsl #2
   12f70:	ldr	r3, [r0, #8]
   12f74:	eor	r2, r2, r3, lsr r1
   12f78:	and	r2, r2, #1
   12f7c:	eor	r2, r3, r2, lsl r1
   12f80:	str	r2, [r0, #8]
   12f84:	mov	r0, #1
   12f88:	and	r0, r0, r3, lsr r1
   12f8c:	bx	lr
   12f90:	movw	r2, #29016	; 0x7158
   12f94:	cmp	r0, #0
   12f98:	movt	r2, #2
   12f9c:	movne	r2, r0
   12fa0:	ldr	r0, [r2, #4]
   12fa4:	str	r1, [r2, #4]
   12fa8:	bx	lr
   12fac:	movw	r3, #29016	; 0x7158
   12fb0:	cmp	r0, #0
   12fb4:	movt	r3, #2
   12fb8:	movne	r3, r0
   12fbc:	cmp	r1, #0
   12fc0:	mov	r0, #10
   12fc4:	cmpne	r2, #0
   12fc8:	str	r0, [r3]
   12fcc:	bne	12fdc <__lxstat64@plt+0x2038>
   12fd0:	push	{fp, lr}
   12fd4:	mov	fp, sp
   12fd8:	bl	10f98 <abort@plt>
   12fdc:	str	r1, [r3, #40]	; 0x28
   12fe0:	str	r2, [r3, #44]	; 0x2c
   12fe4:	bx	lr
   12fe8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12fec:	add	fp, sp, #28
   12ff0:	sub	sp, sp, #20
   12ff4:	mov	r7, r0
   12ff8:	ldr	r0, [fp, #8]
   12ffc:	movw	r5, #29016	; 0x7158
   13000:	mov	r8, r3
   13004:	mov	r9, r2
   13008:	mov	sl, r1
   1300c:	movt	r5, #2
   13010:	cmp	r0, #0
   13014:	movne	r5, r0
   13018:	bl	10ecc <__errno_location@plt>
   1301c:	mov	r4, r0
   13020:	ldm	r5, {r0, r1}
   13024:	ldr	r2, [r5, #40]	; 0x28
   13028:	ldr	r3, [r5, #44]	; 0x2c
   1302c:	add	r5, r5, #8
   13030:	ldr	r6, [r4]
   13034:	stm	sp, {r0, r1, r5}
   13038:	str	r2, [sp, #12]
   1303c:	str	r3, [sp, #16]
   13040:	mov	r0, r7
   13044:	mov	r1, sl
   13048:	mov	r2, r9
   1304c:	mov	r3, r8
   13050:	bl	13060 <__lxstat64@plt+0x20bc>
   13054:	str	r6, [r4]
   13058:	sub	sp, fp, #28
   1305c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13060:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13064:	add	fp, sp, #28
   13068:	sub	sp, sp, #156	; 0x9c
   1306c:	str	r0, [sp, #80]	; 0x50
   13070:	ldr	r0, [fp, #12]
   13074:	mov	r6, r1
   13078:	mov	r9, r3
   1307c:	str	r2, [fp, #-84]	; 0xffffffac
   13080:	and	r1, r0, #4
   13084:	str	r1, [sp, #32]
   13088:	and	r1, r0, #1
   1308c:	str	r1, [sp, #36]	; 0x24
   13090:	ubfx	r4, r0, #1, #1
   13094:	bl	10e3c <__ctype_get_mb_cur_max@plt>
   13098:	str	r0, [sp, #40]	; 0x28
   1309c:	ldr	r0, [fp, #24]
   130a0:	ldr	r7, [fp, #8]
   130a4:	mov	r1, #0
   130a8:	mov	r5, #1
   130ac:	str	r1, [fp, #-56]	; 0xffffffc8
   130b0:	mov	r1, #0
   130b4:	str	r1, [sp, #60]	; 0x3c
   130b8:	str	r0, [sp, #76]	; 0x4c
   130bc:	ldr	r0, [fp, #20]
   130c0:	str	r0, [sp, #72]	; 0x48
   130c4:	mov	r0, #0
   130c8:	str	r0, [sp, #56]	; 0x38
   130cc:	mov	r0, #0
   130d0:	str	r0, [sp, #92]	; 0x5c
   130d4:	mov	r0, #0
   130d8:	str	r0, [fp, #-76]	; 0xffffffb4
   130dc:	mov	r0, #0
   130e0:	cmp	r7, #10
   130e4:	bhi	14064 <__lxstat64@plt+0x30c0>
   130e8:	add	r1, pc, #28
   130ec:	mov	sl, r6
   130f0:	ldr	r6, [sp, #80]	; 0x50
   130f4:	ldr	ip, [fp, #-84]	; 0xffffffac
   130f8:	mov	r8, #0
   130fc:	mov	r2, #1
   13100:	mov	r3, #0
   13104:	mov	lr, r9
   13108:	ldr	pc, [r1, r7, lsl #2]
   1310c:	strdeq	r3, [r1], -r0
   13110:	andeq	r3, r1, ip, lsl r2
   13114:	andeq	r3, r1, r0, ror #3
   13118:	ldrdeq	r3, [r1], -r8
   1311c:	andeq	r3, r1, r0, lsl r2
   13120:	andeq	r3, r1, r4, ror #4
   13124:	andeq	r3, r1, r0, lsl #4
   13128:	andeq	r3, r1, r0, asr #5
   1312c:	andeq	r3, r1, r8, lsr r1
   13130:	andeq	r3, r1, r8, lsr r1
   13134:	andeq	r3, r1, r0, ror #2
   13138:	movw	r0, #28015	; 0x6d6f
   1313c:	mov	r1, r7
   13140:	movt	r0, #1
   13144:	bl	14a70 <__lxstat64@plt+0x3acc>
   13148:	str	r0, [sp, #72]	; 0x48
   1314c:	movw	r0, #28017	; 0x6d71
   13150:	mov	r1, r7
   13154:	movt	r0, #1
   13158:	bl	14a70 <__lxstat64@plt+0x3acc>
   1315c:	str	r0, [sp, #76]	; 0x4c
   13160:	str	r5, [fp, #-48]	; 0xffffffd0
   13164:	mov	r8, #0
   13168:	mov	r5, r7
   1316c:	tst	r4, #1
   13170:	bne	131a8 <__lxstat64@plt+0x2204>
   13174:	ldr	r0, [sp, #72]	; 0x48
   13178:	ldrb	r0, [r0]
   1317c:	cmp	r0, #0
   13180:	beq	131a8 <__lxstat64@plt+0x2204>
   13184:	ldr	r1, [sp, #72]	; 0x48
   13188:	mov	r8, #0
   1318c:	add	r1, r1, #1
   13190:	cmp	r8, sl
   13194:	strbcc	r0, [r6, r8]
   13198:	ldrb	r0, [r1, r8]
   1319c:	add	r8, r8, #1
   131a0:	cmp	r0, #0
   131a4:	bne	13190 <__lxstat64@plt+0x21ec>
   131a8:	ldr	r7, [sp, #76]	; 0x4c
   131ac:	mov	r0, r7
   131b0:	bl	10ec0 <strlen@plt>
   131b4:	str	r7, [sp, #92]	; 0x5c
   131b8:	mov	r7, r5
   131bc:	ldr	ip, [fp, #-84]	; 0xffffffac
   131c0:	ldr	r5, [fp, #-48]	; 0xffffffd0
   131c4:	str	r0, [fp, #-76]	; 0xffffffb4
   131c8:	mov	r2, #1
   131cc:	mov	r3, r4
   131d0:	mov	lr, r9
   131d4:	b	132c0 <__lxstat64@plt+0x231c>
   131d8:	mov	r0, #1
   131dc:	b	1321c <__lxstat64@plt+0x2278>
   131e0:	tst	r4, #1
   131e4:	bne	1321c <__lxstat64@plt+0x2278>
   131e8:	mov	r2, r0
   131ec:	b	13244 <__lxstat64@plt+0x22a0>
   131f0:	mov	r7, #0
   131f4:	mov	r8, #0
   131f8:	mov	r2, r0
   131fc:	b	132bc <__lxstat64@plt+0x2318>
   13200:	mov	r0, #1
   13204:	mov	r8, #0
   13208:	mov	r7, #5
   1320c:	b	13278 <__lxstat64@plt+0x22d4>
   13210:	mov	r2, #1
   13214:	tst	r4, #1
   13218:	beq	13244 <__lxstat64@plt+0x22a0>
   1321c:	mov	r1, #1
   13220:	mov	r8, #0
   13224:	mov	r7, #2
   13228:	mov	r2, r0
   1322c:	mov	r3, #1
   13230:	str	r1, [fp, #-76]	; 0xffffffb4
   13234:	movw	r1, #28017	; 0x6d71
   13238:	movt	r1, #1
   1323c:	str	r1, [sp, #92]	; 0x5c
   13240:	b	132c0 <__lxstat64@plt+0x231c>
   13244:	cmp	sl, #0
   13248:	mov	r8, #1
   1324c:	mov	r7, #2
   13250:	movne	r0, #39	; 0x27
   13254:	strbne	r0, [r6]
   13258:	movw	r0, #28017	; 0x6d71
   1325c:	movt	r0, #1
   13260:	b	132b0 <__lxstat64@plt+0x230c>
   13264:	mov	r7, #5
   13268:	tst	r4, #1
   1326c:	beq	13294 <__lxstat64@plt+0x22f0>
   13270:	mov	r0, #1
   13274:	mov	r8, #0
   13278:	str	r0, [fp, #-76]	; 0xffffffb4
   1327c:	movw	r0, #28013	; 0x6d6d
   13280:	mov	r2, #1
   13284:	mov	r3, #1
   13288:	movt	r0, #1
   1328c:	str	r0, [sp, #92]	; 0x5c
   13290:	b	132c0 <__lxstat64@plt+0x231c>
   13294:	cmp	sl, #0
   13298:	mov	r8, #1
   1329c:	mov	r2, #1
   132a0:	movne	r0, #34	; 0x22
   132a4:	strbne	r0, [r6]
   132a8:	movw	r0, #28013	; 0x6d6d
   132ac:	movt	r0, #1
   132b0:	str	r0, [sp, #92]	; 0x5c
   132b4:	mov	r0, #1
   132b8:	str	r0, [fp, #-76]	; 0xffffffb4
   132bc:	mov	r3, #0
   132c0:	ldr	r0, [fp, #16]
   132c4:	str	r3, [fp, #-72]	; 0xffffffb8
   132c8:	str	r7, [fp, #-64]	; 0xffffffc0
   132cc:	str	r2, [sp, #84]	; 0x54
   132d0:	cmp	r0, #0
   132d4:	movwne	r0, #1
   132d8:	and	r0, r0, r3
   132dc:	str	r0, [fp, #-88]	; 0xffffffa8
   132e0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   132e4:	cmp	r0, #0
   132e8:	movwne	r0, #1
   132ec:	subs	r4, r7, #2
   132f0:	mov	r7, #0
   132f4:	and	r1, r0, r3
   132f8:	str	r4, [fp, #-80]	; 0xffffffb0
   132fc:	and	r1, r2, r1
   13300:	str	r1, [sp, #48]	; 0x30
   13304:	clz	r1, r4
   13308:	lsr	r1, r1, #5
   1330c:	and	r1, r1, r3
   13310:	eor	r3, r3, #1
   13314:	str	r1, [sp, #64]	; 0x40
   13318:	mov	r1, r4
   1331c:	str	r3, [sp, #88]	; 0x58
   13320:	movwne	r1, #1
   13324:	orr	r3, r1, r3
   13328:	and	r1, r1, r2
   1332c:	and	r0, r0, r1
   13330:	str	r3, [sp, #68]	; 0x44
   13334:	str	r1, [fp, #-68]	; 0xffffffbc
   13338:	str	r0, [fp, #-60]	; 0xffffffc4
   1333c:	eor	r0, r2, #1
   13340:	str	r0, [sp, #52]	; 0x34
   13344:	cmn	lr, #1
   13348:	beq	13358 <__lxstat64@plt+0x23b4>
   1334c:	cmp	r7, lr
   13350:	bne	13364 <__lxstat64@plt+0x23c0>
   13354:	b	13e8c <__lxstat64@plt+0x2ee8>
   13358:	ldrb	r0, [ip, r7]
   1335c:	cmp	r0, #0
   13360:	beq	13e94 <__lxstat64@plt+0x2ef0>
   13364:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13368:	mov	r9, #0
   1336c:	str	r5, [fp, #-48]	; 0xffffffd0
   13370:	cmp	r0, #0
   13374:	beq	133a8 <__lxstat64@plt+0x2404>
   13378:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1337c:	add	r4, r7, r0
   13380:	cmp	r0, #2
   13384:	bcc	133a0 <__lxstat64@plt+0x23fc>
   13388:	cmn	lr, #1
   1338c:	bne	133a0 <__lxstat64@plt+0x23fc>
   13390:	mov	r0, ip
   13394:	bl	10ec0 <strlen@plt>
   13398:	ldr	ip, [fp, #-84]	; 0xffffffac
   1339c:	mov	lr, r0
   133a0:	cmp	r4, lr
   133a4:	bls	133b0 <__lxstat64@plt+0x240c>
   133a8:	mov	r0, #0
   133ac:	b	133f0 <__lxstat64@plt+0x244c>
   133b0:	ldr	r1, [sp, #92]	; 0x5c
   133b4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   133b8:	add	r0, ip, r7
   133bc:	mov	r4, lr
   133c0:	bl	10dd0 <memcmp@plt>
   133c4:	ldr	r2, [sp, #88]	; 0x58
   133c8:	cmp	r0, #0
   133cc:	mov	r1, r0
   133d0:	movwne	r1, #1
   133d4:	orr	r1, r1, r2
   133d8:	tst	r1, #1
   133dc:	beq	13f24 <__lxstat64@plt+0x2f80>
   133e0:	ldr	ip, [fp, #-84]	; 0xffffffac
   133e4:	clz	r0, r0
   133e8:	mov	lr, r4
   133ec:	lsr	r0, r0, #5
   133f0:	str	r0, [fp, #-52]	; 0xffffffcc
   133f4:	ldrb	r5, [ip, r7]
   133f8:	cmp	r5, #126	; 0x7e
   133fc:	bhi	137b4 <__lxstat64@plt+0x2810>
   13400:	add	r3, pc, #16
   13404:	mov	r4, #1
   13408:	mov	r2, #110	; 0x6e
   1340c:	mov	r0, #97	; 0x61
   13410:	mov	r1, #0
   13414:	ldr	pc, [r3, r5, lsl #2]
   13418:			; <UNDEFINED> instruction: 0x000136b0
   1341c:			; <UNDEFINED> instruction: 0x000137b4
   13420:			; <UNDEFINED> instruction: 0x000137b4
   13424:			; <UNDEFINED> instruction: 0x000137b4
   13428:			; <UNDEFINED> instruction: 0x000137b4
   1342c:			; <UNDEFINED> instruction: 0x000137b4
   13430:			; <UNDEFINED> instruction: 0x000137b4
   13434:	andeq	r3, r1, r8, ror #16
   13438:	muleq	r1, r0, r6
   1343c:	andeq	r3, r1, r8, lsl #13
   13440:	muleq	r1, ip, r6
   13444:	andeq	r3, r1, ip, lsl r7
   13448:	andeq	r3, r1, r0, lsl #13
   1344c:	muleq	r1, r8, r6
   13450:			; <UNDEFINED> instruction: 0x000137b4
   13454:			; <UNDEFINED> instruction: 0x000137b4
   13458:			; <UNDEFINED> instruction: 0x000137b4
   1345c:			; <UNDEFINED> instruction: 0x000137b4
   13460:			; <UNDEFINED> instruction: 0x000137b4
   13464:			; <UNDEFINED> instruction: 0x000137b4
   13468:			; <UNDEFINED> instruction: 0x000137b4
   1346c:			; <UNDEFINED> instruction: 0x000137b4
   13470:			; <UNDEFINED> instruction: 0x000137b4
   13474:			; <UNDEFINED> instruction: 0x000137b4
   13478:			; <UNDEFINED> instruction: 0x000137b4
   1347c:			; <UNDEFINED> instruction: 0x000137b4
   13480:			; <UNDEFINED> instruction: 0x000137b4
   13484:			; <UNDEFINED> instruction: 0x000137b4
   13488:			; <UNDEFINED> instruction: 0x000137b4
   1348c:			; <UNDEFINED> instruction: 0x000137b4
   13490:			; <UNDEFINED> instruction: 0x000137b4
   13494:			; <UNDEFINED> instruction: 0x000137b4
   13498:	andeq	r3, r1, r0, lsr #16
   1349c:	andeq	r3, r1, r4, lsr #16
   134a0:	andeq	r3, r1, r4, lsr #16
   134a4:	andeq	r3, r1, r8, lsr #12
   134a8:	andeq	r3, r1, r4, lsr #16
   134ac:	andeq	r3, r1, r4, lsl r6
   134b0:	andeq	r3, r1, r4, lsr #16
   134b4:	andeq	r3, r1, r4, lsr #14
   134b8:	andeq	r3, r1, r4, lsr #16
   134bc:	andeq	r3, r1, r4, lsr #16
   134c0:	andeq	r3, r1, r4, lsr #16
   134c4:	andeq	r3, r1, r4, lsl r6
   134c8:	andeq	r3, r1, r4, lsl r6
   134cc:	andeq	r3, r1, r4, lsl r6
   134d0:	andeq	r3, r1, r4, lsl r6
   134d4:	andeq	r3, r1, r4, lsl r6
   134d8:	andeq	r3, r1, r4, lsl r6
   134dc:	andeq	r3, r1, r4, lsl r6
   134e0:	andeq	r3, r1, r4, lsl r6
   134e4:	andeq	r3, r1, r4, lsl r6
   134e8:	andeq	r3, r1, r4, lsl r6
   134ec:	andeq	r3, r1, r4, lsl r6
   134f0:	andeq	r3, r1, r4, lsl r6
   134f4:	andeq	r3, r1, r4, lsl r6
   134f8:	andeq	r3, r1, r4, lsl r6
   134fc:	andeq	r3, r1, r4, lsl r6
   13500:	andeq	r3, r1, r4, lsl r6
   13504:	andeq	r3, r1, r4, lsr #16
   13508:	andeq	r3, r1, r4, lsr #16
   1350c:	andeq	r3, r1, r4, lsr #16
   13510:	andeq	r3, r1, r4, lsr #16
   13514:	strdeq	r3, [r1], -r0
   13518:			; <UNDEFINED> instruction: 0x000137b4
   1351c:	andeq	r3, r1, r4, lsl r6
   13520:	andeq	r3, r1, r4, lsl r6
   13524:	andeq	r3, r1, r4, lsl r6
   13528:	andeq	r3, r1, r4, lsl r6
   1352c:	andeq	r3, r1, r4, lsl r6
   13530:	andeq	r3, r1, r4, lsl r6
   13534:	andeq	r3, r1, r4, lsl r6
   13538:	andeq	r3, r1, r4, lsl r6
   1353c:	andeq	r3, r1, r4, lsl r6
   13540:	andeq	r3, r1, r4, lsl r6
   13544:	andeq	r3, r1, r4, lsl r6
   13548:	andeq	r3, r1, r4, lsl r6
   1354c:	andeq	r3, r1, r4, lsl r6
   13550:	andeq	r3, r1, r4, lsl r6
   13554:	andeq	r3, r1, r4, lsl r6
   13558:	andeq	r3, r1, r4, lsl r6
   1355c:	andeq	r3, r1, r4, lsl r6
   13560:	andeq	r3, r1, r4, lsl r6
   13564:	andeq	r3, r1, r4, lsl r6
   13568:	andeq	r3, r1, r4, lsl r6
   1356c:	andeq	r3, r1, r4, lsl r6
   13570:	andeq	r3, r1, r4, lsl r6
   13574:	andeq	r3, r1, r4, lsl r6
   13578:	andeq	r3, r1, r4, lsl r6
   1357c:	andeq	r3, r1, r4, lsl r6
   13580:	andeq	r3, r1, r4, lsl r6
   13584:	andeq	r3, r1, r4, lsr #16
   13588:	andeq	r3, r1, ip, asr r6
   1358c:	andeq	r3, r1, r4, lsl r6
   13590:	andeq	r3, r1, r4, lsr #16
   13594:	andeq	r3, r1, r4, lsl r6
   13598:	andeq	r3, r1, r4, lsr #16
   1359c:	andeq	r3, r1, r4, lsl r6
   135a0:	andeq	r3, r1, r4, lsl r6
   135a4:	andeq	r3, r1, r4, lsl r6
   135a8:	andeq	r3, r1, r4, lsl r6
   135ac:	andeq	r3, r1, r4, lsl r6
   135b0:	andeq	r3, r1, r4, lsl r6
   135b4:	andeq	r3, r1, r4, lsl r6
   135b8:	andeq	r3, r1, r4, lsl r6
   135bc:	andeq	r3, r1, r4, lsl r6
   135c0:	andeq	r3, r1, r4, lsl r6
   135c4:	andeq	r3, r1, r4, lsl r6
   135c8:	andeq	r3, r1, r4, lsl r6
   135cc:	andeq	r3, r1, r4, lsl r6
   135d0:	andeq	r3, r1, r4, lsl r6
   135d4:	andeq	r3, r1, r4, lsl r6
   135d8:	andeq	r3, r1, r4, lsl r6
   135dc:	andeq	r3, r1, r4, lsl r6
   135e0:	andeq	r3, r1, r4, lsl r6
   135e4:	andeq	r3, r1, r4, lsl r6
   135e8:	andeq	r3, r1, r4, lsl r6
   135ec:	andeq	r3, r1, r4, lsl r6
   135f0:	andeq	r3, r1, r4, lsl r6
   135f4:	andeq	r3, r1, r4, lsl r6
   135f8:	andeq	r3, r1, r4, lsl r6
   135fc:	andeq	r3, r1, r4, lsl r6
   13600:	andeq	r3, r1, r4, lsl r6
   13604:	andeq	r3, r1, ip, lsr r6
   13608:	andeq	r3, r1, r4, lsr #16
   1360c:	andeq	r3, r1, ip, lsr r6
   13610:	andeq	r3, r1, r8, lsr #12
   13614:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13618:	cmp	r0, #0
   1361c:	beq	1387c <__lxstat64@plt+0x28d8>
   13620:	ldr	r0, [fp, #16]
   13624:	b	13880 <__lxstat64@plt+0x28dc>
   13628:	mov	r4, #0
   1362c:	cmp	r7, #0
   13630:	beq	13820 <__lxstat64@plt+0x287c>
   13634:	mov	r9, #0
   13638:	b	13614 <__lxstat64@plt+0x2670>
   1363c:	mov	r4, #0
   13640:	cmn	lr, #1
   13644:	beq	13804 <__lxstat64@plt+0x2860>
   13648:	cmp	r7, #0
   1364c:	bne	13634 <__lxstat64@plt+0x2690>
   13650:	cmp	lr, #1
   13654:	beq	13820 <__lxstat64@plt+0x287c>
   13658:	b	13634 <__lxstat64@plt+0x2690>
   1365c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13660:	cmp	r0, #2
   13664:	bne	13844 <__lxstat64@plt+0x28a0>
   13668:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1366c:	tst	r0, #1
   13670:	bne	13f40 <__lxstat64@plt+0x2f9c>
   13674:	mov	r9, #0
   13678:	mov	r0, #92	; 0x5c
   1367c:	b	13858 <__lxstat64@plt+0x28b4>
   13680:	mov	r0, #102	; 0x66
   13684:	b	13868 <__lxstat64@plt+0x28c4>
   13688:	mov	r2, #116	; 0x74
   1368c:	b	1369c <__lxstat64@plt+0x26f8>
   13690:	mov	r0, #98	; 0x62
   13694:	b	13868 <__lxstat64@plt+0x28c4>
   13698:	mov	r2, #114	; 0x72
   1369c:	ldr	r0, [sp, #68]	; 0x44
   136a0:	tst	r0, #1
   136a4:	mov	r0, r2
   136a8:	bne	13868 <__lxstat64@plt+0x28c4>
   136ac:	b	13f40 <__lxstat64@plt+0x2f9c>
   136b0:	ldr	r0, [sp, #84]	; 0x54
   136b4:	tst	r0, #1
   136b8:	beq	13958 <__lxstat64@plt+0x29b4>
   136bc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   136c0:	tst	r0, #1
   136c4:	bne	14050 <__lxstat64@plt+0x30ac>
   136c8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   136cc:	ldr	r2, [fp, #-56]	; 0xffffffc8
   136d0:	cmp	r0, #2
   136d4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   136d8:	movwne	r0, #1
   136dc:	orr	r0, r0, r2
   136e0:	tst	r0, #1
   136e4:	beq	13d28 <__lxstat64@plt+0x2d84>
   136e8:	mov	r0, r8
   136ec:	b	13d5c <__lxstat64@plt+0x2db8>
   136f0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   136f4:	mov	r9, #0
   136f8:	mov	r5, #63	; 0x3f
   136fc:	cmp	r0, #5
   13700:	beq	13b0c <__lxstat64@plt+0x2b68>
   13704:	cmp	r0, #2
   13708:	bne	13bb0 <__lxstat64@plt+0x2c0c>
   1370c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13710:	tst	r0, #1
   13714:	beq	13bb4 <__lxstat64@plt+0x2c10>
   13718:	b	13f40 <__lxstat64@plt+0x2f9c>
   1371c:	mov	r0, #118	; 0x76
   13720:	b	13868 <__lxstat64@plt+0x28c4>
   13724:	mov	r0, #1
   13728:	mov	r5, #39	; 0x27
   1372c:	str	r0, [sp, #60]	; 0x3c
   13730:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13734:	cmp	r0, #2
   13738:	bne	137ac <__lxstat64@plt+0x2808>
   1373c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13740:	tst	r0, #1
   13744:	bne	13f40 <__lxstat64@plt+0x2f9c>
   13748:	ldr	r2, [sp, #56]	; 0x38
   1374c:	clz	r1, sl
   13750:	mov	r9, #0
   13754:	lsr	r1, r1, #5
   13758:	cmp	r2, #0
   1375c:	mov	r0, r2
   13760:	movwne	r0, #1
   13764:	orrs	r0, r0, r1
   13768:	moveq	r2, sl
   1376c:	moveq	sl, r0
   13770:	cmp	r8, sl
   13774:	str	r2, [sp, #56]	; 0x38
   13778:	movcc	r0, #39	; 0x27
   1377c:	strbcc	r0, [r6, r8]
   13780:	add	r0, r8, #1
   13784:	cmp	r0, sl
   13788:	movcc	r1, #92	; 0x5c
   1378c:	strbcc	r1, [r6, r0]
   13790:	add	r0, r8, #2
   13794:	add	r8, r8, #3
   13798:	cmp	r0, sl
   1379c:	movcc	r1, #39	; 0x27
   137a0:	strbcc	r1, [r6, r0]
   137a4:	mov	r0, #0
   137a8:	str	r0, [fp, #-56]	; 0xffffffc8
   137ac:	mov	r4, #1
   137b0:	b	13614 <__lxstat64@plt+0x2670>
   137b4:	ldr	r0, [sp, #40]	; 0x28
   137b8:	cmp	r0, #1
   137bc:	bne	13984 <__lxstat64@plt+0x29e0>
   137c0:	str	lr, [sp, #28]
   137c4:	bl	10ea8 <__ctype_b_loc@plt>
   137c8:	ldr	r0, [r0]
   137cc:	ldr	ip, [fp, #-84]	; 0xffffffac
   137d0:	mov	r1, #1
   137d4:	add	r0, r0, r5, lsl #1
   137d8:	ldrb	r0, [r0, #1]
   137dc:	ubfx	r4, r0, #6, #1
   137e0:	ldr	r0, [sp, #52]	; 0x34
   137e4:	mov	r2, r1
   137e8:	cmp	r1, #1
   137ec:	orr	r0, r4, r0
   137f0:	bhi	13bbc <__lxstat64@plt+0x2c18>
   137f4:	tst	r0, #1
   137f8:	beq	13bbc <__lxstat64@plt+0x2c18>
   137fc:	ldr	lr, [sp, #28]
   13800:	b	13614 <__lxstat64@plt+0x2670>
   13804:	cmp	r7, #0
   13808:	ldrbeq	r0, [ip, #1]
   1380c:	cmpeq	r0, #0
   13810:	beq	13820 <__lxstat64@plt+0x287c>
   13814:	mvn	lr, #0
   13818:	mov	r9, #0
   1381c:	b	13614 <__lxstat64@plt+0x2670>
   13820:	mov	r1, #1
   13824:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13828:	cmp	r0, #2
   1382c:	bne	1383c <__lxstat64@plt+0x2898>
   13830:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13834:	tst	r0, #1
   13838:	bne	13f40 <__lxstat64@plt+0x2f9c>
   1383c:	mov	r4, r1
   13840:	b	13614 <__lxstat64@plt+0x2670>
   13844:	ldr	r1, [sp, #48]	; 0x30
   13848:	mov	r9, #0
   1384c:	mov	r0, #92	; 0x5c
   13850:	cmp	r1, #0
   13854:	beq	13868 <__lxstat64@plt+0x28c4>
   13858:	mov	r4, #0
   1385c:	cmp	r9, #0
   13860:	beq	13df4 <__lxstat64@plt+0x2e50>
   13864:	b	13e30 <__lxstat64@plt+0x2e8c>
   13868:	ldr	r1, [sp, #84]	; 0x54
   1386c:	mov	r4, #0
   13870:	mov	r9, #0
   13874:	tst	r1, #1
   13878:	bne	138b8 <__lxstat64@plt+0x2914>
   1387c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   13880:	cmp	r0, #0
   13884:	mov	r0, r5
   13888:	beq	138ac <__lxstat64@plt+0x2908>
   1388c:	ldr	r1, [fp, #16]
   13890:	ubfx	r0, r5, #5, #3
   13894:	mov	r2, #1
   13898:	ldr	r0, [r1, r0, lsl #2]
   1389c:	and	r1, r5, #31
   138a0:	tst	r0, r2, lsl r1
   138a4:	mov	r0, r5
   138a8:	bne	138b8 <__lxstat64@plt+0x2914>
   138ac:	ldr	r1, [fp, #-52]	; 0xffffffcc
   138b0:	cmp	r1, #0
   138b4:	beq	13dec <__lxstat64@plt+0x2e48>
   138b8:	ldr	r1, [fp, #-72]	; 0xffffffb8
   138bc:	tst	r1, #1
   138c0:	bne	13f18 <__lxstat64@plt+0x2f74>
   138c4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   138c8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   138cc:	cmp	r1, #2
   138d0:	ldr	r1, [fp, #-80]	; 0xffffffb0
   138d4:	movwne	r1, #1
   138d8:	orr	r1, r1, r2
   138dc:	tst	r1, #1
   138e0:	beq	138ec <__lxstat64@plt+0x2948>
   138e4:	ldr	r5, [fp, #-48]	; 0xffffffd0
   138e8:	b	13928 <__lxstat64@plt+0x2984>
   138ec:	cmp	r8, sl
   138f0:	ldr	r5, [fp, #-48]	; 0xffffffd0
   138f4:	movcc	r1, #39	; 0x27
   138f8:	strbcc	r1, [r6, r8]
   138fc:	add	r1, r8, #1
   13900:	cmp	r1, sl
   13904:	movcc	r2, #36	; 0x24
   13908:	strbcc	r2, [r6, r1]
   1390c:	add	r1, r8, #2
   13910:	add	r8, r8, #3
   13914:	cmp	r1, sl
   13918:	movcc	r2, #39	; 0x27
   1391c:	strbcc	r2, [r6, r1]
   13920:	mov	r1, #1
   13924:	str	r1, [fp, #-56]	; 0xffffffc8
   13928:	cmp	r8, sl
   1392c:	movcc	r1, #92	; 0x5c
   13930:	strbcc	r1, [r6, r8]
   13934:	add	r8, r8, #1
   13938:	cmp	r8, sl
   1393c:	and	r5, r5, r4
   13940:	add	r7, r7, #1
   13944:	strbcc	r0, [r6, r8]
   13948:	add	r8, r8, #1
   1394c:	cmn	lr, #1
   13950:	bne	1334c <__lxstat64@plt+0x23a8>
   13954:	b	13358 <__lxstat64@plt+0x23b4>
   13958:	ldr	r0, [sp, #36]	; 0x24
   1395c:	mov	r4, #0
   13960:	mov	r9, #0
   13964:	mov	r5, #0
   13968:	cmp	r0, #0
   1396c:	beq	1387c <__lxstat64@plt+0x28d8>
   13970:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13974:	add	r7, r7, #1
   13978:	cmn	lr, #1
   1397c:	bne	1334c <__lxstat64@plt+0x23a8>
   13980:	b	13358 <__lxstat64@plt+0x23b4>
   13984:	mov	r0, #0
   13988:	cmn	lr, #1
   1398c:	str	r0, [fp, #-36]	; 0xffffffdc
   13990:	str	r0, [fp, #-40]	; 0xffffffd8
   13994:	bne	139a8 <__lxstat64@plt+0x2a04>
   13998:	mov	r0, ip
   1399c:	bl	10ec0 <strlen@plt>
   139a0:	ldr	ip, [fp, #-84]	; 0xffffffac
   139a4:	mov	lr, r0
   139a8:	add	r0, ip, r7
   139ac:	mov	r4, #1
   139b0:	mov	r6, #0
   139b4:	str	lr, [sp, #28]
   139b8:	str	r0, [sp, #24]
   139bc:	sub	r0, fp, #40	; 0x28
   139c0:	mov	r3, r0
   139c4:	str	r6, [sp, #44]	; 0x2c
   139c8:	add	r6, r6, r7
   139cc:	sub	r0, fp, #44	; 0x2c
   139d0:	add	r1, ip, r6
   139d4:	sub	r2, lr, r6
   139d8:	bl	159b4 <__lxstat64@plt+0x4a10>
   139dc:	cmp	r0, #0
   139e0:	beq	13e78 <__lxstat64@plt+0x2ed4>
   139e4:	cmn	r0, #1
   139e8:	beq	13e38 <__lxstat64@plt+0x2e94>
   139ec:	ldr	lr, [sp, #28]
   139f0:	cmn	r0, #2
   139f4:	beq	13e40 <__lxstat64@plt+0x2e9c>
   139f8:	ldr	r2, [sp, #64]	; 0x40
   139fc:	cmp	r0, #2
   13a00:	mov	r1, #0
   13a04:	movwcc	r1, #1
   13a08:	eor	r2, r2, #1
   13a0c:	orrs	r1, r2, r1
   13a10:	bne	13ad0 <__lxstat64@plt+0x2b2c>
   13a14:	ldr	r1, [sp, #44]	; 0x2c
   13a18:	ldr	r2, [sp, #24]
   13a1c:	add	r1, r2, r1
   13a20:	mov	r2, #1
   13a24:	ldrb	r3, [r1, r2]
   13a28:	sub	r3, r3, #91	; 0x5b
   13a2c:	cmp	r3, #33	; 0x21
   13a30:	bhi	13ac4 <__lxstat64@plt+0x2b20>
   13a34:	add	r6, pc, #0
   13a38:	ldr	pc, [r6, r3, lsl #2]
   13a3c:	andeq	r3, r1, r8, lsr pc
   13a40:	andeq	r3, r1, r8, lsr pc
   13a44:	andeq	r3, r1, r4, asr #21
   13a48:	andeq	r3, r1, r8, lsr pc
   13a4c:	andeq	r3, r1, r4, asr #21
   13a50:	andeq	r3, r1, r8, lsr pc
   13a54:	andeq	r3, r1, r4, asr #21
   13a58:	andeq	r3, r1, r4, asr #21
   13a5c:	andeq	r3, r1, r4, asr #21
   13a60:	andeq	r3, r1, r4, asr #21
   13a64:	andeq	r3, r1, r4, asr #21
   13a68:	andeq	r3, r1, r4, asr #21
   13a6c:	andeq	r3, r1, r4, asr #21
   13a70:	andeq	r3, r1, r4, asr #21
   13a74:	andeq	r3, r1, r4, asr #21
   13a78:	andeq	r3, r1, r4, asr #21
   13a7c:	andeq	r3, r1, r4, asr #21
   13a80:	andeq	r3, r1, r4, asr #21
   13a84:	andeq	r3, r1, r4, asr #21
   13a88:	andeq	r3, r1, r4, asr #21
   13a8c:	andeq	r3, r1, r4, asr #21
   13a90:	andeq	r3, r1, r4, asr #21
   13a94:	andeq	r3, r1, r4, asr #21
   13a98:	andeq	r3, r1, r4, asr #21
   13a9c:	andeq	r3, r1, r4, asr #21
   13aa0:	andeq	r3, r1, r4, asr #21
   13aa4:	andeq	r3, r1, r4, asr #21
   13aa8:	andeq	r3, r1, r4, asr #21
   13aac:	andeq	r3, r1, r4, asr #21
   13ab0:	andeq	r3, r1, r4, asr #21
   13ab4:	andeq	r3, r1, r4, asr #21
   13ab8:	andeq	r3, r1, r4, asr #21
   13abc:	andeq	r3, r1, r4, asr #21
   13ac0:	andeq	r3, r1, r8, lsr pc
   13ac4:	add	r2, r2, #1
   13ac8:	cmp	r2, r0
   13acc:	bcc	13a24 <__lxstat64@plt+0x2a80>
   13ad0:	ldr	r6, [sp, #44]	; 0x2c
   13ad4:	add	r6, r0, r6
   13ad8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13adc:	bl	10e0c <iswprint@plt>
   13ae0:	cmp	r0, #0
   13ae4:	movwne	r0, #1
   13ae8:	and	r4, r4, r0
   13aec:	sub	r0, fp, #40	; 0x28
   13af0:	bl	10dc4 <mbsinit@plt>
   13af4:	ldr	lr, [sp, #28]
   13af8:	ldr	ip, [fp, #-84]	; 0xffffffac
   13afc:	sub	r3, fp, #40	; 0x28
   13b00:	cmp	r0, #0
   13b04:	beq	139c4 <__lxstat64@plt+0x2a20>
   13b08:	b	13e80 <__lxstat64@plt+0x2edc>
   13b0c:	ldr	r0, [sp, #32]
   13b10:	cmp	r0, #0
   13b14:	beq	13bb0 <__lxstat64@plt+0x2c0c>
   13b18:	add	r0, r7, #2
   13b1c:	cmp	r0, lr
   13b20:	bcs	13bb0 <__lxstat64@plt+0x2c0c>
   13b24:	add	r1, ip, r7
   13b28:	ldrb	r1, [r1, #1]
   13b2c:	cmp	r1, #63	; 0x3f
   13b30:	bne	13bb0 <__lxstat64@plt+0x2c0c>
   13b34:	ldrb	r5, [ip, r0]
   13b38:	sub	r1, r5, #33	; 0x21
   13b3c:	cmp	r1, #29
   13b40:	bhi	13bb0 <__lxstat64@plt+0x2c0c>
   13b44:	movw	r3, #20929	; 0x51c1
   13b48:	mov	r2, #1
   13b4c:	movt	r3, #14336	; 0x3800
   13b50:	tst	r3, r2, lsl r1
   13b54:	beq	13bb0 <__lxstat64@plt+0x2c0c>
   13b58:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13b5c:	tst	r1, #1
   13b60:	bne	14058 <__lxstat64@plt+0x30b4>
   13b64:	cmp	r8, sl
   13b68:	mov	r7, r0
   13b6c:	mov	r4, #0
   13b70:	movcc	r1, #63	; 0x3f
   13b74:	strbcc	r1, [r6, r8]
   13b78:	add	r1, r8, #1
   13b7c:	cmp	r1, sl
   13b80:	movcc	r2, #34	; 0x22
   13b84:	strbcc	r2, [r6, r1]
   13b88:	add	r1, r8, #2
   13b8c:	cmp	r1, sl
   13b90:	movcc	r2, #34	; 0x22
   13b94:	strbcc	r2, [r6, r1]
   13b98:	add	r1, r8, #3
   13b9c:	add	r8, r8, #4
   13ba0:	cmp	r1, sl
   13ba4:	movcc	r2, #63	; 0x3f
   13ba8:	strbcc	r2, [r6, r1]
   13bac:	b	13614 <__lxstat64@plt+0x2670>
   13bb0:	mov	r5, #63	; 0x3f
   13bb4:	mov	r4, #0
   13bb8:	b	13614 <__lxstat64@plt+0x2670>
   13bbc:	add	r1, r2, r7
   13bc0:	ldr	lr, [sp, #28]
   13bc4:	mov	r3, #0
   13bc8:	str	r1, [sp, #44]	; 0x2c
   13bcc:	add	r1, r7, #1
   13bd0:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13bd4:	tst	r0, #1
   13bd8:	bne	13cac <__lxstat64@plt+0x2d08>
   13bdc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13be0:	tst	r2, #1
   13be4:	bne	13fa0 <__lxstat64@plt+0x2ffc>
   13be8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13bec:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13bf0:	cmp	r7, #2
   13bf4:	movwne	r3, #1
   13bf8:	orr	r3, r3, r2
   13bfc:	tst	r3, #1
   13c00:	bne	13c3c <__lxstat64@plt+0x2c98>
   13c04:	cmp	r8, sl
   13c08:	add	r3, r8, #1
   13c0c:	movcc	r2, #39	; 0x27
   13c10:	strbcc	r2, [r6, r8]
   13c14:	cmp	r3, sl
   13c18:	movcc	r2, #36	; 0x24
   13c1c:	strbcc	r2, [r6, r3]
   13c20:	add	r3, r8, #2
   13c24:	add	r8, r8, #3
   13c28:	cmp	r3, sl
   13c2c:	movcc	r2, #39	; 0x27
   13c30:	strbcc	r2, [r6, r3]
   13c34:	mov	r2, #1
   13c38:	str	r2, [fp, #-56]	; 0xffffffc8
   13c3c:	cmp	r8, sl
   13c40:	movcc	r3, #92	; 0x5c
   13c44:	strbcc	r3, [r6, r8]
   13c48:	add	r3, r8, #1
   13c4c:	cmp	r3, sl
   13c50:	andcc	r7, r5, #192	; 0xc0
   13c54:	movcc	r2, #48	; 0x30
   13c58:	orrcc	r7, r2, r7, lsr #6
   13c5c:	strbcc	r7, [r6, r3]
   13c60:	add	r3, r8, #2
   13c64:	add	r8, r8, #3
   13c68:	cmp	r3, sl
   13c6c:	lsrcc	r7, r5, #3
   13c70:	movcc	r2, #6
   13c74:	bficc	r7, r2, #3, #29
   13c78:	mov	r2, #6
   13c7c:	strbcc	r7, [r6, r3]
   13c80:	bfi	r5, r2, #3, #29
   13c84:	mov	r3, #1
   13c88:	b	13cd0 <__lxstat64@plt+0x2d2c>
   13c8c:	cmp	r8, sl
   13c90:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13c94:	strbcc	r5, [r6, r8]
   13c98:	add	r8, r8, #1
   13c9c:	ldrb	r5, [ip, r1]
   13ca0:	add	r1, r1, #1
   13ca4:	tst	r0, #1
   13ca8:	beq	13bdc <__lxstat64@plt+0x2c38>
   13cac:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13cb0:	tst	r2, #1
   13cb4:	beq	13cc8 <__lxstat64@plt+0x2d24>
   13cb8:	cmp	r8, sl
   13cbc:	movcc	r7, #92	; 0x5c
   13cc0:	strbcc	r7, [r6, r8]
   13cc4:	add	r8, r8, #1
   13cc8:	mov	r2, #0
   13ccc:	str	r2, [fp, #-52]	; 0xffffffcc
   13cd0:	ldr	r2, [sp, #44]	; 0x2c
   13cd4:	and	r9, r3, #1
   13cd8:	cmp	r2, r1
   13cdc:	bls	13ddc <__lxstat64@plt+0x2e38>
   13ce0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13ce4:	cmp	r9, #0
   13ce8:	movwne	r9, #1
   13cec:	mvn	r7, r2
   13cf0:	orr	r7, r7, r9
   13cf4:	tst	r7, #1
   13cf8:	bne	13c8c <__lxstat64@plt+0x2ce8>
   13cfc:	cmp	r8, sl
   13d00:	movcc	r7, #39	; 0x27
   13d04:	strbcc	r7, [r6, r8]
   13d08:	add	r7, r8, #1
   13d0c:	add	r8, r8, #2
   13d10:	cmp	r7, sl
   13d14:	movcc	r2, #39	; 0x27
   13d18:	strbcc	r2, [r6, r7]
   13d1c:	mov	r2, #0
   13d20:	str	r2, [fp, #-56]	; 0xffffffc8
   13d24:	b	13c8c <__lxstat64@plt+0x2ce8>
   13d28:	cmp	r8, sl
   13d2c:	mov	r2, #1
   13d30:	movcc	r0, #39	; 0x27
   13d34:	strbcc	r0, [r6, r8]
   13d38:	add	r0, r8, #1
   13d3c:	cmp	r0, sl
   13d40:	movcc	r1, #36	; 0x24
   13d44:	strbcc	r1, [r6, r0]
   13d48:	add	r0, r8, #2
   13d4c:	cmp	r0, sl
   13d50:	movcc	r1, #39	; 0x27
   13d54:	strbcc	r1, [r6, r0]
   13d58:	add	r0, r8, #3
   13d5c:	cmp	r0, sl
   13d60:	add	r8, r0, #1
   13d64:	str	r2, [fp, #-56]	; 0xffffffc8
   13d68:	movcc	r1, #92	; 0x5c
   13d6c:	strbcc	r1, [r6, r0]
   13d70:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13d74:	cmp	r1, #2
   13d78:	beq	13dcc <__lxstat64@plt+0x2e28>
   13d7c:	add	r1, r7, #1
   13d80:	mov	r4, #0
   13d84:	mov	r9, #1
   13d88:	mov	r5, #48	; 0x30
   13d8c:	cmp	r1, lr
   13d90:	bcs	13614 <__lxstat64@plt+0x2670>
   13d94:	ldrb	r1, [ip, r1]
   13d98:	sub	r1, r1, #48	; 0x30
   13d9c:	uxtb	r1, r1
   13da0:	cmp	r1, #9
   13da4:	bhi	13614 <__lxstat64@plt+0x2670>
   13da8:	cmp	r8, sl
   13dac:	movcc	r1, #48	; 0x30
   13db0:	strbcc	r1, [r6, r8]
   13db4:	add	r1, r0, #2
   13db8:	add	r8, r0, #3
   13dbc:	cmp	r1, sl
   13dc0:	movcc	r2, #48	; 0x30
   13dc4:	strbcc	r2, [r6, r1]
   13dc8:	b	13614 <__lxstat64@plt+0x2670>
   13dcc:	mov	r0, #48	; 0x30
   13dd0:	mov	r9, #1
   13dd4:	mov	r4, #0
   13dd8:	b	138ac <__lxstat64@plt+0x2908>
   13ddc:	cmp	r9, #0
   13de0:	sub	r7, r1, #1
   13de4:	mov	r0, r5
   13de8:	movwne	r9, #1
   13dec:	cmp	r9, #0
   13df0:	bne	13e30 <__lxstat64@plt+0x2e8c>
   13df4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13df8:	tst	r1, #1
   13dfc:	beq	13e30 <__lxstat64@plt+0x2e8c>
   13e00:	cmp	r8, sl
   13e04:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13e08:	movcc	r1, #39	; 0x27
   13e0c:	strbcc	r1, [r6, r8]
   13e10:	add	r1, r8, #1
   13e14:	add	r8, r8, #2
   13e18:	cmp	r1, sl
   13e1c:	movcc	r2, #39	; 0x27
   13e20:	strbcc	r2, [r6, r1]
   13e24:	mov	r1, #0
   13e28:	str	r1, [fp, #-56]	; 0xffffffc8
   13e2c:	b	13938 <__lxstat64@plt+0x2994>
   13e30:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13e34:	b	13938 <__lxstat64@plt+0x2994>
   13e38:	mov	r4, #0
   13e3c:	b	13e78 <__lxstat64@plt+0x2ed4>
   13e40:	mov	r4, #0
   13e44:	cmp	lr, r6
   13e48:	bls	13e78 <__lxstat64@plt+0x2ed4>
   13e4c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13e50:	ldr	r6, [sp, #44]	; 0x2c
   13e54:	ldr	r0, [sp, #24]
   13e58:	ldrb	r0, [r0, r6]
   13e5c:	cmp	r0, #0
   13e60:	beq	13e80 <__lxstat64@plt+0x2edc>
   13e64:	add	r6, r6, #1
   13e68:	add	r0, r7, r6
   13e6c:	cmp	r0, lr
   13e70:	bcc	13e54 <__lxstat64@plt+0x2eb0>
   13e74:	b	13e80 <__lxstat64@plt+0x2edc>
   13e78:	ldr	ip, [fp, #-84]	; 0xffffffac
   13e7c:	ldr	r6, [sp, #44]	; 0x2c
   13e80:	mov	r1, r6
   13e84:	ldr	r6, [sp, #80]	; 0x50
   13e88:	b	137e0 <__lxstat64@plt+0x283c>
   13e8c:	mov	lr, r7
   13e90:	b	13e98 <__lxstat64@plt+0x2ef4>
   13e94:	mvn	lr, #0
   13e98:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13e9c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13ea0:	eor	r0, r7, #2
   13ea4:	orr	r0, r0, r8
   13ea8:	clz	r0, r0
   13eac:	lsr	r0, r0, #5
   13eb0:	tst	r1, r0
   13eb4:	bne	13f40 <__lxstat64@plt+0x2f9c>
   13eb8:	mov	r0, r1
   13ebc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13ec0:	cmp	r7, #2
   13ec4:	movwne	r1, #1
   13ec8:	orr	r0, r0, r1
   13ecc:	tst	r0, #1
   13ed0:	ldreq	r0, [sp, #60]	; 0x3c
   13ed4:	eoreq	r0, r0, #1
   13ed8:	tsteq	r0, #1
   13edc:	bne	13fec <__lxstat64@plt+0x3048>
   13ee0:	mov	r9, lr
   13ee4:	tst	r5, #1
   13ee8:	bne	13fa8 <__lxstat64@plt+0x3004>
   13eec:	ldr	r6, [sp, #56]	; 0x38
   13ef0:	mov	r4, #0
   13ef4:	cmp	r6, #0
   13ef8:	beq	13fe4 <__lxstat64@plt+0x3040>
   13efc:	ldr	r0, [sp, #84]	; 0x54
   13f00:	mov	r1, #0
   13f04:	cmp	sl, #0
   13f08:	mov	r5, #0
   13f0c:	str	r1, [fp, #-72]	; 0xffffffb8
   13f10:	beq	130e0 <__lxstat64@plt+0x213c>
   13f14:	b	13fec <__lxstat64@plt+0x3048>
   13f18:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13f1c:	ldr	r2, [sp, #84]	; 0x54
   13f20:	b	13f48 <__lxstat64@plt+0x2fa4>
   13f24:	ldr	ip, [fp, #-84]	; 0xffffffac
   13f28:	mov	r2, #1
   13f2c:	mov	lr, r4
   13f30:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13f34:	b	13f48 <__lxstat64@plt+0x2fa4>
   13f38:	ldr	r6, [sp, #80]	; 0x50
   13f3c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13f40:	ldr	r2, [sp, #84]	; 0x54
   13f44:	mov	r7, #2
   13f48:	mov	r0, #0
   13f4c:	ldr	r1, [fp, #12]
   13f50:	tst	r2, #1
   13f54:	mov	r2, r7
   13f58:	mov	r3, lr
   13f5c:	str	r0, [sp, #8]
   13f60:	ldr	r0, [sp, #72]	; 0x48
   13f64:	movwne	r2, #4
   13f68:	cmp	r7, #2
   13f6c:	movne	r2, r7
   13f70:	str	r2, [sp]
   13f74:	mov	r2, ip
   13f78:	bic	r1, r1, #2
   13f7c:	str	r0, [sp, #12]
   13f80:	ldr	r0, [sp, #76]	; 0x4c
   13f84:	str	r1, [sp, #4]
   13f88:	mov	r1, sl
   13f8c:	str	r0, [sp, #16]
   13f90:	mov	r0, r6
   13f94:	bl	13060 <__lxstat64@plt+0x20bc>
   13f98:	mov	r8, r0
   13f9c:	b	14044 <__lxstat64@plt+0x30a0>
   13fa0:	ldr	r2, [sp, #84]	; 0x54
   13fa4:	b	13f48 <__lxstat64@plt+0x2fa4>
   13fa8:	mov	r0, #5
   13fac:	ldr	r1, [sp, #56]	; 0x38
   13fb0:	ldr	r2, [fp, #-84]	; 0xffffffac
   13fb4:	mov	r3, r9
   13fb8:	str	r0, [sp]
   13fbc:	ldr	r0, [fp, #12]
   13fc0:	str	r0, [sp, #4]
   13fc4:	ldr	r0, [fp, #16]
   13fc8:	str	r0, [sp, #8]
   13fcc:	ldr	r0, [sp, #72]	; 0x48
   13fd0:	str	r0, [sp, #12]
   13fd4:	ldr	r0, [sp, #76]	; 0x4c
   13fd8:	str	r0, [sp, #16]
   13fdc:	ldr	r0, [sp, #80]	; 0x50
   13fe0:	b	13f94 <__lxstat64@plt+0x2ff0>
   13fe4:	mov	r0, #0
   13fe8:	str	r0, [fp, #-72]	; 0xffffffb8
   13fec:	ldr	r1, [sp, #92]	; 0x5c
   13ff0:	cmp	r1, #0
   13ff4:	beq	14034 <__lxstat64@plt+0x3090>
   13ff8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13ffc:	ldr	r2, [sp, #80]	; 0x50
   14000:	tst	r0, #1
   14004:	bne	14038 <__lxstat64@plt+0x3094>
   14008:	ldrb	r0, [r1]
   1400c:	cmp	r0, #0
   14010:	beq	14038 <__lxstat64@plt+0x3094>
   14014:	add	r1, r1, #1
   14018:	cmp	r8, sl
   1401c:	strbcc	r0, [r2, r8]
   14020:	add	r8, r8, #1
   14024:	ldrb	r0, [r1], #1
   14028:	cmp	r0, #0
   1402c:	bne	14018 <__lxstat64@plt+0x3074>
   14030:	b	14038 <__lxstat64@plt+0x3094>
   14034:	ldr	r2, [sp, #80]	; 0x50
   14038:	cmp	r8, sl
   1403c:	movcc	r0, #0
   14040:	strbcc	r0, [r2, r8]
   14044:	mov	r0, r8
   14048:	sub	sp, fp, #28
   1404c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14050:	mov	r2, #1
   14054:	b	13f30 <__lxstat64@plt+0x2f8c>
   14058:	ldr	r2, [sp, #84]	; 0x54
   1405c:	mov	r7, #5
   14060:	b	13f48 <__lxstat64@plt+0x2fa4>
   14064:	bl	10f98 <abort@plt>
   14068:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1406c:	add	fp, sp, #28
   14070:	sub	sp, sp, #28
   14074:	movw	r5, #29016	; 0x7158
   14078:	cmp	r2, #0
   1407c:	mov	r4, r1
   14080:	mov	r7, r0
   14084:	str	r0, [sp, #20]
   14088:	movt	r5, #2
   1408c:	movne	r5, r2
   14090:	bl	10ecc <__errno_location@plt>
   14094:	mov	sl, r0
   14098:	ldm	r5, {r0, r1}
   1409c:	ldr	r2, [r5, #40]	; 0x28
   140a0:	ldr	r3, [r5, #44]	; 0x2c
   140a4:	add	r9, r5, #8
   140a8:	ldr	r6, [sl]
   140ac:	orr	r8, r1, #1
   140b0:	mov	r1, #0
   140b4:	str	r6, [sp, #24]
   140b8:	stm	sp, {r0, r8, r9}
   140bc:	str	r2, [sp, #12]
   140c0:	str	r3, [sp, #16]
   140c4:	mov	r0, #0
   140c8:	mov	r2, r7
   140cc:	mov	r3, r4
   140d0:	mov	r6, r4
   140d4:	bl	13060 <__lxstat64@plt+0x20bc>
   140d8:	add	r7, r0, #1
   140dc:	mov	r0, r7
   140e0:	bl	14f64 <__lxstat64@plt+0x3fc0>
   140e4:	mov	r4, r0
   140e8:	ldr	r0, [r5]
   140ec:	ldr	r2, [r5, #44]	; 0x2c
   140f0:	ldr	r1, [r5, #40]	; 0x28
   140f4:	mov	r3, r6
   140f8:	stm	sp, {r0, r8, r9}
   140fc:	str	r2, [sp, #16]
   14100:	str	r1, [sp, #12]
   14104:	mov	r0, r4
   14108:	mov	r1, r7
   1410c:	ldr	r2, [sp, #20]
   14110:	bl	13060 <__lxstat64@plt+0x20bc>
   14114:	ldr	r0, [sp, #24]
   14118:	str	r0, [sl]
   1411c:	mov	r0, r4
   14120:	sub	sp, fp, #28
   14124:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14128:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1412c:	add	fp, sp, #28
   14130:	sub	sp, sp, #36	; 0x24
   14134:	movw	r8, #29016	; 0x7158
   14138:	cmp	r3, #0
   1413c:	mov	r4, r2
   14140:	str	r2, [sp, #24]
   14144:	mov	r5, r1
   14148:	mov	r6, r0
   1414c:	str	r0, [sp, #20]
   14150:	movt	r8, #2
   14154:	movne	r8, r3
   14158:	bl	10ecc <__errno_location@plt>
   1415c:	str	r0, [sp, #28]
   14160:	cmp	r4, #0
   14164:	add	sl, r8, #8
   14168:	ldm	r8, {r3, r9}
   1416c:	ldr	r7, [r0]
   14170:	ldr	r1, [r8, #40]	; 0x28
   14174:	ldr	r2, [r8, #44]	; 0x2c
   14178:	mov	r0, #0
   1417c:	orreq	r9, r9, #1
   14180:	str	r7, [sp, #32]
   14184:	mov	r7, r5
   14188:	stm	sp, {r3, r9, sl}
   1418c:	str	r1, [sp, #12]
   14190:	str	r2, [sp, #16]
   14194:	mov	r1, #0
   14198:	mov	r2, r6
   1419c:	mov	r3, r5
   141a0:	bl	13060 <__lxstat64@plt+0x20bc>
   141a4:	add	r4, r0, #1
   141a8:	mov	r5, r0
   141ac:	mov	r0, r4
   141b0:	bl	14f64 <__lxstat64@plt+0x3fc0>
   141b4:	mov	r6, r0
   141b8:	ldr	r0, [r8]
   141bc:	ldr	r2, [r8, #44]	; 0x2c
   141c0:	ldr	r1, [r8, #40]	; 0x28
   141c4:	mov	r3, r7
   141c8:	stm	sp, {r0, r9, sl}
   141cc:	str	r2, [sp, #16]
   141d0:	str	r1, [sp, #12]
   141d4:	mov	r0, r6
   141d8:	mov	r1, r4
   141dc:	ldr	r2, [sp, #20]
   141e0:	bl	13060 <__lxstat64@plt+0x20bc>
   141e4:	ldr	r0, [sp, #24]
   141e8:	ldr	r1, [sp, #32]
   141ec:	ldr	r2, [sp, #28]
   141f0:	cmp	r0, #0
   141f4:	str	r1, [r2]
   141f8:	strne	r5, [r0]
   141fc:	mov	r0, r6
   14200:	sub	sp, fp, #28
   14204:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14208:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1420c:	add	fp, sp, #24
   14210:	movw	r5, #28908	; 0x70ec
   14214:	movw	r8, #28904	; 0x70e8
   14218:	movt	r5, #2
   1421c:	movt	r8, #2
   14220:	ldr	r0, [r5]
   14224:	ldr	r4, [r8]
   14228:	cmp	r0, #2
   1422c:	blt	14258 <__lxstat64@plt+0x32b4>
   14230:	add	r7, r4, #12
   14234:	mov	r6, #0
   14238:	ldr	r0, [r7, r6, lsl #3]
   1423c:	bl	158b0 <__lxstat64@plt+0x490c>
   14240:	ldr	r1, [r5]
   14244:	add	r2, r6, #2
   14248:	add	r0, r6, #1
   1424c:	mov	r6, r0
   14250:	cmp	r2, r1
   14254:	blt	14238 <__lxstat64@plt+0x3294>
   14258:	ldr	r0, [r4, #4]
   1425c:	movw	r7, #29064	; 0x7188
   14260:	movt	r7, #2
   14264:	cmp	r0, r7
   14268:	beq	14280 <__lxstat64@plt+0x32dc>
   1426c:	bl	158b0 <__lxstat64@plt+0x490c>
   14270:	movw	r0, #28912	; 0x70f0
   14274:	mov	r6, #256	; 0x100
   14278:	movt	r0, #2
   1427c:	strd	r6, [r0]
   14280:	movw	r6, #28912	; 0x70f0
   14284:	movt	r6, #2
   14288:	cmp	r4, r6
   1428c:	beq	1429c <__lxstat64@plt+0x32f8>
   14290:	mov	r0, r4
   14294:	bl	158b0 <__lxstat64@plt+0x490c>
   14298:	str	r6, [r8]
   1429c:	mov	r0, #1
   142a0:	str	r0, [r5]
   142a4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   142a8:	movw	r3, #29016	; 0x7158
   142ac:	mvn	r2, #0
   142b0:	movt	r3, #2
   142b4:	b	142b8 <__lxstat64@plt+0x3314>
   142b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   142bc:	add	fp, sp, #28
   142c0:	sub	sp, sp, #44	; 0x2c
   142c4:	mov	r7, r3
   142c8:	str	r2, [sp, #36]	; 0x24
   142cc:	str	r1, [sp, #32]
   142d0:	mov	r5, r0
   142d4:	bl	10ecc <__errno_location@plt>
   142d8:	cmp	r5, #0
   142dc:	blt	14448 <__lxstat64@plt+0x34a4>
   142e0:	cmn	r5, #-2147483647	; 0x80000001
   142e4:	beq	14448 <__lxstat64@plt+0x34a4>
   142e8:	movw	r8, #28908	; 0x70ec
   142ec:	movw	r4, #28904	; 0x70e8
   142f0:	str	r0, [sp, #28]
   142f4:	ldr	r0, [r0]
   142f8:	movt	r8, #2
   142fc:	movt	r4, #2
   14300:	ldr	r1, [r8]
   14304:	ldr	r6, [r4]
   14308:	str	r0, [sp, #24]
   1430c:	cmp	r1, r5
   14310:	ble	1431c <__lxstat64@plt+0x3378>
   14314:	mov	sl, r6
   14318:	b	14384 <__lxstat64@plt+0x33e0>
   1431c:	movw	r9, #28912	; 0x70f0
   14320:	mov	r0, #8
   14324:	add	r2, r5, #1
   14328:	str	r1, [fp, #-32]	; 0xffffffe0
   1432c:	mvn	r3, #-2147483648	; 0x80000000
   14330:	movt	r9, #2
   14334:	str	r0, [sp]
   14338:	sub	r2, r2, r1
   1433c:	sub	r1, fp, #32
   14340:	subs	r0, r6, r9
   14344:	movne	r0, r6
   14348:	bl	15164 <__lxstat64@plt+0x41c0>
   1434c:	cmp	r6, r9
   14350:	mov	sl, r0
   14354:	str	r0, [r4]
   14358:	ldrdeq	r0, [r9]
   1435c:	stmeq	sl, {r0, r1}
   14360:	ldr	r1, [r8]
   14364:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14368:	add	r0, sl, r1, lsl #3
   1436c:	sub	r1, r2, r1
   14370:	lsl	r2, r1, #3
   14374:	mov	r1, #0
   14378:	bl	10ef0 <memset@plt>
   1437c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14380:	str	r0, [r8]
   14384:	mov	r9, sl
   14388:	ldr	r6, [r9, r5, lsl #3]!
   1438c:	ldr	r4, [r9, #4]!
   14390:	ldm	r7, {r0, r1}
   14394:	ldr	r2, [r7, #40]	; 0x28
   14398:	ldr	r3, [r7, #44]	; 0x2c
   1439c:	orr	r8, r1, #1
   143a0:	add	r1, r7, #8
   143a4:	stm	sp, {r0, r8}
   143a8:	add	r0, sp, #8
   143ac:	str	r1, [sp, #20]
   143b0:	stm	r0, {r1, r2, r3}
   143b4:	mov	r0, r4
   143b8:	mov	r1, r6
   143bc:	ldr	r2, [sp, #32]
   143c0:	ldr	r3, [sp, #36]	; 0x24
   143c4:	bl	13060 <__lxstat64@plt+0x20bc>
   143c8:	cmp	r6, r0
   143cc:	bhi	14430 <__lxstat64@plt+0x348c>
   143d0:	add	r6, r0, #1
   143d4:	movw	r0, #29064	; 0x7188
   143d8:	movt	r0, #2
   143dc:	str	r6, [sl, r5, lsl #3]
   143e0:	cmp	r4, r0
   143e4:	beq	143f0 <__lxstat64@plt+0x344c>
   143e8:	mov	r0, r4
   143ec:	bl	158b0 <__lxstat64@plt+0x490c>
   143f0:	mov	r0, r6
   143f4:	bl	14f64 <__lxstat64@plt+0x3fc0>
   143f8:	str	r0, [r9]
   143fc:	mov	r4, r0
   14400:	add	r3, sp, #8
   14404:	ldr	r0, [r7]
   14408:	ldr	r1, [r7, #40]	; 0x28
   1440c:	ldr	r2, [r7, #44]	; 0x2c
   14410:	stm	sp, {r0, r8}
   14414:	ldr	r0, [sp, #20]
   14418:	stm	r3, {r0, r1, r2}
   1441c:	mov	r0, r4
   14420:	mov	r1, r6
   14424:	ldr	r2, [sp, #32]
   14428:	ldr	r3, [sp, #36]	; 0x24
   1442c:	bl	13060 <__lxstat64@plt+0x20bc>
   14430:	ldr	r0, [sp, #28]
   14434:	ldr	r1, [sp, #24]
   14438:	str	r1, [r0]
   1443c:	mov	r0, r4
   14440:	sub	sp, fp, #28
   14444:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14448:	bl	10f98 <abort@plt>
   1444c:	movw	r3, #29016	; 0x7158
   14450:	movt	r3, #2
   14454:	b	142b8 <__lxstat64@plt+0x3314>
   14458:	movw	r3, #29016	; 0x7158
   1445c:	mov	r1, r0
   14460:	mov	r0, #0
   14464:	mvn	r2, #0
   14468:	movt	r3, #2
   1446c:	b	142b8 <__lxstat64@plt+0x3314>
   14470:	movw	r3, #29016	; 0x7158
   14474:	mov	r2, r1
   14478:	mov	r1, r0
   1447c:	mov	r0, #0
   14480:	movt	r3, #2
   14484:	b	142b8 <__lxstat64@plt+0x3314>
   14488:	push	{fp, lr}
   1448c:	mov	fp, sp
   14490:	sub	sp, sp, #48	; 0x30
   14494:	vmov.i32	q8, #0	; 0x00000000
   14498:	mov	ip, #32
   1449c:	mov	r3, sp
   144a0:	mov	lr, r2
   144a4:	cmp	r1, #10
   144a8:	add	r2, r3, #16
   144ac:	vst1.64	{d16-d17}, [r3], ip
   144b0:	vst1.64	{d16-d17}, [r3]
   144b4:	vst1.64	{d16-d17}, [r2]
   144b8:	beq	144d8 <__lxstat64@plt+0x3534>
   144bc:	str	r1, [sp]
   144c0:	mov	r3, sp
   144c4:	mov	r1, lr
   144c8:	mvn	r2, #0
   144cc:	bl	142b8 <__lxstat64@plt+0x3314>
   144d0:	mov	sp, fp
   144d4:	pop	{fp, pc}
   144d8:	bl	10f98 <abort@plt>
   144dc:	push	{r4, sl, fp, lr}
   144e0:	add	fp, sp, #8
   144e4:	sub	sp, sp, #48	; 0x30
   144e8:	mov	ip, r3
   144ec:	mov	r3, sp
   144f0:	vmov.i32	q8, #0	; 0x00000000
   144f4:	mov	lr, #32
   144f8:	cmp	r1, #10
   144fc:	add	r4, r3, #16
   14500:	vst1.64	{d16-d17}, [r3], lr
   14504:	vst1.64	{d16-d17}, [r3]
   14508:	vst1.64	{d16-d17}, [r4]
   1450c:	beq	1452c <__lxstat64@plt+0x3588>
   14510:	str	r1, [sp]
   14514:	mov	r1, r2
   14518:	mov	r3, sp
   1451c:	mov	r2, ip
   14520:	bl	142b8 <__lxstat64@plt+0x3314>
   14524:	sub	sp, fp, #8
   14528:	pop	{r4, sl, fp, pc}
   1452c:	bl	10f98 <abort@plt>
   14530:	push	{fp, lr}
   14534:	mov	fp, sp
   14538:	sub	sp, sp, #48	; 0x30
   1453c:	mov	r3, sp
   14540:	vmov.i32	q8, #0	; 0x00000000
   14544:	mov	ip, #32
   14548:	cmp	r0, #10
   1454c:	add	r2, r3, #16
   14550:	vst1.64	{d16-d17}, [r3], ip
   14554:	vst1.64	{d16-d17}, [r3]
   14558:	vst1.64	{d16-d17}, [r2]
   1455c:	beq	1457c <__lxstat64@plt+0x35d8>
   14560:	str	r0, [sp]
   14564:	mov	r3, sp
   14568:	mov	r0, #0
   1456c:	mvn	r2, #0
   14570:	bl	142b8 <__lxstat64@plt+0x3314>
   14574:	mov	sp, fp
   14578:	pop	{fp, pc}
   1457c:	bl	10f98 <abort@plt>
   14580:	push	{fp, lr}
   14584:	mov	fp, sp
   14588:	sub	sp, sp, #48	; 0x30
   1458c:	mov	r3, sp
   14590:	vmov.i32	q8, #0	; 0x00000000
   14594:	mov	ip, #32
   14598:	cmp	r0, #10
   1459c:	add	lr, r3, #16
   145a0:	vst1.64	{d16-d17}, [r3], ip
   145a4:	vst1.64	{d16-d17}, [r3]
   145a8:	vst1.64	{d16-d17}, [lr]
   145ac:	beq	145c8 <__lxstat64@plt+0x3624>
   145b0:	str	r0, [sp]
   145b4:	mov	r3, sp
   145b8:	mov	r0, #0
   145bc:	bl	142b8 <__lxstat64@plt+0x3314>
   145c0:	mov	sp, fp
   145c4:	pop	{fp, pc}
   145c8:	bl	10f98 <abort@plt>
   145cc:	push	{r4, sl, fp, lr}
   145d0:	add	fp, sp, #8
   145d4:	sub	sp, sp, #48	; 0x30
   145d8:	mov	lr, r0
   145dc:	movw	r0, #29016	; 0x7158
   145e0:	mov	r3, #32
   145e4:	mov	ip, r1
   145e8:	mov	r4, #1
   145ec:	movt	r0, #2
   145f0:	add	r1, r0, #16
   145f4:	vld1.64	{d16-d17}, [r0], r3
   145f8:	mov	r3, sp
   145fc:	vld1.64	{d18-d19}, [r1]
   14600:	add	r1, r3, #16
   14604:	vld1.64	{d20-d21}, [r0]
   14608:	add	r0, r3, #32
   1460c:	vst1.64	{d18-d19}, [r1]
   14610:	mov	r1, r3
   14614:	vst1.64	{d20-d21}, [r0]
   14618:	mov	r0, #28
   1461c:	and	r0, r0, r2, lsr #3
   14620:	and	r2, r2, #31
   14624:	vst1.64	{d16-d17}, [r1], r0
   14628:	ldr	r0, [r1, #8]
   1462c:	bic	r4, r4, r0, lsr r2
   14630:	eor	r0, r0, r4, lsl r2
   14634:	mov	r2, ip
   14638:	str	r0, [r1, #8]
   1463c:	mov	r0, #0
   14640:	mov	r1, lr
   14644:	bl	142b8 <__lxstat64@plt+0x3314>
   14648:	sub	sp, fp, #8
   1464c:	pop	{r4, sl, fp, pc}
   14650:	push	{fp, lr}
   14654:	mov	fp, sp
   14658:	sub	sp, sp, #48	; 0x30
   1465c:	mov	ip, r0
   14660:	movw	r0, #29016	; 0x7158
   14664:	mov	r3, #32
   14668:	movt	r0, #2
   1466c:	add	r2, r0, #16
   14670:	vld1.64	{d16-d17}, [r0], r3
   14674:	mov	r3, sp
   14678:	vld1.64	{d18-d19}, [r2]
   1467c:	add	r2, r3, #16
   14680:	vld1.64	{d20-d21}, [r0]
   14684:	add	r0, r3, #32
   14688:	vst1.64	{d18-d19}, [r2]
   1468c:	mov	r2, r3
   14690:	vst1.64	{d20-d21}, [r0]
   14694:	mov	r0, #28
   14698:	and	r0, r0, r1, lsr #3
   1469c:	and	r1, r1, #31
   146a0:	vst1.64	{d16-d17}, [r2], r0
   146a4:	mov	r0, #1
   146a8:	ldr	lr, [r2, #8]
   146ac:	bic	r0, r0, lr, lsr r1
   146b0:	eor	r0, lr, r0, lsl r1
   146b4:	mov	r1, ip
   146b8:	str	r0, [r2, #8]
   146bc:	mov	r0, #0
   146c0:	mvn	r2, #0
   146c4:	bl	142b8 <__lxstat64@plt+0x3314>
   146c8:	mov	sp, fp
   146cc:	pop	{fp, pc}
   146d0:	push	{fp, lr}
   146d4:	mov	fp, sp
   146d8:	sub	sp, sp, #48	; 0x30
   146dc:	movw	r2, #29016	; 0x7158
   146e0:	mov	r3, #32
   146e4:	mov	r1, r0
   146e8:	movt	r2, #2
   146ec:	add	r0, r2, #16
   146f0:	vld1.64	{d16-d17}, [r2], r3
   146f4:	mov	r3, sp
   146f8:	vld1.64	{d18-d19}, [r0]
   146fc:	add	r0, r3, #16
   14700:	vld1.64	{d20-d21}, [r2]
   14704:	mov	r2, r3
   14708:	vst1.64	{d18-d19}, [r0]
   1470c:	add	r0, r3, #32
   14710:	vst1.64	{d20-d21}, [r0]
   14714:	mov	r0, #12
   14718:	vst1.64	{d16-d17}, [r2], r0
   1471c:	ldr	r0, [r2]
   14720:	orr	r0, r0, #67108864	; 0x4000000
   14724:	str	r0, [r2]
   14728:	mov	r0, #0
   1472c:	mvn	r2, #0
   14730:	bl	142b8 <__lxstat64@plt+0x3314>
   14734:	mov	sp, fp
   14738:	pop	{fp, pc}
   1473c:	push	{fp, lr}
   14740:	mov	fp, sp
   14744:	sub	sp, sp, #48	; 0x30
   14748:	mov	ip, r1
   1474c:	mov	r1, r0
   14750:	movw	r0, #29016	; 0x7158
   14754:	mov	r3, #32
   14758:	movt	r0, #2
   1475c:	add	r2, r0, #16
   14760:	vld1.64	{d16-d17}, [r0], r3
   14764:	mov	r3, sp
   14768:	vld1.64	{d18-d19}, [r2]
   1476c:	add	r2, r3, #16
   14770:	vld1.64	{d20-d21}, [r0]
   14774:	add	r0, r3, #32
   14778:	vst1.64	{d18-d19}, [r2]
   1477c:	mov	r2, r3
   14780:	vst1.64	{d20-d21}, [r0]
   14784:	mov	r0, #12
   14788:	vst1.64	{d16-d17}, [r2], r0
   1478c:	ldr	r0, [r2]
   14790:	orr	r0, r0, #67108864	; 0x4000000
   14794:	str	r0, [r2]
   14798:	mov	r0, #0
   1479c:	mov	r2, ip
   147a0:	bl	142b8 <__lxstat64@plt+0x3314>
   147a4:	mov	sp, fp
   147a8:	pop	{fp, pc}
   147ac:	push	{r4, sl, fp, lr}
   147b0:	add	fp, sp, #8
   147b4:	sub	sp, sp, #96	; 0x60
   147b8:	mov	ip, r2
   147bc:	mov	r2, sp
   147c0:	vmov.i32	q8, #0	; 0x00000000
   147c4:	mov	r4, #28
   147c8:	cmp	r1, #10
   147cc:	mov	r3, r2
   147d0:	add	lr, r2, #16
   147d4:	vst1.64	{d16-d17}, [r3], r4
   147d8:	vst1.64	{d16-d17}, [lr]
   147dc:	vst1.32	{d16-d17}, [r3]
   147e0:	beq	14830 <__lxstat64@plt+0x388c>
   147e4:	vld1.64	{d16-d17}, [r2], r4
   147e8:	vld1.64	{d18-d19}, [lr]
   147ec:	add	r3, sp, #48	; 0x30
   147f0:	add	r4, r3, #4
   147f4:	vld1.32	{d20-d21}, [r2]
   147f8:	add	r2, r3, #20
   147fc:	vst1.32	{d16-d17}, [r4]
   14800:	vst1.32	{d18-d19}, [r2]
   14804:	add	r2, r3, #32
   14808:	vst1.32	{d20-d21}, [r2]
   1480c:	str	r1, [sp, #48]	; 0x30
   14810:	mvn	r2, #0
   14814:	ldr	r1, [sp, #60]	; 0x3c
   14818:	orr	r1, r1, #67108864	; 0x4000000
   1481c:	str	r1, [sp, #60]	; 0x3c
   14820:	mov	r1, ip
   14824:	bl	142b8 <__lxstat64@plt+0x3314>
   14828:	sub	sp, fp, #8
   1482c:	pop	{r4, sl, fp, pc}
   14830:	bl	10f98 <abort@plt>
   14834:	push	{r4, r5, fp, lr}
   14838:	add	fp, sp, #8
   1483c:	sub	sp, sp, #48	; 0x30
   14840:	mov	ip, r3
   14844:	movw	r3, #29016	; 0x7158
   14848:	mov	lr, #32
   1484c:	cmp	r1, #0
   14850:	mov	r5, sp
   14854:	movt	r3, #2
   14858:	cmpne	r2, #0
   1485c:	add	r4, r3, #16
   14860:	vld1.64	{d16-d17}, [r3], lr
   14864:	vld1.64	{d18-d19}, [r4]
   14868:	add	r4, r5, #16
   1486c:	vld1.64	{d20-d21}, [r3]
   14870:	vst1.64	{d16-d17}, [r5], lr
   14874:	mov	r3, #10
   14878:	vst1.64	{d18-d19}, [r4]
   1487c:	vst1.64	{d20-d21}, [r5]
   14880:	str	r3, [sp]
   14884:	bne	1488c <__lxstat64@plt+0x38e8>
   14888:	bl	10f98 <abort@plt>
   1488c:	str	r2, [sp, #44]	; 0x2c
   14890:	str	r1, [sp, #40]	; 0x28
   14894:	mov	r3, sp
   14898:	mov	r1, ip
   1489c:	mvn	r2, #0
   148a0:	bl	142b8 <__lxstat64@plt+0x3314>
   148a4:	sub	sp, fp, #8
   148a8:	pop	{r4, r5, fp, pc}
   148ac:	push	{r4, r5, fp, lr}
   148b0:	add	fp, sp, #8
   148b4:	sub	sp, sp, #48	; 0x30
   148b8:	mov	lr, r3
   148bc:	movw	r3, #29016	; 0x7158
   148c0:	mov	ip, #32
   148c4:	cmp	r1, #0
   148c8:	mov	r5, sp
   148cc:	movt	r3, #2
   148d0:	cmpne	r2, #0
   148d4:	add	r4, r3, #16
   148d8:	vld1.64	{d16-d17}, [r3], ip
   148dc:	vld1.64	{d18-d19}, [r4]
   148e0:	add	r4, r5, #16
   148e4:	vld1.64	{d20-d21}, [r3]
   148e8:	vst1.64	{d16-d17}, [r5], ip
   148ec:	mov	r3, #10
   148f0:	vst1.64	{d18-d19}, [r4]
   148f4:	vst1.64	{d20-d21}, [r5]
   148f8:	str	r3, [sp]
   148fc:	bne	14904 <__lxstat64@plt+0x3960>
   14900:	bl	10f98 <abort@plt>
   14904:	ldr	ip, [fp, #8]
   14908:	str	r2, [sp, #44]	; 0x2c
   1490c:	str	r1, [sp, #40]	; 0x28
   14910:	mov	r3, sp
   14914:	mov	r1, lr
   14918:	mov	r2, ip
   1491c:	bl	142b8 <__lxstat64@plt+0x3314>
   14920:	sub	sp, fp, #8
   14924:	pop	{r4, r5, fp, pc}
   14928:	push	{r4, sl, fp, lr}
   1492c:	add	fp, sp, #8
   14930:	sub	sp, sp, #48	; 0x30
   14934:	mov	ip, r2
   14938:	movw	r2, #29016	; 0x7158
   1493c:	mov	lr, #32
   14940:	cmp	r0, #0
   14944:	mov	r4, sp
   14948:	movt	r2, #2
   1494c:	cmpne	r1, #0
   14950:	add	r3, r2, #16
   14954:	vld1.64	{d16-d17}, [r2], lr
   14958:	vld1.64	{d18-d19}, [r3]
   1495c:	add	r3, r4, #16
   14960:	vld1.64	{d20-d21}, [r2]
   14964:	vst1.64	{d16-d17}, [r4], lr
   14968:	mov	r2, #10
   1496c:	vst1.64	{d18-d19}, [r3]
   14970:	vst1.64	{d20-d21}, [r4]
   14974:	str	r2, [sp]
   14978:	bne	14980 <__lxstat64@plt+0x39dc>
   1497c:	bl	10f98 <abort@plt>
   14980:	str	r1, [sp, #44]	; 0x2c
   14984:	str	r0, [sp, #40]	; 0x28
   14988:	mov	r3, sp
   1498c:	mov	r0, #0
   14990:	mov	r1, ip
   14994:	mvn	r2, #0
   14998:	bl	142b8 <__lxstat64@plt+0x3314>
   1499c:	sub	sp, fp, #8
   149a0:	pop	{r4, sl, fp, pc}
   149a4:	push	{r4, r5, fp, lr}
   149a8:	add	fp, sp, #8
   149ac:	sub	sp, sp, #48	; 0x30
   149b0:	mov	lr, r2
   149b4:	movw	r2, #29016	; 0x7158
   149b8:	mov	ip, r3
   149bc:	mov	r3, #32
   149c0:	cmp	r0, #0
   149c4:	mov	r5, sp
   149c8:	movt	r2, #2
   149cc:	cmpne	r1, #0
   149d0:	add	r4, r2, #16
   149d4:	vld1.64	{d16-d17}, [r2], r3
   149d8:	vld1.64	{d18-d19}, [r4]
   149dc:	add	r4, r5, #16
   149e0:	vld1.64	{d20-d21}, [r2]
   149e4:	vst1.64	{d16-d17}, [r5], r3
   149e8:	mov	r2, #10
   149ec:	vst1.64	{d18-d19}, [r4]
   149f0:	vst1.64	{d20-d21}, [r5]
   149f4:	str	r2, [sp]
   149f8:	bne	14a00 <__lxstat64@plt+0x3a5c>
   149fc:	bl	10f98 <abort@plt>
   14a00:	str	r1, [sp, #44]	; 0x2c
   14a04:	str	r0, [sp, #40]	; 0x28
   14a08:	mov	r3, sp
   14a0c:	mov	r0, #0
   14a10:	mov	r1, lr
   14a14:	mov	r2, ip
   14a18:	bl	142b8 <__lxstat64@plt+0x3314>
   14a1c:	sub	sp, fp, #8
   14a20:	pop	{r4, r5, fp, pc}
   14a24:	movw	r3, #28920	; 0x70f8
   14a28:	movt	r3, #2
   14a2c:	b	142b8 <__lxstat64@plt+0x3314>
   14a30:	movw	r3, #28920	; 0x70f8
   14a34:	mov	r2, r1
   14a38:	mov	r1, r0
   14a3c:	mov	r0, #0
   14a40:	movt	r3, #2
   14a44:	b	142b8 <__lxstat64@plt+0x3314>
   14a48:	movw	r3, #28920	; 0x70f8
   14a4c:	mvn	r2, #0
   14a50:	movt	r3, #2
   14a54:	b	142b8 <__lxstat64@plt+0x3314>
   14a58:	movw	r3, #28920	; 0x70f8
   14a5c:	mov	r1, r0
   14a60:	mov	r0, #0
   14a64:	mvn	r2, #0
   14a68:	movt	r3, #2
   14a6c:	b	142b8 <__lxstat64@plt+0x3314>
   14a70:	push	{r4, r5, fp, lr}
   14a74:	add	fp, sp, #8
   14a78:	mov	r5, r0
   14a7c:	mov	r4, r1
   14a80:	mov	r0, #0
   14a84:	mov	r2, #5
   14a88:	mov	r1, r5
   14a8c:	bl	10ddc <dcgettext@plt>
   14a90:	cmp	r0, r5
   14a94:	popne	{r4, r5, fp, pc}
   14a98:	bl	1597c <__lxstat64@plt+0x49d8>
   14a9c:	ldrb	r1, [r0]
   14aa0:	and	r1, r1, #223	; 0xdf
   14aa4:	cmp	r1, #71	; 0x47
   14aa8:	beq	14b10 <__lxstat64@plt+0x3b6c>
   14aac:	cmp	r1, #85	; 0x55
   14ab0:	bne	14b34 <__lxstat64@plt+0x3b90>
   14ab4:	ldrb	r1, [r0, #1]
   14ab8:	and	r1, r1, #223	; 0xdf
   14abc:	cmp	r1, #84	; 0x54
   14ac0:	bne	14b34 <__lxstat64@plt+0x3b90>
   14ac4:	ldrb	r1, [r0, #2]
   14ac8:	and	r1, r1, #223	; 0xdf
   14acc:	cmp	r1, #70	; 0x46
   14ad0:	ldrbeq	r1, [r0, #3]
   14ad4:	cmpeq	r1, #45	; 0x2d
   14ad8:	bne	14b34 <__lxstat64@plt+0x3b90>
   14adc:	ldrb	r1, [r0, #4]
   14ae0:	cmp	r1, #56	; 0x38
   14ae4:	ldrbeq	r0, [r0, #5]
   14ae8:	cmpeq	r0, #0
   14aec:	bne	14b34 <__lxstat64@plt+0x3b90>
   14af0:	ldrb	r1, [r5]
   14af4:	movw	r2, #28019	; 0x6d73
   14af8:	movw	r0, #28023	; 0x6d77
   14afc:	movt	r2, #1
   14b00:	movt	r0, #1
   14b04:	cmp	r1, #96	; 0x60
   14b08:	moveq	r0, r2
   14b0c:	pop	{r4, r5, fp, pc}
   14b10:	ldrb	r1, [r0, #1]
   14b14:	and	r1, r1, #223	; 0xdf
   14b18:	cmp	r1, #66	; 0x42
   14b1c:	bne	14b34 <__lxstat64@plt+0x3b90>
   14b20:	ldrb	r1, [r0, #2]
   14b24:	cmp	r1, #49	; 0x31
   14b28:	ldrbeq	r1, [r0, #3]
   14b2c:	cmpeq	r1, #56	; 0x38
   14b30:	beq	14b50 <__lxstat64@plt+0x3bac>
   14b34:	movw	r1, #28013	; 0x6d6d
   14b38:	movw	r0, #28017	; 0x6d71
   14b3c:	cmp	r4, #9
   14b40:	movt	r1, #1
   14b44:	movt	r0, #1
   14b48:	moveq	r0, r1
   14b4c:	pop	{r4, r5, fp, pc}
   14b50:	ldrb	r1, [r0, #4]
   14b54:	cmp	r1, #48	; 0x30
   14b58:	ldrbeq	r1, [r0, #5]
   14b5c:	cmpeq	r1, #51	; 0x33
   14b60:	bne	14b34 <__lxstat64@plt+0x3b90>
   14b64:	ldrb	r1, [r0, #6]
   14b68:	cmp	r1, #48	; 0x30
   14b6c:	ldrbeq	r0, [r0, #7]
   14b70:	cmpeq	r0, #0
   14b74:	bne	14b34 <__lxstat64@plt+0x3b90>
   14b78:	ldrb	r1, [r5]
   14b7c:	movw	r2, #28027	; 0x6d7b
   14b80:	movw	r0, #28031	; 0x6d7f
   14b84:	movt	r2, #1
   14b88:	movt	r0, #1
   14b8c:	b	14b04 <__lxstat64@plt+0x3b60>
   14b90:	push	{r4, sl, fp, lr}
   14b94:	add	fp, sp, #8
   14b98:	ldrb	r3, [r0]
   14b9c:	ldrb	ip, [r1]
   14ba0:	cmp	r3, #45	; 0x2d
   14ba4:	bne	14c7c <__lxstat64@plt+0x3cd8>
   14ba8:	ldrb	r3, [r0, #1]!
   14bac:	cmp	r3, #48	; 0x30
   14bb0:	beq	14ba8 <__lxstat64@plt+0x3c04>
   14bb4:	cmp	ip, #45	; 0x2d
   14bb8:	bne	14d84 <__lxstat64@plt+0x3de0>
   14bbc:	ldrb	ip, [r1, #1]!
   14bc0:	cmp	ip, #48	; 0x30
   14bc4:	beq	14bbc <__lxstat64@plt+0x3c18>
   14bc8:	sub	lr, r3, #48	; 0x30
   14bcc:	cmp	lr, #9
   14bd0:	bhi	14c10 <__lxstat64@plt+0x3c6c>
   14bd4:	cmp	ip, r3
   14bd8:	bne	14c10 <__lxstat64@plt+0x3c6c>
   14bdc:	mov	r2, #0
   14be0:	add	r3, r1, r2
   14be4:	ldrb	ip, [r3, #1]
   14be8:	add	r3, r0, r2
   14bec:	add	r2, r2, #1
   14bf0:	ldrb	r3, [r3, #1]
   14bf4:	sub	lr, r3, #48	; 0x30
   14bf8:	cmp	ip, r3
   14bfc:	bne	14c08 <__lxstat64@plt+0x3c64>
   14c00:	cmp	lr, #10
   14c04:	bcc	14be0 <__lxstat64@plt+0x3c3c>
   14c08:	add	r1, r1, r2
   14c0c:	add	r0, r0, r2
   14c10:	cmp	lr, #9
   14c14:	mov	r2, #0
   14c18:	mov	lr, #0
   14c1c:	bhi	14c3c <__lxstat64@plt+0x3c98>
   14c20:	add	r0, r0, #1
   14c24:	mov	lr, #0
   14c28:	ldrb	r4, [r0, lr]
   14c2c:	add	lr, lr, #1
   14c30:	sub	r4, r4, #48	; 0x30
   14c34:	cmp	r4, #10
   14c38:	bcc	14c28 <__lxstat64@plt+0x3c84>
   14c3c:	sub	r0, ip, #48	; 0x30
   14c40:	cmp	r0, #9
   14c44:	bhi	14c64 <__lxstat64@plt+0x3cc0>
   14c48:	add	r0, r1, #1
   14c4c:	mov	r2, #0
   14c50:	ldrb	r1, [r0, r2]
   14c54:	add	r2, r2, #1
   14c58:	sub	r1, r1, #48	; 0x30
   14c5c:	cmp	r1, #10
   14c60:	bcc	14c50 <__lxstat64@plt+0x3cac>
   14c64:	cmp	lr, r2
   14c68:	bne	14d9c <__lxstat64@plt+0x3df8>
   14c6c:	cmp	lr, #0
   14c70:	subne	lr, ip, r3
   14c74:	mov	r0, lr
   14c78:	pop	{r4, sl, fp, pc}
   14c7c:	cmp	ip, #45	; 0x2d
   14c80:	bne	14cd0 <__lxstat64@plt+0x3d2c>
   14c84:	add	r1, r1, #1
   14c88:	ldrb	r2, [r1], #1
   14c8c:	cmp	r2, #48	; 0x30
   14c90:	beq	14c88 <__lxstat64@plt+0x3ce4>
   14c94:	sub	r1, r2, #48	; 0x30
   14c98:	mov	lr, #1
   14c9c:	cmp	r1, #10
   14ca0:	bcc	14d94 <__lxstat64@plt+0x3df0>
   14ca4:	cmp	r3, #48	; 0x30
   14ca8:	bne	14cbc <__lxstat64@plt+0x3d18>
   14cac:	add	r0, r0, #1
   14cb0:	ldrb	r3, [r0], #1
   14cb4:	cmp	r3, #48	; 0x30
   14cb8:	beq	14cb0 <__lxstat64@plt+0x3d0c>
   14cbc:	sub	r0, r3, #48	; 0x30
   14cc0:	mov	lr, #0
   14cc4:	cmp	r0, #10
   14cc8:	b	14da0 <__lxstat64@plt+0x3dfc>
   14ccc:	ldrb	r3, [r0, #1]!
   14cd0:	cmp	r3, #48	; 0x30
   14cd4:	beq	14ccc <__lxstat64@plt+0x3d28>
   14cd8:	b	14ce0 <__lxstat64@plt+0x3d3c>
   14cdc:	ldrb	ip, [r1, #1]!
   14ce0:	cmp	ip, #48	; 0x30
   14ce4:	beq	14cdc <__lxstat64@plt+0x3d38>
   14ce8:	sub	r2, r3, #48	; 0x30
   14cec:	cmp	r2, #9
   14cf0:	bhi	14d18 <__lxstat64@plt+0x3d74>
   14cf4:	cmp	r3, ip
   14cf8:	bne	14d18 <__lxstat64@plt+0x3d74>
   14cfc:	ldrb	r3, [r0, #1]!
   14d00:	ldrb	ip, [r1, #1]!
   14d04:	sub	r2, r3, #48	; 0x30
   14d08:	cmp	r3, ip
   14d0c:	bne	14d18 <__lxstat64@plt+0x3d74>
   14d10:	cmp	r2, #10
   14d14:	bcc	14cfc <__lxstat64@plt+0x3d58>
   14d18:	mov	r4, #0
   14d1c:	cmp	r2, #9
   14d20:	mov	lr, #0
   14d24:	bhi	14d44 <__lxstat64@plt+0x3da0>
   14d28:	add	r0, r0, #1
   14d2c:	mov	lr, #0
   14d30:	ldrb	r2, [r0, lr]
   14d34:	add	lr, lr, #1
   14d38:	sub	r2, r2, #48	; 0x30
   14d3c:	cmp	r2, #10
   14d40:	bcc	14d30 <__lxstat64@plt+0x3d8c>
   14d44:	sub	r0, ip, #48	; 0x30
   14d48:	cmp	r0, #9
   14d4c:	bhi	14d6c <__lxstat64@plt+0x3dc8>
   14d50:	add	r0, r1, #1
   14d54:	mov	r4, #0
   14d58:	ldrb	r1, [r0, r4]
   14d5c:	add	r4, r4, #1
   14d60:	sub	r1, r1, #48	; 0x30
   14d64:	cmp	r1, #10
   14d68:	bcc	14d58 <__lxstat64@plt+0x3db4>
   14d6c:	cmp	lr, r4
   14d70:	bne	14dac <__lxstat64@plt+0x3e08>
   14d74:	cmp	lr, #0
   14d78:	subne	lr, r3, ip
   14d7c:	mov	r0, lr
   14d80:	pop	{r4, sl, fp, pc}
   14d84:	sub	r0, r3, #48	; 0x30
   14d88:	mvn	lr, #0
   14d8c:	cmp	r0, #10
   14d90:	bcs	14db4 <__lxstat64@plt+0x3e10>
   14d94:	mov	r0, lr
   14d98:	pop	{r4, sl, fp, pc}
   14d9c:	mvn	lr, #0
   14da0:	movwcc	lr, #1
   14da4:	mov	r0, lr
   14da8:	pop	{r4, sl, fp, pc}
   14dac:	mov	lr, #1
   14db0:	b	14dd8 <__lxstat64@plt+0x3e34>
   14db4:	cmp	ip, #48	; 0x30
   14db8:	bne	14dcc <__lxstat64@plt+0x3e28>
   14dbc:	add	r0, r1, #1
   14dc0:	ldrb	ip, [r0], #1
   14dc4:	cmp	ip, #48	; 0x30
   14dc8:	beq	14dc0 <__lxstat64@plt+0x3e1c>
   14dcc:	sub	r0, ip, #48	; 0x30
   14dd0:	mov	lr, #0
   14dd4:	cmp	r0, #10
   14dd8:	mvncc	lr, #0
   14ddc:	mov	r0, lr
   14de0:	pop	{r4, sl, fp, pc}
   14de4:	push	{fp, lr}
   14de8:	mov	fp, sp
   14dec:	push	{r2, r3}
   14df0:	mov	r2, #0
   14df4:	mov	r3, #0
   14df8:	bl	14e04 <__lxstat64@plt+0x3e60>
   14dfc:	mov	sp, fp
   14e00:	pop	{fp, pc}
   14e04:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14e08:	add	fp, sp, #24
   14e0c:	sub	sp, sp, #8
   14e10:	mov	r5, r1
   14e14:	mov	r6, r0
   14e18:	ldr	r0, [fp, #8]
   14e1c:	ldr	r1, [fp, #12]
   14e20:	mov	r8, r3
   14e24:	mov	r7, r2
   14e28:	bl	154d8 <__lxstat64@plt+0x4534>
   14e2c:	cmp	r0, #0
   14e30:	beq	14e8c <__lxstat64@plt+0x3ee8>
   14e34:	mov	r4, r0
   14e38:	cmp	r7, #0
   14e3c:	beq	14e64 <__lxstat64@plt+0x3ec0>
   14e40:	movw	r0, #27864	; 0x6cd8
   14e44:	mov	r1, r5
   14e48:	mov	r2, r7
   14e4c:	mov	r3, r8
   14e50:	movt	r0, #1
   14e54:	stm	sp, {r0, r4}
   14e58:	mov	r0, r6
   14e5c:	bl	10e78 <error_at_line@plt>
   14e60:	b	14e7c <__lxstat64@plt+0x3ed8>
   14e64:	movw	r2, #27864	; 0x6cd8
   14e68:	mov	r0, r6
   14e6c:	mov	r1, r5
   14e70:	mov	r3, r4
   14e74:	movt	r2, #1
   14e78:	bl	10e60 <error@plt>
   14e7c:	mov	r0, r4
   14e80:	sub	sp, fp, #24
   14e84:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14e88:	b	158b0 <__lxstat64@plt+0x490c>
   14e8c:	bl	10ecc <__errno_location@plt>
   14e90:	ldr	r4, [r0]
   14e94:	movw	r1, #28120	; 0x6dd8
   14e98:	mov	r0, #0
   14e9c:	mov	r2, #5
   14ea0:	movt	r1, #1
   14ea4:	bl	10ddc <dcgettext@plt>
   14ea8:	mov	r2, r0
   14eac:	mov	r0, #0
   14eb0:	mov	r1, r4
   14eb4:	bl	10e60 <error@plt>
   14eb8:	bl	10f98 <abort@plt>
   14ebc:	push	{r4, r5, r6, sl, fp, lr}
   14ec0:	add	fp, sp, #16
   14ec4:	mov	r4, r2
   14ec8:	mov	r5, r1
   14ecc:	mov	r6, r0
   14ed0:	bl	15a14 <__lxstat64@plt+0x4a70>
   14ed4:	cmp	r0, #0
   14ed8:	popne	{r4, r5, r6, sl, fp, pc}
   14edc:	cmp	r6, #0
   14ee0:	beq	14ef4 <__lxstat64@plt+0x3f50>
   14ee4:	cmp	r5, #0
   14ee8:	cmpne	r4, #0
   14eec:	bne	14ef4 <__lxstat64@plt+0x3f50>
   14ef0:	pop	{r4, r5, r6, sl, fp, pc}
   14ef4:	bl	15494 <__lxstat64@plt+0x44f0>
   14ef8:	push	{r4, r5, r6, sl, fp, lr}
   14efc:	add	fp, sp, #16
   14f00:	mov	r4, r2
   14f04:	mov	r5, r1
   14f08:	mov	r6, r0
   14f0c:	bl	15a14 <__lxstat64@plt+0x4a70>
   14f10:	cmp	r0, #0
   14f14:	popne	{r4, r5, r6, sl, fp, pc}
   14f18:	cmp	r6, #0
   14f1c:	beq	14f30 <__lxstat64@plt+0x3f8c>
   14f20:	cmp	r5, #0
   14f24:	cmpne	r4, #0
   14f28:	bne	14f30 <__lxstat64@plt+0x3f8c>
   14f2c:	pop	{r4, r5, r6, sl, fp, pc}
   14f30:	bl	15494 <__lxstat64@plt+0x44f0>
   14f34:	push	{fp, lr}
   14f38:	mov	fp, sp
   14f3c:	bl	156b0 <__lxstat64@plt+0x470c>
   14f40:	cmp	r0, #0
   14f44:	popne	{fp, pc}
   14f48:	bl	15494 <__lxstat64@plt+0x44f0>
   14f4c:	push	{fp, lr}
   14f50:	mov	fp, sp
   14f54:	bl	156b0 <__lxstat64@plt+0x470c>
   14f58:	cmp	r0, #0
   14f5c:	popne	{fp, pc}
   14f60:	bl	15494 <__lxstat64@plt+0x44f0>
   14f64:	push	{fp, lr}
   14f68:	mov	fp, sp
   14f6c:	bl	156b0 <__lxstat64@plt+0x470c>
   14f70:	cmp	r0, #0
   14f74:	popne	{fp, pc}
   14f78:	bl	15494 <__lxstat64@plt+0x44f0>
   14f7c:	push	{r4, r5, fp, lr}
   14f80:	add	fp, sp, #8
   14f84:	mov	r4, r1
   14f88:	mov	r5, r0
   14f8c:	bl	156e0 <__lxstat64@plt+0x473c>
   14f90:	cmp	r0, #0
   14f94:	popne	{r4, r5, fp, pc}
   14f98:	cmp	r5, #0
   14f9c:	beq	14fac <__lxstat64@plt+0x4008>
   14fa0:	cmp	r4, #0
   14fa4:	bne	14fac <__lxstat64@plt+0x4008>
   14fa8:	pop	{r4, r5, fp, pc}
   14fac:	bl	15494 <__lxstat64@plt+0x44f0>
   14fb0:	push	{fp, lr}
   14fb4:	mov	fp, sp
   14fb8:	cmp	r1, #0
   14fbc:	orreq	r1, r1, #1
   14fc0:	bl	156e0 <__lxstat64@plt+0x473c>
   14fc4:	cmp	r0, #0
   14fc8:	popne	{fp, pc}
   14fcc:	bl	15494 <__lxstat64@plt+0x44f0>
   14fd0:	push	{fp, lr}
   14fd4:	mov	fp, sp
   14fd8:	clz	r3, r2
   14fdc:	lsr	ip, r3, #5
   14fe0:	clz	r3, r1
   14fe4:	lsr	r3, r3, #5
   14fe8:	orrs	r3, r3, ip
   14fec:	movwne	r1, #1
   14ff0:	movwne	r2, #1
   14ff4:	bl	15a14 <__lxstat64@plt+0x4a70>
   14ff8:	cmp	r0, #0
   14ffc:	popne	{fp, pc}
   15000:	bl	15494 <__lxstat64@plt+0x44f0>
   15004:	push	{fp, lr}
   15008:	mov	fp, sp
   1500c:	mov	r2, r1
   15010:	mov	r1, r0
   15014:	mov	r0, #0
   15018:	bl	15a14 <__lxstat64@plt+0x4a70>
   1501c:	cmp	r0, #0
   15020:	popne	{fp, pc}
   15024:	bl	15494 <__lxstat64@plt+0x44f0>
   15028:	push	{fp, lr}
   1502c:	mov	fp, sp
   15030:	mov	r2, r1
   15034:	mov	r1, r0
   15038:	clz	r0, r2
   1503c:	clz	r3, r1
   15040:	lsr	r0, r0, #5
   15044:	lsr	r3, r3, #5
   15048:	orrs	r0, r3, r0
   1504c:	movwne	r1, #1
   15050:	movwne	r2, #1
   15054:	mov	r0, #0
   15058:	bl	15a14 <__lxstat64@plt+0x4a70>
   1505c:	cmp	r0, #0
   15060:	popne	{fp, pc}
   15064:	bl	15494 <__lxstat64@plt+0x44f0>
   15068:	push	{r4, r5, r6, sl, fp, lr}
   1506c:	add	fp, sp, #16
   15070:	ldr	r5, [r1]
   15074:	mov	r4, r1
   15078:	mov	r6, r0
   1507c:	cmp	r0, #0
   15080:	beq	15098 <__lxstat64@plt+0x40f4>
   15084:	mov	r0, #1
   15088:	add	r0, r0, r5, lsr #1
   1508c:	adds	r5, r5, r0
   15090:	bcc	150a0 <__lxstat64@plt+0x40fc>
   15094:	b	150dc <__lxstat64@plt+0x4138>
   15098:	cmp	r5, #0
   1509c:	movweq	r5, #64	; 0x40
   150a0:	mov	r0, r6
   150a4:	mov	r1, r5
   150a8:	mov	r2, #1
   150ac:	bl	15a14 <__lxstat64@plt+0x4a70>
   150b0:	cmp	r5, #0
   150b4:	mov	r1, r5
   150b8:	movwne	r1, #1
   150bc:	cmp	r0, #0
   150c0:	bne	150d4 <__lxstat64@plt+0x4130>
   150c4:	clz	r2, r6
   150c8:	lsr	r2, r2, #5
   150cc:	orrs	r1, r2, r1
   150d0:	bne	150dc <__lxstat64@plt+0x4138>
   150d4:	str	r5, [r4]
   150d8:	pop	{r4, r5, r6, sl, fp, pc}
   150dc:	bl	15494 <__lxstat64@plt+0x44f0>
   150e0:	push	{r4, r5, r6, r7, fp, lr}
   150e4:	add	fp, sp, #16
   150e8:	ldr	r5, [r1]
   150ec:	mov	r6, r2
   150f0:	mov	r4, r1
   150f4:	mov	r7, r0
   150f8:	cmp	r0, #0
   150fc:	beq	15114 <__lxstat64@plt+0x4170>
   15100:	mov	r0, #1
   15104:	add	r0, r0, r5, lsr #1
   15108:	adds	r5, r5, r0
   1510c:	bcc	1512c <__lxstat64@plt+0x4188>
   15110:	b	15160 <__lxstat64@plt+0x41bc>
   15114:	cmp	r5, #0
   15118:	bne	1512c <__lxstat64@plt+0x4188>
   1511c:	mov	r0, #64	; 0x40
   15120:	cmp	r6, #64	; 0x40
   15124:	udiv	r5, r0, r6
   15128:	addhi	r5, r5, #1
   1512c:	mov	r0, r7
   15130:	mov	r1, r5
   15134:	mov	r2, r6
   15138:	bl	15a14 <__lxstat64@plt+0x4a70>
   1513c:	cmp	r0, #0
   15140:	bne	15158 <__lxstat64@plt+0x41b4>
   15144:	cmp	r7, #0
   15148:	beq	15160 <__lxstat64@plt+0x41bc>
   1514c:	cmp	r6, #0
   15150:	cmpne	r5, #0
   15154:	bne	15160 <__lxstat64@plt+0x41bc>
   15158:	str	r5, [r4]
   1515c:	pop	{r4, r5, r6, r7, fp, pc}
   15160:	bl	15494 <__lxstat64@plt+0x44f0>
   15164:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15168:	add	fp, sp, #24
   1516c:	mov	r8, r1
   15170:	ldr	r1, [r1]
   15174:	mov	r5, r0
   15178:	add	r0, r1, r1, asr #1
   1517c:	cmp	r0, r1
   15180:	mvnvs	r0, #-2147483648	; 0x80000000
   15184:	cmp	r0, r3
   15188:	mov	r7, r0
   1518c:	movgt	r7, r3
   15190:	cmn	r3, #1
   15194:	movle	r7, r0
   15198:	ldr	r0, [fp, #8]
   1519c:	cmn	r0, #1
   151a0:	ble	151c8 <__lxstat64@plt+0x4224>
   151a4:	cmp	r0, #0
   151a8:	beq	1521c <__lxstat64@plt+0x4278>
   151ac:	cmn	r7, #1
   151b0:	ble	151f0 <__lxstat64@plt+0x424c>
   151b4:	mvn	r4, #-2147483648	; 0x80000000
   151b8:	udiv	r6, r4, r0
   151bc:	cmp	r6, r7
   151c0:	bge	1521c <__lxstat64@plt+0x4278>
   151c4:	b	1522c <__lxstat64@plt+0x4288>
   151c8:	cmn	r7, #1
   151cc:	ble	1520c <__lxstat64@plt+0x4268>
   151d0:	cmn	r0, #1
   151d4:	beq	1521c <__lxstat64@plt+0x4278>
   151d8:	mov	r6, #-2147483648	; 0x80000000
   151dc:	mvn	r4, #-2147483648	; 0x80000000
   151e0:	sdiv	r6, r6, r0
   151e4:	cmp	r6, r7
   151e8:	bge	1521c <__lxstat64@plt+0x4278>
   151ec:	b	1522c <__lxstat64@plt+0x4288>
   151f0:	beq	1521c <__lxstat64@plt+0x4278>
   151f4:	mov	r6, #-2147483648	; 0x80000000
   151f8:	mvn	r4, #-2147483648	; 0x80000000
   151fc:	sdiv	r6, r6, r7
   15200:	cmp	r6, r0
   15204:	bge	1521c <__lxstat64@plt+0x4278>
   15208:	b	1522c <__lxstat64@plt+0x4288>
   1520c:	mvn	r4, #-2147483648	; 0x80000000
   15210:	sdiv	r6, r4, r0
   15214:	cmp	r7, r6
   15218:	blt	1522c <__lxstat64@plt+0x4288>
   1521c:	mul	r6, r7, r0
   15220:	mov	r4, #64	; 0x40
   15224:	cmp	r6, #63	; 0x3f
   15228:	bgt	15234 <__lxstat64@plt+0x4290>
   1522c:	sdiv	r7, r4, r0
   15230:	mul	r6, r7, r0
   15234:	cmp	r5, #0
   15238:	moveq	r4, #0
   1523c:	streq	r4, [r8]
   15240:	sub	r4, r7, r1
   15244:	cmp	r4, r2
   15248:	bge	152f4 <__lxstat64@plt+0x4350>
   1524c:	add	r7, r1, r2
   15250:	mov	r6, #0
   15254:	mov	r2, #0
   15258:	cmp	r7, r3
   1525c:	movwgt	r6, #1
   15260:	cmn	r3, #1
   15264:	movwgt	r2, #1
   15268:	cmp	r7, r1
   1526c:	bvs	15328 <__lxstat64@plt+0x4384>
   15270:	ands	r1, r2, r6
   15274:	bne	15328 <__lxstat64@plt+0x4384>
   15278:	cmn	r0, #1
   1527c:	ble	152a4 <__lxstat64@plt+0x4300>
   15280:	cmp	r0, #0
   15284:	beq	152f0 <__lxstat64@plt+0x434c>
   15288:	cmn	r7, #1
   1528c:	ble	152c8 <__lxstat64@plt+0x4324>
   15290:	mvn	r1, #-2147483648	; 0x80000000
   15294:	udiv	r1, r1, r0
   15298:	cmp	r1, r7
   1529c:	bge	152f0 <__lxstat64@plt+0x434c>
   152a0:	b	15328 <__lxstat64@plt+0x4384>
   152a4:	cmn	r7, #1
   152a8:	ble	152e0 <__lxstat64@plt+0x433c>
   152ac:	cmn	r0, #1
   152b0:	beq	152f0 <__lxstat64@plt+0x434c>
   152b4:	mov	r1, #-2147483648	; 0x80000000
   152b8:	sdiv	r1, r1, r0
   152bc:	cmp	r1, r7
   152c0:	bge	152f0 <__lxstat64@plt+0x434c>
   152c4:	b	15328 <__lxstat64@plt+0x4384>
   152c8:	beq	152f0 <__lxstat64@plt+0x434c>
   152cc:	mov	r1, #-2147483648	; 0x80000000
   152d0:	sdiv	r1, r1, r7
   152d4:	cmp	r1, r0
   152d8:	bge	152f0 <__lxstat64@plt+0x434c>
   152dc:	b	15328 <__lxstat64@plt+0x4384>
   152e0:	mvn	r1, #-2147483648	; 0x80000000
   152e4:	sdiv	r1, r1, r0
   152e8:	cmp	r7, r1
   152ec:	blt	15328 <__lxstat64@plt+0x4384>
   152f0:	mul	r6, r7, r0
   152f4:	mov	r0, r5
   152f8:	mov	r1, r6
   152fc:	bl	156e0 <__lxstat64@plt+0x473c>
   15300:	cmp	r6, #0
   15304:	movwne	r6, #1
   15308:	cmp	r0, #0
   1530c:	bne	15320 <__lxstat64@plt+0x437c>
   15310:	clz	r1, r5
   15314:	lsr	r1, r1, #5
   15318:	orrs	r1, r1, r6
   1531c:	bne	15328 <__lxstat64@plt+0x4384>
   15320:	str	r7, [r8]
   15324:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15328:	bl	15494 <__lxstat64@plt+0x44f0>
   1532c:	push	{fp, lr}
   15330:	mov	fp, sp
   15334:	mov	r1, #1
   15338:	bl	1565c <__lxstat64@plt+0x46b8>
   1533c:	cmp	r0, #0
   15340:	popne	{fp, pc}
   15344:	bl	15494 <__lxstat64@plt+0x44f0>
   15348:	push	{fp, lr}
   1534c:	mov	fp, sp
   15350:	bl	1565c <__lxstat64@plt+0x46b8>
   15354:	cmp	r0, #0
   15358:	popne	{fp, pc}
   1535c:	bl	15494 <__lxstat64@plt+0x44f0>
   15360:	push	{fp, lr}
   15364:	mov	fp, sp
   15368:	mov	r1, #1
   1536c:	bl	1565c <__lxstat64@plt+0x46b8>
   15370:	cmp	r0, #0
   15374:	popne	{fp, pc}
   15378:	bl	15494 <__lxstat64@plt+0x44f0>
   1537c:	push	{fp, lr}
   15380:	mov	fp, sp
   15384:	bl	1565c <__lxstat64@plt+0x46b8>
   15388:	cmp	r0, #0
   1538c:	popne	{fp, pc}
   15390:	bl	15494 <__lxstat64@plt+0x44f0>
   15394:	push	{r4, r5, r6, sl, fp, lr}
   15398:	add	fp, sp, #16
   1539c:	mov	r5, r0
   153a0:	mov	r0, r1
   153a4:	mov	r4, r1
   153a8:	bl	156b0 <__lxstat64@plt+0x470c>
   153ac:	cmp	r0, #0
   153b0:	beq	153cc <__lxstat64@plt+0x4428>
   153b4:	mov	r1, r5
   153b8:	mov	r2, r4
   153bc:	mov	r6, r0
   153c0:	bl	10db8 <memcpy@plt>
   153c4:	mov	r0, r6
   153c8:	pop	{r4, r5, r6, sl, fp, pc}
   153cc:	bl	15494 <__lxstat64@plt+0x44f0>
   153d0:	push	{r4, r5, r6, sl, fp, lr}
   153d4:	add	fp, sp, #16
   153d8:	mov	r5, r0
   153dc:	mov	r0, r1
   153e0:	mov	r4, r1
   153e4:	bl	156b0 <__lxstat64@plt+0x470c>
   153e8:	cmp	r0, #0
   153ec:	beq	15408 <__lxstat64@plt+0x4464>
   153f0:	mov	r1, r5
   153f4:	mov	r2, r4
   153f8:	mov	r6, r0
   153fc:	bl	10db8 <memcpy@plt>
   15400:	mov	r0, r6
   15404:	pop	{r4, r5, r6, sl, fp, pc}
   15408:	bl	15494 <__lxstat64@plt+0x44f0>
   1540c:	push	{r4, r5, r6, sl, fp, lr}
   15410:	add	fp, sp, #16
   15414:	mov	r5, r0
   15418:	add	r0, r1, #1
   1541c:	mov	r4, r1
   15420:	bl	156b0 <__lxstat64@plt+0x470c>
   15424:	cmp	r0, #0
   15428:	beq	15450 <__lxstat64@plt+0x44ac>
   1542c:	mov	r6, r0
   15430:	mov	r0, #0
   15434:	mov	r1, r5
   15438:	mov	r2, r4
   1543c:	strb	r0, [r6, r4]
   15440:	mov	r0, r6
   15444:	bl	10db8 <memcpy@plt>
   15448:	mov	r0, r6
   1544c:	pop	{r4, r5, r6, sl, fp, pc}
   15450:	bl	15494 <__lxstat64@plt+0x44f0>
   15454:	push	{r4, r5, r6, sl, fp, lr}
   15458:	add	fp, sp, #16
   1545c:	mov	r4, r0
   15460:	bl	10ec0 <strlen@plt>
   15464:	add	r5, r0, #1
   15468:	mov	r0, r5
   1546c:	bl	156b0 <__lxstat64@plt+0x470c>
   15470:	cmp	r0, #0
   15474:	beq	15490 <__lxstat64@plt+0x44ec>
   15478:	mov	r1, r4
   1547c:	mov	r2, r5
   15480:	mov	r6, r0
   15484:	bl	10db8 <memcpy@plt>
   15488:	mov	r0, r6
   1548c:	pop	{r4, r5, r6, sl, fp, pc}
   15490:	bl	15494 <__lxstat64@plt+0x44f0>
   15494:	push	{fp, lr}
   15498:	mov	fp, sp
   1549c:	movw	r0, #28896	; 0x70e0
   154a0:	movw	r1, #28152	; 0x6df8
   154a4:	mov	r2, #5
   154a8:	movt	r0, #2
   154ac:	movt	r1, #1
   154b0:	ldr	r4, [r0]
   154b4:	mov	r0, #0
   154b8:	bl	10ddc <dcgettext@plt>
   154bc:	movw	r2, #27864	; 0x6cd8
   154c0:	mov	r3, r0
   154c4:	mov	r0, r4
   154c8:	mov	r1, #0
   154cc:	movt	r2, #1
   154d0:	bl	10e60 <error@plt>
   154d4:	bl	10f98 <abort@plt>
   154d8:	push	{fp, lr}
   154dc:	mov	fp, sp
   154e0:	sub	sp, sp, #8
   154e4:	mov	r2, r0
   154e8:	mov	ip, r1
   154ec:	mov	r0, #0
   154f0:	b	154f8 <__lxstat64@plt+0x4554>
   154f4:	add	r0, r0, #1
   154f8:	mov	r1, r2
   154fc:	ldrb	r3, [r1, r0, lsl #1]!
   15500:	cmp	r3, #37	; 0x25
   15504:	bne	15518 <__lxstat64@plt+0x4574>
   15508:	ldrb	r1, [r1, #1]
   1550c:	cmp	r1, #115	; 0x73
   15510:	beq	154f4 <__lxstat64@plt+0x4550>
   15514:	b	15530 <__lxstat64@plt+0x458c>
   15518:	cmp	r3, #0
   1551c:	bne	15530 <__lxstat64@plt+0x458c>
   15520:	mov	r1, ip
   15524:	bl	15574 <__lxstat64@plt+0x45d0>
   15528:	mov	sp, fp
   1552c:	pop	{fp, pc}
   15530:	add	r0, sp, #4
   15534:	mov	r1, #1
   15538:	mov	r3, ip
   1553c:	bl	10ee4 <__vasprintf_chk@plt>
   15540:	cmn	r0, #1
   15544:	ble	15554 <__lxstat64@plt+0x45b0>
   15548:	ldr	r0, [sp, #4]
   1554c:	mov	sp, fp
   15550:	pop	{fp, pc}
   15554:	bl	10ecc <__errno_location@plt>
   15558:	ldr	r1, [r0]
   1555c:	mov	r0, #0
   15560:	cmp	r1, #12
   15564:	beq	15570 <__lxstat64@plt+0x45cc>
   15568:	mov	sp, fp
   1556c:	pop	{fp, pc}
   15570:	bl	15494 <__lxstat64@plt+0x44f0>
   15574:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15578:	add	fp, sp, #24
   1557c:	sub	sp, sp, #8
   15580:	str	r1, [sp, #4]
   15584:	mov	r4, r0
   15588:	ldr	r0, [sp, #4]
   1558c:	cmp	r4, #0
   15590:	str	r0, [sp]
   15594:	beq	15624 <__lxstat64@plt+0x4680>
   15598:	ldr	r0, [sp]
   1559c:	mov	r5, #0
   155a0:	mov	r7, r4
   155a4:	add	r6, r0, #4
   155a8:	str	r6, [sp]
   155ac:	ldr	r0, [r6, #-4]
   155b0:	bl	10ec0 <strlen@plt>
   155b4:	adds	r5, r0, r5
   155b8:	add	r6, r6, #4
   155bc:	mvncs	r5, #0
   155c0:	subs	r7, r7, #1
   155c4:	bne	155a8 <__lxstat64@plt+0x4604>
   155c8:	cmn	r5, #1
   155cc:	ble	15640 <__lxstat64@plt+0x469c>
   155d0:	add	r0, r5, #1
   155d4:	bl	14f34 <__lxstat64@plt+0x3f90>
   155d8:	mov	r8, r0
   155dc:	mov	r6, r0
   155e0:	cmp	r4, #0
   155e4:	beq	15634 <__lxstat64@plt+0x4690>
   155e8:	ldr	r0, [sp, #4]
   155ec:	add	r1, r0, #4
   155f0:	str	r1, [sp, #4]
   155f4:	ldr	r7, [r0]
   155f8:	mov	r0, r7
   155fc:	bl	10ec0 <strlen@plt>
   15600:	mov	r5, r0
   15604:	mov	r0, r6
   15608:	mov	r1, r7
   1560c:	mov	r2, r5
   15610:	bl	10db8 <memcpy@plt>
   15614:	add	r6, r6, r5
   15618:	subs	r4, r4, #1
   1561c:	bne	155e8 <__lxstat64@plt+0x4644>
   15620:	b	15634 <__lxstat64@plt+0x4690>
   15624:	mov	r0, #1
   15628:	bl	14f34 <__lxstat64@plt+0x3f90>
   1562c:	mov	r8, r0
   15630:	mov	r6, r0
   15634:	mov	r0, #0
   15638:	strb	r0, [r6]
   1563c:	b	15650 <__lxstat64@plt+0x46ac>
   15640:	bl	10ecc <__errno_location@plt>
   15644:	mov	r1, #75	; 0x4b
   15648:	mov	r8, #0
   1564c:	str	r1, [r0]
   15650:	mov	r0, r8
   15654:	sub	sp, fp, #24
   15658:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1565c:	clz	r2, r1
   15660:	clz	r3, r0
   15664:	lsr	r2, r2, #5
   15668:	lsr	r3, r3, #5
   1566c:	orrs	r2, r3, r2
   15670:	movwne	r1, #1
   15674:	movwne	r0, #1
   15678:	cmp	r1, #0
   1567c:	beq	156ac <__lxstat64@plt+0x4708>
   15680:	mvn	r2, #-2147483648	; 0x80000000
   15684:	udiv	r2, r2, r1
   15688:	cmp	r2, r0
   1568c:	bcs	156ac <__lxstat64@plt+0x4708>
   15690:	push	{fp, lr}
   15694:	mov	fp, sp
   15698:	bl	10ecc <__errno_location@plt>
   1569c:	mov	r1, #12
   156a0:	str	r1, [r0]
   156a4:	mov	r0, #0
   156a8:	pop	{fp, pc}
   156ac:	b	10d58 <calloc@plt>
   156b0:	cmp	r0, #0
   156b4:	movweq	r0, #1
   156b8:	cmn	r0, #1
   156bc:	ble	156c4 <__lxstat64@plt+0x4720>
   156c0:	b	10e6c <malloc@plt>
   156c4:	push	{fp, lr}
   156c8:	mov	fp, sp
   156cc:	bl	10ecc <__errno_location@plt>
   156d0:	mov	r1, #12
   156d4:	str	r1, [r0]
   156d8:	mov	r0, #0
   156dc:	pop	{fp, pc}
   156e0:	push	{fp, lr}
   156e4:	mov	fp, sp
   156e8:	cmp	r0, #0
   156ec:	beq	15708 <__lxstat64@plt+0x4764>
   156f0:	cmp	r1, #0
   156f4:	beq	15714 <__lxstat64@plt+0x4770>
   156f8:	cmn	r1, #1
   156fc:	ble	15720 <__lxstat64@plt+0x477c>
   15700:	pop	{fp, lr}
   15704:	b	10de8 <realloc@plt>
   15708:	mov	r0, r1
   1570c:	pop	{fp, lr}
   15710:	b	156b0 <__lxstat64@plt+0x470c>
   15714:	bl	158b0 <__lxstat64@plt+0x490c>
   15718:	mov	r0, #0
   1571c:	pop	{fp, pc}
   15720:	bl	10ecc <__errno_location@plt>
   15724:	mov	r1, #12
   15728:	str	r1, [r0]
   1572c:	mov	r0, #0
   15730:	pop	{fp, pc}
   15734:	push	{r4, r5, r6, sl, fp, lr}
   15738:	add	fp, sp, #16
   1573c:	mov	r4, r0
   15740:	bl	10e48 <__fpending@plt>
   15744:	ldr	r6, [r4]
   15748:	mov	r5, r0
   1574c:	mov	r0, r4
   15750:	bl	157b8 <__lxstat64@plt+0x4814>
   15754:	tst	r6, #32
   15758:	bne	15790 <__lxstat64@plt+0x47ec>
   1575c:	cmp	r0, #0
   15760:	mov	r4, r0
   15764:	mvnne	r4, #0
   15768:	cmp	r5, #0
   1576c:	bne	1579c <__lxstat64@plt+0x47f8>
   15770:	cmp	r0, #0
   15774:	beq	1579c <__lxstat64@plt+0x47f8>
   15778:	bl	10ecc <__errno_location@plt>
   1577c:	ldr	r0, [r0]
   15780:	subs	r4, r0, #9
   15784:	mvnne	r4, #0
   15788:	mov	r0, r4
   1578c:	pop	{r4, r5, r6, sl, fp, pc}
   15790:	mvn	r4, #0
   15794:	cmp	r0, #0
   15798:	beq	157a4 <__lxstat64@plt+0x4800>
   1579c:	mov	r0, r4
   157a0:	pop	{r4, r5, r6, sl, fp, pc}
   157a4:	bl	10ecc <__errno_location@plt>
   157a8:	mov	r1, #0
   157ac:	str	r1, [r0]
   157b0:	mov	r0, r4
   157b4:	pop	{r4, r5, r6, sl, fp, pc}
   157b8:	push	{r4, r5, r6, sl, fp, lr}
   157bc:	add	fp, sp, #16
   157c0:	sub	sp, sp, #8
   157c4:	mov	r4, r0
   157c8:	bl	10f08 <fileno@plt>
   157cc:	cmn	r0, #1
   157d0:	ble	15844 <__lxstat64@plt+0x48a0>
   157d4:	mov	r0, r4
   157d8:	bl	10e90 <__freading@plt>
   157dc:	cmp	r0, #0
   157e0:	beq	1580c <__lxstat64@plt+0x4868>
   157e4:	mov	r0, r4
   157e8:	bl	10f08 <fileno@plt>
   157ec:	mov	r1, #1
   157f0:	mov	r2, #0
   157f4:	mov	r3, #0
   157f8:	str	r1, [sp]
   157fc:	bl	10e30 <lseek64@plt>
   15800:	and	r0, r0, r1
   15804:	cmn	r0, #1
   15808:	beq	15844 <__lxstat64@plt+0x48a0>
   1580c:	mov	r0, r4
   15810:	bl	15854 <__lxstat64@plt+0x48b0>
   15814:	cmp	r0, #0
   15818:	beq	15844 <__lxstat64@plt+0x48a0>
   1581c:	bl	10ecc <__errno_location@plt>
   15820:	ldr	r6, [r0]
   15824:	mov	r5, r0
   15828:	mov	r0, r4
   1582c:	bl	10f20 <fclose@plt>
   15830:	cmp	r6, #0
   15834:	strne	r6, [r5]
   15838:	mvnne	r0, #0
   1583c:	sub	sp, fp, #16
   15840:	pop	{r4, r5, r6, sl, fp, pc}
   15844:	mov	r0, r4
   15848:	sub	sp, fp, #16
   1584c:	pop	{r4, r5, r6, sl, fp, lr}
   15850:	b	10f20 <fclose@plt>
   15854:	push	{r4, sl, fp, lr}
   15858:	add	fp, sp, #8
   1585c:	sub	sp, sp, #8
   15860:	mov	r4, r0
   15864:	cmp	r0, #0
   15868:	beq	15884 <__lxstat64@plt+0x48e0>
   1586c:	mov	r0, r4
   15870:	bl	10e90 <__freading@plt>
   15874:	cmp	r0, #0
   15878:	ldrbne	r0, [r4, #1]
   1587c:	tstne	r0, #1
   15880:	bne	15894 <__lxstat64@plt+0x48f0>
   15884:	mov	r0, r4
   15888:	sub	sp, fp, #8
   1588c:	pop	{r4, sl, fp, lr}
   15890:	b	10d94 <fflush@plt>
   15894:	mov	r0, #1
   15898:	mov	r2, #0
   1589c:	mov	r3, #0
   158a0:	str	r0, [sp]
   158a4:	mov	r0, r4
   158a8:	bl	158d8 <__lxstat64@plt+0x4934>
   158ac:	b	15884 <__lxstat64@plt+0x48e0>
   158b0:	push	{r4, r5, r6, sl, fp, lr}
   158b4:	add	fp, sp, #16
   158b8:	mov	r4, r0
   158bc:	bl	10ecc <__errno_location@plt>
   158c0:	ldr	r6, [r0]
   158c4:	mov	r5, r0
   158c8:	mov	r0, r4
   158cc:	bl	10da0 <free@plt>
   158d0:	str	r6, [r5]
   158d4:	pop	{r4, r5, r6, sl, fp, pc}
   158d8:	push	{r4, r5, r6, r7, fp, lr}
   158dc:	add	fp, sp, #16
   158e0:	sub	sp, sp, #8
   158e4:	mov	r4, r0
   158e8:	ldr	r0, [r0, #4]
   158ec:	mov	r5, r3
   158f0:	mov	r6, r2
   158f4:	ldr	r1, [r4, #8]
   158f8:	cmp	r1, r0
   158fc:	bne	15918 <__lxstat64@plt+0x4974>
   15900:	ldrd	r0, [r4, #16]
   15904:	cmp	r1, r0
   15908:	bne	15918 <__lxstat64@plt+0x4974>
   1590c:	ldr	r0, [r4, #36]	; 0x24
   15910:	cmp	r0, #0
   15914:	beq	15930 <__lxstat64@plt+0x498c>
   15918:	mov	r0, r4
   1591c:	mov	r2, r6
   15920:	mov	r3, r5
   15924:	sub	sp, fp, #16
   15928:	pop	{r4, r5, r6, r7, fp, lr}
   1592c:	b	10f2c <fseeko64@plt>
   15930:	ldr	r7, [fp, #8]
   15934:	mov	r0, r4
   15938:	bl	10f08 <fileno@plt>
   1593c:	mov	r2, r6
   15940:	mov	r3, r5
   15944:	str	r7, [sp]
   15948:	bl	10e30 <lseek64@plt>
   1594c:	and	r2, r0, r1
   15950:	cmn	r2, #1
   15954:	mvneq	r0, #0
   15958:	subeq	sp, fp, #16
   1595c:	popeq	{r4, r5, r6, r7, fp, pc}
   15960:	strd	r0, [r4, #80]	; 0x50
   15964:	ldr	r0, [r4]
   15968:	bic	r0, r0, #16
   1596c:	str	r0, [r4]
   15970:	mov	r0, #0
   15974:	sub	sp, fp, #16
   15978:	pop	{r4, r5, r6, r7, fp, pc}
   1597c:	push	{fp, lr}
   15980:	mov	fp, sp
   15984:	mov	r0, #14
   15988:	bl	10f50 <nl_langinfo@plt>
   1598c:	movw	r1, #24064	; 0x5e00
   15990:	cmp	r0, #0
   15994:	movt	r1, #1
   15998:	movne	r1, r0
   1599c:	movw	r0, #28169	; 0x6e09
   159a0:	ldrb	r2, [r1]
   159a4:	movt	r0, #1
   159a8:	cmp	r2, #0
   159ac:	movne	r0, r1
   159b0:	pop	{fp, pc}
   159b4:	push	{r4, r5, r6, r7, fp, lr}
   159b8:	add	fp, sp, #16
   159bc:	sub	sp, sp, #8
   159c0:	add	r5, sp, #4
   159c4:	cmp	r0, #0
   159c8:	mov	r7, r2
   159cc:	mov	r4, r1
   159d0:	movne	r5, r0
   159d4:	mov	r0, r5
   159d8:	bl	10e54 <mbrtowc@plt>
   159dc:	mov	r6, r0
   159e0:	cmp	r7, #0
   159e4:	beq	15a08 <__lxstat64@plt+0x4a64>
   159e8:	cmn	r6, #2
   159ec:	bcc	15a08 <__lxstat64@plt+0x4a64>
   159f0:	mov	r0, #0
   159f4:	bl	15a50 <__lxstat64@plt+0x4aac>
   159f8:	cmp	r0, #0
   159fc:	ldrbeq	r0, [r4]
   15a00:	moveq	r6, #1
   15a04:	streq	r0, [r5]
   15a08:	mov	r0, r6
   15a0c:	sub	sp, fp, #16
   15a10:	pop	{r4, r5, r6, r7, fp, pc}
   15a14:	cmp	r2, #0
   15a18:	beq	15a48 <__lxstat64@plt+0x4aa4>
   15a1c:	mvn	r3, #0
   15a20:	udiv	r3, r3, r2
   15a24:	cmp	r3, r1
   15a28:	bcs	15a48 <__lxstat64@plt+0x4aa4>
   15a2c:	push	{fp, lr}
   15a30:	mov	fp, sp
   15a34:	bl	10ecc <__errno_location@plt>
   15a38:	mov	r1, #12
   15a3c:	str	r1, [r0]
   15a40:	mov	r0, #0
   15a44:	pop	{fp, pc}
   15a48:	mul	r1, r2, r1
   15a4c:	b	156e0 <__lxstat64@plt+0x473c>
   15a50:	push	{r4, sl, fp, lr}
   15a54:	add	fp, sp, #8
   15a58:	sub	sp, sp, #264	; 0x108
   15a5c:	add	r1, sp, #7
   15a60:	movw	r2, #257	; 0x101
   15a64:	bl	15ab4 <__lxstat64@plt+0x4b10>
   15a68:	mov	r4, #0
   15a6c:	cmp	r0, #0
   15a70:	bne	15aa8 <__lxstat64@plt+0x4b04>
   15a74:	movw	r1, #28175	; 0x6e0f
   15a78:	add	r0, sp, #7
   15a7c:	movt	r1, #1
   15a80:	bl	10d7c <strcmp@plt>
   15a84:	cmp	r0, #0
   15a88:	beq	15aa8 <__lxstat64@plt+0x4b04>
   15a8c:	movw	r1, #28177	; 0x6e11
   15a90:	add	r0, sp, #7
   15a94:	movt	r1, #1
   15a98:	bl	10d7c <strcmp@plt>
   15a9c:	mov	r4, r0
   15aa0:	cmp	r0, #0
   15aa4:	movwne	r4, #1
   15aa8:	mov	r0, r4
   15aac:	sub	sp, fp, #8
   15ab0:	pop	{r4, sl, fp, pc}
   15ab4:	push	{r4, r5, r6, r7, fp, lr}
   15ab8:	add	fp, sp, #16
   15abc:	mov	r4, r1
   15ac0:	mov	r1, #0
   15ac4:	mov	r6, r2
   15ac8:	bl	10f38 <setlocale@plt>
   15acc:	cmp	r0, #0
   15ad0:	beq	15b00 <__lxstat64@plt+0x4b5c>
   15ad4:	mov	r7, r0
   15ad8:	bl	10ec0 <strlen@plt>
   15adc:	cmp	r0, r6
   15ae0:	bcs	15b20 <__lxstat64@plt+0x4b7c>
   15ae4:	add	r2, r0, #1
   15ae8:	mov	r0, r4
   15aec:	mov	r1, r7
   15af0:	bl	10db8 <memcpy@plt>
   15af4:	mov	r5, #0
   15af8:	mov	r0, r5
   15afc:	pop	{r4, r5, r6, r7, fp, pc}
   15b00:	cmp	r6, #0
   15b04:	mov	r5, #22
   15b08:	movne	r0, #0
   15b0c:	strbne	r0, [r4]
   15b10:	movne	r0, r5
   15b14:	popne	{r4, r5, r6, r7, fp, pc}
   15b18:	mov	r0, r5
   15b1c:	pop	{r4, r5, r6, r7, fp, pc}
   15b20:	mov	r5, #34	; 0x22
   15b24:	cmp	r6, #0
   15b28:	beq	15b48 <__lxstat64@plt+0x4ba4>
   15b2c:	sub	r6, r6, #1
   15b30:	mov	r0, r4
   15b34:	mov	r1, r7
   15b38:	mov	r2, r6
   15b3c:	bl	10db8 <memcpy@plt>
   15b40:	mov	r0, #0
   15b44:	strb	r0, [r4, r6]
   15b48:	mov	r0, r5
   15b4c:	pop	{r4, r5, r6, r7, fp, pc}
   15b50:	mov	r1, #0
   15b54:	b	10f38 <setlocale@plt>
   15b58:	cmp	r3, #0
   15b5c:	cmpeq	r2, #0
   15b60:	bne	15b78 <__lxstat64@plt+0x4bd4>
   15b64:	cmp	r1, #0
   15b68:	cmpeq	r0, #0
   15b6c:	mvnne	r1, #0
   15b70:	mvnne	r0, #0
   15b74:	b	15b94 <__lxstat64@plt+0x4bf0>
   15b78:	sub	sp, sp, #8
   15b7c:	push	{sp, lr}
   15b80:	bl	15ba4 <__lxstat64@plt+0x4c00>
   15b84:	ldr	lr, [sp, #4]
   15b88:	add	sp, sp, #8
   15b8c:	pop	{r2, r3}
   15b90:	bx	lr
   15b94:	push	{r1, lr}
   15b98:	mov	r0, #8
   15b9c:	bl	10d70 <raise@plt>
   15ba0:	pop	{r1, pc}
   15ba4:	cmp	r1, r3
   15ba8:	cmpeq	r0, r2
   15bac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15bb0:	mov	r4, r0
   15bb4:	movcc	r0, #0
   15bb8:	mov	r5, r1
   15bbc:	ldr	lr, [sp, #36]	; 0x24
   15bc0:	movcc	r1, r0
   15bc4:	bcc	15cc0 <__lxstat64@plt+0x4d1c>
   15bc8:	cmp	r3, #0
   15bcc:	clzeq	ip, r2
   15bd0:	clzne	ip, r3
   15bd4:	addeq	ip, ip, #32
   15bd8:	cmp	r5, #0
   15bdc:	clzeq	r1, r4
   15be0:	addeq	r1, r1, #32
   15be4:	clzne	r1, r5
   15be8:	sub	ip, ip, r1
   15bec:	sub	sl, ip, #32
   15bf0:	lsl	r9, r3, ip
   15bf4:	rsb	fp, ip, #32
   15bf8:	orr	r9, r9, r2, lsl sl
   15bfc:	orr	r9, r9, r2, lsr fp
   15c00:	lsl	r8, r2, ip
   15c04:	cmp	r5, r9
   15c08:	cmpeq	r4, r8
   15c0c:	movcc	r0, #0
   15c10:	movcc	r1, r0
   15c14:	bcc	15c30 <__lxstat64@plt+0x4c8c>
   15c18:	mov	r0, #1
   15c1c:	subs	r4, r4, r8
   15c20:	lsl	r1, r0, sl
   15c24:	orr	r1, r1, r0, lsr fp
   15c28:	lsl	r0, r0, ip
   15c2c:	sbc	r5, r5, r9
   15c30:	cmp	ip, #0
   15c34:	beq	15cc0 <__lxstat64@plt+0x4d1c>
   15c38:	lsr	r6, r8, #1
   15c3c:	orr	r6, r6, r9, lsl #31
   15c40:	lsr	r7, r9, #1
   15c44:	mov	r2, ip
   15c48:	b	15c6c <__lxstat64@plt+0x4cc8>
   15c4c:	subs	r3, r4, r6
   15c50:	sbc	r8, r5, r7
   15c54:	adds	r3, r3, r3
   15c58:	adc	r8, r8, r8
   15c5c:	adds	r4, r3, #1
   15c60:	adc	r5, r8, #0
   15c64:	subs	r2, r2, #1
   15c68:	beq	15c88 <__lxstat64@plt+0x4ce4>
   15c6c:	cmp	r5, r7
   15c70:	cmpeq	r4, r6
   15c74:	bcs	15c4c <__lxstat64@plt+0x4ca8>
   15c78:	adds	r4, r4, r4
   15c7c:	adc	r5, r5, r5
   15c80:	subs	r2, r2, #1
   15c84:	bne	15c6c <__lxstat64@plt+0x4cc8>
   15c88:	lsr	r3, r4, ip
   15c8c:	orr	r3, r3, r5, lsl fp
   15c90:	lsr	r2, r5, ip
   15c94:	orr	r3, r3, r5, lsr sl
   15c98:	adds	r0, r0, r4
   15c9c:	mov	r4, r3
   15ca0:	lsl	r3, r2, ip
   15ca4:	orr	r3, r3, r4, lsl sl
   15ca8:	lsl	ip, r4, ip
   15cac:	orr	r3, r3, r4, lsr fp
   15cb0:	adc	r1, r1, r5
   15cb4:	subs	r0, r0, ip
   15cb8:	mov	r5, r2
   15cbc:	sbc	r1, r1, r3
   15cc0:	cmp	lr, #0
   15cc4:	strdne	r4, [lr]
   15cc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ccc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15cd0:	mov	r7, r0
   15cd4:	ldr	r6, [pc, #72]	; 15d24 <__lxstat64@plt+0x4d80>
   15cd8:	ldr	r5, [pc, #72]	; 15d28 <__lxstat64@plt+0x4d84>
   15cdc:	add	r6, pc, r6
   15ce0:	add	r5, pc, r5
   15ce4:	sub	r6, r6, r5
   15ce8:	mov	r8, r1
   15cec:	mov	r9, r2
   15cf0:	bl	10d38 <calloc@plt-0x20>
   15cf4:	asrs	r6, r6, #2
   15cf8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15cfc:	mov	r4, #0
   15d00:	add	r4, r4, #1
   15d04:	ldr	r3, [r5], #4
   15d08:	mov	r2, r9
   15d0c:	mov	r1, r8
   15d10:	mov	r0, r7
   15d14:	blx	r3
   15d18:	cmp	r6, r4
   15d1c:	bne	15d00 <__lxstat64@plt+0x4d5c>
   15d20:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15d24:	andeq	r1, r1, r8, lsr #4
   15d28:	andeq	r1, r1, r0, lsr #4
   15d2c:	bx	lr
   15d30:	ldr	r3, [pc, #12]	; 15d44 <__lxstat64@plt+0x4da0>
   15d34:	mov	r1, #0
   15d38:	add	r3, pc, r3
   15d3c:	ldr	r2, [r3]
   15d40:	b	10ed8 <__cxa_atexit@plt>
   15d44:	muleq	r1, ip, r3

Disassembly of section .fini:

00015d48 <.fini>:
   15d48:	push	{r3, lr}
   15d4c:	pop	{r3, pc}
