
../repos/Snaipe-Mimick-1dc4659/sample/strdup/strdup_test:     file format elf32-littlearm


Disassembly of section .init:

000113e8 <.init>:
   113e8:	push	{r3, lr}
   113ec:	bl	11534 <_start@@Base+0x3c>
   113f0:	pop	{r3, pc}

Disassembly of section .plt:

000113f4 <strstr@plt-0x14>:
   113f4:	push	{lr}		; (str lr, [sp, #-4]!)
   113f8:	ldr	lr, [pc, #4]	; 11404 <strstr@plt-0x4>
   113fc:	add	lr, pc, lr
   11400:	ldr	pc, [lr, #8]!
   11404:	strdeq	r2, [r1], -ip

00011408 <strstr@plt>:
   11408:	add	ip, pc, #0, 12
   1140c:	add	ip, ip, #73728	; 0x12000
   11410:	ldr	pc, [ip, #3068]!	; 0xbfc

00011414 <strcmp@plt>:
   11414:	add	ip, pc, #0, 12
   11418:	add	ip, ip, #73728	; 0x12000
   1141c:	ldr	pc, [ip, #3060]!	; 0xbf4

00011420 <mprotect@plt>:
   11420:	add	ip, pc, #0, 12
   11424:	add	ip, ip, #73728	; 0x12000
   11428:	ldr	pc, [ip, #3052]!	; 0xbec

0001142c <free@plt>:
   1142c:	add	ip, pc, #0, 12
   11430:	add	ip, ip, #73728	; 0x12000
   11434:	ldr	pc, [ip, #3044]!	; 0xbe4

00011438 <memcpy@plt>:
   11438:	add	ip, pc, #0, 12
   1143c:	add	ip, ip, #73728	; 0x12000
   11440:	ldr	pc, [ip, #3036]!	; 0xbdc

00011444 <realloc@plt>:
   11444:	add	ip, pc, #0, 12
   11448:	add	ip, ip, #73728	; 0x12000
   1144c:	ldr	pc, [ip, #3028]!	; 0xbd4

00011450 <malloc@plt>:
   11450:	add	ip, pc, #0, 12
   11454:	add	ip, ip, #73728	; 0x12000
   11458:	ldr	pc, [ip, #3020]!	; 0xbcc

0001145c <__libc_start_main@plt>:
   1145c:	add	ip, pc, #0, 12
   11460:	add	ip, ip, #73728	; 0x12000
   11464:	ldr	pc, [ip, #3012]!	; 0xbc4

00011468 <__gmon_start__@plt>:
   11468:	add	ip, pc, #0, 12
   1146c:	add	ip, ip, #73728	; 0x12000
   11470:	ldr	pc, [ip, #3004]!	; 0xbbc

00011474 <strlen@plt>:
   11474:	add	ip, pc, #0, 12
   11478:	add	ip, ip, #73728	; 0x12000
   1147c:	ldr	pc, [ip, #2996]!	; 0xbb4

00011480 <mmap@plt>:
   11480:	add	ip, pc, #0, 12
   11484:	add	ip, ip, #73728	; 0x12000
   11488:	ldr	pc, [ip, #2988]!	; 0xbac

0001148c <strchr@plt>:
   1148c:	add	ip, pc, #0, 12
   11490:	add	ip, ip, #73728	; 0x12000
   11494:	ldr	pc, [ip, #2980]!	; 0xba4

00011498 <fprintf@plt>:
   11498:	add	ip, pc, #0, 12
   1149c:	add	ip, ip, #73728	; 0x12000
   114a0:	ldr	pc, [ip, #2972]!	; 0xb9c

000114a4 <__errno_location@plt>:
   114a4:	add	ip, pc, #0, 12
   114a8:	add	ip, ip, #73728	; 0x12000
   114ac:	ldr	pc, [ip, #2964]!	; 0xb94

000114b0 <snprintf@plt>:
   114b0:	add	ip, pc, #0, 12
   114b4:	add	ip, ip, #73728	; 0x12000
   114b8:	ldr	pc, [ip, #2956]!	; 0xb8c

000114bc <munmap@plt>:
   114bc:	add	ip, pc, #0, 12
   114c0:	add	ip, ip, #73728	; 0x12000
   114c4:	ldr	pc, [ip, #2948]!	; 0xb84

000114c8 <my_strdup@plt>:
   114c8:	add	ip, pc, #0, 12
   114cc:	add	ip, ip, #73728	; 0x12000
   114d0:	ldr	pc, [ip, #2940]!	; 0xb7c

000114d4 <__tls_get_addr@plt>:
   114d4:	add	ip, pc, #0, 12
   114d8:	add	ip, ip, #73728	; 0x12000
   114dc:	ldr	pc, [ip, #2932]!	; 0xb74

000114e0 <strncmp@plt>:
   114e0:	add	ip, pc, #0, 12
   114e4:	add	ip, ip, #73728	; 0x12000
   114e8:	ldr	pc, [ip, #2924]!	; 0xb6c

000114ec <abort@plt>:
   114ec:	add	ip, pc, #0, 12
   114f0:	add	ip, ip, #73728	; 0x12000
   114f4:	ldr	pc, [ip, #2916]!	; 0xb64

Disassembly of section .text:

000114f8 <_start@@Base>:
   114f8:	mov	fp, #0
   114fc:	mov	lr, #0
   11500:	pop	{r1}		; (ldr r1, [sp], #4)
   11504:	mov	r2, sp
   11508:	push	{r2}		; (str r2, [sp, #-4]!)
   1150c:	push	{r0}		; (str r0, [sp, #-4]!)
   11510:	ldr	ip, [pc, #16]	; 11528 <_start@@Base+0x30>
   11514:	push	{ip}		; (str ip, [sp, #-4]!)
   11518:	ldr	r0, [pc, #12]	; 1152c <_start@@Base+0x34>
   1151c:	ldr	r3, [pc, #12]	; 11530 <_start@@Base+0x38>
   11520:	bl	1145c <__libc_start_main@plt>
   11524:	bl	114ec <abort@plt>
   11528:	andeq	r3, r1, r0, ror #12
   1152c:	andeq	r1, r1, r0, lsl r9
   11530:	andeq	r3, r1, r0, lsl #12
   11534:	ldr	r3, [pc, #20]	; 11550 <_start@@Base+0x58>
   11538:	ldr	r2, [pc, #20]	; 11554 <_start@@Base+0x5c>
   1153c:	add	r3, pc, r3
   11540:	ldr	r2, [r3, r2]
   11544:	cmp	r2, #0
   11548:	bxeq	lr
   1154c:	b	11468 <__gmon_start__@plt>
   11550:			; <UNDEFINED> instruction: 0x00012abc
   11554:	muleq	r0, ip, r0
   11558:	ldr	r0, [pc, #24]	; 11578 <_start@@Base+0x80>
   1155c:	ldr	r3, [pc, #24]	; 1157c <_start@@Base+0x84>
   11560:	cmp	r3, r0
   11564:	bxeq	lr
   11568:	ldr	r3, [pc, #16]	; 11580 <_start@@Base+0x88>
   1156c:	cmp	r3, #0
   11570:	bxeq	lr
   11574:	bx	r3
   11578:	andeq	r4, r2, r8, asr #1
   1157c:	andeq	r4, r2, r8, asr #1
   11580:	andeq	r0, r0, r0
   11584:	ldr	r0, [pc, #36]	; 115b0 <_start@@Base+0xb8>
   11588:	ldr	r1, [pc, #36]	; 115b4 <_start@@Base+0xbc>
   1158c:	sub	r1, r1, r0
   11590:	asr	r1, r1, #2
   11594:	add	r1, r1, r1, lsr #31
   11598:	asrs	r1, r1, #1
   1159c:	bxeq	lr
   115a0:	ldr	r3, [pc, #16]	; 115b8 <_start@@Base+0xc0>
   115a4:	cmp	r3, #0
   115a8:	bxeq	lr
   115ac:	bx	r3
   115b0:	andeq	r4, r2, r8, asr #1
   115b4:	andeq	r4, r2, r8, asr #1
   115b8:	andeq	r0, r0, r0
   115bc:	push	{r4, lr}
   115c0:	ldr	r4, [pc, #24]	; 115e0 <_start@@Base+0xe8>
   115c4:	ldrb	r3, [r4]
   115c8:	cmp	r3, #0
   115cc:	popne	{r4, pc}
   115d0:	bl	11558 <_start@@Base+0x60>
   115d4:	mov	r3, #1
   115d8:	strb	r3, [r4]
   115dc:	pop	{r4, pc}
   115e0:	andeq	r4, r2, r8, asr #1
   115e4:	b	11584 <_start@@Base+0x8c>

000115e8 <test_simple_case@@Base>:
   115e8:	push	{fp, lr}
   115ec:	mov	fp, sp
   115f0:	sub	sp, sp, #96	; 0x60
   115f4:	ldr	r0, [pc, #408]	; 11794 <test_simple_case@@Base+0x1ac>
   115f8:	add	r0, pc, r0
   115fc:	bl	117c0 <test_simple_case@@Base+0x1d8>
   11600:	movw	r1, #0
   11604:	str	r0, [sp, #28]
   11608:	mov	r0, r1
   1160c:	bl	12054 <mmk_matcher_init@@Base>
   11610:	sub	r0, fp, #6
   11614:	sub	r1, fp, #28
   11618:	mov	r2, r1
   1161c:	vmov.i32	q8, #0	; 0x00000000
   11620:	vst1.32	{d16-d17}, [r2]!
   11624:	mov	r3, #0
   11628:	str	r3, [r2]
   1162c:	str	r0, [fp, #-32]	; 0xffffffe0
   11630:	sub	r0, fp, #32
   11634:	str	r0, [fp, #-20]	; 0xffffffec
   11638:	mov	r0, r1
   1163c:	bl	13534 <mmk_when_init@@Base>
   11640:	movw	r0, #6
   11644:	bl	11450 <malloc@plt>
   11648:	str	r0, [sp, #24]
   1164c:	bl	12094 <mmk_matcher_term@@Base>
   11650:	ldr	r0, [pc, #312]	; 11790 <test_simple_case@@Base+0x1a8>
   11654:	add	r0, pc, r0
   11658:	bl	114c8 <my_strdup@plt>
   1165c:	str	r0, [fp, #-36]	; 0xffffffdc
   11660:	movw	r0, #1
   11664:	bl	12054 <mmk_matcher_init@@Base>
   11668:	ldr	r0, [pc, #284]	; 1178c <test_simple_case@@Base+0x1a4>
   1166c:	movw	r1, #0
   11670:	bl	120d8 <mmk_matcher_add@@Base>
   11674:	movw	r0, #6
   11678:	bl	11450 <malloc@plt>
   1167c:	str	r0, [sp, #20]
   11680:	bl	12094 <mmk_matcher_term@@Base>
   11684:	movw	r0, #1
   11688:	str	r0, [sp, #32]
   1168c:	movw	r1, #0
   11690:	str	r1, [sp, #36]	; 0x24
   11694:	str	r1, [sp, #40]	; 0x28
   11698:	str	r1, [sp, #44]	; 0x2c
   1169c:	str	r0, [sp, #48]	; 0x30
   116a0:	str	r1, [sp, #52]	; 0x34
   116a4:	add	r0, sp, #32
   116a8:	bl	12e24 <mmk_verify_times@@Base>
   116ac:	str	r0, [fp, #-40]	; 0xffffffd8
   116b0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   116b4:	cmp	r0, #0
   116b8:	bne	11700 <test_simple_case@@Base+0x118>
   116bc:	ldr	r0, [pc, #212]	; 11798 <test_simple_case@@Base+0x1b0>
   116c0:	add	r1, pc, r0
   116c4:	ldr	r0, [pc, #208]	; 1179c <test_simple_case@@Base+0x1b4>
   116c8:	add	r2, pc, r0
   116cc:	ldr	r0, [pc, #204]	; 117a0 <test_simple_case@@Base+0x1b8>
   116d0:	add	r0, pc, r0
   116d4:	ldr	r3, [pc, #200]	; 117a4 <test_simple_case@@Base+0x1bc>
   116d8:	ldr	r3, [pc, r3]
   116dc:	ldr	r3, [r3]
   116e0:	str	r0, [sp, #16]
   116e4:	mov	r0, r3
   116e8:	movw	r3, #23
   116ec:	ldr	ip, [sp, #16]
   116f0:	str	ip, [sp]
   116f4:	bl	11498 <fprintf@plt>
   116f8:	str	r0, [sp, #12]
   116fc:	bl	114ec <abort@plt>
   11700:	b	11704 <test_simple_case@@Base+0x11c>
   11704:	b	11708 <test_simple_case@@Base+0x120>
   11708:	sub	r0, fp, #6
   1170c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   11710:	cmp	r1, r0
   11714:	bne	11730 <test_simple_case@@Base+0x148>
   11718:	sub	r1, fp, #6
   1171c:	ldr	r0, [pc, #152]	; 117bc <test_simple_case@@Base+0x1d4>
   11720:	add	r0, pc, r0
   11724:	bl	11414 <strcmp@plt>
   11728:	cmp	r0, #0
   1172c:	beq	11774 <test_simple_case@@Base+0x18c>
   11730:	ldr	r0, [pc, #116]	; 117ac <test_simple_case@@Base+0x1c4>
   11734:	add	r1, pc, r0
   11738:	ldr	r0, [pc, #112]	; 117b0 <test_simple_case@@Base+0x1c8>
   1173c:	add	r2, pc, r0
   11740:	ldr	r0, [pc, #108]	; 117b4 <test_simple_case@@Base+0x1cc>
   11744:	add	r0, pc, r0
   11748:	ldr	r3, [pc, #104]	; 117b8 <test_simple_case@@Base+0x1d0>
   1174c:	ldr	r3, [pc, r3]
   11750:	ldr	r3, [r3]
   11754:	str	r0, [sp, #8]
   11758:	mov	r0, r3
   1175c:	movw	r3, #24
   11760:	ldr	ip, [sp, #8]
   11764:	str	ip, [sp]
   11768:	bl	11498 <fprintf@plt>
   1176c:	str	r0, [sp, #4]
   11770:	bl	114ec <abort@plt>
   11774:	b	11778 <test_simple_case@@Base+0x190>
   11778:	ldr	r0, [pc, #40]	; 117a8 <test_simple_case@@Base+0x1c0>
   1177c:	ldr	r0, [pc, r0]
   11780:	bl	12034 <mmk_reset@@Base>
   11784:	mov	sp, fp
   11788:	pop	{fp, pc}
   1178c:	andhi	r0, r0, sl
   11790:	andeq	r2, r0, r6, lsr #32
   11794:	andeq	r2, r0, r0, ror r0
   11798:	andeq	r1, r0, r0, asr #31
   1179c:	ldrdeq	r1, [r0], -r5
   117a0:	andeq	r2, r0, r6, lsr #32
   117a4:	andeq	r2, r1, r8, lsr #19
   117a8:	andeq	r2, r1, r4, lsl r9
   117ac:	andeq	r1, r0, ip, asr #30
   117b0:	andeq	r1, r0, r1, ror #30
   117b4:			; <UNDEFINED> instruction: 0x00001fb7
   117b8:	andeq	r2, r1, r4, lsr r9
   117bc:	muleq	r1, r4, r9
   117c0:	push	{fp, lr}
   117c4:	mov	fp, sp
   117c8:	sub	sp, sp, #8
   117cc:	ldr	r1, [pc, #20]	; 117e8 <test_simple_case@@Base+0x200>
   117d0:	add	r1, pc, r1
   117d4:	str	r0, [sp, #4]
   117d8:	ldr	r0, [sp, #4]
   117dc:	bl	12148 <mmk_mock_create_internal@@Base>
   117e0:	mov	sp, fp
   117e4:	pop	{fp, pc}
   117e8:	andeq	r0, r0, r0, ror #2

000117ec <test_error_case@@Base>:
   117ec:	push	{fp, lr}
   117f0:	mov	fp, sp
   117f4:	sub	sp, sp, #56	; 0x38
   117f8:	ldr	r0, [pc, #252]	; 118fc <test_error_case@@Base+0x110>
   117fc:	add	r0, pc, r0
   11800:	bl	117c0 <test_simple_case@@Base+0x1d8>
   11804:	str	r0, [fp, #-4]
   11808:	movw	r0, #0
   1180c:	bl	12054 <mmk_matcher_init@@Base>
   11810:	movw	r0, #0
   11814:	str	r0, [fp, #-24]	; 0xffffffe8
   11818:	movw	r1, #12
   1181c:	str	r1, [fp, #-20]	; 0xffffffec
   11820:	str	r0, [sp, #28]
   11824:	add	r1, sp, #28
   11828:	str	r1, [fp, #-16]
   1182c:	str	r0, [fp, #-12]
   11830:	str	r0, [fp, #-8]
   11834:	sub	r0, fp, #24
   11838:	bl	13534 <mmk_when_init@@Base>
   1183c:	ldr	r0, [fp, #-4]
   11840:	movw	r1, #0
   11844:	str	r0, [sp, #16]
   11848:	mov	r0, r1
   1184c:	movw	r1, #1
   11850:	bl	120d8 <mmk_matcher_add@@Base>
   11854:	movw	r0, #0
   11858:	str	r0, [sp, #24]
   1185c:	ldr	r0, [sp, #24]
   11860:	ldr	r1, [sp, #16]
   11864:	blx	r1
   11868:	str	r0, [sp, #12]
   1186c:	bl	12094 <mmk_matcher_term@@Base>
   11870:	ldr	r0, [pc, #128]	; 118f8 <test_error_case@@Base+0x10c>
   11874:	add	r0, pc, r0
   11878:	bl	114c8 <my_strdup@plt>
   1187c:	str	r0, [sp, #20]
   11880:	ldr	r0, [sp, #20]
   11884:	movw	r1, #0
   11888:	cmp	r0, r1
   1188c:	bne	118a0 <test_error_case@@Base+0xb4>
   11890:	bl	114a4 <__errno_location@plt>
   11894:	ldr	r0, [r0]
   11898:	cmp	r0, #12
   1189c:	beq	118e4 <test_error_case@@Base+0xf8>
   118a0:	ldr	r0, [pc, #88]	; 11900 <test_error_case@@Base+0x114>
   118a4:	add	r1, pc, r0
   118a8:	ldr	r0, [pc, #84]	; 11904 <test_error_case@@Base+0x118>
   118ac:	add	r2, pc, r0
   118b0:	ldr	r0, [pc, #80]	; 11908 <test_error_case@@Base+0x11c>
   118b4:	add	r0, pc, r0
   118b8:	ldr	r3, [pc, #76]	; 1190c <test_error_case@@Base+0x120>
   118bc:	ldr	r3, [pc, r3]
   118c0:	ldr	r3, [r3]
   118c4:	str	r0, [sp, #8]
   118c8:	mov	r0, r3
   118cc:	movw	r3, #39	; 0x27
   118d0:	ldr	ip, [sp, #8]
   118d4:	str	ip, [sp]
   118d8:	bl	11498 <fprintf@plt>
   118dc:	str	r0, [sp, #4]
   118e0:	bl	114ec <abort@plt>
   118e4:	b	118e8 <test_error_case@@Base+0xfc>
   118e8:	ldr	r0, [fp, #-4]
   118ec:	bl	12034 <mmk_reset@@Base>
   118f0:	mov	sp, fp
   118f4:	pop	{fp, pc}
   118f8:	andeq	r1, r0, r7, lsr #29
   118fc:	andeq	r1, r0, ip, ror #28
   11900:	ldrdeq	r1, [r0], -ip
   11904:	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
   11908:	andeq	r1, r0, fp, ror #28
   1190c:	andeq	r2, r1, r4, asr #15

00011910 <main@@Base>:
   11910:	push	{fp, lr}
   11914:	mov	fp, sp
   11918:	sub	sp, sp, #8
   1191c:	movw	r0, #0
   11920:	str	r0, [sp, #4]
   11924:	bl	115e8 <test_simple_case@@Base>
   11928:	bl	117ec <test_error_case@@Base>
   1192c:	movw	r0, #0
   11930:	mov	sp, fp
   11934:	pop	{fp, pc}
   11938:	push	{fp, lr}
   1193c:	mov	fp, sp
   11940:	sub	sp, sp, #128	; 0x80
   11944:	str	r0, [fp, #-8]
   11948:	b	1194c <main@@Base+0x3c>
   1194c:	bl	120b8 <mmk_matcher_ctx@@Base>
   11950:	str	r0, [fp, #-12]
   11954:	ldr	r0, [fp, #-12]
   11958:	movw	r1, #0
   1195c:	cmp	r0, r1
   11960:	beq	11bec <main@@Base+0x2dc>
   11964:	bl	12ba8 <mmk_ctx@@Base>
   11968:	bl	129f8 <mmk_stub_context@@Base>
   1196c:	str	r0, [fp, #-16]
   11970:	ldr	r0, [fp, #-12]
   11974:	ldr	r0, [r0]
   11978:	cmp	r0, #0
   1197c:	bne	119d4 <main@@Base+0xc4>
   11980:	movw	r0, #44	; 0x2c
   11984:	bl	13380 <mmk_malloc@@Base>
   11988:	str	r0, [fp, #-20]	; 0xffffffec
   1198c:	ldr	r0, [fp, #-20]	; 0xffffffec
   11990:	add	r0, r0, #8
   11994:	str	r0, [sp, #32]
   11998:	bl	13558 <mmk_when_get_result@@Base>
   1199c:	ldr	r1, [sp, #32]
   119a0:	str	r0, [sp, #28]
   119a4:	mov	r0, r1
   119a8:	ldr	r1, [sp, #28]
   119ac:	movw	r2, #20
   119b0:	bl	11438 <memcpy@plt>
   119b4:	ldr	r0, [fp, #-8]
   119b8:	ldr	r1, [fp, #-20]	; 0xffffffec
   119bc:	str	r0, [r1, #40]	; 0x28
   119c0:	b	119c4 <main@@Base+0xb4>
   119c4:	ldr	r0, [fp, #-16]
   119c8:	ldr	r1, [fp, #-20]	; 0xffffffec
   119cc:	bl	13578 <mmk_when_impl@@Base>
   119d0:	b	11bd0 <main@@Base+0x2c0>
   119d4:	ldr	r0, [fp, #-12]
   119d8:	ldr	r0, [r0]
   119dc:	cmp	r0, #1
   119e0:	bne	11bcc <main@@Base+0x2bc>
   119e4:	movw	r0, #0
   119e8:	str	r0, [fp, #-24]	; 0xffffffe8
   119ec:	ldr	r0, [fp, #-16]
   119f0:	bl	1234c <mmk_mock_params_begin@@Base>
   119f4:	str	r0, [fp, #-28]	; 0xffffffe4
   119f8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   119fc:	movw	r1, #0
   11a00:	cmp	r0, r1
   11a04:	beq	11b8c <main@@Base+0x27c>
   11a08:	ldr	r0, [fp, #-12]
   11a0c:	str	r0, [fp, #-32]	; 0xffffffe0
   11a10:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11a14:	ldr	r0, [r0, #8]
   11a18:	movw	r1, #0
   11a1c:	cmp	r0, r1
   11a20:	beq	11b34 <main@@Base+0x224>
   11a24:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11a28:	ldr	r0, [r0, #8]
   11a2c:	str	r0, [fp, #-32]	; 0xffffffe0
   11a30:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11a34:	ldr	r0, [r0]
   11a38:	cmp	r0, #0
   11a3c:	bne	11a44 <main@@Base+0x134>
   11a40:	b	11b30 <main@@Base+0x220>
   11a44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11a48:	ldr	r0, [r0]
   11a4c:	and	r0, r0, #-2147483648	; 0x80000000
   11a50:	cmp	r0, #0
   11a54:	beq	11ae0 <main@@Base+0x1d0>
   11a58:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11a5c:	add	r0, r0, #12
   11a60:	sub	r1, fp, #8
   11a64:	movw	r2, #4
   11a68:	bl	1307c <mmk_memcmp@@Base>
   11a6c:	str	r0, [fp, #-36]	; 0xffffffdc
   11a70:	ldr	r0, [fp, #-36]	; 0xffffffdc
   11a74:	cmp	r0, #0
   11a78:	bne	11a94 <main@@Base+0x184>
   11a7c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11a80:	ldr	r0, [r0]
   11a84:	and	r0, r0, #2
   11a88:	cmp	r0, #0
   11a8c:	bne	11a94 <main@@Base+0x184>
   11a90:	b	11b74 <main@@Base+0x264>
   11a94:	ldr	r0, [fp, #-36]	; 0xffffffdc
   11a98:	cmp	r0, #0
   11a9c:	bge	11ab8 <main@@Base+0x1a8>
   11aa0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11aa4:	ldr	r0, [r0]
   11aa8:	and	r0, r0, #4
   11aac:	cmp	r0, #0
   11ab0:	bne	11ab8 <main@@Base+0x1a8>
   11ab4:	b	11b74 <main@@Base+0x264>
   11ab8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   11abc:	cmp	r0, #0
   11ac0:	ble	11adc <main@@Base+0x1cc>
   11ac4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11ac8:	ldr	r0, [r0]
   11acc:	and	r0, r0, #8
   11ad0:	cmp	r0, #0
   11ad4:	bne	11adc <main@@Base+0x1cc>
   11ad8:	b	11b74 <main@@Base+0x264>
   11adc:	b	11b2c <main@@Base+0x21c>
   11ae0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11ae4:	ldr	r0, [r0]
   11ae8:	cmp	r0, #1
   11aec:	bne	11b28 <main@@Base+0x218>
   11af0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11af4:	bl	12140 <mmk_matcher_get_predicate@@Base>
   11af8:	str	r0, [fp, #-40]	; 0xffffffd8
   11afc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   11b00:	ldr	r1, [fp, #-28]	; 0xffffffe4
   11b04:	ldr	r1, [r1, #12]
   11b08:	str	r0, [sp, #24]
   11b0c:	mov	r0, r1
   11b10:	ldr	r1, [sp, #24]
   11b14:	blx	r1
   11b18:	cmp	r0, #0
   11b1c:	bne	11b24 <main@@Base+0x214>
   11b20:	b	11b74 <main@@Base+0x264>
   11b24:	b	11b28 <main@@Base+0x218>
   11b28:	b	11b2c <main@@Base+0x21c>
   11b2c:	b	11b30 <main@@Base+0x220>
   11b30:	b	11b58 <main@@Base+0x248>
   11b34:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11b38:	add	r0, r0, #12
   11b3c:	sub	r1, fp, #8
   11b40:	movw	r2, #4
   11b44:	bl	1307c <mmk_memcmp@@Base>
   11b48:	cmp	r0, #0
   11b4c:	beq	11b54 <main@@Base+0x244>
   11b50:	b	11b74 <main@@Base+0x264>
   11b54:	b	11b58 <main@@Base+0x248>
   11b58:	b	11b5c <main@@Base+0x24c>
   11b5c:	b	11b60 <main@@Base+0x250>
   11b60:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11b64:	ldr	r0, [r0]
   11b68:	ldr	r1, [fp, #-24]	; 0xffffffe8
   11b6c:	add	r0, r1, r0
   11b70:	str	r0, [fp, #-24]	; 0xffffffe8
   11b74:	b	11b78 <main@@Base+0x268>
   11b78:	ldr	r0, [fp, #-16]
   11b7c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   11b80:	bl	1236c <mmk_mock_params_next@@Base>
   11b84:	str	r0, [fp, #-28]	; 0xffffffe4
   11b88:	b	119f8 <main@@Base+0xe8>
   11b8c:	ldr	r0, [fp, #-12]
   11b90:	str	r0, [fp, #-44]	; 0xffffffd4
   11b94:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11b98:	movw	r1, #0
   11b9c:	cmp	r0, r1
   11ba0:	beq	11bc4 <main@@Base+0x2b4>
   11ba4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11ba8:	ldr	r0, [r0, #8]
   11bac:	str	r0, [fp, #-48]	; 0xffffffd0
   11bb0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11bb4:	bl	133a8 <mmk_free@@Base>
   11bb8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   11bbc:	str	r0, [fp, #-44]	; 0xffffffd4
   11bc0:	b	11b94 <main@@Base+0x284>
   11bc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11bc8:	bl	12e00 <mmk_verify_set_times@@Base>
   11bcc:	b	11bd0 <main@@Base+0x2c0>
   11bd0:	b	11bd4 <main@@Base+0x2c4>
   11bd4:	b	11bd8 <main@@Base+0x2c8>
   11bd8:	ldr	r0, [pc, #832]	; 11f20 <main@@Base+0x610>
   11bdc:	add	r0, pc, r0
   11be0:	ldr	r0, [r0]
   11be4:	str	r0, [fp, #-4]
   11be8:	b	11f0c <main@@Base+0x5fc>
   11bec:	movw	r0, #0
   11bf0:	str	r0, [sp, #60]	; 0x3c
   11bf4:	str	r0, [sp, #64]	; 0x40
   11bf8:	str	r0, [sp, #68]	; 0x44
   11bfc:	ldr	r0, [fp, #-8]
   11c00:	str	r0, [sp, #72]	; 0x48
   11c04:	add	r0, sp, #60	; 0x3c
   11c08:	str	r0, [fp, #-52]	; 0xffffffcc
   11c0c:	b	11c10 <main@@Base+0x300>
   11c10:	ldr	r0, [fp, #-52]	; 0xffffffcc
   11c14:	movw	r1, #16
   11c18:	bl	12eb4 <mmk_verify_register_call@@Base>
   11c1c:	bl	12394 <mmk_mock_get_params@@Base>
   11c20:	str	r0, [sp, #56]	; 0x38
   11c24:	ldr	r0, [sp, #56]	; 0x38
   11c28:	movw	r1, #0
   11c2c:	cmp	r0, r1
   11c30:	beq	11ef4 <main@@Base+0x5e4>
   11c34:	ldr	r0, [sp, #56]	; 0x38
   11c38:	str	r0, [sp, #52]	; 0x34
   11c3c:	ldr	r0, [sp, #56]	; 0x38
   11c40:	ldr	r0, [r0]
   11c44:	str	r0, [sp, #48]	; 0x30
   11c48:	ldr	r0, [sp, #48]	; 0x30
   11c4c:	ldr	r0, [r0, #8]
   11c50:	movw	r1, #0
   11c54:	cmp	r0, r1
   11c58:	beq	11d70 <main@@Base+0x460>
   11c5c:	ldr	r0, [sp, #48]	; 0x30
   11c60:	ldr	r0, [r0, #8]
   11c64:	str	r0, [sp, #48]	; 0x30
   11c68:	ldr	r0, [sp, #48]	; 0x30
   11c6c:	ldr	r0, [r0]
   11c70:	cmp	r0, #0
   11c74:	bne	11c7c <main@@Base+0x36c>
   11c78:	b	11d6c <main@@Base+0x45c>
   11c7c:	ldr	r0, [sp, #48]	; 0x30
   11c80:	ldr	r0, [r0]
   11c84:	and	r0, r0, #-2147483648	; 0x80000000
   11c88:	cmp	r0, #0
   11c8c:	beq	11d20 <main@@Base+0x410>
   11c90:	sub	r0, fp, #8
   11c94:	mov	r1, r0
   11c98:	str	r0, [sp, #20]
   11c9c:	mov	r0, r1
   11ca0:	ldr	r1, [sp, #20]
   11ca4:	movw	r2, #4
   11ca8:	bl	1307c <mmk_memcmp@@Base>
   11cac:	str	r0, [sp, #44]	; 0x2c
   11cb0:	ldr	r0, [sp, #44]	; 0x2c
   11cb4:	cmp	r0, #0
   11cb8:	bne	11cd4 <main@@Base+0x3c4>
   11cbc:	ldr	r0, [sp, #48]	; 0x30
   11cc0:	ldr	r0, [r0]
   11cc4:	and	r0, r0, #2
   11cc8:	cmp	r0, #0
   11ccc:	bne	11cd4 <main@@Base+0x3c4>
   11cd0:	b	11ee4 <main@@Base+0x5d4>
   11cd4:	ldr	r0, [sp, #44]	; 0x2c
   11cd8:	cmp	r0, #0
   11cdc:	bge	11cf8 <main@@Base+0x3e8>
   11ce0:	ldr	r0, [sp, #48]	; 0x30
   11ce4:	ldr	r0, [r0]
   11ce8:	and	r0, r0, #4
   11cec:	cmp	r0, #0
   11cf0:	bne	11cf8 <main@@Base+0x3e8>
   11cf4:	b	11ee4 <main@@Base+0x5d4>
   11cf8:	ldr	r0, [sp, #44]	; 0x2c
   11cfc:	cmp	r0, #0
   11d00:	ble	11d1c <main@@Base+0x40c>
   11d04:	ldr	r0, [sp, #48]	; 0x30
   11d08:	ldr	r0, [r0]
   11d0c:	and	r0, r0, #8
   11d10:	cmp	r0, #0
   11d14:	bne	11d1c <main@@Base+0x40c>
   11d18:	b	11ee4 <main@@Base+0x5d4>
   11d1c:	b	11d68 <main@@Base+0x458>
   11d20:	ldr	r0, [sp, #48]	; 0x30
   11d24:	ldr	r0, [r0]
   11d28:	cmp	r0, #1
   11d2c:	bne	11d64 <main@@Base+0x454>
   11d30:	ldr	r0, [sp, #48]	; 0x30
   11d34:	bl	12140 <mmk_matcher_get_predicate@@Base>
   11d38:	str	r0, [sp, #40]	; 0x28
   11d3c:	ldr	r0, [sp, #40]	; 0x28
   11d40:	ldr	r1, [fp, #-8]
   11d44:	str	r0, [sp, #16]
   11d48:	mov	r0, r1
   11d4c:	ldr	r1, [sp, #16]
   11d50:	blx	r1
   11d54:	cmp	r0, #0
   11d58:	bne	11d60 <main@@Base+0x450>
   11d5c:	b	11ee4 <main@@Base+0x5d4>
   11d60:	b	11d64 <main@@Base+0x454>
   11d64:	b	11d68 <main@@Base+0x458>
   11d68:	b	11d6c <main@@Base+0x45c>
   11d6c:	b	11d98 <main@@Base+0x488>
   11d70:	sub	r0, fp, #8
   11d74:	ldr	r1, [sp, #52]	; 0x34
   11d78:	add	r1, r1, #28
   11d7c:	add	r1, r1, #12
   11d80:	movw	r2, #4
   11d84:	bl	1307c <mmk_memcmp@@Base>
   11d88:	cmp	r0, #0
   11d8c:	beq	11d94 <main@@Base+0x484>
   11d90:	b	11ee4 <main@@Base+0x5d4>
   11d94:	b	11d98 <main@@Base+0x488>
   11d98:	ldr	r0, [sp, #52]	; 0x34
   11d9c:	ldr	r0, [r0, #12]
   11da0:	cmp	r0, #0
   11da4:	beq	11dc0 <main@@Base+0x4b0>
   11da8:	ldr	r0, [sp, #52]	; 0x34
   11dac:	ldr	r0, [r0, #12]
   11db0:	str	r0, [sp, #12]
   11db4:	bl	114a4 <__errno_location@plt>
   11db8:	ldr	r1, [sp, #12]
   11dbc:	str	r1, [r0]
   11dc0:	ldr	r0, [sp, #52]	; 0x34
   11dc4:	ldr	r0, [r0, #20]
   11dc8:	movw	r1, #0
   11dcc:	cmp	r0, r1
   11dd0:	beq	11e2c <main@@Base+0x51c>
   11dd4:	ldr	r0, [sp, #52]	; 0x34
   11dd8:	ldr	r0, [r0, #16]
   11ddc:	movw	r1, #0
   11de0:	cmp	r0, r1
   11de4:	bne	11e2c <main@@Base+0x51c>
   11de8:	b	11dec <main@@Base+0x4dc>
   11dec:	b	11df0 <main@@Base+0x4e0>
   11df0:	b	11df4 <main@@Base+0x4e4>
   11df4:	ldr	r0, [sp, #52]	; 0x34
   11df8:	ldr	r0, [r0, #20]
   11dfc:	ldr	r1, [fp, #-8]
   11e00:	str	r0, [sp, #8]
   11e04:	mov	r0, r1
   11e08:	ldr	r1, [sp, #8]
   11e0c:	blx	r1
   11e10:	str	r0, [sp, #36]	; 0x24
   11e14:	b	11e18 <main@@Base+0x508>
   11e18:	b	11e1c <main@@Base+0x50c>
   11e1c:	b	11e20 <main@@Base+0x510>
   11e20:	ldr	r0, [sp, #36]	; 0x24
   11e24:	str	r0, [fp, #-4]
   11e28:	b	11f0c <main@@Base+0x5fc>
   11e2c:	ldr	r0, [sp, #52]	; 0x34
   11e30:	ldr	r0, [r0, #20]
   11e34:	movw	r1, #0
   11e38:	cmp	r0, r1
   11e3c:	beq	11e98 <main@@Base+0x588>
   11e40:	ldr	r0, [sp, #52]	; 0x34
   11e44:	ldr	r0, [r0, #16]
   11e48:	movw	r1, #0
   11e4c:	cmp	r0, r1
   11e50:	beq	11e98 <main@@Base+0x588>
   11e54:	b	11e58 <main@@Base+0x548>
   11e58:	b	11e5c <main@@Base+0x54c>
   11e5c:	ldr	r0, [sp, #52]	; 0x34
   11e60:	ldr	r0, [r0, #20]
   11e64:	ldr	r1, [fp, #-8]
   11e68:	str	r0, [sp, #4]
   11e6c:	mov	r0, r1
   11e70:	ldr	r1, [sp, #4]
   11e74:	blx	r1
   11e78:	b	11e7c <main@@Base+0x56c>
   11e7c:	b	11e80 <main@@Base+0x570>
   11e80:	b	11e84 <main@@Base+0x574>
   11e84:	ldr	r0, [sp, #52]	; 0x34
   11e88:	ldr	r0, [r0, #16]
   11e8c:	ldr	r0, [r0]
   11e90:	str	r0, [fp, #-4]
   11e94:	b	11f0c <main@@Base+0x5fc>
   11e98:	ldr	r0, [sp, #52]	; 0x34
   11e9c:	ldr	r0, [r0, #16]
   11ea0:	movw	r1, #0
   11ea4:	cmp	r0, r1
   11ea8:	beq	11ec8 <main@@Base+0x5b8>
   11eac:	b	11eb0 <main@@Base+0x5a0>
   11eb0:	b	11eb4 <main@@Base+0x5a4>
   11eb4:	ldr	r0, [sp, #52]	; 0x34
   11eb8:	ldr	r0, [r0, #16]
   11ebc:	ldr	r0, [r0]
   11ec0:	str	r0, [fp, #-4]
   11ec4:	b	11f0c <main@@Base+0x5fc>
   11ec8:	b	11ecc <main@@Base+0x5bc>
   11ecc:	b	11ed0 <main@@Base+0x5c0>
   11ed0:	ldr	r0, [pc, #68]	; 11f1c <main@@Base+0x60c>
   11ed4:	add	r0, pc, r0
   11ed8:	ldr	r0, [r0]
   11edc:	str	r0, [fp, #-4]
   11ee0:	b	11f0c <main@@Base+0x5fc>
   11ee4:	ldr	r0, [sp, #56]	; 0x38
   11ee8:	ldr	r0, [r0, #4]
   11eec:	str	r0, [sp, #56]	; 0x38
   11ef0:	b	11c24 <main@@Base+0x314>
   11ef4:	b	11ef8 <main@@Base+0x5e8>
   11ef8:	b	11efc <main@@Base+0x5ec>
   11efc:	ldr	r0, [pc, #20]	; 11f18 <main@@Base+0x608>
   11f00:	add	r0, pc, r0
   11f04:	ldr	r0, [r0]
   11f08:	str	r0, [fp, #-4]
   11f0c:	ldr	r0, [fp, #-4]
   11f10:	mov	sp, fp
   11f14:	pop	{fp, pc}
   11f18:	andeq	r2, r1, r4, asr #3
   11f1c:	strdeq	r2, [r1], -r0
   11f20:	andeq	r2, r1, r8, ror #9

00011f24 <mmk_init@@Base>:
   11f24:	push	{r4, sl, fp, lr}
   11f28:	add	fp, sp, #8
   11f2c:	sub	sp, sp, #8
   11f30:	ldr	r4, [pc, #108]	; 11fa4 <mmk_init@@Base+0x80>
   11f34:	add	r4, pc, r4
   11f38:	ldrb	r0, [r4]
   11f3c:	cmp	r0, #0
   11f40:	bne	11f68 <mmk_init@@Base+0x44>
   11f44:	bl	123ac <plt_init_ctx@@Base>
   11f48:	ldr	r1, [pc, #88]	; 11fa8 <mmk_init@@Base+0x84>
   11f4c:	cmn	r0, #1
   11f50:	add	r1, pc, r1
   11f54:	str	r0, [r1]
   11f58:	beq	11f70 <mmk_init@@Base+0x4c>
   11f5c:	bl	133bc <mmk_init_vital_functions@@Base>
   11f60:	mov	r0, #1
   11f64:	strb	r0, [r4]
   11f68:	sub	sp, fp, #8
   11f6c:	pop	{r4, sl, fp, pc}
   11f70:	ldr	r0, [pc, #52]	; 11fac <mmk_init@@Base+0x88>
   11f74:	mov	r3, #45	; 0x2d
   11f78:	ldr	r0, [pc, r0]
   11f7c:	ldr	r0, [r0]
   11f80:	ldr	r1, [pc, #40]	; 11fb0 <mmk_init@@Base+0x8c>
   11f84:	add	r1, pc, r1
   11f88:	str	r1, [sp]
   11f8c:	ldr	r1, [pc, #32]	; 11fb4 <mmk_init@@Base+0x90>
   11f90:	ldr	r2, [pc, #32]	; 11fb8 <mmk_init@@Base+0x94>
   11f94:	add	r1, pc, r1
   11f98:	add	r2, pc, r2
   11f9c:	bl	11498 <fprintf@plt>
   11fa0:	bl	114ec <abort@plt>
   11fa4:	muleq	r1, r4, r1
   11fa8:	andeq	r2, r1, ip, ror r1
   11fac:	andeq	r2, r1, r8, lsl #2
   11fb0:	andeq	r1, r0, r9, lsl #16
   11fb4:	andeq	r1, r0, ip, ror #13
   11fb8:	andeq	r1, r0, r6, lsr #15

00011fbc <mmk_plt_ctx@@Base>:
   11fbc:	push	{fp, lr}
   11fc0:	mov	fp, sp
   11fc4:	sub	sp, sp, #8
   11fc8:	ldr	r0, [pc, #76]	; 1201c <mmk_plt_ctx@@Base+0x60>
   11fcc:	add	r0, pc, r0
   11fd0:	ldrb	r0, [r0]
   11fd4:	cmp	r0, #0
   11fd8:	ldrne	r0, [pc, #64]	; 12020 <mmk_plt_ctx@@Base+0x64>
   11fdc:	ldrne	r0, [pc, r0]
   11fe0:	movne	sp, fp
   11fe4:	popne	{fp, pc}
   11fe8:	ldr	r0, [pc, #52]	; 12024 <mmk_plt_ctx@@Base+0x68>
   11fec:	mov	r3, #54	; 0x36
   11ff0:	ldr	r0, [pc, r0]
   11ff4:	ldr	r0, [r0]
   11ff8:	ldr	r1, [pc, #40]	; 12028 <mmk_plt_ctx@@Base+0x6c>
   11ffc:	add	r1, pc, r1
   12000:	str	r1, [sp]
   12004:	ldr	r1, [pc, #32]	; 1202c <mmk_plt_ctx@@Base+0x70>
   12008:	ldr	r2, [pc, #32]	; 12030 <mmk_plt_ctx@@Base+0x74>
   1200c:	add	r1, pc, r1
   12010:	add	r2, pc, r2
   12014:	bl	11498 <fprintf@plt>
   12018:	bl	114ec <abort@plt>
   1201c:	strdeq	r2, [r1], -ip
   12020:	strdeq	r2, [r1], -r0
   12024:	muleq	r1, r0, r0
   12028:	andeq	r1, r0, r8, lsr #15
   1202c:	andeq	r1, r0, r4, ror r6
   12030:	andeq	r1, r0, lr, lsr #14

00012034 <mmk_reset@@Base>:
   12034:	cmp	r0, #0
   12038:	bxeq	lr
   1203c:	push	{fp, lr}
   12040:	mov	fp, sp
   12044:	bl	12c9c <mmk_ask_ctx@@Base>
   12048:	bl	129f8 <mmk_stub_context@@Base>
   1204c:	pop	{fp, lr}
   12050:	b	122c4 <mmk_mock_destroy_internal@@Base>

00012054 <mmk_matcher_init@@Base>:
   12054:	push	{r4, r5, fp, lr}
   12058:	add	fp, sp, #8
   1205c:	mov	r4, r0
   12060:	mov	r0, #12
   12064:	bl	13380 <mmk_malloc@@Base>
   12068:	mov	r5, r0
   1206c:	mov	r0, #0
   12070:	str	r4, [r5]
   12074:	str	r0, [r5, #4]
   12078:	str	r0, [r5, #8]
   1207c:	ldr	r0, [pc, #12]	; 12090 <mmk_matcher_init@@Base+0x3c>
   12080:	add	r0, pc, r0
   12084:	bl	114d4 <__tls_get_addr@plt>
   12088:	str	r5, [r0]
   1208c:	pop	{r4, r5, fp, pc}
   12090:	ldrdeq	r1, [r1], -r4

00012094 <mmk_matcher_term@@Base>:
   12094:	push	{fp, lr}
   12098:	mov	fp, sp
   1209c:	ldr	r0, [pc, #16]	; 120b4 <mmk_matcher_term@@Base+0x20>
   120a0:	add	r0, pc, r0
   120a4:	bl	114d4 <__tls_get_addr@plt>
   120a8:	mov	r1, #0
   120ac:	str	r1, [r0]
   120b0:	pop	{fp, pc}
   120b4:			; <UNDEFINED> instruction: 0x00011fb4

000120b8 <mmk_matcher_ctx@@Base>:
   120b8:	push	{fp, lr}
   120bc:	mov	fp, sp
   120c0:	ldr	r0, [pc, #12]	; 120d4 <mmk_matcher_ctx@@Base+0x1c>
   120c4:	add	r0, pc, r0
   120c8:	bl	114d4 <__tls_get_addr@plt>
   120cc:	ldr	r0, [r0]
   120d0:	pop	{fp, pc}
   120d4:	muleq	r1, r0, pc	; <UNPREDICTABLE>

000120d8 <mmk_matcher_add@@Base>:
   120d8:	push	{r4, r5, r6, sl, fp, lr}
   120dc:	add	fp, sp, #16
   120e0:	mov	r6, r0
   120e4:	mov	r0, #12
   120e8:	mov	r4, r1
   120ec:	bl	13380 <mmk_malloc@@Base>
   120f0:	mov	r5, r0
   120f4:	ldr	r0, [pc, #64]	; 1213c <mmk_matcher_add@@Base+0x64>
   120f8:	add	r0, pc, r0
   120fc:	bl	114d4 <__tls_get_addr@plt>
   12100:	ldr	r0, [r0]
   12104:	mov	r1, #0
   12108:	str	r6, [r5]
   1210c:	str	r4, [r5, #4]
   12110:	str	r1, [r5, #8]
   12114:	mov	r1, r0
   12118:	ldr	r0, [r0, #8]
   1211c:	cmp	r0, #0
   12120:	beq	12130 <mmk_matcher_add@@Base+0x58>
   12124:	ldr	r2, [r0, #4]
   12128:	cmp	r2, r4
   1212c:	bcc	12114 <mmk_matcher_add@@Base+0x3c>
   12130:	str	r0, [r5, #8]
   12134:	str	r5, [r1, #8]
   12138:	pop	{r4, r5, r6, sl, fp, pc}
   1213c:	andeq	r1, r1, ip, asr pc

00012140 <mmk_matcher_get_predicate@@Base>:
   12140:	add	r0, r0, #12
   12144:	bx	lr

00012148 <mmk_mock_create_internal@@Base>:
   12148:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1214c:	add	fp, sp, #24
   12150:	sub	sp, sp, #8
   12154:	mov	r8, r1
   12158:	mov	r9, r0
   1215c:	bl	11f24 <mmk_init@@Base>
   12160:	mov	r0, #20
   12164:	bl	13380 <mmk_malloc@@Base>
   12168:	cmp	r0, #0
   1216c:	beq	12254 <mmk_mock_create_internal@@Base+0x10c>
   12170:	vmov.i32	q8, #0	; 0x00000000
   12174:	mov	r4, r0
   12178:	mov	r1, #0
   1217c:	vst1.32	{d16-d17}, [r0]!
   12180:	str	r1, [r0]
   12184:	mov	r0, r9
   12188:	mov	r1, #64	; 0x40
   1218c:	bl	13270 <mmk_strchr@@Base>
   12190:	mov	r5, r0
   12194:	cmp	r0, #0
   12198:	beq	121a4 <mmk_mock_create_internal@@Base+0x5c>
   1219c:	sub	r6, r5, r9
   121a0:	b	121b0 <mmk_mock_create_internal@@Base+0x68>
   121a4:	mov	r0, r9
   121a8:	bl	13314 <mmk_strlen@@Base>
   121ac:	mov	r6, r0
   121b0:	add	r0, r6, #1
   121b4:	bl	13380 <mmk_malloc@@Base>
   121b8:	mov	r1, r9
   121bc:	mov	r2, r6
   121c0:	mov	r7, r0
   121c4:	bl	132cc <mmk_strncpy@@Base>
   121c8:	mov	r0, #0
   121cc:	cmp	r5, #0
   121d0:	strb	r0, [r7, r6]
   121d4:	beq	121fc <mmk_mock_create_internal@@Base+0xb4>
   121d8:	ldr	r1, [pc, #200]	; 122a8 <mmk_mock_create_internal@@Base+0x160>
   121dc:	add	r0, r5, #1
   121e0:	mov	r2, #4
   121e4:	add	r1, pc, r1
   121e8:	bl	13200 <mmk_strneq@@Base>
   121ec:	cmp	r0, #0
   121f0:	mov	r5, r0
   121f4:	movwne	r5, #1
   121f8:	b	12200 <mmk_mock_create_internal@@Base+0xb8>
   121fc:	mov	r5, #1
   12200:	mov	r0, r9
   12204:	mov	r1, r8
   12208:	mov	r2, r4
   1220c:	bl	12bc8 <mmk_stub_create@@Base>
   12210:	cmp	r0, #0
   12214:	str	r0, [r4, #4]
   12218:	beq	12288 <mmk_mock_create_internal@@Base+0x140>
   1221c:	cmp	r5, #0
   12220:	bne	1223c <mmk_mock_create_internal@@Base+0xf4>
   12224:	mov	r0, r7
   12228:	mov	r1, r8
   1222c:	mov	r2, r4
   12230:	bl	12bc8 <mmk_stub_create@@Base>
   12234:	ldr	r1, [r4, #4]
   12238:	str	r0, [r1, #36]	; 0x24
   1223c:	mov	r0, r7
   12240:	bl	133a8 <mmk_free@@Base>
   12244:	ldr	r0, [r4, #4]
   12248:	ldr	r0, [r0, #32]
   1224c:	sub	sp, fp, #24
   12250:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12254:	ldr	r0, [pc, #80]	; 122ac <mmk_mock_create_internal@@Base+0x164>
   12258:	mov	r3, #36	; 0x24
   1225c:	ldr	r0, [pc, r0]
   12260:	ldr	r0, [r0]
   12264:	ldr	r1, [pc, #68]	; 122b0 <mmk_mock_create_internal@@Base+0x168>
   12268:	add	r1, pc, r1
   1226c:	str	r1, [sp]
   12270:	ldr	r1, [pc, #60]	; 122b4 <mmk_mock_create_internal@@Base+0x16c>
   12274:	ldr	r2, [pc, #60]	; 122b8 <mmk_mock_create_internal@@Base+0x170>
   12278:	add	r1, pc, r1
   1227c:	add	r2, pc, r2
   12280:	bl	11498 <fprintf@plt>
   12284:	bl	114ec <abort@plt>
   12288:	ldr	r0, [pc, #44]	; 122bc <mmk_mock_create_internal@@Base+0x174>
   1228c:	mov	r2, r9
   12290:	ldr	r0, [pc, r0]
   12294:	ldr	r0, [r0]
   12298:	ldr	r1, [pc, #32]	; 122c0 <mmk_mock_create_internal@@Base+0x178>
   1229c:	add	r1, pc, r1
   122a0:	bl	11498 <fprintf@plt>
   122a4:	bl	114ec <abort@plt>
   122a8:	andeq	r1, r0, r4, lsr #12
   122ac:	andeq	r1, r1, r4, lsr #28
   122b0:	muleq	r0, ip, r5
   122b4:	andeq	r1, r0, r8, lsl #8
   122b8:	andeq	r1, r0, r9, lsr r5
   122bc:	strdeq	r1, [r1], -r0
   122c0:	andeq	r1, r0, r1, ror r5

000122c4 <mmk_mock_destroy_internal@@Base>:
   122c4:	push	{r4, r5, r6, r7, fp, lr}
   122c8:	add	fp, sp, #16
   122cc:	mov	r4, r0
   122d0:	ldr	r0, [r0, #4]
   122d4:	cmp	r0, #0
   122d8:	beq	122f0 <mmk_mock_destroy_internal@@Base+0x2c>
   122dc:	ldr	r5, [r0, #36]	; 0x24
   122e0:	bl	12c60 <mmk_stub_destroy@@Base>
   122e4:	cmp	r5, #0
   122e8:	mov	r0, r5
   122ec:	bne	122dc <mmk_mock_destroy_internal@@Base+0x18>
   122f0:	ldr	r0, [r4, #8]
   122f4:	bl	133a8 <mmk_free@@Base>
   122f8:	ldr	r5, [r4]
   122fc:	cmp	r5, #0
   12300:	bne	1231c <mmk_mock_destroy_internal@@Base+0x58>
   12304:	b	12340 <mmk_mock_destroy_internal@@Base+0x7c>
   12308:	mov	r0, r5
   1230c:	bl	133a8 <mmk_free@@Base>
   12310:	cmp	r6, #0
   12314:	mov	r5, r6
   12318:	beq	12340 <mmk_mock_destroy_internal@@Base+0x7c>
   1231c:	ldm	r5, {r0, r6}
   12320:	cmp	r0, #0
   12324:	beq	12308 <mmk_mock_destroy_internal@@Base+0x44>
   12328:	ldr	r7, [r0, #8]
   1232c:	bl	133a8 <mmk_free@@Base>
   12330:	cmp	r7, #0
   12334:	mov	r0, r7
   12338:	bne	12328 <mmk_mock_destroy_internal@@Base+0x64>
   1233c:	b	12308 <mmk_mock_destroy_internal@@Base+0x44>
   12340:	mov	r0, r4
   12344:	pop	{r4, r5, r6, r7, fp, lr}
   12348:	b	133a8 <mmk_free@@Base>

0001234c <mmk_mock_params_begin@@Base>:
   1234c:	ldr	r1, [r0, #8]
   12350:	cmp	r1, #0
   12354:	moveq	r0, #0
   12358:	bxeq	lr
   1235c:	ldr	r0, [r0, #12]
   12360:	cmp	r0, #0
   12364:	addne	r0, r1, #4
   12368:	bx	lr

0001236c <mmk_mock_params_next@@Base>:
   1236c:	ldr	r2, [r1, #-4]
   12370:	add	r1, r2, r1
   12374:	ldr	r2, [r0, #8]
   12378:	ldr	r0, [r0, #12]
   1237c:	add	r1, r1, #4
   12380:	add	r0, r2, r0
   12384:	cmp	r1, r0
   12388:	movcs	r1, #0
   1238c:	mov	r0, r1
   12390:	bx	lr

00012394 <mmk_mock_get_params@@Base>:
   12394:	push	{fp, lr}
   12398:	mov	fp, sp
   1239c:	bl	12ba8 <mmk_ctx@@Base>
   123a0:	bl	129f8 <mmk_stub_context@@Base>
   123a4:	ldr	r0, [r0]
   123a8:	pop	{fp, pc}

000123ac <plt_init_ctx@@Base>:
   123ac:	ldr	r0, [pc, #32]	; 123d4 <plt_init_ctx@@Base+0x28>
   123b0:	ldr	r0, [pc, r0]
   123b4:	cmn	r0, #1
   123b8:	bxne	lr
   123bc:	ldr	r0, [pc, #20]	; 123d8 <plt_init_ctx@@Base+0x2c>
   123c0:	ldr	r0, [pc, r0]
   123c4:	ldr	r1, [pc, #16]	; 123dc <plt_init_ctx@@Base+0x30>
   123c8:	add	r1, pc, r1
   123cc:	str	r0, [r1]
   123d0:	bx	lr
   123d4:	andeq	r1, r1, ip, lsl #26
   123d8:	andeq	r1, r1, r4, ror #25
   123dc:	strdeq	r1, [r1], -r4

000123e0 <plt_get_lib@@Base>:
   123e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   123e4:	add	fp, sp, #28
   123e8:	sub	sp, sp, #20
   123ec:	ldr	sl, [pc, #612]	; 12658 <plt_get_lib@@Base+0x278>
   123f0:	cmp	r1, #0
   123f4:	mov	r7, r0
   123f8:	mov	r2, #4
   123fc:	add	sl, pc, sl
   12400:	movne	sl, r1
   12404:	ldr	r1, [pc, #592]	; 1265c <plt_get_lib@@Base+0x27c>
   12408:	mov	r0, sl
   1240c:	add	r1, pc, r1
   12410:	bl	114e0 <strncmp@plt>
   12414:	cmp	r0, #0
   12418:	beq	12480 <plt_get_lib@@Base+0xa0>
   1241c:	ldr	r1, [pc, #580]	; 12668 <plt_get_lib@@Base+0x288>
   12420:	mov	r0, sl
   12424:	mov	r2, #5
   12428:	add	r1, pc, r1
   1242c:	bl	114e0 <strncmp@plt>
   12430:	cmp	r0, #0
   12434:	beq	12488 <plt_get_lib@@Base+0xa8>
   12438:	ldr	r1, [pc, #556]	; 1266c <plt_get_lib@@Base+0x28c>
   1243c:	mov	r0, sl
   12440:	mov	r2, #4
   12444:	add	r1, pc, r1
   12448:	bl	114e0 <strncmp@plt>
   1244c:	cmp	r0, #0
   12450:	beq	12490 <plt_get_lib@@Base+0xb0>
   12454:	ldr	r1, [pc, #532]	; 12670 <plt_get_lib@@Base+0x290>
   12458:	mov	r0, sl
   1245c:	add	r1, pc, r1
   12460:	bl	11414 <strcmp@plt>
   12464:	cmp	r0, #0
   12468:	bne	125f8 <plt_get_lib@@Base+0x218>
   1246c:	ldr	sl, [pc, #512]	; 12674 <plt_get_lib@@Base+0x294>
   12470:	mov	r9, #0
   12474:	add	sl, pc, sl
   12478:	mov	r8, sl
   1247c:	b	124a4 <plt_get_lib@@Base+0xc4>
   12480:	mov	r9, #1
   12484:	b	12494 <plt_get_lib@@Base+0xb4>
   12488:	mov	r9, #2
   1248c:	b	12494 <plt_get_lib@@Base+0xb4>
   12490:	mov	r9, #3
   12494:	mov	r0, sl
   12498:	mov	r1, #58	; 0x3a
   1249c:	bl	1148c <strchr@plt>
   124a0:	add	r8, r0, #1
   124a4:	mov	r0, r8
   124a8:	bl	11474 <strlen@plt>
   124ac:	ldr	r1, [pc, #428]	; 12660 <plt_get_lib@@Base+0x280>
   124b0:	mov	r4, r0
   124b4:	mov	r0, r8
   124b8:	add	r1, pc, r1
   124bc:	bl	11414 <strcmp@plt>
   124c0:	ldr	r7, [r7, #4]
   124c4:	mov	r5, r0
   124c8:	mov	r0, #0
   124cc:	cmp	r7, #0
   124d0:	beq	125f0 <plt_get_lib@@Base+0x210>
   124d4:	add	r0, r4, #8
   124d8:	and	r1, r9, #1
   124dc:	str	r0, [fp, #-40]	; 0xffffffd8
   124e0:	add	r0, r0, #7
   124e4:	str	r1, [fp, #-36]	; 0xffffffdc
   124e8:	bic	r0, r0, #7
   124ec:	str	r0, [fp, #-44]	; 0xffffffd4
   124f0:	cmp	r9, #1
   124f4:	bne	12570 <plt_get_lib@@Base+0x190>
   124f8:	b	12524 <plt_get_lib@@Base+0x144>
   124fc:	ldr	r1, [r7, #4]
   12500:	mov	r0, sl
   12504:	bl	11414 <strcmp@plt>
   12508:	cmp	r0, #0
   1250c:	beq	125e0 <plt_get_lib@@Base+0x200>
   12510:	ldr	r7, [r7, #12]
   12514:	cmp	r7, #0
   12518:	beq	125ec <plt_get_lib@@Base+0x20c>
   1251c:	cmp	r9, #1
   12520:	bne	12570 <plt_get_lib@@Base+0x190>
   12524:	cmp	r5, #0
   12528:	beq	1259c <plt_get_lib@@Base+0x1bc>
   1252c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12530:	mov	r6, sp
   12534:	sub	r4, sp, r0
   12538:	mov	sp, r4
   1253c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   12540:	ldr	r2, [pc, #324]	; 1268c <plt_get_lib@@Base+0x2ac>
   12544:	mov	r0, r4
   12548:	mov	r3, r8
   1254c:	add	r2, pc, r2
   12550:	bl	114b0 <snprintf@plt>
   12554:	ldr	r0, [r7, #4]
   12558:	mov	r1, r4
   1255c:	bl	11408 <strstr@plt>
   12560:	mov	sp, r6
   12564:	cmp	r0, #0
   12568:	beq	12510 <plt_get_lib@@Base+0x130>
   1256c:	b	125e0 <plt_get_lib@@Base+0x200>
   12570:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12574:	cmp	r0, #0
   12578:	beq	124fc <plt_get_lib@@Base+0x11c>
   1257c:	cmp	r9, #3
   12580:	bne	12510 <plt_get_lib@@Base+0x130>
   12584:	mov	r0, r7
   12588:	mov	r1, r8
   1258c:	bl	12690 <plt_get_lib@@Base+0x2b0>
   12590:	cmp	r0, #0
   12594:	beq	12510 <plt_get_lib@@Base+0x130>
   12598:	b	125e0 <plt_get_lib@@Base+0x200>
   1259c:	mov	r4, r5
   125a0:	mov	r5, sl
   125a4:	ldr	sl, [r7, #4]
   125a8:	ldr	r1, [pc, #180]	; 12664 <plt_get_lib@@Base+0x284>
   125ac:	mov	r0, sl
   125b0:	add	r1, pc, r1
   125b4:	bl	11408 <strstr@plt>
   125b8:	cmp	r0, #0
   125bc:	bne	125e0 <plt_get_lib@@Base+0x200>
   125c0:	ldr	r1, [pc, #192]	; 12688 <plt_get_lib@@Base+0x2a8>
   125c4:	mov	r0, sl
   125c8:	add	r1, pc, r1
   125cc:	bl	11408 <strstr@plt>
   125d0:	mov	sl, r5
   125d4:	cmp	r0, #0
   125d8:	mov	r5, r4
   125dc:	beq	12510 <plt_get_lib@@Base+0x130>
   125e0:	mov	r0, r7
   125e4:	sub	sp, fp, #28
   125e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125ec:	mov	r0, #0
   125f0:	sub	sp, fp, #28
   125f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125f8:	mov	r0, sl
   125fc:	mov	r1, #58	; 0x3a
   12600:	mov	r4, sl
   12604:	bl	1148c <strchr@plt>
   12608:	cmp	r0, #0
   1260c:	bne	12630 <plt_get_lib@@Base+0x250>
   12610:	ldr	r0, [pc, #104]	; 12680 <plt_get_lib@@Base+0x2a0>
   12614:	mov	r2, r4
   12618:	ldr	r0, [pc, r0]
   1261c:	ldr	r0, [r0]
   12620:	ldr	r1, [pc, #92]	; 12684 <plt_get_lib@@Base+0x2a4>
   12624:	add	r1, pc, r1
   12628:	bl	11498 <fprintf@plt>
   1262c:	bl	114ec <abort@plt>
   12630:	sub	r0, r0, r4
   12634:	mov	r3, r4
   12638:	add	r2, r0, #1
   1263c:	ldr	r0, [pc, #52]	; 12678 <plt_get_lib@@Base+0x298>
   12640:	ldr	r0, [pc, r0]
   12644:	ldr	r0, [r0]
   12648:	ldr	r1, [pc, #44]	; 1267c <plt_get_lib@@Base+0x29c>
   1264c:	add	r1, pc, r1
   12650:	bl	11498 <fprintf@plt>
   12654:	bl	114ec <abort@plt>
   12658:	andeq	r1, r0, ip, lsl #8
   1265c:	andeq	r1, r0, r4, lsr r4
   12660:	andeq	r1, r0, ip, asr #8
   12664:	andeq	r1, r0, r5, ror #5
   12668:	andeq	r1, r0, sp, lsl r4
   1266c:	andeq	r1, r0, r7, lsl #8
   12670:	andeq	r1, r0, ip, lsr #7
   12674:	andeq	r1, r0, r0, lsr #8
   12678:	andeq	r1, r1, r0, asr #20
   1267c:	andeq	r1, r0, r4, lsl #4
   12680:	andeq	r1, r1, r8, ror #20
   12684:	andeq	r1, r0, lr, asr #4
   12688:	ldrdeq	r1, [r0], -r6
   1268c:	andeq	r1, r0, fp, asr r3
   12690:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12694:	add	fp, sp, #28
   12698:	sub	sp, sp, #12
   1269c:	str	r1, [sp, #8]
   126a0:	ldr	r1, [r0, #8]
   126a4:	ldr	ip, [r0]
   126a8:	mov	r0, #0
   126ac:	ldr	r4, [r1]
   126b0:	cmp	r4, #0
   126b4:	beq	126e4 <plt_get_lib@@Base+0x304>
   126b8:	add	r2, r1, #4
   126bc:	mov	r3, r4
   126c0:	cmp	r3, #6
   126c4:	beq	12700 <plt_get_lib@@Base+0x320>
   126c8:	ldr	r3, [r2, #4]
   126cc:	add	r7, r2, #8
   126d0:	mov	r2, r7
   126d4:	cmp	r3, #0
   126d8:	bne	126c0 <plt_get_lib@@Base+0x2e0>
   126dc:	mov	lr, #0
   126e0:	b	1270c <plt_get_lib@@Base+0x32c>
   126e4:	mov	r6, #0
   126e8:	mov	r2, #0
   126ec:	mov	lr, #0
   126f0:	mov	r8, #0
   126f4:	mov	r3, #0
   126f8:	mov	r5, #0
   126fc:	b	1280c <plt_get_lib@@Base+0x42c>
   12700:	ldr	lr, [r2]
   12704:	cmp	lr, ip
   12708:	addcc	lr, ip, lr
   1270c:	add	r2, r1, #4
   12710:	mov	r3, r4
   12714:	cmp	r3, #5
   12718:	beq	12738 <plt_get_lib@@Base+0x358>
   1271c:	ldr	r3, [r2, #4]
   12720:	add	r7, r2, #8
   12724:	mov	r2, r7
   12728:	cmp	r3, #0
   1272c:	bne	12714 <plt_get_lib@@Base+0x334>
   12730:	mov	r8, #0
   12734:	b	12744 <plt_get_lib@@Base+0x364>
   12738:	ldr	r8, [r2]
   1273c:	cmp	r8, ip
   12740:	addcc	r8, ip, r8
   12744:	add	r2, r1, #4
   12748:	mov	r3, r4
   1274c:	cmp	r3, #20
   12750:	beq	12770 <plt_get_lib@@Base+0x390>
   12754:	ldr	r3, [r2, #4]
   12758:	add	r7, r2, #8
   1275c:	mov	r2, r7
   12760:	cmp	r3, #0
   12764:	bne	1274c <plt_get_lib@@Base+0x36c>
   12768:	mov	r2, #0
   1276c:	b	12774 <plt_get_lib@@Base+0x394>
   12770:	ldr	r2, [r2]
   12774:	add	r3, r1, #4
   12778:	mov	r7, r4
   1277c:	cmp	r7, #23
   12780:	beq	127a0 <plt_get_lib@@Base+0x3c0>
   12784:	ldr	r7, [r3, #4]
   12788:	add	r6, r3, #8
   1278c:	mov	r3, r6
   12790:	cmp	r7, #0
   12794:	bne	1277c <plt_get_lib@@Base+0x39c>
   12798:	mov	r3, #0
   1279c:	b	127ac <plt_get_lib@@Base+0x3cc>
   127a0:	ldr	r3, [r3]
   127a4:	cmp	r3, ip
   127a8:	addcc	r3, ip, r3
   127ac:	add	r6, r1, #4
   127b0:	mov	r7, r4
   127b4:	cmp	r7, #2
   127b8:	beq	127d8 <plt_get_lib@@Base+0x3f8>
   127bc:	ldr	r7, [r6, #4]
   127c0:	add	r5, r6, #8
   127c4:	mov	r6, r5
   127c8:	cmp	r7, #0
   127cc:	bne	127b4 <plt_get_lib@@Base+0x3d4>
   127d0:	mov	r6, #0
   127d4:	b	127dc <plt_get_lib@@Base+0x3fc>
   127d8:	ldr	r6, [r6]
   127dc:	add	r1, r1, #4
   127e0:	add	r5, r2, #2
   127e4:	cmp	r4, r5
   127e8:	beq	12808 <plt_get_lib@@Base+0x428>
   127ec:	ldr	r4, [r1, #4]
   127f0:	add	r7, r1, #8
   127f4:	mov	r1, r7
   127f8:	cmp	r4, #0
   127fc:	bne	127e4 <plt_get_lib@@Base+0x404>
   12800:	mov	r5, #0
   12804:	b	1280c <plt_get_lib@@Base+0x42c>
   12808:	ldr	r5, [r1]
   1280c:	cmp	r5, #0
   12810:	cmpne	r6, #0
   12814:	beq	12830 <plt_get_lib@@Base+0x450>
   12818:	cmp	r3, #0
   1281c:	cmpne	r2, #0
   12820:	beq	12830 <plt_get_lib@@Base+0x450>
   12824:	cmp	lr, #0
   12828:	cmpne	r8, #0
   1282c:	bne	12838 <plt_get_lib@@Base+0x458>
   12830:	sub	sp, fp, #28
   12834:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12838:	cmp	r5, r6
   1283c:	str	ip, [sp, #4]
   12840:	bhi	128b0 <plt_get_lib@@Base+0x4d0>
   12844:	udiv	r6, r6, r5
   12848:	mov	r4, r8
   1284c:	add	r8, r3, #4
   12850:	mov	r9, #0
   12854:	mvn	sl, #15
   12858:	ldr	r0, [r8]
   1285c:	ldr	r1, [sp, #8]
   12860:	mov	r7, lr
   12864:	and	r0, sl, r0, lsr #4
   12868:	ldr	r0, [lr, r0]
   1286c:	add	r0, r4, r0
   12870:	bl	11414 <strcmp@plt>
   12874:	cmp	r0, #0
   12878:	beq	12894 <plt_get_lib@@Base+0x4b4>
   1287c:	add	r9, r9, #1
   12880:	add	r8, r8, r5
   12884:	mov	lr, r7
   12888:	cmp	r9, r6
   1288c:	bcc	12858 <plt_get_lib@@Base+0x478>
   12890:	b	128b0 <plt_get_lib@@Base+0x4d0>
   12894:	ldr	r0, [r8, #-4]
   12898:	cmp	r0, #0
   1289c:	beq	128b0 <plt_get_lib@@Base+0x4d0>
   128a0:	ldr	r1, [sp, #4]
   128a4:	add	r0, r0, r1
   128a8:	sub	sp, fp, #28
   128ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128b0:	mov	r0, #0
   128b4:	sub	sp, fp, #28
   128b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

000128bc <plt_get_offsets@@Base>:
   128bc:	push	{r4, r5, fp, lr}
   128c0:	add	fp, sp, #8
   128c4:	mov	r4, r2
   128c8:	bl	12690 <plt_get_lib@@Base+0x2b0>
   128cc:	cmp	r0, #0
   128d0:	beq	128f8 <plt_get_offsets@@Base+0x3c>
   128d4:	mov	r5, r0
   128d8:	mov	r0, #8
   128dc:	bl	13380 <mmk_malloc@@Base>
   128e0:	mov	r1, #1
   128e4:	str	r1, [r4]
   128e8:	mov	r1, #0
   128ec:	str	r5, [r0]
   128f0:	str	r1, [r0, #4]
   128f4:	pop	{r4, r5, fp, pc}
   128f8:	mov	r0, #0
   128fc:	pop	{r4, r5, fp, pc}

00012900 <plt_set_offsets@@Base>:
   12900:	cmp	r1, #0
   12904:	bxeq	lr
   12908:	add	r0, r0, #4
   1290c:	b	1292c <plt_set_offsets@@Base+0x2c>
   12910:	ldr	ip, [r0, #-4]
   12914:	ldr	r3, [ip]
   12918:	str	r3, [r0]
   1291c:	add	r0, r0, #8
   12920:	subs	r1, r1, #1
   12924:	str	r2, [ip]
   12928:	beq	12940 <plt_set_offsets@@Base+0x40>
   1292c:	ldr	r3, [r0]
   12930:	cmp	r3, #0
   12934:	beq	12910 <plt_set_offsets@@Base+0x10>
   12938:	ldr	ip, [r0, #-4]
   1293c:	b	1291c <plt_set_offsets@@Base+0x1c>
   12940:	bx	lr

00012944 <plt_reset_offsets@@Base>:
   12944:	push	{r4, sl, fp, lr}
   12948:	add	fp, sp, #8
   1294c:	cmp	r1, #0
   12950:	beq	129a4 <plt_reset_offsets@@Base+0x60>
   12954:	and	ip, r1, #1
   12958:	mov	r2, #0
   1295c:	cmp	r1, #1
   12960:	beq	12990 <plt_reset_offsets@@Base+0x4c>
   12964:	sub	lr, r1, ip
   12968:	add	r3, r0, #8
   1296c:	mov	r2, #0
   12970:	ldmdb	r3, {r1, r4}
   12974:	add	r2, r2, #2
   12978:	cmp	lr, r2
   1297c:	str	r4, [r1]
   12980:	ldm	r3, {r1, r4}
   12984:	add	r3, r3, #16
   12988:	str	r4, [r1]
   1298c:	bne	12970 <plt_reset_offsets@@Base+0x2c>
   12990:	cmp	ip, #0
   12994:	popeq	{r4, sl, fp, pc}
   12998:	ldr	r1, [r0, r2, lsl #3]!
   1299c:	ldr	r0, [r0, #4]
   129a0:	str	r0, [r1]
   129a4:	pop	{r4, sl, fp, pc}

000129a8 <plt_get_real_fn@@Base>:
   129a8:	push	{r4, r5, r6, sl, fp, lr}
   129ac:	add	fp, sp, #16
   129b0:	ldr	r6, [r0, #4]
   129b4:	mov	r4, #0
   129b8:	cmp	r6, #0
   129bc:	beq	129e4 <plt_get_real_fn@@Base+0x3c>
   129c0:	mov	r5, r1
   129c4:	mov	r0, r6
   129c8:	mov	r1, r5
   129cc:	bl	12690 <plt_get_lib@@Base+0x2b0>
   129d0:	cmp	r0, #0
   129d4:	bne	129ec <plt_get_real_fn@@Base+0x44>
   129d8:	ldr	r6, [r6, #12]
   129dc:	cmp	r6, #0
   129e0:	bne	129c4 <plt_get_real_fn@@Base+0x1c>
   129e4:	mov	r0, r4
   129e8:	pop	{r4, r5, r6, sl, fp, pc}
   129ec:	ldr	r4, [r0]
   129f0:	mov	r0, r4
   129f4:	pop	{r4, r5, r6, sl, fp, pc}

000129f8 <mmk_stub_context@@Base>:
   129f8:	cmp	r0, #0
   129fc:	ldrne	r0, [r0, #12]
   12a00:	moveq	r0, #0
   12a04:	bx	lr

00012a08 <mmk_stub_create_static@@Base>:
   12a08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12a0c:	add	fp, sp, #28
   12a10:	sub	sp, sp, #4
   12a14:	mov	r4, r0
   12a18:	ldr	r0, [pc, #292]	; 12b44 <mmk_stub_create_static@@Base+0x13c>
   12a1c:	mov	r9, r3
   12a20:	mov	r8, r2
   12a24:	mov	r6, r1
   12a28:	add	r0, pc, r0
   12a2c:	bl	114d4 <__tls_get_addr@plt>
   12a30:	mov	r7, #0
   12a34:	str	r7, [r0]
   12a38:	ldr	r0, [pc, #264]	; 12b48 <mmk_stub_create_static@@Base+0x140>
   12a3c:	add	r0, pc, r0
   12a40:	bl	114d4 <__tls_get_addr@plt>
   12a44:	strb	r7, [r0]
   12a48:	mov	r0, r6
   12a4c:	bl	13314 <mmk_strlen@@Base>
   12a50:	add	r0, r0, #1
   12a54:	bl	13380 <mmk_malloc@@Base>
   12a58:	cmp	r0, #0
   12a5c:	beq	12b2c <mmk_stub_create_static@@Base+0x124>
   12a60:	mov	r1, r6
   12a64:	mov	r5, r0
   12a68:	bl	132a0 <mmk_strcpy@@Base>
   12a6c:	mov	r0, r5
   12a70:	mov	r1, #64	; 0x40
   12a74:	bl	13270 <mmk_strchr@@Base>
   12a78:	cmp	r0, #0
   12a7c:	movne	r1, #0
   12a80:	strbne	r1, [r0], #1
   12a84:	movne	r7, r0
   12a88:	bl	11fbc <mmk_plt_ctx@@Base>
   12a8c:	mov	r1, r7
   12a90:	bl	123e0 <plt_get_lib@@Base>
   12a94:	cmp	r0, #0
   12a98:	beq	12b34 <mmk_stub_create_static@@Base+0x12c>
   12a9c:	mov	r1, #0
   12aa0:	mov	r2, sp
   12aa4:	str	r1, [sp]
   12aa8:	mov	r1, r5
   12aac:	bl	128bc <plt_get_offsets@@Base>
   12ab0:	cmp	r0, #0
   12ab4:	mvn	r6, #1
   12ab8:	movne	sl, r0
   12abc:	ldrne	r0, [sp]
   12ac0:	cmpne	r0, #0
   12ac4:	beq	12b38 <mmk_stub_create_static@@Base+0x130>
   12ac8:	mov	r6, #0
   12acc:	str	r6, [r4, #32]
   12ad0:	str	r6, [r4, #36]	; 0x24
   12ad4:	ldr	r1, [pc, #112]	; 12b4c <mmk_stub_create_static@@Base+0x144>
   12ad8:	ldr	r1, [pc, r1]
   12adc:	ldr	r2, [pc, #108]	; 12b50 <mmk_stub_create_static@@Base+0x148>
   12ae0:	ldr	r2, [pc, r2]
   12ae4:	ldr	r3, [pc, #104]	; 12b54 <mmk_stub_create_static@@Base+0x14c>
   12ae8:	ldr	r3, [pc, r3]
   12aec:	str	r3, [r4]
   12af0:	str	r2, [r4, #4]
   12af4:	str	r1, [r4, #8]
   12af8:	add	r1, r4, #16
   12afc:	str	r9, [r4, #12]
   12b00:	stm	r1, {r5, r7, sl}
   12b04:	str	r0, [r4, #28]
   12b08:	mov	r0, r4
   12b0c:	mov	r1, r8
   12b10:	bl	12ccc <create_trampoline@@Base>
   12b14:	str	r0, [r4, #32]
   12b18:	mov	r2, r0
   12b1c:	mov	r0, sl
   12b20:	ldr	r1, [sp]
   12b24:	bl	12900 <plt_set_offsets@@Base>
   12b28:	b	12b38 <mmk_stub_create_static@@Base+0x130>
   12b2c:	mvn	r6, #11
   12b30:	b	12b38 <mmk_stub_create_static@@Base+0x130>
   12b34:	mvn	r6, #1
   12b38:	mov	r0, r6
   12b3c:	sub	sp, fp, #28
   12b40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12b44:	andeq	r1, r1, ip, lsr r6
   12b48:	andeq	r1, r1, r0, lsr #12
   12b4c:	andeq	r1, r1, r0, asr #11
   12b50:	andeq	r1, r1, r8, lsr #11
   12b54:	andeq	r1, r1, r0, asr #11

00012b58 <mmk_ctx_asked@@Base>:
   12b58:	push	{fp, lr}
   12b5c:	mov	fp, sp
   12b60:	ldr	r0, [pc, #24]	; 12b80 <mmk_ctx_asked@@Base+0x28>
   12b64:	add	r0, pc, r0
   12b68:	bl	114d4 <__tls_get_addr@plt>
   12b6c:	ldrb	r1, [r0]
   12b70:	mov	r2, #0
   12b74:	strb	r2, [r0]
   12b78:	mov	r0, r1
   12b7c:	pop	{fp, pc}
   12b80:	strdeq	r1, [r1], -r8

00012b84 <mmk_set_ctx@@Base>:
   12b84:	push	{r4, sl, fp, lr}
   12b88:	add	fp, sp, #8
   12b8c:	mov	r4, r0
   12b90:	ldr	r0, [pc, #12]	; 12ba4 <mmk_set_ctx@@Base+0x20>
   12b94:	add	r0, pc, r0
   12b98:	bl	114d4 <__tls_get_addr@plt>
   12b9c:	str	r4, [r0]
   12ba0:	pop	{r4, sl, fp, pc}
   12ba4:	ldrdeq	r1, [r1], -r0

00012ba8 <mmk_ctx@@Base>:
   12ba8:	push	{fp, lr}
   12bac:	mov	fp, sp
   12bb0:	ldr	r0, [pc, #12]	; 12bc4 <mmk_ctx@@Base+0x1c>
   12bb4:	add	r0, pc, r0
   12bb8:	bl	114d4 <__tls_get_addr@plt>
   12bbc:	ldr	r0, [r0]
   12bc0:	pop	{fp, pc}
   12bc4:			; <UNDEFINED> instruction: 0x000114b0

00012bc8 <mmk_stub_create@@Base>:
   12bc8:	push	{r4, r5, r6, r7, fp, lr}
   12bcc:	add	fp, sp, #16
   12bd0:	mov	r5, r2
   12bd4:	mov	r6, r1
   12bd8:	mov	r7, r0
   12bdc:	bl	11f24 <mmk_init@@Base>
   12be0:	mov	r0, #40	; 0x28
   12be4:	bl	13380 <mmk_malloc@@Base>
   12be8:	mov	r1, r7
   12bec:	mov	r2, r6
   12bf0:	mov	r3, r5
   12bf4:	mov	r4, r0
   12bf8:	bl	12a08 <mmk_stub_create_static@@Base>
   12bfc:	cmn	r0, #1
   12c00:	ble	12c0c <mmk_stub_create@@Base+0x44>
   12c04:	mov	r0, r4
   12c08:	pop	{r4, r5, r6, r7, fp, pc}
   12c0c:	mov	r5, r0
   12c10:	mov	r0, r4
   12c14:	bl	133a8 <mmk_free@@Base>
   12c18:	bl	114a4 <__errno_location@plt>
   12c1c:	mov	r4, #0
   12c20:	str	r5, [r0]
   12c24:	mov	r0, r4
   12c28:	pop	{r4, r5, r6, r7, fp, pc}

00012c2c <mmk_stub_destroy_static@@Base>:
   12c2c:	push	{r4, sl, fp, lr}
   12c30:	add	fp, sp, #8
   12c34:	mov	r4, r0
   12c38:	ldr	r0, [r0, #24]
   12c3c:	ldr	r1, [r4, #28]
   12c40:	bl	12944 <plt_reset_offsets@@Base>
   12c44:	ldr	r0, [r4, #24]
   12c48:	bl	133a8 <mmk_free@@Base>
   12c4c:	ldr	r0, [r4, #32]
   12c50:	bl	12df4 <destroy_trampoline@@Base>
   12c54:	ldr	r0, [r4, #16]
   12c58:	pop	{r4, sl, fp, lr}
   12c5c:	b	133a8 <mmk_free@@Base>

00012c60 <mmk_stub_destroy@@Base>:
   12c60:	push	{r4, sl, fp, lr}
   12c64:	add	fp, sp, #8
   12c68:	mov	r4, r0
   12c6c:	ldr	r0, [r0, #24]
   12c70:	ldr	r1, [r4, #28]
   12c74:	bl	12944 <plt_reset_offsets@@Base>
   12c78:	ldr	r0, [r4, #24]
   12c7c:	bl	133a8 <mmk_free@@Base>
   12c80:	ldr	r0, [r4, #32]
   12c84:	bl	12df4 <destroy_trampoline@@Base>
   12c88:	ldr	r0, [r4, #16]
   12c8c:	bl	133a8 <mmk_free@@Base>
   12c90:	mov	r0, r4
   12c94:	pop	{r4, sl, fp, lr}
   12c98:	b	133a8 <mmk_free@@Base>

00012c9c <mmk_ask_ctx@@Base>:
   12c9c:	push	{r4, sl, fp, lr}
   12ca0:	add	fp, sp, #8
   12ca4:	mov	r4, r0
   12ca8:	ldr	r0, [pc, #24]	; 12cc8 <mmk_ask_ctx@@Base+0x2c>
   12cac:	add	r0, pc, r0
   12cb0:	bl	114d4 <__tls_get_addr@plt>
   12cb4:	mov	r1, #1
   12cb8:	strb	r1, [r0]
   12cbc:	mov	r0, r4
   12cc0:	pop	{r4, sl, fp, lr}
   12cc4:	bx	r0
   12cc8:			; <UNDEFINED> instruction: 0x000113b0

00012ccc <create_trampoline@@Base>:
   12ccc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12cd0:	add	fp, sp, #24
   12cd4:	sub	sp, sp, #8
   12cd8:	ldr	r8, [pc, #236]	; 12dcc <create_trampoline@@Base+0x100>
   12cdc:	mov	r7, r0
   12ce0:	ldr	r8, [pc, r8]
   12ce4:	ldr	r0, [pc, #228]	; 12dd0 <create_trampoline@@Base+0x104>
   12ce8:	ldr	r0, [pc, r0]
   12cec:	sub	r5, r0, r8
   12cf0:	cmp	r5, #4096	; 0x1000
   12cf4:	bcs	12d64 <create_trampoline@@Base+0x98>
   12cf8:	mov	r6, r1
   12cfc:	mov	r0, #0
   12d00:	mvn	r1, #0
   12d04:	mov	r2, #7
   12d08:	mov	r3, #34	; 0x22
   12d0c:	str	r1, [sp]
   12d10:	str	r0, [sp, #4]
   12d14:	mov	r0, #0
   12d18:	mov	r1, #4096	; 0x1000
   12d1c:	bl	11480 <mmap@plt>
   12d20:	cmn	r0, #1
   12d24:	beq	12d98 <create_trampoline@@Base+0xcc>
   12d28:	str	r7, [r0]
   12d2c:	str	r6, [r0, #4]
   12d30:	add	r6, r0, #8
   12d34:	mov	r4, r0
   12d38:	mov	r1, r8
   12d3c:	mov	r2, r5
   12d40:	mov	r0, r6
   12d44:	bl	11438 <memcpy@plt>
   12d48:	mov	r0, r4
   12d4c:	mov	r1, #4096	; 0x1000
   12d50:	mov	r2, #5
   12d54:	bl	11420 <mprotect@plt>
   12d58:	mov	r0, r6
   12d5c:	sub	sp, fp, #24
   12d60:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   12d64:	ldr	r0, [pc, #104]	; 12dd4 <create_trampoline@@Base+0x108>
   12d68:	mov	r3, #45	; 0x2d
   12d6c:	ldr	r0, [pc, r0]
   12d70:	ldr	r0, [r0]
   12d74:	ldr	r1, [pc, #92]	; 12dd8 <create_trampoline@@Base+0x10c>
   12d78:	add	r1, pc, r1
   12d7c:	str	r1, [sp]
   12d80:	ldr	r1, [pc, #84]	; 12ddc <create_trampoline@@Base+0x110>
   12d84:	ldr	r2, [pc, #84]	; 12de0 <create_trampoline@@Base+0x114>
   12d88:	add	r1, pc, r1
   12d8c:	add	r2, pc, r2
   12d90:	bl	11498 <fprintf@plt>
   12d94:	bl	114ec <abort@plt>
   12d98:	ldr	r0, [pc, #68]	; 12de4 <create_trampoline@@Base+0x118>
   12d9c:	mov	r3, #69	; 0x45
   12da0:	ldr	r0, [pc, r0]
   12da4:	ldr	r0, [r0]
   12da8:	ldr	r1, [pc, #56]	; 12de8 <create_trampoline@@Base+0x11c>
   12dac:	add	r1, pc, r1
   12db0:	str	r1, [sp]
   12db4:	ldr	r1, [pc, #48]	; 12dec <create_trampoline@@Base+0x120>
   12db8:	ldr	r2, [pc, #48]	; 12df0 <create_trampoline@@Base+0x124>
   12dbc:	add	r1, pc, r1
   12dc0:	add	r2, pc, r2
   12dc4:	bl	11498 <fprintf@plt>
   12dc8:	bl	114ec <abort@plt>
   12dcc:	andeq	r1, r1, r4, lsr #7
   12dd0:	muleq	r1, r4, r3
   12dd4:	andeq	r1, r1, r4, lsl r3
   12dd8:	andeq	r0, r0, lr, lsl #23
   12ddc:	strdeq	r0, [r0], -r8
   12de0:	andeq	r0, r0, r5, lsr #22
   12de4:	andeq	r1, r1, r0, ror #5
   12de8:	andeq	r0, r0, r4, ror fp
   12dec:	andeq	r0, r0, r4, asr #17
   12df0:	strdeq	r0, [r0], -r1

00012df4 <destroy_trampoline@@Base>:
   12df4:	sub	r0, r0, #8
   12df8:	mov	r1, #4096	; 0x1000
   12dfc:	b	114bc <munmap@plt>

00012e00 <mmk_verify_set_times@@Base>:
   12e00:	push	{r4, sl, fp, lr}
   12e04:	add	fp, sp, #8
   12e08:	mov	r4, r0
   12e0c:	ldr	r0, [pc, #12]	; 12e20 <mmk_verify_set_times@@Base+0x20>
   12e10:	add	r0, pc, r0
   12e14:	bl	114d4 <__tls_get_addr@plt>
   12e18:	str	r4, [r0]
   12e1c:	pop	{r4, sl, fp, pc}
   12e20:	andeq	r1, r1, ip, asr r2

00012e24 <mmk_verify_times@@Base>:
   12e24:	push	{r4, sl, fp, lr}
   12e28:	add	fp, sp, #8
   12e2c:	mov	r4, r0
   12e30:	ldr	r0, [pc, #120]	; 12eb0 <mmk_verify_times@@Base+0x8c>
   12e34:	add	r0, pc, r0
   12e38:	bl	114d4 <__tls_get_addr@plt>
   12e3c:	ldr	r1, [r4, #4]
   12e40:	ldr	r0, [r0]
   12e44:	cmp	r1, #0
   12e48:	beq	12e58 <mmk_verify_times@@Base+0x34>
   12e4c:	clz	r0, r0
   12e50:	lsr	r0, r0, #5
   12e54:	pop	{r4, sl, fp, pc}
   12e58:	ldr	r2, [r4, #8]
   12e5c:	ldr	r1, [r4, #12]
   12e60:	orrs	r3, r2, r1
   12e64:	beq	12e90 <mmk_verify_times@@Base+0x6c>
   12e68:	cmp	r0, r2
   12e6c:	mov	r2, #0
   12e70:	mov	r3, #0
   12e74:	movwcs	r2, #1
   12e78:	cmp	r1, #0
   12e7c:	moveq	r1, r0
   12e80:	cmp	r0, r1
   12e84:	movwls	r3, #1
   12e88:	and	r0, r2, r3
   12e8c:	pop	{r4, sl, fp, pc}
   12e90:	ldr	r1, [r4, #20]
   12e94:	cmp	r1, #0
   12e98:	beq	12ea4 <mmk_verify_times@@Base+0x80>
   12e9c:	pop	{r4, sl, fp, lr}
   12ea0:	bx	r1
   12ea4:	ldr	r1, [r4, #16]
   12ea8:	sub	r0, r1, r0
   12eac:	b	12e4c <mmk_verify_times@@Base+0x28>
   12eb0:	andeq	r1, r1, r8, lsr r2

00012eb4 <mmk_verify_register_call@@Base>:
   12eb4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12eb8:	add	fp, sp, #24
   12ebc:	sub	sp, sp, #8
   12ec0:	mov	r9, r1
   12ec4:	mov	r8, r0
   12ec8:	str	r1, [sp, #4]
   12ecc:	bl	12ba8 <mmk_ctx@@Base>
   12ed0:	bl	129f8 <mmk_stub_context@@Base>
   12ed4:	mov	r5, r0
   12ed8:	ldr	r0, [r0, #8]
   12edc:	cmp	r0, #0
   12ee0:	bne	12f00 <mmk_verify_register_call@@Base+0x4c>
   12ee4:	mov	r0, #4096	; 0x1000
   12ee8:	mov	r4, #4096	; 0x1000
   12eec:	bl	13380 <mmk_malloc@@Base>
   12ef0:	cmp	r0, #0
   12ef4:	str	r0, [r5, #8]
   12ef8:	beq	12ff4 <mmk_verify_register_call@@Base+0x140>
   12efc:	str	r4, [r5, #16]
   12f00:	mov	r0, r5
   12f04:	bl	1234c <mmk_mock_params_begin@@Base>
   12f08:	cmp	r0, #0
   12f0c:	beq	12f4c <mmk_verify_register_call@@Base+0x98>
   12f10:	mov	r6, r0
   12f14:	sub	r4, r9, #4
   12f18:	add	r7, r8, #4
   12f1c:	add	r0, r6, #4
   12f20:	mov	r1, r7
   12f24:	mov	r2, r4
   12f28:	bl	1307c <mmk_memcmp@@Base>
   12f2c:	cmp	r0, #0
   12f30:	beq	12fdc <mmk_verify_register_call@@Base+0x128>
   12f34:	mov	r0, r5
   12f38:	mov	r1, r6
   12f3c:	bl	1236c <mmk_mock_params_next@@Base>
   12f40:	mov	r6, r0
   12f44:	cmp	r0, #0
   12f48:	bne	12f1c <mmk_verify_register_call@@Base+0x68>
   12f4c:	mov	r6, r5
   12f50:	ldr	r2, [r6, #12]!
   12f54:	ldr	r1, [r6, #4]
   12f58:	add	r0, r2, r9
   12f5c:	add	r0, r0, #4
   12f60:	cmp	r0, r1
   12f64:	bcs	12f70 <mmk_verify_register_call@@Base+0xbc>
   12f68:	ldr	r0, [r5, #8]
   12f6c:	b	12f98 <mmk_verify_register_call@@Base+0xe4>
   12f70:	add	r1, r1, #4096	; 0x1000
   12f74:	cmp	r0, r1
   12f78:	bcs	12f70 <mmk_verify_register_call@@Base+0xbc>
   12f7c:	str	r1, [r5, #16]
   12f80:	ldr	r0, [r5, #8]
   12f84:	bl	13394 <mmk_realloc@@Base>
   12f88:	cmp	r0, #0
   12f8c:	str	r0, [r5, #8]
   12f90:	beq	13028 <mmk_verify_register_call@@Base+0x174>
   12f94:	ldr	r2, [r6]
   12f98:	add	r0, r0, r2
   12f9c:	add	r1, sp, #4
   12fa0:	mov	r2, #4
   12fa4:	bl	130c4 <mmk_memcpy@@Base>
   12fa8:	ldr	r0, [r5, #8]
   12fac:	ldr	r1, [r5, #12]
   12fb0:	ldr	r2, [sp, #4]
   12fb4:	add	r0, r0, r1
   12fb8:	mov	r1, r8
   12fbc:	add	r0, r0, #4
   12fc0:	bl	130c4 <mmk_memcpy@@Base>
   12fc4:	mov	r1, #1
   12fc8:	str	r1, [r0]
   12fcc:	ldr	r1, [sp, #4]
   12fd0:	ldr	r0, [r5, #12]
   12fd4:	add	r1, r1, #4
   12fd8:	b	12fe4 <mmk_verify_register_call@@Base+0x130>
   12fdc:	ldr	r1, [r6]
   12fe0:	mov	r0, #1
   12fe4:	add	r0, r1, r0
   12fe8:	str	r0, [r6]
   12fec:	sub	sp, fp, #24
   12ff0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12ff4:	ldr	r0, [pc, #96]	; 1305c <mmk_verify_register_call@@Base+0x1a8>
   12ff8:	mov	r3, #79	; 0x4f
   12ffc:	ldr	r0, [pc, r0]
   13000:	ldr	r0, [r0]
   13004:	ldr	r1, [pc, #84]	; 13060 <mmk_verify_register_call@@Base+0x1ac>
   13008:	add	r1, pc, r1
   1300c:	str	r1, [sp]
   13010:	ldr	r1, [pc, #76]	; 13064 <mmk_verify_register_call@@Base+0x1b0>
   13014:	ldr	r2, [pc, #76]	; 13068 <mmk_verify_register_call@@Base+0x1b4>
   13018:	add	r1, pc, r1
   1301c:	add	r2, pc, r2
   13020:	bl	11498 <fprintf@plt>
   13024:	bl	114ec <abort@plt>
   13028:	ldr	r0, [pc, #60]	; 1306c <mmk_verify_register_call@@Base+0x1b8>
   1302c:	mov	r3, #91	; 0x5b
   13030:	ldr	r0, [pc, r0]
   13034:	ldr	r0, [r0]
   13038:	ldr	r1, [pc, #48]	; 13070 <mmk_verify_register_call@@Base+0x1bc>
   1303c:	add	r1, pc, r1
   13040:	str	r1, [sp]
   13044:	ldr	r1, [pc, #40]	; 13074 <mmk_verify_register_call@@Base+0x1c0>
   13048:	ldr	r2, [pc, #40]	; 13078 <mmk_verify_register_call@@Base+0x1c4>
   1304c:	add	r1, pc, r1
   13050:	add	r2, pc, r2
   13054:	bl	11498 <fprintf@plt>
   13058:	bl	114ec <abort@plt>
   1305c:	andeq	r1, r1, r4, lsl #1
   13060:	andeq	r0, r0, fp, ror r9
   13064:	andeq	r0, r0, r8, ror #12
   13068:	andeq	r0, r0, r6, lsl r9
   1306c:	andeq	r1, r1, r0, asr r0
   13070:	andeq	r0, r0, r7, asr #18
   13074:	andeq	r0, r0, r4, lsr r6
   13078:	andeq	r0, r0, r2, ror #17

0001307c <mmk_memcmp@@Base>:
   1307c:	push	{fp, lr}
   13080:	mov	fp, sp
   13084:	mov	lr, r0
   13088:	mov	r0, #0
   1308c:	cmp	r2, #0
   13090:	popeq	{fp, pc}
   13094:	ldrb	ip, [r1]
   13098:	ldrb	r3, [lr]
   1309c:	cmp	r3, ip
   130a0:	bne	130b8 <mmk_memcmp@@Base+0x3c>
   130a4:	subs	r2, r2, #1
   130a8:	add	r1, r1, #1
   130ac:	add	lr, lr, #1
   130b0:	bne	13094 <mmk_memcmp@@Base+0x18>
   130b4:	pop	{fp, pc}
   130b8:	mov	r0, #1
   130bc:	mvncc	r0, #0
   130c0:	pop	{fp, pc}

000130c4 <mmk_memcpy@@Base>:
   130c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   130c8:	add	fp, sp, #28
   130cc:	cmp	r2, #0
   130d0:	beq	131fc <mmk_memcpy@@Base+0x138>
   130d4:	cmp	r2, #15
   130d8:	bls	131a0 <mmk_memcpy@@Base+0xdc>
   130dc:	add	r3, r1, r2
   130e0:	cmp	r3, r0
   130e4:	addhi	r3, r0, r2
   130e8:	cmphi	r3, r1
   130ec:	bhi	131a0 <mmk_memcpy@@Base+0xdc>
   130f0:	bic	ip, r2, #15
   130f4:	mov	r3, #1
   130f8:	sub	r5, ip, #16
   130fc:	add	r4, r3, r5, lsr #4
   13100:	mov	r3, #0
   13104:	cmp	r5, #48	; 0x30
   13108:	and	lr, r4, #3
   1310c:	bcc	13168 <mmk_memcpy@@Base+0xa4>
   13110:	sub	sl, r4, lr
   13114:	mov	r3, #0
   13118:	mov	r8, #48	; 0x30
   1311c:	add	r6, r1, r3
   13120:	add	r5, r0, r3
   13124:	subs	sl, sl, #4
   13128:	add	r3, r3, #64	; 0x40
   1312c:	mov	r9, r6
   13130:	mov	r7, r5
   13134:	add	r4, r6, #16
   13138:	vld1.8	{d16-d17}, [r9], r8
   1313c:	vst1.8	{d16-d17}, [r7], r8
   13140:	vld1.8	{d16-d17}, [r4]
   13144:	add	r4, r5, #16
   13148:	vst1.8	{d16-d17}, [r4]
   1314c:	add	r4, r6, #32
   13150:	vld1.8	{d16-d17}, [r4]
   13154:	add	r4, r5, #32
   13158:	vst1.8	{d16-d17}, [r4]
   1315c:	vld1.8	{d16-d17}, [r9]
   13160:	vst1.8	{d16-d17}, [r7]
   13164:	bne	1311c <mmk_memcpy@@Base+0x58>
   13168:	cmp	lr, #0
   1316c:	beq	1318c <mmk_memcpy@@Base+0xc8>
   13170:	add	r4, r0, r3
   13174:	add	r3, r1, r3
   13178:	rsb	r5, lr, #0
   1317c:	vld1.8	{d16-d17}, [r3]!
   13180:	adds	r5, r5, #1
   13184:	vst1.8	{d16-d17}, [r4]!
   13188:	bcc	1317c <mmk_memcpy@@Base+0xb8>
   1318c:	subs	r2, r2, ip
   13190:	beq	131fc <mmk_memcpy@@Base+0x138>
   13194:	add	r1, r1, ip
   13198:	add	r3, r0, ip
   1319c:	b	131a4 <mmk_memcpy@@Base+0xe0>
   131a0:	mov	r3, r0
   131a4:	ands	r5, r2, #3
   131a8:	sub	ip, r2, #1
   131ac:	beq	131c4 <mmk_memcpy@@Base+0x100>
   131b0:	ldrb	r4, [r1], #1
   131b4:	subs	r5, r5, #1
   131b8:	sub	r2, r2, #1
   131bc:	strb	r4, [r3], #1
   131c0:	bne	131b0 <mmk_memcpy@@Base+0xec>
   131c4:	cmp	ip, #3
   131c8:	bcc	131fc <mmk_memcpy@@Base+0x138>
   131cc:	ldrb	r7, [r1]
   131d0:	subs	r2, r2, #4
   131d4:	strb	r7, [r3]
   131d8:	ldrb	r7, [r1, #1]
   131dc:	strb	r7, [r3, #1]
   131e0:	ldrb	r7, [r1, #2]
   131e4:	strb	r7, [r3, #2]
   131e8:	ldrb	r7, [r1, #3]
   131ec:	add	r1, r1, #4
   131f0:	strb	r7, [r3, #3]
   131f4:	add	r3, r3, #4
   131f8:	bne	131cc <mmk_memcpy@@Base+0x108>
   131fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

00013200 <mmk_strneq@@Base>:
   13200:	push	{fp, lr}
   13204:	mov	fp, sp
   13208:	ldrb	ip, [r0]
   1320c:	cmp	ip, #0
   13210:	beq	13248 <mmk_strneq@@Base+0x48>
   13214:	add	lr, r0, #1
   13218:	cmp	r2, #0
   1321c:	ldrbne	r3, [r1]
   13220:	cmpne	r3, #0
   13224:	beq	13248 <mmk_strneq@@Base+0x48>
   13228:	uxtb	r0, ip
   1322c:	cmp	r0, r3
   13230:	bne	13268 <mmk_strneq@@Base+0x68>
   13234:	ldrb	ip, [lr], #1
   13238:	sub	r2, r2, #1
   1323c:	add	r1, r1, #1
   13240:	cmp	ip, #0
   13244:	bne	13218 <mmk_strneq@@Base+0x18>
   13248:	cmp	r2, #0
   1324c:	beq	13260 <mmk_strneq@@Base+0x60>
   13250:	ldrb	r0, [r1]
   13254:	clz	r0, r0
   13258:	lsr	r0, r0, #5
   1325c:	pop	{fp, pc}
   13260:	mov	r0, #1
   13264:	pop	{fp, pc}
   13268:	mov	r0, #0
   1326c:	pop	{fp, pc}

00013270 <mmk_strchr@@Base>:
   13270:	ldrb	r3, [r0]
   13274:	mov	r2, r0
   13278:	mov	r0, #0
   1327c:	cmp	r3, #0
   13280:	bxeq	lr
   13284:	uxtb	r3, r3
   13288:	cmp	r3, r1
   1328c:	beq	13298 <mmk_strchr@@Base+0x28>
   13290:	ldrb	r3, [r2, #1]!
   13294:	b	1327c <mmk_strchr@@Base+0xc>
   13298:	mov	r0, r2
   1329c:	bx	lr

000132a0 <mmk_strcpy@@Base>:
   132a0:	ldrb	r2, [r1]
   132a4:	cmp	r2, #0
   132a8:	beq	132c0 <mmk_strcpy@@Base+0x20>
   132ac:	add	r1, r1, #1
   132b0:	strb	r2, [r0], #1
   132b4:	ldrb	r2, [r1], #1
   132b8:	cmp	r2, #0
   132bc:	bne	132b0 <mmk_strcpy@@Base+0x10>
   132c0:	mov	r1, #0
   132c4:	strb	r1, [r0]
   132c8:	bx	lr

000132cc <mmk_strncpy@@Base>:
   132cc:	cmp	r2, #0
   132d0:	ldrbne	ip, [r1]
   132d4:	cmpne	ip, #0
   132d8:	bne	132e8 <mmk_strncpy@@Base+0x1c>
   132dc:	mov	r1, #0
   132e0:	strb	r1, [r0]
   132e4:	bx	lr
   132e8:	add	r1, r1, #1
   132ec:	sub	r3, r2, #1
   132f0:	sub	r2, r3, #1
   132f4:	strb	ip, [r0], #1
   132f8:	cmp	r2, r3
   132fc:	bcs	132dc <mmk_strncpy@@Base+0x10>
   13300:	ldrb	ip, [r1], #1
   13304:	mov	r3, r2
   13308:	cmp	ip, #0
   1330c:	bne	132f0 <mmk_strncpy@@Base+0x24>
   13310:	b	132dc <mmk_strncpy@@Base+0x10>

00013314 <mmk_strlen@@Base>:
   13314:	ldrb	r1, [r0]
   13318:	cmp	r1, #0
   1331c:	moveq	r0, #0
   13320:	bxeq	lr
   13324:	add	r1, r0, #1
   13328:	mov	r0, #0
   1332c:	ldrb	r2, [r1, r0]
   13330:	add	r0, r0, #1
   13334:	cmp	r2, #0
   13338:	bne	1332c <mmk_strlen@@Base+0x18>
   1333c:	bx	lr

00013340 <mmk_isspace@@Base>:
   13340:	sub	r2, r0, #9
   13344:	cmp	r2, #23
   13348:	bhi	1336c <mmk_isspace@@Base+0x2c>
   1334c:	movw	r3, #17
   13350:	mov	ip, #1
   13354:	mov	r1, #1
   13358:	movt	r3, #128	; 0x80
   1335c:	tst	r3, ip, lsl r2
   13360:	beq	1336c <mmk_isspace@@Base+0x2c>
   13364:	mov	r0, r1
   13368:	bx	lr
   1336c:	sub	r0, r0, #10
   13370:	clz	r0, r0
   13374:	lsr	r1, r0, #5
   13378:	mov	r0, r1
   1337c:	bx	lr

00013380 <mmk_malloc@@Base>:
   13380:	ldr	r1, [pc, #8]	; 13390 <mmk_malloc@@Base+0x10>
   13384:	ldr	r1, [pc, r1]
   13388:	ldr	r1, [r1]
   1338c:	bx	r1
   13390:	andeq	r0, r1, ip, lsl sp

00013394 <mmk_realloc@@Base>:
   13394:	ldr	r2, [pc, #8]	; 133a4 <mmk_realloc@@Base+0x10>
   13398:	ldr	r2, [pc, r2]
   1339c:	ldr	r2, [r2]
   133a0:	bx	r2
   133a4:	strdeq	r0, [r1], -r4

000133a8 <mmk_free@@Base>:
   133a8:	ldr	r1, [pc, #8]	; 133b8 <mmk_free@@Base+0x10>
   133ac:	ldr	r1, [pc, r1]
   133b0:	ldr	r1, [r1]
   133b4:	bx	r1
   133b8:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>

000133bc <mmk_init_vital_functions@@Base>:
   133bc:	push	{r4, sl, fp, lr}
   133c0:	add	fp, sp, #8
   133c4:	sub	sp, sp, #8
   133c8:	mov	r4, r0
   133cc:	mov	r0, #0
   133d0:	bl	11450 <malloc@plt>
   133d4:	mov	r1, #0
   133d8:	bl	11444 <realloc@plt>
   133dc:	bl	1142c <free@plt>
   133e0:	ldr	r1, [pc, #260]	; 134ec <mmk_init_vital_functions@@Base+0x130>
   133e4:	mov	r0, r4
   133e8:	add	r1, pc, r1
   133ec:	bl	129a8 <plt_get_real_fn@@Base>
   133f0:	ldr	r1, [pc, #248]	; 134f0 <mmk_init_vital_functions@@Base+0x134>
   133f4:	cmp	r0, #0
   133f8:	ldr	r1, [pc, r1]
   133fc:	str	r0, [r1]
   13400:	beq	13484 <mmk_init_vital_functions@@Base+0xc8>
   13404:	ldr	r1, [pc, #232]	; 134f4 <mmk_init_vital_functions@@Base+0x138>
   13408:	mov	r0, r4
   1340c:	add	r1, pc, r1
   13410:	bl	129a8 <plt_get_real_fn@@Base>
   13414:	ldr	r1, [pc, #220]	; 134f8 <mmk_init_vital_functions@@Base+0x13c>
   13418:	cmp	r0, #0
   1341c:	ldr	r1, [pc, r1]
   13420:	str	r0, [r1]
   13424:	beq	134b8 <mmk_init_vital_functions@@Base+0xfc>
   13428:	ldr	r1, [pc, #204]	; 134fc <mmk_init_vital_functions@@Base+0x140>
   1342c:	mov	r0, r4
   13430:	add	r1, pc, r1
   13434:	bl	129a8 <plt_get_real_fn@@Base>
   13438:	ldr	r1, [pc, #192]	; 13500 <mmk_init_vital_functions@@Base+0x144>
   1343c:	cmp	r0, #0
   13440:	ldr	r1, [pc, r1]
   13444:	str	r0, [r1]
   13448:	subne	sp, fp, #8
   1344c:	popne	{r4, sl, fp, pc}
   13450:	ldr	r0, [pc, #204]	; 13524 <mmk_init_vital_functions@@Base+0x168>
   13454:	mov	r3, #90	; 0x5a
   13458:	ldr	r0, [pc, r0]
   1345c:	ldr	r0, [r0]
   13460:	ldr	r1, [pc, #192]	; 13528 <mmk_init_vital_functions@@Base+0x16c>
   13464:	add	r1, pc, r1
   13468:	str	r1, [sp]
   1346c:	ldr	r1, [pc, #184]	; 1352c <mmk_init_vital_functions@@Base+0x170>
   13470:	ldr	r2, [pc, #184]	; 13530 <mmk_init_vital_functions@@Base+0x174>
   13474:	add	r1, pc, r1
   13478:	add	r2, pc, r2
   1347c:	bl	11498 <fprintf@plt>
   13480:	bl	114ec <abort@plt>
   13484:	ldr	r0, [pc, #120]	; 13504 <mmk_init_vital_functions@@Base+0x148>
   13488:	mov	r3, #88	; 0x58
   1348c:	ldr	r0, [pc, r0]
   13490:	ldr	r0, [r0]
   13494:	ldr	r1, [pc, #108]	; 13508 <mmk_init_vital_functions@@Base+0x14c>
   13498:	add	r1, pc, r1
   1349c:	str	r1, [sp]
   134a0:	ldr	r1, [pc, #100]	; 1350c <mmk_init_vital_functions@@Base+0x150>
   134a4:	ldr	r2, [pc, #100]	; 13510 <mmk_init_vital_functions@@Base+0x154>
   134a8:	add	r1, pc, r1
   134ac:	add	r2, pc, r2
   134b0:	bl	11498 <fprintf@plt>
   134b4:	bl	114ec <abort@plt>
   134b8:	ldr	r0, [pc, #84]	; 13514 <mmk_init_vital_functions@@Base+0x158>
   134bc:	mov	r3, #89	; 0x59
   134c0:	ldr	r0, [pc, r0]
   134c4:	ldr	r0, [r0]
   134c8:	ldr	r1, [pc, #72]	; 13518 <mmk_init_vital_functions@@Base+0x15c>
   134cc:	add	r1, pc, r1
   134d0:	str	r1, [sp]
   134d4:	ldr	r1, [pc, #64]	; 1351c <mmk_init_vital_functions@@Base+0x160>
   134d8:	ldr	r2, [pc, #64]	; 13520 <mmk_init_vital_functions@@Base+0x164>
   134dc:	add	r1, pc, r1
   134e0:	add	r2, pc, r2
   134e4:	bl	11498 <fprintf@plt>
   134e8:	bl	114ec <abort@plt>
   134ec:	andeq	r0, r0, fp, lsr #11
   134f0:	andeq	r0, r1, r8, lsr #25
   134f4:	andeq	r0, r0, r5, lsl r6
   134f8:	andeq	r0, r1, r0, ror ip
   134fc:	andeq	r0, r0, r1, lsr r6
   13500:	andeq	r0, r1, ip, asr ip
   13504:	strdeq	r0, [r1], -r4
   13508:	andeq	r0, r0, r3, asr r5
   1350c:	ldrdeq	r0, [r0], -r8
   13510:	andeq	r0, r0, lr, ror #9
   13514:	andeq	r0, r1, r0, asr #23
   13518:	andeq	r0, r0, sp, asr r5
   1351c:	andeq	r0, r0, r4, lsr #3
   13520:			; <UNDEFINED> instruction: 0x000004ba
   13524:	andeq	r0, r1, r8, lsr #24
   13528:	andeq	r0, r0, r2, lsl #12
   1352c:	andeq	r0, r0, ip, lsl #4
   13530:	andeq	r0, r0, r2, lsr #10

00013534 <mmk_when_init@@Base>:
   13534:	push	{r4, sl, fp, lr}
   13538:	add	fp, sp, #8
   1353c:	mov	r4, r0
   13540:	ldr	r0, [pc, #12]	; 13554 <mmk_when_init@@Base+0x20>
   13544:	add	r0, pc, r0
   13548:	bl	114d4 <__tls_get_addr@plt>
   1354c:	str	r4, [r0]
   13550:	pop	{r4, sl, fp, pc}
   13554:	andeq	r0, r1, r0, lsr fp

00013558 <mmk_when_get_result@@Base>:
   13558:	push	{fp, lr}
   1355c:	mov	fp, sp
   13560:	ldr	r0, [pc, #12]	; 13574 <mmk_when_get_result@@Base+0x1c>
   13564:	add	r0, pc, r0
   13568:	bl	114d4 <__tls_get_addr@plt>
   1356c:	ldr	r0, [r0]
   13570:	pop	{fp, pc}
   13574:	andeq	r0, r1, r0, lsl fp

00013578 <mmk_when_impl@@Base>:
   13578:	push	{r4, r5, fp, lr}
   1357c:	add	fp, sp, #8
   13580:	mov	r4, r1
   13584:	mov	r5, r0
   13588:	bl	120b8 <mmk_matcher_ctx@@Base>
   1358c:	str	r0, [r4]
   13590:	ldr	r0, [r5]
   13594:	str	r0, [r4, #4]
   13598:	str	r4, [r5]
   1359c:	pop	{r4, r5, fp, pc}

000135a0 <mmk_trampoline@@Base>:
   135a0:	sub	ip, pc, #8
   135a4:	push	{r0, r1, r2, r3}
   135a8:	push	{ip, lr}
   135ac:	ldr	r0, [ip, #-8]
   135b0:	ldr	ip, [r0, #4]
   135b4:	blx	ip
   135b8:	pop	{ip, lr}
   135bc:	push	{ip, lr}
   135c0:	ldr	ip, [ip, #-8]
   135c4:	ldr	ip, [ip]
   135c8:	blx	ip
   135cc:	cmp	r0, #0
   135d0:	bne	135e0 <mmk_trampoline@@Base+0x40>
   135d4:	pop	{ip, lr}
   135d8:	pop	{r0, r1, r2, r3}
   135dc:	ldr	pc, [ip, #-4]
   135e0:	pop	{ip, lr}
   135e4:	pop	{r0, r1, r2, r3}
   135e8:	push	{ip, lr}
   135ec:	ldr	ip, [ip, #-8]
   135f0:	ldr	ip, [ip, #8]
   135f4:	blx	ip
   135f8:	pop	{ip, pc}

000135fc <mmk_trampoline_end@@Base>:
   135fc:	nop	{0}

00013600 <__libc_csu_init@@Base>:
   13600:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13604:	mov	r7, r0
   13608:	ldr	r6, [pc, #72]	; 13658 <__libc_csu_init@@Base+0x58>
   1360c:	ldr	r5, [pc, #72]	; 1365c <__libc_csu_init@@Base+0x5c>
   13610:	add	r6, pc, r6
   13614:	add	r5, pc, r5
   13618:	sub	r6, r6, r5
   1361c:	mov	r8, r1
   13620:	mov	r9, r2
   13624:	bl	113e8 <strstr@plt-0x20>
   13628:	asrs	r6, r6, #2
   1362c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   13630:	mov	r4, #0
   13634:	add	r4, r4, #1
   13638:	ldr	r3, [r5], #4
   1363c:	mov	r2, r9
   13640:	mov	r1, r8
   13644:	mov	r0, r7
   13648:	blx	r3
   1364c:	cmp	r6, r4
   13650:	bne	13634 <__libc_csu_init@@Base+0x34>
   13654:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13658:	ldrdeq	r0, [r1], -ip
   1365c:	ldrdeq	r0, [r1], -r4

00013660 <__libc_csu_fini@@Base>:
   13660:	bx	lr

Disassembly of section .fini:

00013664 <.fini>:
   13664:	push	{r3, lr}
   13668:	pop	{r3, pc}
