# //  Questa Sim
# //  Version 10.1d linux Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do run_LIF_rtl.do 
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# ** Error: ../../TB/threshold_reset_unit_tb.vhd(67): (vcom-1272) Length of expected is 8; length of actual is 7.
# ** Error: ../../TB/threshold_reset_unit_tb.vhd(82): VHDL Compiler exiting
# ** Error: /home/apps/mentor/Questasim/10.1d/questasim/linux/vcom failed.
# Error in macro ./run_LIF_rtl.do line 10
# /home/apps/mentor/Questasim/10.1d/questasim/linux/vcom failed.
#     while executing
# "vcom -2008 -work work ../../TB/threshold_reset_unit_tb.vhd"
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# ** Error: ../../TB/threshold_reset_unit_tb.vhd(80): near "wait": expecting ';'
# ** Error: ../../TB/threshold_reset_unit_tb.vhd(86): VHDL Compiler exiting
# ** Error: /home/apps/mentor/Questasim/10.1d/questasim/linux/vcom failed.
# Error in macro ./run_LIF_rtl.do line 10
# /home/apps/mentor/Questasim/10.1d/questasim/linux/vcom failed.
#     while executing
# "vcom -2008 -work work ../../TB/threshold_reset_unit_tb.vhd"
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_synapse_unit
# -- Compiling architecture tb of tb_synapse_unit
# -- Compiling configuration cfg_tb_synapse_unit
# -- Loading entity tb_synapse_unit
# -- Loading architecture tb of tb_synapse_unit
# -- Loading entity synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity threshold_reset_unit
# -- Compiling architecture threshold_reset_unit_arc of threshold_reset_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package conf
# -- Compiling entity tb_threshold_reset_unit
# -- Compiling architecture tb of tb_threshold_reset_unit
# -- Compiling configuration cfg_tb_threshold_reset_unit
# -- Loading entity tb_threshold_reset_unit
# -- Loading architecture tb of tb_threshold_reset_unit
# -- Loading entity threshold_reset_unit
# vsim -t 1ps -novopt work.tb_threshold_reset_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_threshold_reset_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading work.conf(body)
# Loading work.tb_threshold_reset_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.threshold_reset_unit(threshold_reset_unit_arc)
# Loading work.threshold_reset_unit(threshold_reset_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_threshold_reset_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity tb_integrator_unit
# -- Compiling architecture tb of tb_integrator_unit
# -- Compiling configuration cfg_tb_integrator_unit
# -- Loading entity tb_integrator_unit
# -- Loading architecture tb of tb_integrator_unit
# -- Loading entity integrator_unit
# vsim -t 1ps -novopt work.tb_integrator_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_integrator_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading ieee.numeric_std(body)
# Loading work.conf(body)
# Loading work.tb_integrator_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.integrator_unit(integrator_unit_arc)
# Loading work.integrator_unit(integrator_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_integrator_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_integrator_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_integrator_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_integrator_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_integrator_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_integrator_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity tb_integrator_unit
# -- Compiling architecture tb of tb_integrator_unit
# -- Compiling configuration cfg_tb_integrator_unit
# -- Loading entity tb_integrator_unit
# -- Loading architecture tb of tb_integrator_unit
# -- Loading entity integrator_unit
# vsim -t 1ps -novopt work.tb_integrator_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_integrator_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading ieee.numeric_std(body)
# Loading work.conf(body)
# Loading work.tb_integrator_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.integrator_unit(integrator_unit_arc)
# Loading work.integrator_unit(integrator_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_integrator_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_integrator_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_integrator_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_integrator_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_integrator_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_integrator_unit/dut
do run_LIF_rtl.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package conf
# -- Compiling package body conf
# -- Loading package conf
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity synapse_unit
# -- Compiling architecture synapse_unit_arch of synapse_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_unit
# -- Compiling architecture leak_unit_arc of leak_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity leak_reversal_unit
# -- Compiling architecture leak_reversal_arc of leak_reversal_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity integrator_unit
# -- Compiling architecture integrator_unit_arc of integrator_unit
# QuestaSim vcom 10.1d Compiler 2012.11 Nov  1 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package conf
# -- Compiling entity tb_integrator_unit
# -- Compiling architecture tb of tb_integrator_unit
# -- Compiling configuration cfg_tb_integrator_unit
# -- Loading entity tb_integrator_unit
# -- Loading architecture tb of tb_integrator_unit
# -- Loading entity integrator_unit
# vsim -t 1ps -novopt work.tb_integrator_unit 
# Loading std.standard
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.tb_integrator_unit(tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.conf(body)
# Loading ieee.numeric_std(body)
# Loading work.conf(body)
# Loading work.tb_integrator_unit(tb)
# Refreshing /home/userdata/ncs/nguyenduyanh/Workspace/LIF_CORE_VHDL/SIM/script/work.integrator_unit(integrator_unit_arc)
# Loading work.integrator_unit(integrator_unit_arc)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_integrator_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_integrator_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_integrator_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_integrator_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_integrator_unit/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_integrator_unit/dut
