INFO: [VRFC 10-2263] Analyzing Verilog file "E:/semester 7/Digital system design/LAb_2/LAb_2.srcs/sources_1/new/Full_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/semester 7/Digital system design/LAb_2/LAb_2.srcs/sim_1/new/Full_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/semester 7/Digital system design/LAb_2/LAb_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
