Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu May 11 17:06:51 2023
| Host         : ZEPHYRUS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MAIN_control_sets_placed.rpt
| Design       : MAIN
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |           28427 |         6982 |
| Yes          | No                    | No                     |              26 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------+-----------------------+------------------+----------------+--------------+
|      Clock Signal      |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-----------------------+-----------------------+------------------+----------------+--------------+
|  VGA_CLK_BUFG          |                       |                       |                1 |              1 |         1.00 |
|  VGA_CLK_BUFG          |                       | C2/HSYNC0             |                1 |              1 |         1.00 |
|  VGA_CLK_BUFG          |                       | C2/VSYNC0             |                1 |              1 |         1.00 |
|  CLOCK_24_IBUF_BUFG[0] |                       |                       |                1 |              2 |         2.00 |
|  VGA_CLK_BUFG          | C2/HPOS[10]_i_1_n_0   |                       |                2 |              5 |         2.50 |
|  VGA_CLK_BUFG          | C2/HPOS[10]_i_1_n_0   | C2/VPOS               |                2 |              5 |         2.50 |
|  VGA_CLK_BUFG          | C2/index_y[9]_i_2_n_0 | C2/VPOS               |                2 |              9 |         4.50 |
|  clk_gen_BUFG          | C2/SQ_Y[9]_i_1_n_0    |                       |                3 |             10 |         3.33 |
|  VGA_CLK_BUFG          |                       | C2/HPOS[10]_i_1_n_0   |                5 |             11 |         2.20 |
|  clk_gen_BUFG          | C2/SQ_X               |                       |                3 |             11 |         3.67 |
|  VGA_CLK_BUFG          |                       | C2/R0                 |                5 |             12 |         2.40 |
|  VGA_CLK_BUFG          |                       | C2/index_x[9]_i_1_n_0 |                5 |             13 |         2.60 |
|  CLOCK_24_IBUF_BUFG[0] |                       | y1/clear              |                8 |             32 |         4.00 |
|  clk_gen_BUFG          |                       | C2/maze[600]_1_BUFG   |             6957 |          28357 |         4.08 |
+------------------------+-----------------------+-----------------------+------------------+----------------+--------------+


