From: https://wiki.analog.com/resources/fpga/xilinx/fmc/ad7960
Using the Echoed clock mode 
Only grabbed the HDL from the full KC705 project