module top(
	input clk,
	input rst_n,
	input  wire rx_uart,
	output wire seg_sel,
	output wire seg_ment
	);
wire [9:0] bcd_out;
wire [7:0] uart_data;
uart_rx uart_rx_inst(
	.clk(clk),
	.rst_n(rst_n),
	.rx_uart(rx_uart),
	.uart_data(uart_data)
	);
bcd bcd_inst(
	.uart_data(uart_data),
	.bcd_out(bcd_out)
	);
smg smg_inst(
	.clk(clk),
	.rst_n(rst_n),
	.bcd_out(bcd_out),
	.seg_sel(seg_sel),
	.seg_ment(seg_ment)
	);
endmodule