# FPGA Topwrap

Copyright (c) 2021 [Antmicro](https://antmicro.com)

This is a Python package for generating HDL wrappers and top modules for your HDL source, resulting in a fully synthesizable design.

## Install

Get python3 and pip with your package manager.

### Install package requirements:

```
pip3 install -r requirements.txt
```

### Build and install the Topwrap package:

```
python3 setup.py build
python3 setup.py install
```
