{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718825215116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718825215116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 16:26:54 2024 " "Processing started: Wed Jun 19 16:26:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718825215116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718825215116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off genius -c genius " "Command: quartus_map --read_settings_files=on --write_settings_files=off genius -c genius" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718825215116 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1718825215615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alice/onedrive/documentos/github/hdlgenius/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alice/onedrive/documentos/github/hdlgenius/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825215678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825215678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alice/onedrive/documentos/github/hdlgenius/src/reg_user.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alice/onedrive/documentos/github/hdlgenius/src/reg_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_User " "Found entity 1: REG_User" {  } { { "../src/REG_User.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/REG_User.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825215678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825215678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alice/onedrive/documentos/github/hdlgenius/src/reg_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alice/onedrive/documentos/github/hdlgenius/src/reg_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FPGA " "Found entity 1: REG_FPGA" {  } { { "../src/REG_FPGA.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/REG_FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825215694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825215694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alice/onedrive/documentos/github/hdlgenius/src/reg_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alice/onedrive/documentos/github/hdlgenius/src/reg_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_setup " "Found entity 1: REG_setup" {  } { { "../src/REG_setup.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/REG_setup.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825215694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825215694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alice/onedrive/documentos/github/hdlgenius/src/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alice/onedrive/documentos/github/hdlgenius/src/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../src/datapath.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825215709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825215709 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controle.v(22) " "Verilog HDL information at controle.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "../src/controle.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/controle.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1718825215709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alice/onedrive/documentos/github/hdlgenius/src/controle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alice/onedrive/documentos/github/hdlgenius/src/controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "../src/controle.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825215709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825215709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alice/onedrive/documentos/github/hdlgenius/src/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alice/onedrive/documentos/github/hdlgenius/src/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "../src/mux2x1.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825215725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825215725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alice/onedrive/documentos/github/hdlgenius/src/counter_time.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alice/onedrive/documentos/github/hdlgenius/src/counter_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_time " "Found entity 1: Counter_time" {  } { { "../src/Counter_time.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/Counter_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825215725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825215725 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_clock.v(18) " "Verilog HDL information at FSM_clock.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/FSM_clock.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1718825215740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alice/onedrive/documentos/github/hdlgenius/src/fsm_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alice/onedrive/documentos/github/hdlgenius/src/fsm_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_clock " "Found entity 1: FSM_clock" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/FSM_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825215740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825215740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alice/onedrive/documentos/github/hdlgenius/src/dec7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alice/onedrive/documentos/github/hdlgenius/src/dec7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "../src/dec7seg.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/dec7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825215740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825215740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_sel top.v(40) " "Verilog HDL Implicit Net warning at top.v(40): created implicit net for \"w_sel\"" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825215756 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_mux2x1_hex3 datapath.v(64) " "Verilog HDL Implicit Net warning at datapath.v(64): created implicit net for \"w_mux2x1_hex3\"" {  } { { "../src/datapath.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825215756 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_hex1_dec datapath.v(78) " "Verilog HDL Implicit Net warning at datapath.v(78): created implicit net for \"w_hex1_dec\"" {  } { { "../src/datapath.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825215756 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_hex0_dec_2 datapath.v(90) " "Verilog HDL Implicit Net warning at datapath.v(90): created implicit net for \"w_hex0_dec_2\"" {  } { { "../src/datapath.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825215756 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_hex0_dec datapath.v(91) " "Verilog HDL Implicit Net warning at datapath.v(91): created implicit net for \"w_hex0_dec\"" {  } { { "../src/datapath.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825215756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718825215866 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..0\] top.v(23) " "Output port \"LEDR\[5..0\]\" at top.v(23) has no driver" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718825215886 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:u00 " "Elaborating entity \"datapath\" for hierarchy \"datapath:u00\"" {  } { { "../src/top.v" "u00" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718825215960 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex2 datapath.v(37) " "Output port \"hex2\" at datapath.v(37) has no driver" {  } { { "../src/datapath.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718825215960 "|top|datapath:u00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex4 datapath.v(37) " "Output port \"hex4\" at datapath.v(37) has no driver" {  } { { "../src/datapath.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718825215960 "|top|datapath:u00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds datapath.v(36) " "Output port \"leds\" at datapath.v(36) has no driver" {  } { { "../src/datapath.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718825215960 "|top|datapath:u00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "end_FPGA datapath.v(38) " "Output port \"end_FPGA\" at datapath.v(38) has no driver" {  } { { "../src/datapath.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718825215960 "|top|datapath:u00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "end_User datapath.v(38) " "Output port \"end_User\" at datapath.v(38) has no driver" {  } { { "../src/datapath.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718825215960 "|top|datapath:u00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "end_time datapath.v(38) " "Output port \"end_time\" at datapath.v(38) has no driver" {  } { { "../src/datapath.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718825215960 "|top|datapath:u00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "win datapath.v(38) " "Output port \"win\" at datapath.v(38) has no driver" {  } { { "../src/datapath.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718825215960 "|top|datapath:u00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "match datapath.v(38) " "Output port \"match\" at datapath.v(38) has no driver" {  } { { "../src/datapath.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718825215960 "|top|datapath:u00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 datapath:u00\|mux2x1:U01 " "Elaborating entity \"mux2x1\" for hierarchy \"datapath:u00\|mux2x1:U01\"" {  } { { "../src/datapath.v" "U01" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718825215991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg datapath:u00\|dec7seg:hex1_D1 " "Elaborating entity \"dec7seg\" for hierarchy \"datapath:u00\|dec7seg:hex1_D1\"" {  } { { "../src/datapath.v" "hex1_D1" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718825216038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_time datapath:u00\|Counter_time:U02 " "Elaborating entity \"Counter_time\" for hierarchy \"datapath:u00\|Counter_time:U02\"" {  } { { "../src/datapath.v" "U02" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718825216070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:U01 " "Elaborating entity \"controle\" for hierarchy \"controle:U01\"" {  } { { "../src/top.v" "U01" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718825216101 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:u00\|w_win " "Net \"datapath:u00\|w_win\" is missing source, defaulting to GND" {  } { { "../src/datapath.v" "w_win" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/datapath.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718825216180 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718825216180 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1718825217181 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718825217197 "|top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1718825217197 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1718825217228 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/prj/output_files/genius.map.smsg " "Generated suppressed messages file C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/prj/output_files/genius.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1718825217337 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1718825218181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825218181 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825218563 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825218563 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825218563 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825218563 "|top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825218563 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825218563 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825218563 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825218563 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825218563 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825218563 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825218563 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825218563 "|top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825218563 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825218563 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "../src/top.v" "" { Text "C:/Users/alice/OneDrive/Documentos/GitHub/HDLGenius/src/top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825218563 "|top|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1718825218563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1718825218563 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1718825218563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1718825218563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718825218690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 16:26:58 2024 " "Processing ended: Wed Jun 19 16:26:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718825218690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718825218690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718825218690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718825218690 ""}
