

================================================================
== Vitis HLS Report for 'Pooling2dMax_float_1_0_1036831949u_1'
================================================================
* Date:           Tue Jul  2 15:30:34 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_lenet5
* Solution:       zed (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1193|     1193|  11.930 us|  11.930 us|  1193|  1193|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3  |     1191|     1191|        17|          1|          1|  1176|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.75>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 20 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 21 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 22 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%g = alloca i32 1"   --->   Operation 23 'alloca' 'g' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ch = alloca i32 1"   --->   Operation 25 'alloca' 'ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten75 = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln96 = store i11 0, i11 %indvar_flatten75" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 27 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln96 = store i3 0, i3 %ch" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 28 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln96 = store i8 0, i8 %indvar_flatten" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 29 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln96 = store i4 0, i4 %g" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 30 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln96 = store i5 0, i5 %r" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 31 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln96 = store i4 0, i4 %k" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 32 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln96 = store i5 0, i5 %c" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 33 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln96 = br void" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 34 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ch_1 = load i3 %ch" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 35 'load' 'ch_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten75_load = load i11 %indvar_flatten75" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 36 'load' 'indvar_flatten75_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.88ns)   --->   "%icmp_ln96 = icmp_eq  i11 %indvar_flatten75_load, i11 1176" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 37 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.63ns)   --->   "%add_ln96_1 = add i11 %indvar_flatten75_load, i11 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 38 'add' 'add_ln96_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %._crit_edge15, void %._crit_edge20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 39 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.65ns)   --->   "%add_ln96 = add i3 %ch_1, i3 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 41 'add' 'add_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.55ns)   --->   "%icmp_ln97 = icmp_eq  i8 %indvar_flatten_load, i8 196" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 42 'icmp' 'icmp_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.98ns)   --->   "%select_ln97_3 = select i1 %icmp_ln97, i3 %add_ln96, i3 %ch_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 43 'select' 'select_ln97_3' <Predicate = (!icmp_ln96)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i3 %select_ln97_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 44 'zext' 'zext_ln97_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 45 [3/3] (1.05ns) (grouped into DSP with root node empty_89)   --->   "%mul_ln97 = mul i12 %zext_ln97_1, i12 784" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 45 'mul' 'mul_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (1.91ns)   --->   "%add_ln97_2 = add i8 %indvar_flatten_load, i8 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 46 'add' 'add_ln97_2' <Predicate = (!icmp_ln96)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.24ns)   --->   "%select_ln97_14 = select i1 %icmp_ln97, i8 1, i8 %add_ln97_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 47 'select' 'select_ln97_14' <Predicate = (!icmp_ln96)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln96 = store i11 %add_ln96_1, i11 %indvar_flatten75" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 48 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln97 = store i3 %select_ln97_3, i3 %ch" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 49 'store' 'store_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln97 = store i8 %select_ln97_14, i8 %indvar_flatten" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 50 'store' 'store_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 51 'load' 'k_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 52 [2/3] (1.05ns) (grouped into DSP with root node empty_89)   --->   "%mul_ln97 = mul i12 %zext_ln97_1, i12 784" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 52 'mul' 'mul_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (1.30ns)   --->   "%icmp_ln98 = icmp_eq  i4 %k_load, i4 14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 53 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln96)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.53>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 54 'load' 'c_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node empty_89)   --->   "%mul_ln97 = mul i12 %zext_ln97_1, i12 784" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 55 'mul' 'mul_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln97)   --->   "%xor_ln97 = xor i1 %icmp_ln97, i1 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 56 'xor' 'xor_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln97 = and i1 %icmp_ln98, i1 %xor_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 57 'and' 'and_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.97ns)   --->   "%or_ln97 = or i1 %and_ln97, i1 %icmp_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 58 'or' 'or_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.02ns)   --->   "%select_ln97_7 = select i1 %or_ln97, i4 0, i4 %k_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 59 'select' 'select_ln97_7' <Predicate = (!icmp_ln96)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.21ns)   --->   "%select_ln97_8 = select i1 %or_ln97, i5 0, i5 %c_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 60 'select' 'select_ln97_8' <Predicate = (!icmp_ln96)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%c_cast = zext i5 %select_ln97_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 61 'zext' 'c_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_89 = add i12 %c_cast, i12 %mul_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 62 'add' 'empty_89' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (1.73ns)   --->   "%add_ln98 = add i4 %select_ln97_7, i4 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 63 'add' 'add_ln98' <Predicate = (!icmp_ln96)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.78ns)   --->   "%add_ln98_1 = add i5 %select_ln97_8, i5 2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 64 'add' 'add_ln98_1' <Predicate = (!icmp_ln96)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln98 = store i4 %add_ln98, i4 %k" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 65 'store' 'store_ln98' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_3 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln98 = store i5 %add_ln98_1, i5 %c" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 66 'store' 'store_ln98' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%r_1 = load i5 %r"   --->   Operation 67 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%g_1 = load i4 %g" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 68 'load' 'g_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.02ns)   --->   "%select_ln97 = select i1 %icmp_ln97, i4 0, i4 %g_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 69 'select' 'select_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.21ns)   --->   "%select_ln97_1 = select i1 %icmp_ln97, i5 0, i5 %r_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 70 'select' 'select_ln97_1' <Predicate = (!icmp_ln96)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln97 = add i4 %select_ln97, i4 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 71 'add' 'add_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.78ns)   --->   "%add_ln97_1 = add i5 %select_ln97_1, i5 2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 72 'add' 'add_ln97_1' <Predicate = (!icmp_ln96)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.02ns)   --->   "%select_ln97_12 = select i1 %and_ln97, i4 %add_ln97, i4 %select_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 73 'select' 'select_ln97_12' <Predicate = (!icmp_ln96)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.21ns)   --->   "%select_ln97_13 = select i1 %and_ln97, i5 %add_ln97_1, i5 %select_ln97_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 74 'select' 'select_ln97_13' <Predicate = (!icmp_ln96)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_89 = add i12 %c_cast, i12 %mul_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 75 'add' 'empty_89' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln97 = store i4 %select_ln97_12, i4 %g" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 76 'store' 'store_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_4 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln97 = store i5 %select_ln97_13, i5 %r" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 77 'store' 'store_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.06>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %ch_1, i4 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 78 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 79 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %ch_1, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 80 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i4 %p_shl4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 81 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.87ns)   --->   "%empty = sub i8 %p_shl_cast, i8 %p_shl4_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 82 'sub' 'empty' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i4 %g_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 83 'zext' 'zext_ln97' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.91ns)   --->   "%empty_81 = add i8 %zext_ln97, i8 %empty" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 84 'add' 'empty_81' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_82 = trunc i8 %empty_81" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 85 'trunc' 'empty_82' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_82, i4 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 86 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %empty_81, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 87 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl6_cast = sext i9 %p_shl6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 88 'sext' 'p_shl6_cast' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.63ns)   --->   "%sub_ln100 = sub i11 %p_shl5, i11 %p_shl6_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100]   --->   Operation 89 'sub' 'sub_ln100' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %r_1, i5 0"   --->   Operation 90 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl7_0_cast = zext i10 %p_shl7"   --->   Operation 91 'zext' 'p_shl7_0_cast' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %r_1, i2 0"   --->   Operation 92 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl8_0_cast = zext i7 %p_shl8"   --->   Operation 93 'zext' 'p_shl8_0_cast' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.73ns)   --->   "%empty_83 = sub i11 %p_shl7_0_cast, i11 %p_shl8_0_cast"   --->   Operation 94 'sub' 'empty_83' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%empty_84 = or i5 %r_1, i5 1"   --->   Operation 95 'or' 'empty_84' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl7_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_84, i5 0"   --->   Operation 96 'bitconcatenate' 'p_shl7_1' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl7_1_cast = zext i10 %p_shl7_1"   --->   Operation 97 'zext' 'p_shl7_1_cast' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl8_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_84, i2 0"   --->   Operation 98 'bitconcatenate' 'p_shl8_1' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl8_1_cast = zext i7 %p_shl8_1"   --->   Operation 99 'zext' 'p_shl8_1_cast' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.73ns)   --->   "%empty_85 = sub i11 %p_shl7_1_cast, i11 %p_shl8_1_cast"   --->   Operation 100 'sub' 'empty_85' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %add_ln96, i4 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 102 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i7 %p_shl_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 103 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %add_ln96, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 104 'bitconcatenate' 'p_shl4_mid1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl4_cast_mid1 = zext i4 %p_shl4_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 105 'zext' 'p_shl4_cast_mid1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.87ns)   --->   "%p_mid121 = sub i8 %p_shl_cast_mid1, i8 %p_shl4_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 106 'sub' 'p_mid121' <Predicate = (!icmp_ln96)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln97_2 = select i1 %icmp_ln97, i8 %p_mid121, i8 %empty" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 107 'select' 'select_ln97_2' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%empty_87 = trunc i8 %p_mid121" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 108 'trunc' 'empty_87' <Predicate = (!icmp_ln96 & icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl5_mid = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_87, i4 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 109 'bitconcatenate' 'p_shl5_mid' <Predicate = (!icmp_ln96 & icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl6_mid = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_mid121, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 110 'bitconcatenate' 'p_shl6_mid' <Predicate = (!icmp_ln96 & icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl6_cast_mid139 = sext i9 %p_shl6_mid" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 111 'sext' 'p_shl6_cast_mid139' <Predicate = (!icmp_ln96 & icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.63ns)   --->   "%sub_ln100_1 = sub i11 %p_shl5_mid, i11 %p_shl6_cast_mid139" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100]   --->   Operation 112 'sub' 'sub_ln100_1' <Predicate = (!icmp_ln96 & icmp_ln97 & !and_ln97)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%select_ln97_4 = select i1 %icmp_ln97, i11 %sub_ln100_1, i11 %sub_ln100" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 113 'select' 'select_ln97_4' <Predicate = (!icmp_ln96 & !and_ln97)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%select_ln97_5 = select i1 %icmp_ln97, i11 0, i11 %empty_83" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 114 'select' 'select_ln97_5' <Predicate = (!icmp_ln96 & !and_ln97)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln106_1)   --->   "%select_ln97_6 = select i1 %icmp_ln97, i11 28, i11 %empty_85" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 115 'select' 'select_ln97_6' <Predicate = (!icmp_ln96 & !and_ln97)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%zext_ln97_2 = zext i4 %add_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 116 'zext' 'zext_ln97_2' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_mid1 = add i8 %zext_ln97_2, i8 %select_ln97_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 117 'add' 'p_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%empty_88 = trunc i8 %p_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 118 'trunc' 'empty_88' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl5_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_88, i4 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 119 'bitconcatenate' 'p_shl5_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl6_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_mid1, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 120 'bitconcatenate' 'p_shl6_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl6_cast_mid1 = sext i9 %p_shl6_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 121 'sext' 'p_shl6_cast_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (1.63ns)   --->   "%sub_ln100_2 = sub i11 %p_shl5_mid1, i11 %p_shl6_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100]   --->   Operation 122 'sub' 'sub_ln100_2' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%select_ln97_9 = select i1 %and_ln97, i11 %sub_ln100_2, i11 %select_ln97_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 123 'select' 'select_ln97_9' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl7_0_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln97_1, i5 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 124 'bitconcatenate' 'p_shl7_0_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl7_0_cast_mid1 = zext i10 %p_shl7_0_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 125 'zext' 'p_shl7_0_cast_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl8_0_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln97_1, i2 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 126 'bitconcatenate' 'p_shl8_0_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%p_shl8_0_cast_mid1 = zext i7 %p_shl8_0_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 127 'zext' 'p_shl8_0_cast_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (1.73ns)   --->   "%p_mid15 = sub i11 %p_shl7_0_cast_mid1, i11 %p_shl8_0_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 128 'sub' 'p_mid15' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%select_ln97_10 = select i1 %and_ln97, i11 %p_mid15, i11 %select_ln97_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 129 'select' 'select_ln97_10' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%select_ln97_10_cast = sext i11 %select_ln97_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 130 'sext' 'select_ln97_10_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%p_mid17 = or i5 %add_ln97_1, i5 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 131 'or' 'p_mid17' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%p_shl7_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_mid17, i5 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 132 'bitconcatenate' 'p_shl7_1_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%p_shl7_1_cast_mid1 = zext i10 %p_shl7_1_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 133 'zext' 'p_shl7_1_cast_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%p_shl8_1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_mid17, i2 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 134 'bitconcatenate' 'p_shl8_1_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%p_shl8_1_cast_mid1 = zext i7 %p_shl8_1_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 135 'zext' 'p_shl8_1_cast_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.73ns)   --->   "%p_mid19 = sub i11 %p_shl7_1_cast_mid1, i11 %p_shl8_1_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 136 'sub' 'p_mid19' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln106_1)   --->   "%select_ln97_11 = select i1 %and_ln97, i11 %p_mid19, i11 %select_ln97_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 137 'select' 'select_ln97_11' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln106_1)   --->   "%select_ln97_11_cast = sext i11 %select_ln97_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 138 'sext' 'select_ln97_11_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i12 %empty_89" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 139 'zext' 'zext_ln106' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln106 = add i13 %zext_ln106, i13 %select_ln97_10_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 140 'add' 'add_ln106' <Predicate = (!icmp_ln96)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i13 %add_ln106" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 141 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%in_data_addr = getelementptr i32 %in_data, i32 0, i32 %zext_ln106_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 142 'getelementptr' 'in_data_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 143 [2/2] (3.25ns)   --->   "%in_data_load = load i13 %in_data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 143 'load' 'in_data_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln106 = or i13 %add_ln106, i13 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 144 'or' 'or_ln106' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i13 %or_ln106" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 145 'zext' 'zext_ln106_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%in_data_addr_1 = getelementptr i32 %in_data, i32 0, i32 %zext_ln106_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 146 'getelementptr' 'in_data_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 147 [2/2] (3.25ns)   --->   "%in_data_load_1 = load i13 %in_data_addr_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 147 'load' 'in_data_load_1' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_5 : Operation 148 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln106_1 = add i13 %zext_ln106, i13 %select_ln97_11_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 148 'add' 'add_ln106_1' <Predicate = (!icmp_ln96)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln106_3 = zext i13 %add_ln106_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 149 'zext' 'zext_ln106_3' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%in_data_addr_2 = getelementptr i32 %in_data, i32 0, i32 %zext_ln106_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 150 'getelementptr' 'in_data_addr_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 151 [2/2] (3.25ns)   --->   "%in_data_load_2 = load i13 %in_data_addr_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 151 'load' 'in_data_load_2' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln106_1 = or i13 %add_ln106_1, i13 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 152 'or' 'or_ln106_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln106_4 = zext i13 %or_ln106_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 153 'zext' 'zext_ln106_4' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%in_data_addr_3 = getelementptr i32 %in_data, i32 0, i32 %zext_ln106_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 154 'getelementptr' 'in_data_addr_3' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 155 [2/2] (3.25ns)   --->   "%in_data_load_3 = load i13 %in_data_addr_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 155 'load' 'in_data_load_3' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%zext_ln113 = zext i4 %select_ln97_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 156 'zext' 'zext_ln113' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln113 = add i11 %zext_ln113, i11 %select_ln97_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 157 'add' 'add_ln113' <Predicate = (!icmp_ln96)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 158 [1/2] (3.25ns)   --->   "%in_data_load = load i13 %in_data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 158 'load' 'in_data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_6 : Operation 159 [1/2] (3.25ns)   --->   "%in_data_load_1 = load i13 %in_data_addr_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 159 'load' 'in_data_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_6 : Operation 160 [1/2] (3.25ns)   --->   "%in_data_load_2 = load i13 %in_data_addr_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 160 'load' 'in_data_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_6 : Operation 161 [1/2] (3.25ns)   --->   "%in_data_load_3 = load i13 %in_data_addr_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 161 'load' 'in_data_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>

State 7 <SV = 6> <Delay = 5.43>
ST_7 : Operation 162 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_ogt  i32 %in_data_load, i32 -255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 162 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.40>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i32 %in_data_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 163 'bitcast' 'bitcast_ln107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 164 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i32 %bitcast_ln107" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 165 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (1.55ns)   --->   "%icmp_ln107 = icmp_ne  i8 %tmp, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 166 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (2.44ns)   --->   "%icmp_ln107_1 = icmp_eq  i23 %trunc_ln107, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 167 'icmp' 'icmp_ln107_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln107)   --->   "%or_ln107 = or i1 %icmp_ln107_1, i1 %icmp_ln107" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 168 'or' 'or_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_ogt  i32 %in_data_load, i32 -255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 169 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln107)   --->   "%and_ln107 = and i1 %or_ln107, i1 %tmp_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 170 'and' 'and_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln107 = select i1 %and_ln107, i32 %in_data_load, i32 -255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 171 'select' 'select_ln107' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.43>
ST_9 : Operation 172 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_olt  i32 %select_ln107, i32 %in_data_load_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 172 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.10>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln107_1 = bitcast i32 %select_ln107" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 173 'bitcast' 'bitcast_ln107_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_1, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 174 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i32 %bitcast_ln107_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 175 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln107_2 = bitcast i32 %in_data_load_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 176 'bitcast' 'bitcast_ln107_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_2, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 177 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = trunc i32 %bitcast_ln107_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 178 'trunc' 'trunc_ln107_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (1.55ns)   --->   "%icmp_ln107_2 = icmp_ne  i8 %tmp_5, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 179 'icmp' 'icmp_ln107_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (2.44ns)   --->   "%icmp_ln107_3 = icmp_eq  i23 %trunc_ln107_1, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 180 'icmp' 'icmp_ln107_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_2)   --->   "%or_ln107_1 = or i1 %icmp_ln107_3, i1 %icmp_ln107_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 181 'or' 'or_ln107_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (1.55ns)   --->   "%icmp_ln107_4 = icmp_ne  i8 %tmp_6, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 182 'icmp' 'icmp_ln107_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (2.44ns)   --->   "%icmp_ln107_5 = icmp_eq  i23 %trunc_ln107_2, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 183 'icmp' 'icmp_ln107_5' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_2)   --->   "%or_ln107_2 = or i1 %icmp_ln107_5, i1 %icmp_ln107_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 184 'or' 'or_ln107_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_2)   --->   "%and_ln107_1 = and i1 %or_ln107_1, i1 %or_ln107_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 185 'and' 'and_ln107_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_olt  i32 %select_ln107, i32 %in_data_load_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 186 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107_2 = and i1 %and_ln107_1, i1 %tmp_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 187 'and' 'and_ln107_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln107_1 = select i1 %and_ln107_2, i32 %in_data_load_1, i32 %select_ln107" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 188 'select' 'select_ln107_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.43>
ST_11 : Operation 189 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_olt  i32 %select_ln107_1, i32 %in_data_load_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 189 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.10>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln107_3 = bitcast i32 %select_ln107_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 190 'bitcast' 'bitcast_ln107_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_3, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 191 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln107_3 = trunc i32 %bitcast_ln107_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 192 'trunc' 'trunc_ln107_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln107_4 = bitcast i32 %in_data_load_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 193 'bitcast' 'bitcast_ln107_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_4, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 194 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln107_4 = trunc i32 %bitcast_ln107_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 195 'trunc' 'trunc_ln107_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (1.55ns)   --->   "%icmp_ln107_6 = icmp_ne  i8 %tmp_8, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 196 'icmp' 'icmp_ln107_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (2.44ns)   --->   "%icmp_ln107_7 = icmp_eq  i23 %trunc_ln107_3, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 197 'icmp' 'icmp_ln107_7' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_4)   --->   "%or_ln107_3 = or i1 %icmp_ln107_7, i1 %icmp_ln107_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 198 'or' 'or_ln107_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (1.55ns)   --->   "%icmp_ln107_8 = icmp_ne  i8 %tmp_9, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 199 'icmp' 'icmp_ln107_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (2.44ns)   --->   "%icmp_ln107_9 = icmp_eq  i23 %trunc_ln107_4, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 200 'icmp' 'icmp_ln107_9' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_4)   --->   "%or_ln107_4 = or i1 %icmp_ln107_9, i1 %icmp_ln107_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 201 'or' 'or_ln107_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_4)   --->   "%and_ln107_3 = and i1 %or_ln107_3, i1 %or_ln107_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 202 'and' 'and_ln107_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_olt  i32 %select_ln107_1, i32 %in_data_load_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 203 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107_4 = and i1 %and_ln107_3, i1 %tmp_s" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 204 'and' 'and_ln107_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln107_2 = select i1 %and_ln107_4, i32 %in_data_load_2, i32 %select_ln107_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 205 'select' 'select_ln107_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.43>
ST_13 : Operation 206 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_olt  i32 %select_ln107_2, i32 %in_data_load_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 206 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.10>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln107_5 = bitcast i32 %select_ln107_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 207 'bitcast' 'bitcast_ln107_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_5, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 208 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln107_5 = trunc i32 %bitcast_ln107_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 209 'trunc' 'trunc_ln107_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln107_6 = bitcast i32 %in_data_load_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 210 'bitcast' 'bitcast_ln107_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_6, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 211 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln107_6 = trunc i32 %bitcast_ln107_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 212 'trunc' 'trunc_ln107_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (1.55ns)   --->   "%icmp_ln107_10 = icmp_ne  i8 %tmp_1, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 213 'icmp' 'icmp_ln107_10' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [1/1] (2.44ns)   --->   "%icmp_ln107_11 = icmp_eq  i23 %trunc_ln107_5, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 214 'icmp' 'icmp_ln107_11' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_6)   --->   "%or_ln107_5 = or i1 %icmp_ln107_11, i1 %icmp_ln107_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 215 'or' 'or_ln107_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (1.55ns)   --->   "%icmp_ln107_12 = icmp_ne  i8 %tmp_2, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 216 'icmp' 'icmp_ln107_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 217 [1/1] (2.44ns)   --->   "%icmp_ln107_13 = icmp_eq  i23 %trunc_ln107_6, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 217 'icmp' 'icmp_ln107_13' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_6)   --->   "%or_ln107_6 = or i1 %icmp_ln107_13, i1 %icmp_ln107_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 218 'or' 'or_ln107_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_6)   --->   "%and_ln107_5 = and i1 %or_ln107_5, i1 %or_ln107_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 219 'and' 'and_ln107_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_olt  i32 %select_ln107_2, i32 %in_data_load_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 220 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107_6 = and i1 %and_ln107_5, i1 %tmp_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 221 'and' 'and_ln107_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln107_3 = select i1 %and_ln107_6, i32 %in_data_load_3, i32 %select_ln107_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 222 'select' 'select_ln107_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.43>
ST_15 : Operation 223 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp_ole  i32 %select_ln107_3, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 223 'fcmp' 'tmp_11' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.40>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln113 = bitcast i32 %select_ln107_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 224 'bitcast' 'bitcast_ln113' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln113, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 225 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i32 %bitcast_ln113" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 226 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (1.55ns)   --->   "%icmp_ln113 = icmp_ne  i8 %tmp_10, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 227 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 228 [1/1] (2.44ns)   --->   "%icmp_ln113_1 = icmp_eq  i23 %trunc_ln113, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 228 'icmp' 'icmp_ln113_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln113)   --->   "%or_ln113 = or i1 %icmp_ln113_1, i1 %icmp_ln113" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 229 'or' 'or_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 230 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp_ole  i32 %select_ln107_3, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 230 'fcmp' 'tmp_11' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln113)   --->   "%and_ln113 = and i1 %or_ln113, i1 %tmp_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 231 'and' 'and_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 232 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln113 = select i1 %and_ln113, i32 0, i32 %bitcast_ln113" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 232 'select' 'select_ln113' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%ret_ln130 = ret" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:130]   --->   Operation 243 'ret' 'ret_ln130' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3_str"   --->   Operation 233 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1176, i64 1176, i64 1176"   --->   Operation 234 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 235 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_97_2_VITIS_LOOP_98_3_str"   --->   Operation 236 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 237 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 238 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i11 %add_ln113" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 239 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%p1_out_data_addr = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln113_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 240 'getelementptr' 'p1_out_data_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (3.25ns)   --->   "%store_ln113 = store i32 %select_ln113, i11 %p1_out_data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 241 'store' 'store_ln113' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 242 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.75ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [7]  (0 ns)
	'load' operation ('indvar_flatten_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) on local variable 'indvar_flatten' [53]  (0 ns)
	'add' operation ('add_ln97_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [206]  (1.92 ns)
	'select' operation ('select_ln97_14', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [207]  (1.25 ns)
	'store' operation ('store_ln97', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) of variable 'select_ln97_14', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 on local variable 'indvar_flatten' [210]  (1.59 ns)

 <State 2>: 1.3ns
The critical path consists of the following:
	'load' operation ('k_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98) on local variable 'k' [52]  (0 ns)
	'icmp' operation ('icmp_ln98', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98) [79]  (1.3 ns)

 <State 3>: 6.54ns
The critical path consists of the following:
	'xor' operation ('xor_ln97', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [78]  (0 ns)
	'and' operation ('and_ln97', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [80]  (0.978 ns)
	'or' operation ('or_ln97', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [84]  (0.978 ns)
	'select' operation ('select_ln97_8', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [86]  (1.22 ns)
	'add' operation ('add_ln98_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98) [205]  (1.78 ns)
	'store' operation ('store_ln98', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98) of variable 'add_ln98_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98 on local variable 'c' [214]  (1.59 ns)

 <State 4>: 5.8ns
The critical path consists of the following:
	'load' operation ('r') on local variable 'r' [19]  (0 ns)
	'select' operation ('select_ln97_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [59]  (1.22 ns)
	'add' operation ('add_ln97_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [82]  (1.78 ns)
	'select' operation ('select_ln97_13', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [112]  (1.22 ns)
	'store' operation ('store_ln97', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) of variable 'select_ln97_13', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 on local variable 'r' [212]  (1.59 ns)

 <State 5>: 7.06ns
The critical path consists of the following:
	'sub' operation ('empty', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96) [27]  (1.87 ns)
	'add' operation ('empty_81', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [29]  (1.92 ns)
	'sub' operation ('sub_ln100', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100) [34]  (1.64 ns)
	'select' operation ('select_ln97_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [74]  (0 ns)
	'select' operation ('select_ln97_9', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [94]  (0 ns)
	'add' operation ('add_ln113', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113) [200]  (1.64 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('in_data_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) on array 'in_data' [120]  (3.25 ns)

 <State 7>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [127]  (5.43 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [127]  (5.43 ns)
	'and' operation ('and_ln107', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [128]  (0 ns)
	'select' operation ('select_ln107', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [129]  (0.978 ns)

 <State 9>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [147]  (5.43 ns)

 <State 10>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [147]  (5.43 ns)
	'and' operation ('and_ln107_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [148]  (0.978 ns)
	'select' operation ('select_ln107_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [149]  (0.698 ns)

 <State 11>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [167]  (5.43 ns)

 <State 12>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [167]  (5.43 ns)
	'and' operation ('and_ln107_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [168]  (0.978 ns)
	'select' operation ('select_ln107_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [169]  (0.698 ns)

 <State 13>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [187]  (5.43 ns)

 <State 14>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [187]  (5.43 ns)
	'and' operation ('and_ln107_6', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [188]  (0.978 ns)
	'select' operation ('select_ln107_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [189]  (0.698 ns)

 <State 15>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113) [197]  (5.43 ns)

 <State 16>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113) [197]  (5.43 ns)
	'and' operation ('and_ln113', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113) [198]  (0 ns)
	'select' operation ('select_ln113', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113) [199]  (0.978 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('p1_out_data_addr', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113) [202]  (0 ns)
	'store' operation ('store_ln113', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113) of variable 'select_ln113', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113 on array 'p1_out_data' [203]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
