
TP_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d7c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08004f2c  08004f2c  00014f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f84  08004f84  0002012c  2**0
                  CONTENTS
  4 .ARM          00000008  08004f84  08004f84  00014f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004f8c  08004f8c  0002012c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f8c  08004f8c  00014f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004f90  08004f90  00014f90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000012c  20000000  08004f94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002012c  2**0
                  CONTENTS
 10 .bss          00000288  2000012c  2000012c  0002012c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003b4  200003b4  0002012c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002012c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000eff4  00000000  00000000  0002019f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000284b  00000000  00000000  0002f193  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000e38  00000000  00000000  000319e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000afd  00000000  00000000  00032818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00027531  00000000  00000000  00033315  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00015b8b  00000000  00000000  0005a846  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e58df  00000000  00000000  000703d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003df0  00000000  00000000  00155cb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  00159aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000012c 	.word	0x2000012c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004f14 	.word	0x08004f14

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000130 	.word	0x20000130
 80001ec:	08004f14 	.word	0x08004f14

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <coordinates_FSM_init>:
static bool_t decode_x_coordinate();
static bool_t decode_y_coordinate();
static void send_coordinates_uart();

/* Public functions ---------------------------------------------------------*/
bool_t coordinates_FSM_init() {
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
	HAL_I2C_StateTypeDef adxl345_i2c_state = adxl345_get_I2C_state();
 8000592:	f000 fa4b 	bl	8000a2c <adxl345_get_I2C_state>
 8000596:	4603      	mov	r3, r0
 8000598:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_StateTypeDef max7219_spi_state = max7219_get_SPI_state();
 800059a:	f000 fceb 	bl	8000f74 <max7219_get_SPI_state>
 800059e:	4603      	mov	r3, r0
 80005a0:	71bb      	strb	r3, [r7, #6]
	HAL_UART_StateTypeDef uart_state = uart_get_state();
 80005a2:	f000 fe8f 	bl	80012c4 <uart_get_state>
 80005a6:	4603      	mov	r3, r0
 80005a8:	717b      	strb	r3, [r7, #5]


	if ((adxl345_i2c_state == HAL_I2C_STATE_ERROR) || (adxl345_i2c_state == HAL_I2C_STATE_RESET)) {
 80005aa:	79fb      	ldrb	r3, [r7, #7]
 80005ac:	2be0      	cmp	r3, #224	; 0xe0
 80005ae:	d002      	beq.n	80005b6 <coordinates_FSM_init+0x2a>
 80005b0:	79fb      	ldrb	r3, [r7, #7]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d109      	bne.n	80005ca <coordinates_FSM_init+0x3e>
		if (!adlx345_I2C_init()) {
 80005b6:	f000 f98f 	bl	80008d8 <adlx345_I2C_init>
 80005ba:	4603      	mov	r3, r0
 80005bc:	f083 0301 	eor.w	r3, r3, #1
 80005c0:	b2db      	uxtb	r3, r3
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <coordinates_FSM_init+0x3e>
			return false;
 80005c6:	2300      	movs	r3, #0
 80005c8:	e023      	b.n	8000612 <coordinates_FSM_init+0x86>
		}
	}

	if ((max7219_spi_state == HAL_SPI_STATE_ERROR) || (max7219_spi_state == HAL_SPI_STATE_RESET)) {
 80005ca:	79bb      	ldrb	r3, [r7, #6]
 80005cc:	2b06      	cmp	r3, #6
 80005ce:	d002      	beq.n	80005d6 <coordinates_FSM_init+0x4a>
 80005d0:	79bb      	ldrb	r3, [r7, #6]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d109      	bne.n	80005ea <coordinates_FSM_init+0x5e>
		if (!max7219_SPI_init()) {
 80005d6:	f000 fb6f 	bl	8000cb8 <max7219_SPI_init>
 80005da:	4603      	mov	r3, r0
 80005dc:	f083 0301 	eor.w	r3, r3, #1
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <coordinates_FSM_init+0x5e>
			return false;
 80005e6:	2300      	movs	r3, #0
 80005e8:	e013      	b.n	8000612 <coordinates_FSM_init+0x86>
		}
	}

	if ((uart_state == HAL_UART_STATE_ERROR) || (uart_state == HAL_UART_STATE_RESET)) {
 80005ea:	797b      	ldrb	r3, [r7, #5]
 80005ec:	2be0      	cmp	r3, #224	; 0xe0
 80005ee:	d002      	beq.n	80005f6 <coordinates_FSM_init+0x6a>
 80005f0:	797b      	ldrb	r3, [r7, #5]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d109      	bne.n	800060a <coordinates_FSM_init+0x7e>
		if (!uart_init()) {
 80005f6:	f000 fe23 	bl	8001240 <uart_init>
 80005fa:	4603      	mov	r3, r0
 80005fc:	f083 0301 	eor.w	r3, r3, #1
 8000600:	b2db      	uxtb	r3, r3
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <coordinates_FSM_init+0x7e>
			return false;
 8000606:	2300      	movs	r3, #0
 8000608:	e003      	b.n	8000612 <coordinates_FSM_init+0x86>
		}
	}

	current_state = CONFIGURE_MODULES;
 800060a:	4b04      	ldr	r3, [pc, #16]	; (800061c <coordinates_FSM_init+0x90>)
 800060c:	2200      	movs	r2, #0
 800060e:	701a      	strb	r2, [r3, #0]
	return true;
 8000610:	2301      	movs	r3, #1
}
 8000612:	4618      	mov	r0, r3
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	2000014d 	.word	0x2000014d

08000620 <coordinates_FSM_update>:

void coordinates_FSM_update() {
 8000620:	b590      	push	{r4, r7, lr}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
	switch (current_state) {
 8000626:	4b30      	ldr	r3, [pc, #192]	; (80006e8 <coordinates_FSM_update+0xc8>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	2b03      	cmp	r3, #3
 800062c:	d850      	bhi.n	80006d0 <coordinates_FSM_update+0xb0>
 800062e:	a201      	add	r2, pc, #4	; (adr r2, 8000634 <coordinates_FSM_update+0x14>)
 8000630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000634:	08000645 	.word	0x08000645
 8000638:	08000655 	.word	0x08000655
 800063c:	0800067d 	.word	0x0800067d
 8000640:	080006a1 	.word	0x080006a1
		case CONFIGURE_MODULES:
			configure_adxl345();
 8000644:	f000 f85a 	bl	80006fc <configure_adxl345>
			configure_max7219();
 8000648:	f000 f865 	bl	8000716 <configure_max7219>

			current_state = READ_COORDINATES;
 800064c:	4b26      	ldr	r3, [pc, #152]	; (80006e8 <coordinates_FSM_update+0xc8>)
 800064e:	2201      	movs	r2, #1
 8000650:	701a      	strb	r2, [r3, #0]
			break;
 8000652:	e044      	b.n	80006de <coordinates_FSM_update+0xbe>

		case READ_COORDINATES:
			coordinates = adxl345_read_coordinates();
 8000654:	4c25      	ldr	r4, [pc, #148]	; (80006ec <coordinates_FSM_update+0xcc>)
 8000656:	463b      	mov	r3, r7
 8000658:	4618      	mov	r0, r3
 800065a:	f000 f9bd 	bl	80009d8 <adxl345_read_coordinates>
 800065e:	4622      	mov	r2, r4
 8000660:	463b      	mov	r3, r7
 8000662:	6818      	ldr	r0, [r3, #0]
 8000664:	6010      	str	r0, [r2, #0]
 8000666:	889b      	ldrh	r3, [r3, #4]
 8000668:	8093      	strh	r3, [r2, #4]

			if (coordinates.z_coord > 0) {
 800066a:	4b20      	ldr	r3, [pc, #128]	; (80006ec <coordinates_FSM_update+0xcc>)
 800066c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000670:	2b00      	cmp	r3, #0
 8000672:	dd31      	ble.n	80006d8 <coordinates_FSM_update+0xb8>
				current_state = DECODE_COORDINATES;
 8000674:	4b1c      	ldr	r3, [pc, #112]	; (80006e8 <coordinates_FSM_update+0xc8>)
 8000676:	2202      	movs	r2, #2
 8000678:	701a      	strb	r2, [r3, #0]
			}
			break;
 800067a:	e02d      	b.n	80006d8 <coordinates_FSM_update+0xb8>

		case DECODE_COORDINATES:
			if(decode_x_coordinate() && decode_y_coordinate()) {
 800067c:	f000 f8b0 	bl	80007e0 <decode_x_coordinate>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d008      	beq.n	8000698 <coordinates_FSM_update+0x78>
 8000686:	f000 f8d3 	bl	8000830 <decode_y_coordinate>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d003      	beq.n	8000698 <coordinates_FSM_update+0x78>
				current_state = DISPLAY_COORDINATES;
 8000690:	4b15      	ldr	r3, [pc, #84]	; (80006e8 <coordinates_FSM_update+0xc8>)
 8000692:	2203      	movs	r2, #3
 8000694:	701a      	strb	r2, [r3, #0]
			} else {
				current_state = READ_COORDINATES;
			}
			break;
 8000696:	e022      	b.n	80006de <coordinates_FSM_update+0xbe>
				current_state = READ_COORDINATES;
 8000698:	4b13      	ldr	r3, [pc, #76]	; (80006e8 <coordinates_FSM_update+0xc8>)
 800069a:	2201      	movs	r2, #1
 800069c:	701a      	strb	r2, [r3, #0]
			break;
 800069e:	e01e      	b.n	80006de <coordinates_FSM_update+0xbe>

		case DISPLAY_COORDINATES:
			max7219_clean_all_displays();
 80006a0:	f000 fbb2 	bl	8000e08 <max7219_clean_all_displays>
			max7219_turn_on_LEDs(decoded_x_coordinate, decoded_y_coordinate, current_display);
 80006a4:	4b12      	ldr	r3, [pc, #72]	; (80006f0 <coordinates_FSM_update+0xd0>)
 80006a6:	881b      	ldrh	r3, [r3, #0]
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	4a12      	ldr	r2, [pc, #72]	; (80006f4 <coordinates_FSM_update+0xd4>)
 80006ac:	8812      	ldrh	r2, [r2, #0]
 80006ae:	b2d1      	uxtb	r1, r2
 80006b0:	4a11      	ldr	r2, [pc, #68]	; (80006f8 <coordinates_FSM_update+0xd8>)
 80006b2:	7812      	ldrb	r2, [r2, #0]
 80006b4:	4618      	mov	r0, r3
 80006b6:	f000 fbe8 	bl	8000e8a <max7219_turn_on_LEDs>
			send_coordinates_uart();
 80006ba:	f000 f85d 	bl	8000778 <send_coordinates_uart>

			if (adxl345_is_data_ready()) {
 80006be:	f000 f9bf 	bl	8000a40 <adxl345_is_data_ready>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d009      	beq.n	80006dc <coordinates_FSM_update+0xbc>
				current_state = READ_COORDINATES;
 80006c8:	4b07      	ldr	r3, [pc, #28]	; (80006e8 <coordinates_FSM_update+0xc8>)
 80006ca:	2201      	movs	r2, #1
 80006cc:	701a      	strb	r2, [r3, #0]
			}
			break;
 80006ce:	e005      	b.n	80006dc <coordinates_FSM_update+0xbc>

		default:
			// Should never reach here. In that case go to initial state
			current_state = CONFIGURE_MODULES;
 80006d0:	4b05      	ldr	r3, [pc, #20]	; (80006e8 <coordinates_FSM_update+0xc8>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	701a      	strb	r2, [r3, #0]
			break;
 80006d6:	e002      	b.n	80006de <coordinates_FSM_update+0xbe>
			break;
 80006d8:	bf00      	nop
 80006da:	e000      	b.n	80006de <coordinates_FSM_update+0xbe>
			break;
 80006dc:	bf00      	nop
	}
}
 80006de:	bf00      	nop
 80006e0:	370c      	adds	r7, #12
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd90      	pop	{r4, r7, pc}
 80006e6:	bf00      	nop
 80006e8:	2000014d 	.word	0x2000014d
 80006ec:	20000150 	.word	0x20000150
 80006f0:	20000148 	.word	0x20000148
 80006f4:	2000014a 	.word	0x2000014a
 80006f8:	2000014c 	.word	0x2000014c

080006fc <configure_adxl345>:
 * 		   data format, and power control.
 *
 * @param  None
 * @retval None
*/
static void configure_adxl345() {
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
	adxl345_set_bandwidth_rate(ADXL345_BW_RATE_VALUE);
 8000700:	2008      	movs	r0, #8
 8000702:	f000 f9c7 	bl	8000a94 <adxl345_set_bandwidth_rate>
	adxl345_set_data_format(ADXL345_DATA_FORMAT_VALUE);
 8000706:	2008      	movs	r0, #8
 8000708:	f000 f9de 	bl	8000ac8 <adxl345_set_data_format>
	adxl345_set_power_control(ADXL345_POWER_CTL_VALUE);
 800070c:	2008      	movs	r0, #8
 800070e:	f000 f9ce 	bl	8000aae <adxl345_set_power_control>
}
 8000712:	bf00      	nop
 8000714:	bd80      	pop	{r7, pc}

08000716 <configure_max7219>:
 * 		  settings for shutdown mode, decode mode, intensity, and scan limit.
 *
 * @param None
 * @retval None
*/
static void configure_max7219() {
 8000716:	b580      	push	{r7, lr}
 8000718:	b082      	sub	sp, #8
 800071a:	af00      	add	r7, sp, #0
	max7219_set_displays(TOTAL_DISPLAYS);
 800071c:	2004      	movs	r0, #4
 800071e:	f000 fc11 	bl	8000f44 <max7219_set_displays>
	for (int8_t display = 0; display < TOTAL_DISPLAYS; display++) {
 8000722:	2300      	movs	r3, #0
 8000724:	71fb      	strb	r3, [r7, #7]
 8000726:	e01e      	b.n	8000766 <configure_max7219+0x50>
		max7219_set_shutdown(SHUTDOWN_MODE_VALUE, display);
 8000728:	79fb      	ldrb	r3, [r7, #7]
 800072a:	4619      	mov	r1, r3
 800072c:	2000      	movs	r0, #0
 800072e:	f000 fbf8 	bl	8000f22 <max7219_set_shutdown>
		max7219_set_decode_mode(NO_DECODE_MODE_VALUE, display);
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	4619      	mov	r1, r3
 8000736:	2000      	movs	r0, #0
 8000738:	f000 fbc0 	bl	8000ebc <max7219_set_decode_mode>
		max7219_set_intensity(INTENSITY_VALUE, display);
 800073c:	79fb      	ldrb	r3, [r7, #7]
 800073e:	4619      	mov	r1, r3
 8000740:	2003      	movs	r0, #3
 8000742:	f000 fbcc 	bl	8000ede <max7219_set_intensity>
		max7219_set_scan_limit(SCAN_LIMIT_VALUE, display);
 8000746:	79fb      	ldrb	r3, [r7, #7]
 8000748:	4619      	mov	r1, r3
 800074a:	2007      	movs	r0, #7
 800074c:	f000 fbd8 	bl	8000f00 <max7219_set_scan_limit>
		max7219_set_shutdown(NORMAL_MODE_VALUE, display);
 8000750:	79fb      	ldrb	r3, [r7, #7]
 8000752:	4619      	mov	r1, r3
 8000754:	2001      	movs	r0, #1
 8000756:	f000 fbe4 	bl	8000f22 <max7219_set_shutdown>
	for (int8_t display = 0; display < TOTAL_DISPLAYS; display++) {
 800075a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800075e:	b2db      	uxtb	r3, r3
 8000760:	3301      	adds	r3, #1
 8000762:	b2db      	uxtb	r3, r3
 8000764:	71fb      	strb	r3, [r7, #7]
 8000766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800076a:	2b03      	cmp	r3, #3
 800076c:	dddc      	ble.n	8000728 <configure_max7219+0x12>
	}
}
 800076e:	bf00      	nop
 8000770:	bf00      	nop
 8000772:	3708      	adds	r7, #8
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}

08000778 <send_coordinates_uart>:
 * @brief  Sends the current coordinates via UART in the format: "X:<x_coord_value> - Y:<y_coord_value>\n"
 *
 * @param  None
 * @retval None
 */
static void send_coordinates_uart() {
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
	uint8_t msg_coord[5];

	uart_send_string(msg_coordinate_x);
 800077e:	4813      	ldr	r0, [pc, #76]	; (80007cc <send_coordinates_uart+0x54>)
 8000780:	f000 fdaa 	bl	80012d8 <uart_send_string>
	sprintf((char*)msg_coord, "%d", coordinates.x_coord);
 8000784:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <send_coordinates_uart+0x58>)
 8000786:	f9b3 3000 	ldrsh.w	r3, [r3]
 800078a:	461a      	mov	r2, r3
 800078c:	463b      	mov	r3, r7
 800078e:	4911      	ldr	r1, [pc, #68]	; (80007d4 <send_coordinates_uart+0x5c>)
 8000790:	4618      	mov	r0, r3
 8000792:	f003 ff23 	bl	80045dc <siprintf>
	uart_send_string(msg_coord);
 8000796:	463b      	mov	r3, r7
 8000798:	4618      	mov	r0, r3
 800079a:	f000 fd9d 	bl	80012d8 <uart_send_string>

	uart_send_string(msg_coordinate_y);
 800079e:	480e      	ldr	r0, [pc, #56]	; (80007d8 <send_coordinates_uart+0x60>)
 80007a0:	f000 fd9a 	bl	80012d8 <uart_send_string>
	sprintf((char*)msg_coord, "%d", coordinates.y_coord);
 80007a4:	4b0a      	ldr	r3, [pc, #40]	; (80007d0 <send_coordinates_uart+0x58>)
 80007a6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80007aa:	461a      	mov	r2, r3
 80007ac:	463b      	mov	r3, r7
 80007ae:	4909      	ldr	r1, [pc, #36]	; (80007d4 <send_coordinates_uart+0x5c>)
 80007b0:	4618      	mov	r0, r3
 80007b2:	f003 ff13 	bl	80045dc <siprintf>
	uart_send_string(msg_coord);
 80007b6:	463b      	mov	r3, r7
 80007b8:	4618      	mov	r0, r3
 80007ba:	f000 fd8d 	bl	80012d8 <uart_send_string>

	uart_send_string(msg_new_line);
 80007be:	4807      	ldr	r0, [pc, #28]	; (80007dc <send_coordinates_uart+0x64>)
 80007c0:	f000 fd8a 	bl	80012d8 <uart_send_string>
}
 80007c4:	bf00      	nop
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	20000008 	.word	0x20000008
 80007d0:	20000150 	.word	0x20000150
 80007d4:	08004f2c 	.word	0x08004f2c
 80007d8:	20000018 	.word	0x20000018
 80007dc:	2000002c 	.word	0x2000002c

080007e0 <decode_x_coordinate>:
 * @brief  Decodes the X coordinate to fit within the range of display segments.
 *
 * @param  None
 * @retval true if the X coordinate is within the valid range, false otherwise.
 */
static bool_t decode_x_coordinate() {
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
    if (coordinates.x_coord  > COORD_MIN_VALUE && coordinates.x_coord < COORD_MAX_VALUE) {
 80007e4:	4b10      	ldr	r3, [pc, #64]	; (8000828 <decode_x_coordinate+0x48>)
 80007e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007ea:	f113 0fff 	cmn.w	r3, #255	; 0xff
 80007ee:	db14      	blt.n	800081a <decode_x_coordinate+0x3a>
 80007f0:	4b0d      	ldr	r3, [pc, #52]	; (8000828 <decode_x_coordinate+0x48>)
 80007f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007f6:	2bff      	cmp	r3, #255	; 0xff
 80007f8:	dc0f      	bgt.n	800081a <decode_x_coordinate+0x3a>
    	decoded_x_coordinate = ((coordinates.x_coord  + COORD_MAX_VALUE) / RANGE_X_INTERVAL) + 1;
 80007fa:	4b0b      	ldr	r3, [pc, #44]	; (8000828 <decode_x_coordinate+0x48>)
 80007fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000800:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000804:	2b00      	cmp	r3, #0
 8000806:	da00      	bge.n	800080a <decode_x_coordinate+0x2a>
 8000808:	333f      	adds	r3, #63	; 0x3f
 800080a:	119b      	asrs	r3, r3, #6
 800080c:	b29b      	uxth	r3, r3
 800080e:	3301      	adds	r3, #1
 8000810:	b29a      	uxth	r2, r3
 8000812:	4b06      	ldr	r3, [pc, #24]	; (800082c <decode_x_coordinate+0x4c>)
 8000814:	801a      	strh	r2, [r3, #0]
    	return true;
 8000816:	2301      	movs	r3, #1
 8000818:	e000      	b.n	800081c <decode_x_coordinate+0x3c>
    }
    return false;
 800081a:	2300      	movs	r3, #0
}
 800081c:	4618      	mov	r0, r3
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	20000150 	.word	0x20000150
 800082c:	20000148 	.word	0x20000148

08000830 <decode_y_coordinate>:
/**
 * @brief  Decodes the Y coordinate to determine the appropriate display and position within the display.
 *
 * @retval true if the Y coordinate is within the valid range, false otherwise.
 */
static bool_t decode_y_coordinate() {
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0
	uint8_t max_index = TOTAL_DISPLAYS -1;
 8000836:	2303      	movs	r3, #3
 8000838:	70fb      	strb	r3, [r7, #3]
	uint8_t position;

    if ((coordinates.y_coord > COORD_MIN_VALUE) && (coordinates.y_coord < COORD_MAX_VALUE)) {
 800083a:	4b23      	ldr	r3, [pc, #140]	; (80008c8 <decode_y_coordinate+0x98>)
 800083c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000840:	f113 0fff 	cmn.w	r3, #255	; 0xff
 8000844:	db39      	blt.n	80008ba <decode_y_coordinate+0x8a>
 8000846:	4b20      	ldr	r3, [pc, #128]	; (80008c8 <decode_y_coordinate+0x98>)
 8000848:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800084c:	2bff      	cmp	r3, #255	; 0xff
 800084e:	dc34      	bgt.n	80008ba <decode_y_coordinate+0x8a>
    	 * The limits for each range are specified by display_limits.
    	 * Therefore, for each range, the display number must be set, and decoding must be performed, as each range
    	 * is divided into 8 subranges corresponding to specific LEDs out of the 8 possible LEDs.
    	 * Each LED corresponds to one bit in an 8-bit word.
    	 */
    	for (int i = 0; i < TOTAL_DISPLAYS; i++) {
 8000850:	2300      	movs	r3, #0
 8000852:	607b      	str	r3, [r7, #4]
 8000854:	e02c      	b.n	80008b0 <decode_y_coordinate+0x80>
    	    if (coordinates.y_coord < display_limits[i]) {
 8000856:	4b1c      	ldr	r3, [pc, #112]	; (80008c8 <decode_y_coordinate+0x98>)
 8000858:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 800085c:	491b      	ldr	r1, [pc, #108]	; (80008cc <decode_y_coordinate+0x9c>)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8000864:	429a      	cmp	r2, r3
 8000866:	da20      	bge.n	80008aa <decode_y_coordinate+0x7a>
    	        current_display = max_index - i;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	b2db      	uxtb	r3, r3
 800086c:	78fa      	ldrb	r2, [r7, #3]
 800086e:	1ad3      	subs	r3, r2, r3
 8000870:	b2da      	uxtb	r2, r3
 8000872:	4b17      	ldr	r3, [pc, #92]	; (80008d0 <decode_y_coordinate+0xa0>)
 8000874:	701a      	strb	r2, [r3, #0]
    	        position = (coordinates.y_coord + display_limits[max_index-i]) / RANGE_Y_DIVISON;
 8000876:	4b14      	ldr	r3, [pc, #80]	; (80008c8 <decode_y_coordinate+0x98>)
 8000878:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800087c:	4619      	mov	r1, r3
 800087e:	78fa      	ldrb	r2, [r7, #3]
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	1ad3      	subs	r3, r2, r3
 8000884:	4a11      	ldr	r2, [pc, #68]	; (80008cc <decode_y_coordinate+0x9c>)
 8000886:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800088a:	440b      	add	r3, r1
 800088c:	2b00      	cmp	r3, #0
 800088e:	da00      	bge.n	8000892 <decode_y_coordinate+0x62>
 8000890:	330f      	adds	r3, #15
 8000892:	111b      	asrs	r3, r3, #4
 8000894:	70bb      	strb	r3, [r7, #2]
    	        decoded_y_coordinate = 1 << (7 - position);
 8000896:	78bb      	ldrb	r3, [r7, #2]
 8000898:	f1c3 0307 	rsb	r3, r3, #7
 800089c:	2201      	movs	r2, #1
 800089e:	fa02 f303 	lsl.w	r3, r2, r3
 80008a2:	b29a      	uxth	r2, r3
 80008a4:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <decode_y_coordinate+0xa4>)
 80008a6:	801a      	strh	r2, [r3, #0]
    	        break;
 80008a8:	e005      	b.n	80008b6 <decode_y_coordinate+0x86>
    	for (int i = 0; i < TOTAL_DISPLAYS; i++) {
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	3301      	adds	r3, #1
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2b03      	cmp	r3, #3
 80008b4:	ddcf      	ble.n	8000856 <decode_y_coordinate+0x26>
    	    }
    	}
    	return true;
 80008b6:	2301      	movs	r3, #1
 80008b8:	e000      	b.n	80008bc <decode_y_coordinate+0x8c>
    }
    return false;
 80008ba:	2300      	movs	r3, #0
}
 80008bc:	4618      	mov	r0, r3
 80008be:	370c      	adds	r7, #12
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr
 80008c8:	20000150 	.word	0x20000150
 80008cc:	20000000 	.word	0x20000000
 80008d0:	2000014c 	.word	0x2000014c
 80008d4:	2000014a 	.word	0x2000014a

080008d8 <adlx345_I2C_init>:
static uint8_t read_register(uint8_t reg);


/* Public functions ---------------------------------------------------------*/

bool_t adlx345_I2C_init() {
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
	bool_t return_value = false;
 80008de:	2300      	movs	r3, #0
 80008e0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_StateTypeDef i2c_state = HAL_I2C_GetState(&hi2c1);
 80008e2:	481d      	ldr	r0, [pc, #116]	; (8000958 <adlx345_I2C_init+0x80>)
 80008e4:	f001 fe4e 	bl	8002584 <HAL_I2C_GetState>
 80008e8:	4603      	mov	r3, r0
 80008ea:	71bb      	strb	r3, [r7, #6]

	if (i2c_state == HAL_I2C_STATE_RESET) {
 80008ec:	79bb      	ldrb	r3, [r7, #6]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d127      	bne.n	8000942 <adlx345_I2C_init+0x6a>
		/* I2C configuration*/
		hi2c1.Instance 				= I2C1;
 80008f2:	4b19      	ldr	r3, [pc, #100]	; (8000958 <adlx345_I2C_init+0x80>)
 80008f4:	4a19      	ldr	r2, [pc, #100]	; (800095c <adlx345_I2C_init+0x84>)
 80008f6:	601a      	str	r2, [r3, #0]
		hi2c1.Init.ClockSpeed 		= CLOCK_SPEED;
 80008f8:	4b17      	ldr	r3, [pc, #92]	; (8000958 <adlx345_I2C_init+0x80>)
 80008fa:	4a19      	ldr	r2, [pc, #100]	; (8000960 <adlx345_I2C_init+0x88>)
 80008fc:	605a      	str	r2, [r3, #4]
		hi2c1.Init.DutyCycle 		= I2C_DUTYCYCLE_2;
 80008fe:	4b16      	ldr	r3, [pc, #88]	; (8000958 <adlx345_I2C_init+0x80>)
 8000900:	2200      	movs	r2, #0
 8000902:	609a      	str	r2, [r3, #8]
		hi2c1.Init.AddressingMode 	= I2C_ADDRESSINGMODE_7BIT;
 8000904:	4b14      	ldr	r3, [pc, #80]	; (8000958 <adlx345_I2C_init+0x80>)
 8000906:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800090a:	611a      	str	r2, [r3, #16]
		hi2c1.Init.DualAddressMode 	= I2C_DUALADDRESS_DISABLE;
 800090c:	4b12      	ldr	r3, [pc, #72]	; (8000958 <adlx345_I2C_init+0x80>)
 800090e:	2200      	movs	r2, #0
 8000910:	615a      	str	r2, [r3, #20]
		hi2c1.Init.GeneralCallMode 	= I2C_GENERALCALL_DISABLE;
 8000912:	4b11      	ldr	r3, [pc, #68]	; (8000958 <adlx345_I2C_init+0x80>)
 8000914:	2200      	movs	r2, #0
 8000916:	61da      	str	r2, [r3, #28]
		hi2c1.Init.NoStretchMode 	= I2C_NOSTRETCH_DISABLE;
 8000918:	4b0f      	ldr	r3, [pc, #60]	; (8000958 <adlx345_I2C_init+0x80>)
 800091a:	2200      	movs	r2, #0
 800091c:	621a      	str	r2, [r3, #32]

		HAL_I2C_MspInit(&hi2c1);
 800091e:	480e      	ldr	r0, [pc, #56]	; (8000958 <adlx345_I2C_init+0x80>)
 8000920:	f000 f820 	bl	8000964 <HAL_I2C_MspInit>

		// Init I2C and read static device ID to check communication
		if ((HAL_I2C_Init(&hi2c1) == HAL_OK) && (read_register(REG_DEVID) == REGISTER_DEVID)) {
 8000924:	480c      	ldr	r0, [pc, #48]	; (8000958 <adlx345_I2C_init+0x80>)
 8000926:	f001 f9c5 	bl	8001cb4 <HAL_I2C_Init>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d10d      	bne.n	800094c <adlx345_I2C_init+0x74>
 8000930:	2000      	movs	r0, #0
 8000932:	f000 f8d7 	bl	8000ae4 <read_register>
 8000936:	4603      	mov	r3, r0
 8000938:	2be5      	cmp	r3, #229	; 0xe5
 800093a:	d107      	bne.n	800094c <adlx345_I2C_init+0x74>
			return_value = true;
 800093c:	2301      	movs	r3, #1
 800093e:	71fb      	strb	r3, [r7, #7]
 8000940:	e004      	b.n	800094c <adlx345_I2C_init+0x74>
		}
	} else if (i2c_state != HAL_I2C_STATE_ERROR) {
 8000942:	79bb      	ldrb	r3, [r7, #6]
 8000944:	2be0      	cmp	r3, #224	; 0xe0
 8000946:	d001      	beq.n	800094c <adlx345_I2C_init+0x74>
		// Not an STATE_ERROR or STATE_RESET,so initialization was already done
		return_value = true;
 8000948:	2301      	movs	r3, #1
 800094a:	71fb      	strb	r3, [r7, #7]
	}

	return return_value;
 800094c:	79fb      	ldrb	r3, [r7, #7]
}
 800094e:	4618      	mov	r0, r3
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	20000158 	.word	0x20000158
 800095c:	40005400 	.word	0x40005400
 8000960:	000186a0 	.word	0x000186a0

08000964 <HAL_I2C_MspInit>:


void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c1) {
 8000964:	b580      	push	{r7, lr}
 8000966:	b08a      	sub	sp, #40	; 0x28
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800096c:	2300      	movs	r3, #0
 800096e:	613b      	str	r3, [r7, #16]
 8000970:	4b17      	ldr	r3, [pc, #92]	; (80009d0 <HAL_I2C_MspInit+0x6c>)
 8000972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000974:	4a16      	ldr	r2, [pc, #88]	; (80009d0 <HAL_I2C_MspInit+0x6c>)
 8000976:	f043 0302 	orr.w	r3, r3, #2
 800097a:	6313      	str	r3, [r2, #48]	; 0x30
 800097c:	4b14      	ldr	r3, [pc, #80]	; (80009d0 <HAL_I2C_MspInit+0x6c>)
 800097e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000980:	f003 0302 	and.w	r3, r3, #2
 8000984:	613b      	str	r3, [r7, #16]
 8000986:	693b      	ldr	r3, [r7, #16]

	/* I2C GPIO configuration */
	GPIO_InitStruct.Pin 		= GPIO_PIN_8|GPIO_PIN_9;
 8000988:	f44f 7340 	mov.w	r3, #768	; 0x300
 800098c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode 		= GPIO_MODE_AF_OD;
 800098e:	2312      	movs	r3, #18
 8000990:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_LOW;
 8000996:	2300      	movs	r3, #0
 8000998:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate 	= GPIO_AF4_I2C1;
 800099a:	2304      	movs	r3, #4
 800099c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800099e:	f107 0314 	add.w	r3, r7, #20
 80009a2:	4619      	mov	r1, r3
 80009a4:	480b      	ldr	r0, [pc, #44]	; (80009d4 <HAL_I2C_MspInit+0x70>)
 80009a6:	f000 ffa7 	bl	80018f8 <HAL_GPIO_Init>

	 /* Peripheral clock enable */
	__HAL_RCC_I2C1_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	60fb      	str	r3, [r7, #12]
 80009ae:	4b08      	ldr	r3, [pc, #32]	; (80009d0 <HAL_I2C_MspInit+0x6c>)
 80009b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b2:	4a07      	ldr	r2, [pc, #28]	; (80009d0 <HAL_I2C_MspInit+0x6c>)
 80009b4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009b8:	6413      	str	r3, [r2, #64]	; 0x40
 80009ba:	4b05      	ldr	r3, [pc, #20]	; (80009d0 <HAL_I2C_MspInit+0x6c>)
 80009bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	68fb      	ldr	r3, [r7, #12]
}
 80009c6:	bf00      	nop
 80009c8:	3728      	adds	r7, #40	; 0x28
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	40023800 	.word	0x40023800
 80009d4:	40020400 	.word	0x40020400

080009d8 <adxl345_read_coordinates>:


coordinates_t adxl345_read_coordinates() {
 80009d8:	b580      	push	{r7, lr}
 80009da:	b088      	sub	sp, #32
 80009dc:	af02      	add	r7, sp, #8
 80009de:	6078      	str	r0, [r7, #4]
	uint8_t reg_data_coord = REG_DATAX0;
 80009e0:	2332      	movs	r3, #50	; 0x32
 80009e2:	757b      	strb	r3, [r7, #21]
	coordinates_t coord;
	uint16_t coord_size = sizeof(coord)/ sizeof(uint8_t);
 80009e4:	2306      	movs	r3, #6
 80009e6:	82fb      	strh	r3, [r7, #22]

	HAL_I2C_Master_Transmit(&hi2c1, ADXL345_ADDRESS<<1, &reg_data_coord, sizeof(reg_data_coord), I2C_TIMEOUT);
 80009e8:	f107 0215 	add.w	r2, r7, #21
 80009ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009f0:	9300      	str	r3, [sp, #0]
 80009f2:	2301      	movs	r3, #1
 80009f4:	21a6      	movs	r1, #166	; 0xa6
 80009f6:	480c      	ldr	r0, [pc, #48]	; (8000a28 <adxl345_read_coordinates+0x50>)
 80009f8:	f001 faa0 	bl	8001f3c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, ADXL345_ADDRESS<<1, (uint8_t *) &coord, coord_size, I2C_TIMEOUT);
 80009fc:	8afb      	ldrh	r3, [r7, #22]
 80009fe:	f107 020c 	add.w	r2, r7, #12
 8000a02:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a06:	9100      	str	r1, [sp, #0]
 8000a08:	21a6      	movs	r1, #166	; 0xa6
 8000a0a:	4807      	ldr	r0, [pc, #28]	; (8000a28 <adxl345_read_coordinates+0x50>)
 8000a0c:	f001 fb94 	bl	8002138 <HAL_I2C_Master_Receive>

	return coord;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	461a      	mov	r2, r3
 8000a14:	f107 030c 	add.w	r3, r7, #12
 8000a18:	6818      	ldr	r0, [r3, #0]
 8000a1a:	6010      	str	r0, [r2, #0]
 8000a1c:	889b      	ldrh	r3, [r3, #4]
 8000a1e:	8093      	strh	r3, [r2, #4]
}
 8000a20:	6878      	ldr	r0, [r7, #4]
 8000a22:	3718      	adds	r7, #24
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20000158 	.word	0x20000158

08000a2c <adxl345_get_I2C_state>:


HAL_I2C_StateTypeDef adxl345_get_I2C_state() {
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
	return HAL_I2C_GetState(&hi2c1);
 8000a30:	4802      	ldr	r0, [pc, #8]	; (8000a3c <adxl345_get_I2C_state+0x10>)
 8000a32:	f001 fda7 	bl	8002584 <HAL_I2C_GetState>
 8000a36:	4603      	mov	r3, r0
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	20000158 	.word	0x20000158

08000a40 <adxl345_is_data_ready>:

bool_t adxl345_is_data_ready() {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
	uint8_t reg = REG_INT_SOURCE;
 8000a46:	2330      	movs	r3, #48	; 0x30
 8000a48:	71fb      	strb	r3, [r7, #7]
	uint8_t value = read_register(reg);
 8000a4a:	79fb      	ldrb	r3, [r7, #7]
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f000 f849 	bl	8000ae4 <read_register>
 8000a52:	4603      	mov	r3, r0
 8000a54:	71bb      	strb	r3, [r7, #6]

	if (value&MASK_DATA_READY) {
 8000a56:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	da01      	bge.n	8000a62 <adxl345_is_data_ready+0x22>
		return true;
 8000a5e:	2301      	movs	r3, #1
 8000a60:	e000      	b.n	8000a64 <adxl345_is_data_ready+0x24>
	} else {
		return false;
 8000a62:	2300      	movs	r3, #0
	}
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	3708      	adds	r7, #8
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}

08000a6c <adxl345_set_sensitivity>:

void adxl345_set_sensitivity(adxl345_sensitivity_t sensitivity) {
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	4603      	mov	r3, r0
 8000a74:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_sensitivity = sensitivity;
 8000a76:	79fb      	ldrb	r3, [r7, #7]
 8000a78:	73fb      	strb	r3, [r7, #15]

	if (sensitivity > RESOLUTION_16G) {
 8000a7a:	79fb      	ldrb	r3, [r7, #7]
 8000a7c:	2b03      	cmp	r3, #3
 8000a7e:	d805      	bhi.n	8000a8c <adxl345_set_sensitivity+0x20>
		return;
	}

	write_register(REG_DATA_FORMAT, reg_sensitivity);
 8000a80:	7bfb      	ldrb	r3, [r7, #15]
 8000a82:	4619      	mov	r1, r3
 8000a84:	2031      	movs	r0, #49	; 0x31
 8000a86:	f000 f84d 	bl	8000b24 <write_register>
 8000a8a:	e000      	b.n	8000a8e <adxl345_set_sensitivity+0x22>
		return;
 8000a8c:	bf00      	nop
}
 8000a8e:	3710      	adds	r7, #16
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}

08000a94 <adxl345_set_bandwidth_rate>:
#define DEFINE_ADXL345_REGISTER_FUNCTION(name, reg) \
    void adxl345_set_##name(uint8_t value) { \
        write_register(reg, value); \
    }

DEFINE_ADXL345_REGISTER_FUNCTION(bandwidth_rate, REG_BW_RATE)
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	71fb      	strb	r3, [r7, #7]
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	202c      	movs	r0, #44	; 0x2c
 8000aa4:	f000 f83e 	bl	8000b24 <write_register>
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}

08000aae <adxl345_set_power_control>:
DEFINE_ADXL345_REGISTER_FUNCTION(power_control, REG_POWER_CTL)
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	b082      	sub	sp, #8
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	71fb      	strb	r3, [r7, #7]
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	4619      	mov	r1, r3
 8000abc:	202d      	movs	r0, #45	; 0x2d
 8000abe:	f000 f831 	bl	8000b24 <write_register>
 8000ac2:	3708      	adds	r7, #8
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}

08000ac8 <adxl345_set_data_format>:
DEFINE_ADXL345_REGISTER_FUNCTION(data_format, REG_DATA_FORMAT)
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	4603      	mov	r3, r0
 8000ad0:	71fb      	strb	r3, [r7, #7]
 8000ad2:	79fb      	ldrb	r3, [r7, #7]
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	2031      	movs	r0, #49	; 0x31
 8000ad8:	f000 f824 	bl	8000b24 <write_register>
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
	...

08000ae4 <read_register>:
 * @brief   Reads the value from the specified register of the ADXL345 accelerometer.
 *
 * @param   reg: The register address to read from.
 * @retval  The value read from the specified register.
 */
static uint8_t read_register(uint8_t reg) {
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b086      	sub	sp, #24
 8000ae8:	af02      	add	r7, sp, #8
 8000aea:	4603      	mov	r3, r0
 8000aec:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	HAL_I2C_Master_Transmit(&hi2c1, ADXL345_ADDRESS<<1, &reg, sizeof(reg), I2C_TIMEOUT);
 8000aee:	1dfa      	adds	r2, r7, #7
 8000af0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000af4:	9300      	str	r3, [sp, #0]
 8000af6:	2301      	movs	r3, #1
 8000af8:	21a6      	movs	r1, #166	; 0xa6
 8000afa:	4809      	ldr	r0, [pc, #36]	; (8000b20 <read_register+0x3c>)
 8000afc:	f001 fa1e 	bl	8001f3c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, ADXL345_ADDRESS<<1, &value, sizeof(value), I2C_TIMEOUT);
 8000b00:	f107 020f 	add.w	r2, r7, #15
 8000b04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b08:	9300      	str	r3, [sp, #0]
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	21a6      	movs	r1, #166	; 0xa6
 8000b0e:	4804      	ldr	r0, [pc, #16]	; (8000b20 <read_register+0x3c>)
 8000b10:	f001 fb12 	bl	8002138 <HAL_I2C_Master_Receive>

	return value;
 8000b14:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3710      	adds	r7, #16
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	20000158 	.word	0x20000158

08000b24 <write_register>:
 * @brief   Writes a value to the specified register of the ADXL345 accelerometer.
 * @param   reg: The register address to write to.
 * @param   value: The value to write to the register.
 * @retval  None.
 */
static void write_register(uint8_t reg, uint8_t value) {
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b086      	sub	sp, #24
 8000b28:	af02      	add	r7, sp, #8
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	460a      	mov	r2, r1
 8000b2e:	71fb      	strb	r3, [r7, #7]
 8000b30:	4613      	mov	r3, r2
 8000b32:	71bb      	strb	r3, [r7, #6]
	 uint8_t buf[] = {reg, value};
 8000b34:	79fb      	ldrb	r3, [r7, #7]
 8000b36:	733b      	strb	r3, [r7, #12]
 8000b38:	79bb      	ldrb	r3, [r7, #6]
 8000b3a:	737b      	strb	r3, [r7, #13]
	 uint16_t size = sizeof(buf) / sizeof(uint8_t);
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	81fb      	strh	r3, [r7, #14]

	 HAL_I2C_Master_Transmit(&hi2c1, ADXL345_ADDRESS<<1, buf, size, I2C_TIMEOUT);
 8000b40:	89fb      	ldrh	r3, [r7, #14]
 8000b42:	f107 020c 	add.w	r2, r7, #12
 8000b46:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000b4a:	9100      	str	r1, [sp, #0]
 8000b4c:	21a6      	movs	r1, #166	; 0xa6
 8000b4e:	4803      	ldr	r0, [pc, #12]	; (8000b5c <write_register+0x38>)
 8000b50:	f001 f9f4 	bl	8001f3c <HAL_I2C_Master_Transmit>
}
 8000b54:	bf00      	nop
 8000b56:	3710      	adds	r7, #16
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20000158 	.word	0x20000158

08000b60 <sensitivity_FSM_init>:

static sensitivityState_t current_state;

/* Private function prototypes -----------------------------------------------*/
/* Public functions ---------------------------------------------------------*/
bool_t sensitivity_FSM_init() {
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
	current_state = SENSITIVITY_2G;
 8000b66:	4b0e      	ldr	r3, [pc, #56]	; (8000ba0 <sensitivity_FSM_init+0x40>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	701a      	strb	r2, [r3, #0]
	HAL_UART_StateTypeDef uart_state = uart_get_state();
 8000b6c:	f000 fbaa 	bl	80012c4 <uart_get_state>
 8000b70:	4603      	mov	r3, r0
 8000b72:	71fb      	strb	r3, [r7, #7]

	if ((uart_state == HAL_UART_STATE_ERROR) || (uart_state == HAL_UART_STATE_RESET)) {
 8000b74:	79fb      	ldrb	r3, [r7, #7]
 8000b76:	2be0      	cmp	r3, #224	; 0xe0
 8000b78:	d002      	beq.n	8000b80 <sensitivity_FSM_init+0x20>
 8000b7a:	79fb      	ldrb	r3, [r7, #7]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d109      	bne.n	8000b94 <sensitivity_FSM_init+0x34>
		if (!uart_init()) {
 8000b80:	f000 fb5e 	bl	8001240 <uart_init>
 8000b84:	4603      	mov	r3, r0
 8000b86:	f083 0301 	eor.w	r3, r3, #1
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <sensitivity_FSM_init+0x34>
			return false;
 8000b90:	2300      	movs	r3, #0
 8000b92:	e000      	b.n	8000b96 <sensitivity_FSM_init+0x36>
		}
	}
	return true;
 8000b94:	2301      	movs	r3, #1
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	200001ac 	.word	0x200001ac

08000ba4 <sensitivity_FSM_update>:

void sensitivity_FSM_update(uint8_t taps) {
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	71fb      	strb	r3, [r7, #7]
	switch (current_state) {
 8000bae:	4b3d      	ldr	r3, [pc, #244]	; (8000ca4 <sensitivity_FSM_update+0x100>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	2b03      	cmp	r3, #3
 8000bb4:	d866      	bhi.n	8000c84 <sensitivity_FSM_update+0xe0>
 8000bb6:	a201      	add	r2, pc, #4	; (adr r2, 8000bbc <sensitivity_FSM_update+0x18>)
 8000bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bbc:	08000bcd 	.word	0x08000bcd
 8000bc0:	08000bf5 	.word	0x08000bf5
 8000bc4:	08000c29 	.word	0x08000c29
 8000bc8:	08000c5d 	.word	0x08000c5d
		case SENSITIVITY_2G:
			if (taps == SENSITIVITY_DOWN_TAPS) {
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	2b02      	cmp	r3, #2
 8000bd0:	d109      	bne.n	8000be6 <sensitivity_FSM_update+0x42>
				adxl345_set_sensitivity(RESOLUTION_4G);
 8000bd2:	2001      	movs	r0, #1
 8000bd4:	f7ff ff4a 	bl	8000a6c <adxl345_set_sensitivity>
				current_state = SENSITIVITY_4G;
 8000bd8:	4b32      	ldr	r3, [pc, #200]	; (8000ca4 <sensitivity_FSM_update+0x100>)
 8000bda:	2201      	movs	r2, #1
 8000bdc:	701a      	strb	r2, [r3, #0]
				uart_send_string(msg_4g);
 8000bde:	4832      	ldr	r0, [pc, #200]	; (8000ca8 <sensitivity_FSM_update+0x104>)
 8000be0:	f000 fb7a 	bl	80012d8 <uart_send_string>
			} else if (taps == SENSITIVITY_UP_TAPS) {
				uart_send_string(msg_2g);
			}
			break;
 8000be4:	e052      	b.n	8000c8c <sensitivity_FSM_update+0xe8>
			} else if (taps == SENSITIVITY_UP_TAPS) {
 8000be6:	79fb      	ldrb	r3, [r7, #7]
 8000be8:	2b01      	cmp	r3, #1
 8000bea:	d14f      	bne.n	8000c8c <sensitivity_FSM_update+0xe8>
				uart_send_string(msg_2g);
 8000bec:	482f      	ldr	r0, [pc, #188]	; (8000cac <sensitivity_FSM_update+0x108>)
 8000bee:	f000 fb73 	bl	80012d8 <uart_send_string>
			break;
 8000bf2:	e04b      	b.n	8000c8c <sensitivity_FSM_update+0xe8>

		case SENSITIVITY_4G:
			if (taps == SENSITIVITY_DOWN_TAPS) {
 8000bf4:	79fb      	ldrb	r3, [r7, #7]
 8000bf6:	2b02      	cmp	r3, #2
 8000bf8:	d109      	bne.n	8000c0e <sensitivity_FSM_update+0x6a>
				adxl345_set_sensitivity(RESOLUTION_8G);
 8000bfa:	2002      	movs	r0, #2
 8000bfc:	f7ff ff36 	bl	8000a6c <adxl345_set_sensitivity>
				current_state = SENSITIVITY_8G;
 8000c00:	4b28      	ldr	r3, [pc, #160]	; (8000ca4 <sensitivity_FSM_update+0x100>)
 8000c02:	2202      	movs	r2, #2
 8000c04:	701a      	strb	r2, [r3, #0]
				uart_send_string(msg_8g);
 8000c06:	482a      	ldr	r0, [pc, #168]	; (8000cb0 <sensitivity_FSM_update+0x10c>)
 8000c08:	f000 fb66 	bl	80012d8 <uart_send_string>
			} else if (taps == SENSITIVITY_UP_TAPS) {
				adxl345_set_sensitivity(RESOLUTION_2G);
				current_state = SENSITIVITY_2G;
				uart_send_string(msg_2g);
			}
			break;
 8000c0c:	e040      	b.n	8000c90 <sensitivity_FSM_update+0xec>
			} else if (taps == SENSITIVITY_UP_TAPS) {
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	2b01      	cmp	r3, #1
 8000c12:	d13d      	bne.n	8000c90 <sensitivity_FSM_update+0xec>
				adxl345_set_sensitivity(RESOLUTION_2G);
 8000c14:	2000      	movs	r0, #0
 8000c16:	f7ff ff29 	bl	8000a6c <adxl345_set_sensitivity>
				current_state = SENSITIVITY_2G;
 8000c1a:	4b22      	ldr	r3, [pc, #136]	; (8000ca4 <sensitivity_FSM_update+0x100>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	701a      	strb	r2, [r3, #0]
				uart_send_string(msg_2g);
 8000c20:	4822      	ldr	r0, [pc, #136]	; (8000cac <sensitivity_FSM_update+0x108>)
 8000c22:	f000 fb59 	bl	80012d8 <uart_send_string>
			break;
 8000c26:	e033      	b.n	8000c90 <sensitivity_FSM_update+0xec>

		case SENSITIVITY_8G:
			if (taps == SENSITIVITY_DOWN_TAPS) {
 8000c28:	79fb      	ldrb	r3, [r7, #7]
 8000c2a:	2b02      	cmp	r3, #2
 8000c2c:	d109      	bne.n	8000c42 <sensitivity_FSM_update+0x9e>
				adxl345_set_sensitivity(RESOLUTION_16G);
 8000c2e:	2003      	movs	r0, #3
 8000c30:	f7ff ff1c 	bl	8000a6c <adxl345_set_sensitivity>
				current_state = SENSITIVITY_16G;
 8000c34:	4b1b      	ldr	r3, [pc, #108]	; (8000ca4 <sensitivity_FSM_update+0x100>)
 8000c36:	2203      	movs	r2, #3
 8000c38:	701a      	strb	r2, [r3, #0]
				uart_send_string(msg_16g);
 8000c3a:	481e      	ldr	r0, [pc, #120]	; (8000cb4 <sensitivity_FSM_update+0x110>)
 8000c3c:	f000 fb4c 	bl	80012d8 <uart_send_string>
			} else if (taps == SENSITIVITY_UP_TAPS) {
				adxl345_set_sensitivity(RESOLUTION_4G);
				current_state = SENSITIVITY_4G;
				uart_send_string(msg_4g);
			}
			break;
 8000c40:	e028      	b.n	8000c94 <sensitivity_FSM_update+0xf0>
			} else if (taps == SENSITIVITY_UP_TAPS) {
 8000c42:	79fb      	ldrb	r3, [r7, #7]
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d125      	bne.n	8000c94 <sensitivity_FSM_update+0xf0>
				adxl345_set_sensitivity(RESOLUTION_4G);
 8000c48:	2001      	movs	r0, #1
 8000c4a:	f7ff ff0f 	bl	8000a6c <adxl345_set_sensitivity>
				current_state = SENSITIVITY_4G;
 8000c4e:	4b15      	ldr	r3, [pc, #84]	; (8000ca4 <sensitivity_FSM_update+0x100>)
 8000c50:	2201      	movs	r2, #1
 8000c52:	701a      	strb	r2, [r3, #0]
				uart_send_string(msg_4g);
 8000c54:	4814      	ldr	r0, [pc, #80]	; (8000ca8 <sensitivity_FSM_update+0x104>)
 8000c56:	f000 fb3f 	bl	80012d8 <uart_send_string>
			break;
 8000c5a:	e01b      	b.n	8000c94 <sensitivity_FSM_update+0xf0>

		case SENSITIVITY_16G:
			if (taps == SENSITIVITY_DOWN_TAPS) {
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	2b02      	cmp	r3, #2
 8000c60:	d103      	bne.n	8000c6a <sensitivity_FSM_update+0xc6>
				uart_send_string(msg_16g);
 8000c62:	4814      	ldr	r0, [pc, #80]	; (8000cb4 <sensitivity_FSM_update+0x110>)
 8000c64:	f000 fb38 	bl	80012d8 <uart_send_string>
			} else if (taps == SENSITIVITY_UP_TAPS) {
				adxl345_set_sensitivity(RESOLUTION_8G);
				current_state = SENSITIVITY_8G;
				uart_send_string(msg_8g);
			}
			break;
 8000c68:	e016      	b.n	8000c98 <sensitivity_FSM_update+0xf4>
			} else if (taps == SENSITIVITY_UP_TAPS) {
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	2b01      	cmp	r3, #1
 8000c6e:	d113      	bne.n	8000c98 <sensitivity_FSM_update+0xf4>
				adxl345_set_sensitivity(RESOLUTION_8G);
 8000c70:	2002      	movs	r0, #2
 8000c72:	f7ff fefb 	bl	8000a6c <adxl345_set_sensitivity>
				current_state = SENSITIVITY_8G;
 8000c76:	4b0b      	ldr	r3, [pc, #44]	; (8000ca4 <sensitivity_FSM_update+0x100>)
 8000c78:	2202      	movs	r2, #2
 8000c7a:	701a      	strb	r2, [r3, #0]
				uart_send_string(msg_8g);
 8000c7c:	480c      	ldr	r0, [pc, #48]	; (8000cb0 <sensitivity_FSM_update+0x10c>)
 8000c7e:	f000 fb2b 	bl	80012d8 <uart_send_string>
			break;
 8000c82:	e009      	b.n	8000c98 <sensitivity_FSM_update+0xf4>

		default:
			// Should never reach here. In that case go to initial state
			current_state = SENSITIVITY_2G;
 8000c84:	4b07      	ldr	r3, [pc, #28]	; (8000ca4 <sensitivity_FSM_update+0x100>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	701a      	strb	r2, [r3, #0]
			break;
 8000c8a:	e006      	b.n	8000c9a <sensitivity_FSM_update+0xf6>
			break;
 8000c8c:	bf00      	nop
 8000c8e:	e004      	b.n	8000c9a <sensitivity_FSM_update+0xf6>
			break;
 8000c90:	bf00      	nop
 8000c92:	e002      	b.n	8000c9a <sensitivity_FSM_update+0xf6>
			break;
 8000c94:	bf00      	nop
 8000c96:	e000      	b.n	8000c9a <sensitivity_FSM_update+0xf6>
			break;
 8000c98:	bf00      	nop
	}
}
 8000c9a:	bf00      	nop
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	200001ac 	.word	0x200001ac
 8000ca8:	20000048 	.word	0x20000048
 8000cac:	20000030 	.word	0x20000030
 8000cb0:	20000060 	.word	0x20000060
 8000cb4:	20000078 	.word	0x20000078

08000cb8 <max7219_SPI_init>:

/* Private function prototypes -----------------------------------------------*/
static void max7219_send_data(uint8_t reg, uint8_t data, uint8_t display_num);

/* Public functions ---------------------------------------------------------*/
bool_t max7219_SPI_init() {
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
	bool_t return_value = false;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_StateTypeDef spi_state = HAL_SPI_GetState(&hspi1);
 8000cc2:	4824      	ldr	r0, [pc, #144]	; (8000d54 <max7219_SPI_init+0x9c>)
 8000cc4:	f002 fecb 	bl	8003a5e <HAL_SPI_GetState>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	71bb      	strb	r3, [r7, #6]

	if(spi_state == HAL_SPI_STATE_RESET) {
 8000ccc:	79bb      	ldrb	r3, [r7, #6]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d135      	bne.n	8000d3e <max7219_SPI_init+0x86>
		/* SPI configuration*/
		hspi1.Instance 					= SPI1;
 8000cd2:	4b20      	ldr	r3, [pc, #128]	; (8000d54 <max7219_SPI_init+0x9c>)
 8000cd4:	4a20      	ldr	r2, [pc, #128]	; (8000d58 <max7219_SPI_init+0xa0>)
 8000cd6:	601a      	str	r2, [r3, #0]
		hspi1.Init.Mode 				= SPI_MODE_MASTER;
 8000cd8:	4b1e      	ldr	r3, [pc, #120]	; (8000d54 <max7219_SPI_init+0x9c>)
 8000cda:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000cde:	605a      	str	r2, [r3, #4]
		hspi1.Init.Direction			= SPI_DIRECTION_1LINE;
 8000ce0:	4b1c      	ldr	r3, [pc, #112]	; (8000d54 <max7219_SPI_init+0x9c>)
 8000ce2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000ce6:	609a      	str	r2, [r3, #8]
		hspi1.Init.DataSize				= SPI_DATASIZE_16BIT;
 8000ce8:	4b1a      	ldr	r3, [pc, #104]	; (8000d54 <max7219_SPI_init+0x9c>)
 8000cea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000cee:	60da      	str	r2, [r3, #12]
		hspi1.Init.CLKPolarity			= SPI_POLARITY_LOW;
 8000cf0:	4b18      	ldr	r3, [pc, #96]	; (8000d54 <max7219_SPI_init+0x9c>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	611a      	str	r2, [r3, #16]
		hspi1.Init.CLKPhase				= SPI_PHASE_1EDGE;
 8000cf6:	4b17      	ldr	r3, [pc, #92]	; (8000d54 <max7219_SPI_init+0x9c>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	615a      	str	r2, [r3, #20]
		hspi1.Init.NSS 					= SPI_NSS_SOFT;
 8000cfc:	4b15      	ldr	r3, [pc, #84]	; (8000d54 <max7219_SPI_init+0x9c>)
 8000cfe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d02:	619a      	str	r2, [r3, #24]
		hspi1.Init.BaudRatePrescaler 	= SPI_BAUDRATEPRESCALER_128;
 8000d04:	4b13      	ldr	r3, [pc, #76]	; (8000d54 <max7219_SPI_init+0x9c>)
 8000d06:	2230      	movs	r2, #48	; 0x30
 8000d08:	61da      	str	r2, [r3, #28]
		hspi1.Init.FirstBit				= SPI_FIRSTBIT_MSB;
 8000d0a:	4b12      	ldr	r3, [pc, #72]	; (8000d54 <max7219_SPI_init+0x9c>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	621a      	str	r2, [r3, #32]
		hspi1.Init.TIMode				= SPI_TIMODE_DISABLE;
 8000d10:	4b10      	ldr	r3, [pc, #64]	; (8000d54 <max7219_SPI_init+0x9c>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	625a      	str	r2, [r3, #36]	; 0x24
		hspi1.Init.CRCCalculation 		= SPI_CRCCALCULATION_DISABLE;
 8000d16:	4b0f      	ldr	r3, [pc, #60]	; (8000d54 <max7219_SPI_init+0x9c>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	629a      	str	r2, [r3, #40]	; 0x28

		HAL_SPI_MspInit(&hspi1);
 8000d1c:	480d      	ldr	r0, [pc, #52]	; (8000d54 <max7219_SPI_init+0x9c>)
 8000d1e:	f000 f81f 	bl	8000d60 <HAL_SPI_MspInit>
		if (HAL_SPI_Init(&hspi1) == HAL_OK) {
 8000d22:	480c      	ldr	r0, [pc, #48]	; (8000d54 <max7219_SPI_init+0x9c>)
 8000d24:	f002 fcac 	bl	8003680 <HAL_SPI_Init>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d101      	bne.n	8000d32 <max7219_SPI_init+0x7a>
			return_value = true;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	71fb      	strb	r3, [r7, #7]
		}

		// Release Chip Select pin
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000d32:	2201      	movs	r2, #1
 8000d34:	2110      	movs	r1, #16
 8000d36:	4809      	ldr	r0, [pc, #36]	; (8000d5c <max7219_SPI_init+0xa4>)
 8000d38:	f000 ffa2 	bl	8001c80 <HAL_GPIO_WritePin>
 8000d3c:	e004      	b.n	8000d48 <max7219_SPI_init+0x90>
	} else if (spi_state != HAL_SPI_STATE_ERROR) {
 8000d3e:	79bb      	ldrb	r3, [r7, #6]
 8000d40:	2b06      	cmp	r3, #6
 8000d42:	d001      	beq.n	8000d48 <max7219_SPI_init+0x90>
		// Not an STATE_ERROR or STATE_RESET,so initialization was already done
		return_value = true;
 8000d44:	2301      	movs	r3, #1
 8000d46:	71fb      	strb	r3, [r7, #7]
	}
	return return_value;
 8000d48:	79fb      	ldrb	r3, [r7, #7]
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	3708      	adds	r7, #8
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	200001b0 	.word	0x200001b0
 8000d58:	40013000 	.word	0x40013000
 8000d5c:	40020000 	.word	0x40020000

08000d60 <HAL_SPI_MspInit>:


void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi) {
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08a      	sub	sp, #40	; 0x28
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef  GPIO_InitStruct;

  	/*** Configure the GPIOs ***/
  	/* Enable GPIO clock */
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000d68:	2300      	movs	r3, #0
 8000d6a:	613b      	str	r3, [r7, #16]
 8000d6c:	4b24      	ldr	r3, [pc, #144]	; (8000e00 <HAL_SPI_MspInit+0xa0>)
 8000d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d70:	4a23      	ldr	r2, [pc, #140]	; (8000e00 <HAL_SPI_MspInit+0xa0>)
 8000d72:	f043 0301 	orr.w	r3, r3, #1
 8000d76:	6313      	str	r3, [r2, #48]	; 0x30
 8000d78:	4b21      	ldr	r3, [pc, #132]	; (8000e00 <HAL_SPI_MspInit+0xa0>)
 8000d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7c:	f003 0301 	and.w	r3, r3, #1
 8000d80:	613b      	str	r3, [r7, #16]
 8000d82:	693b      	ldr	r3, [r7, #16]

	/* Configure SPI SCK */
	GPIO_InitStruct.Pin 		= GPIO_PIN_5;
 8000d84:	2320      	movs	r3, #32
 8000d86:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode 		= GPIO_MODE_AF_PP;
 8000d88:	2302      	movs	r3, #2
 8000d8a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull  		= GPIO_PULLDOWN;
 8000d8c:	2302      	movs	r3, #2
 8000d8e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed 		= GPIO_SPEED_HIGH;
 8000d90:	2303      	movs	r3, #3
 8000d92:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate 	= GPIO_AF5_SPI1;
 8000d94:	2305      	movs	r3, #5
 8000d96:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	4819      	ldr	r0, [pc, #100]	; (8000e04 <HAL_SPI_MspInit+0xa4>)
 8000da0:	f000 fdaa 	bl	80018f8 <HAL_GPIO_Init>

	/* Configure SPI MOSI */
	GPIO_InitStruct.Pin 		= GPIO_PIN_7;
 8000da4:	2380      	movs	r3, #128	; 0x80
 8000da6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode 		= GPIO_MODE_AF_PP;
 8000da8:	2302      	movs	r3, #2
 8000daa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed 		= GPIO_SPEED_HIGH;
 8000dac:	2303      	movs	r3, #3
 8000dae:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate 	= GPIO_AF5_SPI1;
 8000db0:	2305      	movs	r3, #5
 8000db2:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db4:	f107 0314 	add.w	r3, r7, #20
 8000db8:	4619      	mov	r1, r3
 8000dba:	4812      	ldr	r0, [pc, #72]	; (8000e04 <HAL_SPI_MspInit+0xa4>)
 8000dbc:	f000 fd9c 	bl	80018f8 <HAL_GPIO_Init>

	/*Configure SPI CS */
	GPIO_InitStruct.Pin 		= GPIO_PIN_4;
 8000dc0:	2310      	movs	r3, #16
 8000dc2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode 		= GPIO_MODE_OUTPUT_PP;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull 		= GPIO_PULLUP;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_LOW;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd0:	f107 0314 	add.w	r3, r7, #20
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	480b      	ldr	r0, [pc, #44]	; (8000e04 <HAL_SPI_MspInit+0xa4>)
 8000dd8:	f000 fd8e 	bl	80018f8 <HAL_GPIO_Init>

	/*** Configure the SPI peripheral ***/
	/* Enable SPI clock */
	/* Peripheral clock enable */
	__HAL_RCC_SPI1_CLK_ENABLE();
 8000ddc:	2300      	movs	r3, #0
 8000dde:	60fb      	str	r3, [r7, #12]
 8000de0:	4b07      	ldr	r3, [pc, #28]	; (8000e00 <HAL_SPI_MspInit+0xa0>)
 8000de2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000de4:	4a06      	ldr	r2, [pc, #24]	; (8000e00 <HAL_SPI_MspInit+0xa0>)
 8000de6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000dea:	6453      	str	r3, [r2, #68]	; 0x44
 8000dec:	4b04      	ldr	r3, [pc, #16]	; (8000e00 <HAL_SPI_MspInit+0xa0>)
 8000dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000df0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000df4:	60fb      	str	r3, [r7, #12]
 8000df6:	68fb      	ldr	r3, [r7, #12]
}
 8000df8:	bf00      	nop
 8000dfa:	3728      	adds	r7, #40	; 0x28
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40023800 	.word	0x40023800
 8000e04:	40020000 	.word	0x40020000

08000e08 <max7219_clean_all_displays>:
	max7219_send_data(REG_DIGIT_6, 0x00, display_num);
	max7219_send_data(REG_DIGIT_7, 0x00, display_num);
}


void max7219_clean_all_displays() {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < MAX_DISPLAYS; i++) {
 8000e0e:	2300      	movs	r3, #0
 8000e10:	71fb      	strb	r3, [r7, #7]
 8000e12:	e032      	b.n	8000e7a <max7219_clean_all_displays+0x72>
		max7219_send_data(REG_DIGIT_0, 0x00, i);
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	461a      	mov	r2, r3
 8000e18:	2100      	movs	r1, #0
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	f000 f8b4 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_DIGIT_1, 0x00, i);
 8000e20:	79fb      	ldrb	r3, [r7, #7]
 8000e22:	461a      	mov	r2, r3
 8000e24:	2100      	movs	r1, #0
 8000e26:	2002      	movs	r0, #2
 8000e28:	f000 f8ae 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_DIGIT_2, 0x00, i);
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	461a      	mov	r2, r3
 8000e30:	2100      	movs	r1, #0
 8000e32:	2003      	movs	r0, #3
 8000e34:	f000 f8a8 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_DIGIT_3, 0x00, i);
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	2004      	movs	r0, #4
 8000e40:	f000 f8a2 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_DIGIT_4, 0x00, i);
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	461a      	mov	r2, r3
 8000e48:	2100      	movs	r1, #0
 8000e4a:	2005      	movs	r0, #5
 8000e4c:	f000 f89c 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_DIGIT_5, 0x00, i);
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	461a      	mov	r2, r3
 8000e54:	2100      	movs	r1, #0
 8000e56:	2006      	movs	r0, #6
 8000e58:	f000 f896 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_DIGIT_6, 0x00, i);
 8000e5c:	79fb      	ldrb	r3, [r7, #7]
 8000e5e:	461a      	mov	r2, r3
 8000e60:	2100      	movs	r1, #0
 8000e62:	2007      	movs	r0, #7
 8000e64:	f000 f890 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_DIGIT_7, 0x00, i);
 8000e68:	79fb      	ldrb	r3, [r7, #7]
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	2008      	movs	r0, #8
 8000e70:	f000 f88a 	bl	8000f88 <max7219_send_data>
	for (uint8_t i = 0; i < MAX_DISPLAYS; i++) {
 8000e74:	79fb      	ldrb	r3, [r7, #7]
 8000e76:	3301      	adds	r3, #1
 8000e78:	71fb      	strb	r3, [r7, #7]
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	2b03      	cmp	r3, #3
 8000e7e:	d9c9      	bls.n	8000e14 <max7219_clean_all_displays+0xc>
	}
}
 8000e80:	bf00      	nop
 8000e82:	bf00      	nop
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}

08000e8a <max7219_turn_on_LEDs>:


void max7219_turn_on_LEDs(uint8_t reg, uint8_t data, uint8_t display_num) {
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	b082      	sub	sp, #8
 8000e8e:	af00      	add	r7, sp, #0
 8000e90:	4603      	mov	r3, r0
 8000e92:	71fb      	strb	r3, [r7, #7]
 8000e94:	460b      	mov	r3, r1
 8000e96:	71bb      	strb	r3, [r7, #6]
 8000e98:	4613      	mov	r3, r2
 8000e9a:	717b      	strb	r3, [r7, #5]
	if ((reg >= REG_DIGIT_0) && (reg <= REG_DIGIT_7)) {
 8000e9c:	79fb      	ldrb	r3, [r7, #7]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d008      	beq.n	8000eb4 <max7219_turn_on_LEDs+0x2a>
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	2b08      	cmp	r3, #8
 8000ea6:	d805      	bhi.n	8000eb4 <max7219_turn_on_LEDs+0x2a>
		max7219_send_data(reg, data, display_num);
 8000ea8:	797a      	ldrb	r2, [r7, #5]
 8000eaa:	79b9      	ldrb	r1, [r7, #6]
 8000eac:	79fb      	ldrb	r3, [r7, #7]
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f000 f86a 	bl	8000f88 <max7219_send_data>
	}
}
 8000eb4:	bf00      	nop
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <max7219_set_decode_mode>:
#define MAX7219_SET_REGISTER_FUNC(name,reg) \
void max7219_set_##name(uint8_t data, uint8_t display_num) { \
    max7219_send_data(reg, data, display_num); \
}

MAX7219_SET_REGISTER_FUNC(decode_mode, REG_DECODE_MODE)
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	460a      	mov	r2, r1
 8000ec6:	71fb      	strb	r3, [r7, #7]
 8000ec8:	4613      	mov	r3, r2
 8000eca:	71bb      	strb	r3, [r7, #6]
 8000ecc:	79ba      	ldrb	r2, [r7, #6]
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	2009      	movs	r0, #9
 8000ed4:	f000 f858 	bl	8000f88 <max7219_send_data>
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}

08000ede <max7219_set_intensity>:
MAX7219_SET_REGISTER_FUNC(intensity, REG_INTENSITY)
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	b082      	sub	sp, #8
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	460a      	mov	r2, r1
 8000ee8:	71fb      	strb	r3, [r7, #7]
 8000eea:	4613      	mov	r3, r2
 8000eec:	71bb      	strb	r3, [r7, #6]
 8000eee:	79ba      	ldrb	r2, [r7, #6]
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	200a      	movs	r0, #10
 8000ef6:	f000 f847 	bl	8000f88 <max7219_send_data>
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <max7219_set_scan_limit>:
MAX7219_SET_REGISTER_FUNC(scan_limit, REG_SCAN_LIMIT)
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	460a      	mov	r2, r1
 8000f0a:	71fb      	strb	r3, [r7, #7]
 8000f0c:	4613      	mov	r3, r2
 8000f0e:	71bb      	strb	r3, [r7, #6]
 8000f10:	79ba      	ldrb	r2, [r7, #6]
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	4619      	mov	r1, r3
 8000f16:	200b      	movs	r0, #11
 8000f18:	f000 f836 	bl	8000f88 <max7219_send_data>
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <max7219_set_shutdown>:
MAX7219_SET_REGISTER_FUNC(shutdown, REG_SHUTDOWN)
 8000f22:	b580      	push	{r7, lr}
 8000f24:	b082      	sub	sp, #8
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	4603      	mov	r3, r0
 8000f2a:	460a      	mov	r2, r1
 8000f2c:	71fb      	strb	r3, [r7, #7]
 8000f2e:	4613      	mov	r3, r2
 8000f30:	71bb      	strb	r3, [r7, #6]
 8000f32:	79ba      	ldrb	r2, [r7, #6]
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	4619      	mov	r1, r3
 8000f38:	200c      	movs	r0, #12
 8000f3a:	f000 f825 	bl	8000f88 <max7219_send_data>
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <max7219_set_displays>:

void max7219_set_displays(uint8_t total_displays) {
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
	if (total_displays > MAX_DISPLAYS) {
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	2b04      	cmp	r3, #4
 8000f52:	d903      	bls.n	8000f5c <max7219_set_displays+0x18>
		active_displays = MAX_DISPLAYS;
 8000f54:	4b06      	ldr	r3, [pc, #24]	; (8000f70 <max7219_set_displays+0x2c>)
 8000f56:	2204      	movs	r2, #4
 8000f58:	701a      	strb	r2, [r3, #0]
	} else {
		active_displays = total_displays;
	}
}
 8000f5a:	e002      	b.n	8000f62 <max7219_set_displays+0x1e>
		active_displays = total_displays;
 8000f5c:	4a04      	ldr	r2, [pc, #16]	; (8000f70 <max7219_set_displays+0x2c>)
 8000f5e:	79fb      	ldrb	r3, [r7, #7]
 8000f60:	7013      	strb	r3, [r2, #0]
}
 8000f62:	bf00      	nop
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	2000008e 	.word	0x2000008e

08000f74 <max7219_get_SPI_state>:


/* ---------- Getters ---------- */
HAL_SPI_StateTypeDef max7219_get_SPI_state() {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
	return HAL_SPI_GetState(&hspi1);
 8000f78:	4802      	ldr	r0, [pc, #8]	; (8000f84 <max7219_get_SPI_state+0x10>)
 8000f7a:	f002 fd70 	bl	8003a5e <HAL_SPI_GetState>
 8000f7e:	4603      	mov	r3, r0
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	200001b0 	.word	0x200001b0

08000f88 <max7219_send_data>:
  * @param reg: The register address to write to.
  * 			data: The data to write to the register.
  * 			display_num: The number of the display to write data to. First display corresponds to number 0
  * @retval None
  */
static void max7219_send_data(uint8_t reg, uint8_t data, uint8_t display_num) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	71fb      	strb	r3, [r7, #7]
 8000f92:	460b      	mov	r3, r1
 8000f94:	71bb      	strb	r3, [r7, #6]
 8000f96:	4613      	mov	r3, r2
 8000f98:	717b      	strb	r3, [r7, #5]
	uint16_t buf = reg<<8 | data;
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
 8000f9c:	021b      	lsls	r3, r3, #8
 8000f9e:	b21a      	sxth	r2, r3
 8000fa0:	79bb      	ldrb	r3, [r7, #6]
 8000fa2:	b21b      	sxth	r3, r3
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	b21b      	sxth	r3, r3
 8000fa8:	b29b      	uxth	r3, r3
 8000faa:	81bb      	strh	r3, [r7, #12]
	uint16_t no_op = 0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	817b      	strh	r3, [r7, #10]

	if (display_num >= active_displays) {
 8000fb0:	4b21      	ldr	r3, [pc, #132]	; (8001038 <max7219_send_data+0xb0>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	797a      	ldrb	r2, [r7, #5]
 8000fb6:	429a      	cmp	r2, r3
 8000fb8:	d23a      	bcs.n	8001030 <max7219_send_data+0xa8>
		return;
	}

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2110      	movs	r1, #16
 8000fbe:	481f      	ldr	r0, [pc, #124]	; (800103c <max7219_send_data+0xb4>)
 8000fc0:	f000 fe5e 	bl	8001c80 <HAL_GPIO_WritePin>
	   The positioning of the no-op codes depends on the chip you want to communicate with, either
	   preceding or following the desired word.	For example, in a cascade of four MAX7219s, writing to the
	   third chip requires sending first one no-op code, then the desired word followed by two no-op codes.
	   When LOAD/CS transitions high, data is latched in all devices.
	*/
	for (uint8_t i = ((active_displays-1)-display_num); i > 0; i--) {
 8000fc4:	4b1c      	ldr	r3, [pc, #112]	; (8001038 <max7219_send_data+0xb0>)
 8000fc6:	781a      	ldrb	r2, [r3, #0]
 8000fc8:	797b      	ldrb	r3, [r7, #5]
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	3b01      	subs	r3, #1
 8000fd0:	73fb      	strb	r3, [r7, #15]
 8000fd2:	e00a      	b.n	8000fea <max7219_send_data+0x62>
	    HAL_SPI_Transmit(&hspi1, (uint8_t *)&no_op, sizeof(uint8_t), SPI_TIMEOUT);
 8000fd4:	f107 010a 	add.w	r1, r7, #10
 8000fd8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fdc:	2201      	movs	r2, #1
 8000fde:	4818      	ldr	r0, [pc, #96]	; (8001040 <max7219_send_data+0xb8>)
 8000fe0:	f002 fbdf 	bl	80037a2 <HAL_SPI_Transmit>
	for (uint8_t i = ((active_displays-1)-display_num); i > 0; i--) {
 8000fe4:	7bfb      	ldrb	r3, [r7, #15]
 8000fe6:	3b01      	subs	r3, #1
 8000fe8:	73fb      	strb	r3, [r7, #15]
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d1f1      	bne.n	8000fd4 <max7219_send_data+0x4c>
	}

	HAL_SPI_Transmit(&hspi1, (uint8_t *)&buf, sizeof(uint8_t), SPI_TIMEOUT);
 8000ff0:	f107 010c 	add.w	r1, r7, #12
 8000ff4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	4811      	ldr	r0, [pc, #68]	; (8001040 <max7219_send_data+0xb8>)
 8000ffc:	f002 fbd1 	bl	80037a2 <HAL_SPI_Transmit>

	for (uint8_t i = 0; i < display_num; i++) {
 8001000:	2300      	movs	r3, #0
 8001002:	73bb      	strb	r3, [r7, #14]
 8001004:	e00a      	b.n	800101c <max7219_send_data+0x94>
		HAL_SPI_Transmit(&hspi1, (uint8_t *)&no_op, sizeof(uint8_t), SPI_TIMEOUT);
 8001006:	f107 010a 	add.w	r1, r7, #10
 800100a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800100e:	2201      	movs	r2, #1
 8001010:	480b      	ldr	r0, [pc, #44]	; (8001040 <max7219_send_data+0xb8>)
 8001012:	f002 fbc6 	bl	80037a2 <HAL_SPI_Transmit>
	for (uint8_t i = 0; i < display_num; i++) {
 8001016:	7bbb      	ldrb	r3, [r7, #14]
 8001018:	3301      	adds	r3, #1
 800101a:	73bb      	strb	r3, [r7, #14]
 800101c:	7bba      	ldrb	r2, [r7, #14]
 800101e:	797b      	ldrb	r3, [r7, #5]
 8001020:	429a      	cmp	r2, r3
 8001022:	d3f0      	bcc.n	8001006 <max7219_send_data+0x7e>
	}

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001024:	2201      	movs	r2, #1
 8001026:	2110      	movs	r1, #16
 8001028:	4804      	ldr	r0, [pc, #16]	; (800103c <max7219_send_data+0xb4>)
 800102a:	f000 fe29 	bl	8001c80 <HAL_GPIO_WritePin>
 800102e:	e000      	b.n	8001032 <max7219_send_data+0xaa>
		return;
 8001030:	bf00      	nop
}
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	2000008e 	.word	0x2000008e
 800103c:	40020000 	.word	0x40020000
 8001040:	200001b0 	.word	0x200001b0

08001044 <debounce_FSM_init>:
static bool_t button_pressed;
/* Private function prototypes -----------------------------------------------*/
static void FSM_error_handler(void);

/* Public functions ---------------------------------------------------------*/
void debounce_FSM_init(uint32_t time) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
	current_state = BUTTON_UP;
 800104c:	4b0d      	ldr	r3, [pc, #52]	; (8001084 <debounce_FSM_init+0x40>)
 800104e:	2200      	movs	r2, #0
 8001050:	701a      	strb	r2, [r3, #0]
	debounce_time = (time == 0) ? DEFAULT_DEBOUNCE_TIME : time;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <debounce_FSM_init+0x18>
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	e000      	b.n	800105e <debounce_FSM_init+0x1a>
 800105c:	2328      	movs	r3, #40	; 0x28
 800105e:	4a0a      	ldr	r2, [pc, #40]	; (8001088 <debounce_FSM_init+0x44>)
 8001060:	6013      	str	r3, [r2, #0]
	button_pressed = false;
 8001062:	4b0a      	ldr	r3, [pc, #40]	; (800108c <debounce_FSM_init+0x48>)
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]

	BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8001068:	2100      	movs	r1, #0
 800106a:	2000      	movs	r0, #0
 800106c:	f000 f9c0 	bl	80013f0 <BSP_PB_Init>
	delay_init(&debounce_timer, debounce_time);
 8001070:	4b05      	ldr	r3, [pc, #20]	; (8001088 <debounce_FSM_init+0x44>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4619      	mov	r1, r3
 8001076:	4806      	ldr	r0, [pc, #24]	; (8001090 <debounce_FSM_init+0x4c>)
 8001078:	f000 f893 	bl	80011a2 <delay_init>
}
 800107c:	bf00      	nop
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000208 	.word	0x20000208
 8001088:	2000020c 	.word	0x2000020c
 800108c:	2000021c 	.word	0x2000021c
 8001090:	20000210 	.word	0x20000210

08001094 <debounce_FSM_update>:

void debounce_FSM_update() {
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
	switch (current_state) {
 8001098:	4b2e      	ldr	r3, [pc, #184]	; (8001154 <debounce_FSM_update+0xc0>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	2b03      	cmp	r3, #3
 800109e:	d84d      	bhi.n	800113c <debounce_FSM_update+0xa8>
 80010a0:	a201      	add	r2, pc, #4	; (adr r2, 80010a8 <debounce_FSM_update+0x14>)
 80010a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010a6:	bf00      	nop
 80010a8:	080010b9 	.word	0x080010b9
 80010ac:	080010cd 	.word	0x080010cd
 80010b0:	080010fb 	.word	0x080010fb
 80010b4:	0800110f 	.word	0x0800110f
		case BUTTON_UP:
			if(BSP_PB_GetState(BUTTON_USER)) {
 80010b8:	2000      	movs	r0, #0
 80010ba:	f000 f9ef 	bl	800149c <BSP_PB_GetState>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d03e      	beq.n	8001142 <debounce_FSM_update+0xae>
				current_state = BUTTON_FALLING;
 80010c4:	4b23      	ldr	r3, [pc, #140]	; (8001154 <debounce_FSM_update+0xc0>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	701a      	strb	r2, [r3, #0]
			}
			break;
 80010ca:	e03a      	b.n	8001142 <debounce_FSM_update+0xae>

		case BUTTON_FALLING:
			if (delay_read(&debounce_timer)) {
 80010cc:	4822      	ldr	r0, [pc, #136]	; (8001158 <debounce_FSM_update+0xc4>)
 80010ce:	f000 f883 	bl	80011d8 <delay_read>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d036      	beq.n	8001146 <debounce_FSM_update+0xb2>
				if(BSP_PB_GetState(BUTTON_USER)) {
 80010d8:	2000      	movs	r0, #0
 80010da:	f000 f9df 	bl	800149c <BSP_PB_GetState>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d006      	beq.n	80010f2 <debounce_FSM_update+0x5e>
					current_state = BUTTON_DOWN;
 80010e4:	4b1b      	ldr	r3, [pc, #108]	; (8001154 <debounce_FSM_update+0xc0>)
 80010e6:	2202      	movs	r2, #2
 80010e8:	701a      	strb	r2, [r3, #0]
					button_pressed = true;
 80010ea:	4b1c      	ldr	r3, [pc, #112]	; (800115c <debounce_FSM_update+0xc8>)
 80010ec:	2201      	movs	r2, #1
 80010ee:	701a      	strb	r2, [r3, #0]
				} else {
					current_state = BUTTON_UP;
				}
			}
			break;
 80010f0:	e029      	b.n	8001146 <debounce_FSM_update+0xb2>
					current_state = BUTTON_UP;
 80010f2:	4b18      	ldr	r3, [pc, #96]	; (8001154 <debounce_FSM_update+0xc0>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	701a      	strb	r2, [r3, #0]
			break;
 80010f8:	e025      	b.n	8001146 <debounce_FSM_update+0xb2>

		case BUTTON_DOWN:
			if(!BSP_PB_GetState(BUTTON_USER)) {
 80010fa:	2000      	movs	r0, #0
 80010fc:	f000 f9ce 	bl	800149c <BSP_PB_GetState>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d121      	bne.n	800114a <debounce_FSM_update+0xb6>
				current_state = BUTTON_RAISING;
 8001106:	4b13      	ldr	r3, [pc, #76]	; (8001154 <debounce_FSM_update+0xc0>)
 8001108:	2203      	movs	r2, #3
 800110a:	701a      	strb	r2, [r3, #0]
			}
			break;
 800110c:	e01d      	b.n	800114a <debounce_FSM_update+0xb6>

		case BUTTON_RAISING:
			if (delay_read(&debounce_timer)) {
 800110e:	4812      	ldr	r0, [pc, #72]	; (8001158 <debounce_FSM_update+0xc4>)
 8001110:	f000 f862 	bl	80011d8 <delay_read>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d019      	beq.n	800114e <debounce_FSM_update+0xba>
				if(!BSP_PB_GetState(BUTTON_USER)) {
 800111a:	2000      	movs	r0, #0
 800111c:	f000 f9be 	bl	800149c <BSP_PB_GetState>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d106      	bne.n	8001134 <debounce_FSM_update+0xa0>
					current_state = BUTTON_UP;
 8001126:	4b0b      	ldr	r3, [pc, #44]	; (8001154 <debounce_FSM_update+0xc0>)
 8001128:	2200      	movs	r2, #0
 800112a:	701a      	strb	r2, [r3, #0]
					button_pressed = false;
 800112c:	4b0b      	ldr	r3, [pc, #44]	; (800115c <debounce_FSM_update+0xc8>)
 800112e:	2200      	movs	r2, #0
 8001130:	701a      	strb	r2, [r3, #0]
				} else {
					current_state = BUTTON_DOWN;
				}
			}
			break;
 8001132:	e00c      	b.n	800114e <debounce_FSM_update+0xba>
					current_state = BUTTON_DOWN;
 8001134:	4b07      	ldr	r3, [pc, #28]	; (8001154 <debounce_FSM_update+0xc0>)
 8001136:	2202      	movs	r2, #2
 8001138:	701a      	strb	r2, [r3, #0]
			break;
 800113a:	e008      	b.n	800114e <debounce_FSM_update+0xba>

		default:
			FSM_error_handler();
 800113c:	f000 f828 	bl	8001190 <FSM_error_handler>
			break;
 8001140:	e006      	b.n	8001150 <debounce_FSM_update+0xbc>
			break;
 8001142:	bf00      	nop
 8001144:	e004      	b.n	8001150 <debounce_FSM_update+0xbc>
			break;
 8001146:	bf00      	nop
 8001148:	e002      	b.n	8001150 <debounce_FSM_update+0xbc>
			break;
 800114a:	bf00      	nop
 800114c:	e000      	b.n	8001150 <debounce_FSM_update+0xbc>
			break;
 800114e:	bf00      	nop
	}
}
 8001150:	bf00      	nop
 8001152:	bd80      	pop	{r7, pc}
 8001154:	20000208 	.word	0x20000208
 8001158:	20000210 	.word	0x20000210
 800115c:	2000021c 	.word	0x2000021c

08001160 <read_button>:

bool_t read_button() {
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
	bool_t return_value = false;
 8001166:	2300      	movs	r3, #0
 8001168:	71fb      	strb	r3, [r7, #7]

	if (button_pressed) {
 800116a:	4b08      	ldr	r3, [pc, #32]	; (800118c <read_button+0x2c>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d004      	beq.n	800117c <read_button+0x1c>
		button_pressed = false;
 8001172:	4b06      	ldr	r3, [pc, #24]	; (800118c <read_button+0x2c>)
 8001174:	2200      	movs	r2, #0
 8001176:	701a      	strb	r2, [r3, #0]
		return_value = true;
 8001178:	2301      	movs	r3, #1
 800117a:	71fb      	strb	r3, [r7, #7]
	}

	return return_value;
 800117c:	79fb      	ldrb	r3, [r7, #7]
}
 800117e:	4618      	mov	r0, r3
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	2000021c 	.word	0x2000021c

08001190 <FSM_error_handler>:
 * @brief  This function is executed in case of error occurrence.
 *
 * @param  None
 * @retval None
 */
static void FSM_error_handler(void) {
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
	/* Turn LED2 on */
	BSP_LED_Init(LED2);
 8001194:	2001      	movs	r0, #1
 8001196:	f000 f8c1 	bl	800131c <BSP_LED_Init>
	BSP_LED_On(LED2);
 800119a:	2001      	movs	r0, #1
 800119c:	f000 f90e 	bl	80013bc <BSP_LED_On>
	while (1)
 80011a0:	e7fe      	b.n	80011a0 <FSM_error_handler+0x10>

080011a2 <delay_init>:
#include "API_delay.h"

void delay_init(delay_t *delay, tick_t duration) {
 80011a2:	b480      	push	{r7}
 80011a4:	b083      	sub	sp, #12
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
 80011aa:	6039      	str	r1, [r7, #0]
	if ((delay == NULL) || (duration == 0))
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d00c      	beq.n	80011cc <delay_init+0x2a>
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d009      	beq.n	80011cc <delay_init+0x2a>
		return;

	delay->duration = duration;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	683a      	ldr	r2, [r7, #0]
 80011bc:	605a      	str	r2, [r3, #4]
	delay->running = false;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2200      	movs	r2, #0
 80011c2:	721a      	strb	r2, [r3, #8]
	delay->start_time = 0;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	e000      	b.n	80011ce <delay_init+0x2c>
		return;
 80011cc:	bf00      	nop
}
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr

080011d8 <delay_read>:


bool_t delay_read(delay_t *delay) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
	uint32_t elapsed_time = 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	60bb      	str	r3, [r7, #8]
	bool_t return_value = false;
 80011e4:	2300      	movs	r3, #0
 80011e6:	73fb      	strb	r3, [r7, #15]

	if (delay == NULL)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d101      	bne.n	80011f2 <delay_read+0x1a>
		return return_value;
 80011ee:	7bfb      	ldrb	r3, [r7, #15]
 80011f0:	e021      	b.n	8001236 <delay_read+0x5e>

	if (delay->running == false) {
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	7a1b      	ldrb	r3, [r3, #8]
 80011f6:	f083 0301 	eor.w	r3, r3, #1
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d008      	beq.n	8001212 <delay_read+0x3a>
		delay->start_time = HAL_GetTick();
 8001200:	f000 fa5c 	bl	80016bc <HAL_GetTick>
 8001204:	4602      	mov	r2, r0
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	601a      	str	r2, [r3, #0]
		delay->running = true;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2201      	movs	r2, #1
 800120e:	721a      	strb	r2, [r3, #8]
 8001210:	e010      	b.n	8001234 <delay_read+0x5c>
	} else {
		elapsed_time = HAL_GetTick() - delay->start_time;
 8001212:	f000 fa53 	bl	80016bc <HAL_GetTick>
 8001216:	4602      	mov	r2, r0
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	60bb      	str	r3, [r7, #8]
		if (elapsed_time >= delay->duration) {
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	68ba      	ldr	r2, [r7, #8]
 8001226:	429a      	cmp	r2, r3
 8001228:	d304      	bcc.n	8001234 <delay_read+0x5c>
			delay->running = false;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2200      	movs	r2, #0
 800122e:	721a      	strb	r2, [r3, #8]
			return_value = true;
 8001230:	2301      	movs	r3, #1
 8001232:	73fb      	strb	r3, [r7, #15]
		}
	}

	return return_value;
 8001234:	7bfb      	ldrb	r3, [r7, #15]
}
 8001236:	4618      	mov	r0, r3
 8001238:	3710      	adds	r7, #16
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <uart_init>:
/* Private variables ---------------------------------------------------------*/
static UART_HandleTypeDef UartHandle;
static uint8_t msg_uart_init[] = MSG_UART_INIT;

/* Public functions ---------------------------------------------------------*/
bool_t uart_init() {
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
	bool_t return_value = false;
 8001246:	2300      	movs	r3, #0
 8001248:	71fb      	strb	r3, [r7, #7]
	HAL_UART_StateTypeDef uart_state = HAL_UART_GetState(&UartHandle);
 800124a:	481b      	ldr	r0, [pc, #108]	; (80012b8 <uart_init+0x78>)
 800124c:	f002 fdbf 	bl	8003dce <HAL_UART_GetState>
 8001250:	4603      	mov	r3, r0
 8001252:	71bb      	strb	r3, [r7, #6]

	if (uart_state == HAL_UART_STATE_RESET) {
 8001254:	79bb      	ldrb	r3, [r7, #6]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d124      	bne.n	80012a4 <uart_init+0x64>
		// Init UART only if it was not initialized before
		UartHandle.Instance        		= USARTx;
 800125a:	4b17      	ldr	r3, [pc, #92]	; (80012b8 <uart_init+0x78>)
 800125c:	4a17      	ldr	r2, [pc, #92]	; (80012bc <uart_init+0x7c>)
 800125e:	601a      	str	r2, [r3, #0]
		UartHandle.Init.BaudRate   		= BAUDRATE;
 8001260:	4b15      	ldr	r3, [pc, #84]	; (80012b8 <uart_init+0x78>)
 8001262:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001266:	605a      	str	r2, [r3, #4]
		UartHandle.Init.WordLength		= WORDLENGTH;
 8001268:	4b13      	ldr	r3, [pc, #76]	; (80012b8 <uart_init+0x78>)
 800126a:	2200      	movs	r2, #0
 800126c:	609a      	str	r2, [r3, #8]
		UartHandle.Init.StopBits   		= STOP_BITS;
 800126e:	4b12      	ldr	r3, [pc, #72]	; (80012b8 <uart_init+0x78>)
 8001270:	2200      	movs	r2, #0
 8001272:	60da      	str	r2, [r3, #12]
		UartHandle.Init.Parity     		= PARITY;
 8001274:	4b10      	ldr	r3, [pc, #64]	; (80012b8 <uart_init+0x78>)
 8001276:	2200      	movs	r2, #0
 8001278:	611a      	str	r2, [r3, #16]
		UartHandle.Init.HwFlowCtl  		= UART_HWCONTROL_NONE;
 800127a:	4b0f      	ldr	r3, [pc, #60]	; (80012b8 <uart_init+0x78>)
 800127c:	2200      	movs	r2, #0
 800127e:	619a      	str	r2, [r3, #24]
		UartHandle.Init.Mode       		= UART_MODE_TX_RX;
 8001280:	4b0d      	ldr	r3, [pc, #52]	; (80012b8 <uart_init+0x78>)
 8001282:	220c      	movs	r2, #12
 8001284:	615a      	str	r2, [r3, #20]
		UartHandle.Init.OverSampling 	= UART_OVERSAMPLING_16;
 8001286:	4b0c      	ldr	r3, [pc, #48]	; (80012b8 <uart_init+0x78>)
 8001288:	2200      	movs	r2, #0
 800128a:	61da      	str	r2, [r3, #28]

		if (HAL_UART_Init(&UartHandle) == HAL_OK) {
 800128c:	480a      	ldr	r0, [pc, #40]	; (80012b8 <uart_init+0x78>)
 800128e:	f002 fcbf 	bl	8003c10 <HAL_UART_Init>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d10a      	bne.n	80012ae <uart_init+0x6e>
			return_value = true;
 8001298:	2301      	movs	r3, #1
 800129a:	71fb      	strb	r3, [r7, #7]
			uart_send_string(msg_uart_init);
 800129c:	4808      	ldr	r0, [pc, #32]	; (80012c0 <uart_init+0x80>)
 800129e:	f000 f81b 	bl	80012d8 <uart_send_string>
 80012a2:	e004      	b.n	80012ae <uart_init+0x6e>
		}
	} else if(uart_state != HAL_UART_STATE_ERROR) {
 80012a4:	79bb      	ldrb	r3, [r7, #6]
 80012a6:	2be0      	cmp	r3, #224	; 0xe0
 80012a8:	d001      	beq.n	80012ae <uart_init+0x6e>
		// Not an STATE_ERROR or STATE_RESET,so initialization was already done
		return_value = true;
 80012aa:	2301      	movs	r3, #1
 80012ac:	71fb      	strb	r3, [r7, #7]
	}

	return return_value;
 80012ae:	79fb      	ldrb	r3, [r7, #7]
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	3708      	adds	r7, #8
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	20000220 	.word	0x20000220
 80012bc:	40004800 	.word	0x40004800
 80012c0:	20000090 	.word	0x20000090

080012c4 <uart_get_state>:

HAL_UART_StateTypeDef uart_get_state() {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
	return HAL_UART_GetState(&UartHandle);
 80012c8:	4802      	ldr	r0, [pc, #8]	; (80012d4 <uart_get_state+0x10>)
 80012ca:	f002 fd80 	bl	8003dce <HAL_UART_GetState>
 80012ce:	4603      	mov	r3, r0
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	20000220 	.word	0x20000220

080012d8 <uart_send_string>:


void uart_send_string(uint8_t * pstring) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
	uint32_t size = 0;
 80012e0:	2300      	movs	r3, #0
 80012e2:	60fb      	str	r3, [r7, #12]

	if(pstring == NULL) {
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d012      	beq.n	8001310 <uart_send_string+0x38>
		return;
	}

	for(; pstring[size] != '\0'; size++ );
 80012ea:	e002      	b.n	80012f2 <uart_send_string+0x1a>
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	3301      	adds	r3, #1
 80012f0:	60fb      	str	r3, [r7, #12]
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	4413      	add	r3, r2
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d1f6      	bne.n	80012ec <uart_send_string+0x14>
	HAL_UART_Transmit(&UartHandle, pstring, size, 1000);
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	b29a      	uxth	r2, r3
 8001302:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001306:	6879      	ldr	r1, [r7, #4]
 8001308:	4803      	ldr	r0, [pc, #12]	; (8001318 <uart_send_string+0x40>)
 800130a:	f002 fcce 	bl	8003caa <HAL_UART_Transmit>
 800130e:	e000      	b.n	8001312 <uart_send_string+0x3a>
		return;
 8001310:	bf00      	nop
}
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	20000220 	.word	0x20000220

0800131c <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b08a      	sub	sp, #40	; 0x28
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d10e      	bne.n	800134a <BSP_LED_Init+0x2e>
 800132c:	2300      	movs	r3, #0
 800132e:	613b      	str	r3, [r7, #16]
 8001330:	4b1f      	ldr	r3, [pc, #124]	; (80013b0 <BSP_LED_Init+0x94>)
 8001332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001334:	4a1e      	ldr	r2, [pc, #120]	; (80013b0 <BSP_LED_Init+0x94>)
 8001336:	f043 0302 	orr.w	r3, r3, #2
 800133a:	6313      	str	r3, [r2, #48]	; 0x30
 800133c:	4b1c      	ldr	r3, [pc, #112]	; (80013b0 <BSP_LED_Init+0x94>)
 800133e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001340:	f003 0302 	and.w	r3, r3, #2
 8001344:	613b      	str	r3, [r7, #16]
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	e00d      	b.n	8001366 <BSP_LED_Init+0x4a>
 800134a:	2300      	movs	r3, #0
 800134c:	60fb      	str	r3, [r7, #12]
 800134e:	4b18      	ldr	r3, [pc, #96]	; (80013b0 <BSP_LED_Init+0x94>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	4a17      	ldr	r2, [pc, #92]	; (80013b0 <BSP_LED_Init+0x94>)
 8001354:	f043 0302 	orr.w	r3, r3, #2
 8001358:	6313      	str	r3, [r2, #48]	; 0x30
 800135a:	4b15      	ldr	r3, [pc, #84]	; (80013b0 <BSP_LED_Init+0x94>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135e:	f003 0302 	and.w	r3, r3, #2
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	4a12      	ldr	r2, [pc, #72]	; (80013b4 <BSP_LED_Init+0x98>)
 800136a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800136e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001370:	2301      	movs	r3, #1
 8001372:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001378:	2302      	movs	r3, #2
 800137a:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	4a0e      	ldr	r2, [pc, #56]	; (80013b8 <BSP_LED_Init+0x9c>)
 8001380:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001384:	f107 0214 	add.w	r2, r7, #20
 8001388:	4611      	mov	r1, r2
 800138a:	4618      	mov	r0, r3
 800138c:	f000 fab4 	bl	80018f8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	4a09      	ldr	r2, [pc, #36]	; (80013b8 <BSP_LED_Init+0x9c>)
 8001394:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	4a06      	ldr	r2, [pc, #24]	; (80013b4 <BSP_LED_Init+0x98>)
 800139c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013a0:	2200      	movs	r2, #0
 80013a2:	4619      	mov	r1, r3
 80013a4:	f000 fc6c 	bl	8001c80 <HAL_GPIO_WritePin>
}
 80013a8:	bf00      	nop
 80013aa:	3728      	adds	r7, #40	; 0x28
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	40023800 	.word	0x40023800
 80013b4:	08004f30 	.word	0x08004f30
 80013b8:	200000c0 	.word	0x200000c0

080013bc <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80013c6:	79fb      	ldrb	r3, [r7, #7]
 80013c8:	4a07      	ldr	r2, [pc, #28]	; (80013e8 <BSP_LED_On+0x2c>)
 80013ca:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	4a06      	ldr	r2, [pc, #24]	; (80013ec <BSP_LED_On+0x30>)
 80013d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013d6:	2201      	movs	r2, #1
 80013d8:	4619      	mov	r1, r3
 80013da:	f000 fc51 	bl	8001c80 <HAL_GPIO_WritePin>
}
 80013de:	bf00      	nop
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	200000c0 	.word	0x200000c0
 80013ec:	08004f30 	.word	0x08004f30

080013f0 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO 
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b088      	sub	sp, #32
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	460a      	mov	r2, r1
 80013fa:	71fb      	strb	r3, [r7, #7]
 80013fc:	4613      	mov	r3, r2
 80013fe:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8001400:	2300      	movs	r3, #0
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	4b23      	ldr	r3, [pc, #140]	; (8001494 <BSP_PB_Init+0xa4>)
 8001406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001408:	4a22      	ldr	r2, [pc, #136]	; (8001494 <BSP_PB_Init+0xa4>)
 800140a:	f043 0304 	orr.w	r3, r3, #4
 800140e:	6313      	str	r3, [r2, #48]	; 0x30
 8001410:	4b20      	ldr	r3, [pc, #128]	; (8001494 <BSP_PB_Init+0xa4>)
 8001412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001414:	f003 0304 	and.w	r3, r3, #4
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 800141c:	79bb      	ldrb	r3, [r7, #6]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d112      	bne.n	8001448 <BSP_PB_Init+0x58>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8001422:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001426:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001428:	2300      	movs	r3, #0
 800142a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800142c:	2302      	movs	r3, #2
 800142e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001430:	2302      	movs	r3, #2
 8001432:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8001434:	79fb      	ldrb	r3, [r7, #7]
 8001436:	4a18      	ldr	r2, [pc, #96]	; (8001498 <BSP_PB_Init+0xa8>)
 8001438:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800143c:	f107 020c 	add.w	r2, r7, #12
 8001440:	4611      	mov	r1, r2
 8001442:	4618      	mov	r0, r3
 8001444:	f000 fa58 	bl	80018f8 <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8001448:	79bb      	ldrb	r3, [r7, #6]
 800144a:	2b01      	cmp	r3, #1
 800144c:	d11d      	bne.n	800148a <BSP_PB_Init+0x9a>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800144e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001452:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	2300      	movs	r3, #0
 8001456:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; 
 8001458:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800145c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	4a0d      	ldr	r2, [pc, #52]	; (8001498 <BSP_PB_Init+0xa8>)
 8001462:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001466:	f107 020c 	add.w	r2, r7, #12
 800146a:	4611      	mov	r1, r2
 800146c:	4618      	mov	r0, r3
 800146e:	f000 fa43 	bl	80018f8 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8001472:	2328      	movs	r3, #40	; 0x28
 8001474:	b25b      	sxtb	r3, r3
 8001476:	2200      	movs	r2, #0
 8001478:	210f      	movs	r1, #15
 800147a:	4618      	mov	r0, r3
 800147c:	f000 fa05 	bl	800188a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8001480:	2328      	movs	r3, #40	; 0x28
 8001482:	b25b      	sxtb	r3, r3
 8001484:	4618      	mov	r0, r3
 8001486:	f000 fa1c 	bl	80018c2 <HAL_NVIC_EnableIRQ>
  }
}
 800148a:	bf00      	nop
 800148c:	3720      	adds	r7, #32
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40023800 	.word	0x40023800
 8001498:	200000cc 	.word	0x200000cc

0800149c <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	4a06      	ldr	r2, [pc, #24]	; (80014c4 <BSP_PB_GetState+0x28>)
 80014aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014b2:	4611      	mov	r1, r2
 80014b4:	4618      	mov	r0, r3
 80014b6:	f000 fbcb 	bl	8001c50 <HAL_GPIO_ReadPin>
 80014ba:	4603      	mov	r3, r0
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	200000cc 	.word	0x200000cc

080014c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014cc:	4b16      	ldr	r3, [pc, #88]	; (8001528 <SystemInit+0x60>)
 80014ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014d2:	4a15      	ldr	r2, [pc, #84]	; (8001528 <SystemInit+0x60>)
 80014d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80014dc:	4b13      	ldr	r3, [pc, #76]	; (800152c <SystemInit+0x64>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a12      	ldr	r2, [pc, #72]	; (800152c <SystemInit+0x64>)
 80014e2:	f043 0301 	orr.w	r3, r3, #1
 80014e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80014e8:	4b10      	ldr	r3, [pc, #64]	; (800152c <SystemInit+0x64>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80014ee:	4b0f      	ldr	r3, [pc, #60]	; (800152c <SystemInit+0x64>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a0e      	ldr	r2, [pc, #56]	; (800152c <SystemInit+0x64>)
 80014f4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80014f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014fc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80014fe:	4b0b      	ldr	r3, [pc, #44]	; (800152c <SystemInit+0x64>)
 8001500:	4a0b      	ldr	r2, [pc, #44]	; (8001530 <SystemInit+0x68>)
 8001502:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001504:	4b09      	ldr	r3, [pc, #36]	; (800152c <SystemInit+0x64>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a08      	ldr	r2, [pc, #32]	; (800152c <SystemInit+0x64>)
 800150a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800150e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001510:	4b06      	ldr	r3, [pc, #24]	; (800152c <SystemInit+0x64>)
 8001512:	2200      	movs	r2, #0
 8001514:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001516:	4b04      	ldr	r3, [pc, #16]	; (8001528 <SystemInit+0x60>)
 8001518:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800151c:	609a      	str	r2, [r3, #8]
#endif
}
 800151e:	bf00      	nop
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	e000ed00 	.word	0xe000ed00
 800152c:	40023800 	.word	0x40023800
 8001530:	24003010 	.word	0x24003010

08001534 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
}
 8001538:	bf00      	nop
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr

08001542 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001542:	b480      	push	{r7}
 8001544:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001546:	e7fe      	b.n	8001546 <HardFault_Handler+0x4>

08001548 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800154c:	e7fe      	b.n	800154c <MemManage_Handler+0x4>

0800154e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800154e:	b480      	push	{r7}
 8001550:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001552:	e7fe      	b.n	8001552 <BusFault_Handler+0x4>

08001554 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001558:	e7fe      	b.n	8001558 <UsageFault_Handler+0x4>

0800155a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800155a:	b480      	push	{r7}
 800155c:	af00      	add	r7, sp, #0
}
 800155e:	bf00      	nop
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr

08001568 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0
}
 800157a:	bf00      	nop
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8001588:	f000 f884 	bl	8001694 <HAL_IncTick>
}
 800158c:	bf00      	nop
 800158e:	bd80      	pop	{r7, pc}

08001590 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001598:	4a14      	ldr	r2, [pc, #80]	; (80015ec <_sbrk+0x5c>)
 800159a:	4b15      	ldr	r3, [pc, #84]	; (80015f0 <_sbrk+0x60>)
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015a4:	4b13      	ldr	r3, [pc, #76]	; (80015f4 <_sbrk+0x64>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d102      	bne.n	80015b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015ac:	4b11      	ldr	r3, [pc, #68]	; (80015f4 <_sbrk+0x64>)
 80015ae:	4a12      	ldr	r2, [pc, #72]	; (80015f8 <_sbrk+0x68>)
 80015b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015b2:	4b10      	ldr	r3, [pc, #64]	; (80015f4 <_sbrk+0x64>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4413      	add	r3, r2
 80015ba:	693a      	ldr	r2, [r7, #16]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d207      	bcs.n	80015d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015c0:	f003 f82c 	bl	800461c <__errno>
 80015c4:	4603      	mov	r3, r0
 80015c6:	220c      	movs	r2, #12
 80015c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015ce:	e009      	b.n	80015e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015d0:	4b08      	ldr	r3, [pc, #32]	; (80015f4 <_sbrk+0x64>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015d6:	4b07      	ldr	r3, [pc, #28]	; (80015f4 <_sbrk+0x64>)
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4413      	add	r3, r2
 80015de:	4a05      	ldr	r2, [pc, #20]	; (80015f4 <_sbrk+0x64>)
 80015e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015e2:	68fb      	ldr	r3, [r7, #12]
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3718      	adds	r7, #24
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	20030000 	.word	0x20030000
 80015f0:	00000400 	.word	0x00000400
 80015f4:	20000264 	.word	0x20000264
 80015f8:	200003b8 	.word	0x200003b8

080015fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001600:	4b0b      	ldr	r3, [pc, #44]	; (8001630 <HAL_Init+0x34>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a0a      	ldr	r2, [pc, #40]	; (8001630 <HAL_Init+0x34>)
 8001606:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800160a:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800160c:	4b08      	ldr	r3, [pc, #32]	; (8001630 <HAL_Init+0x34>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a07      	ldr	r2, [pc, #28]	; (8001630 <HAL_Init+0x34>)
 8001612:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001616:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001618:	2003      	movs	r0, #3
 800161a:	f000 f92b 	bl	8001874 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800161e:	200f      	movs	r0, #15
 8001620:	f000 f808 	bl	8001634 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001624:	f001 fb3c 	bl	8002ca0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001628:	2300      	movs	r3, #0
}
 800162a:	4618      	mov	r0, r3
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	40023c00 	.word	0x40023c00

08001634 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800163c:	4b12      	ldr	r3, [pc, #72]	; (8001688 <HAL_InitTick+0x54>)
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	4b12      	ldr	r3, [pc, #72]	; (800168c <HAL_InitTick+0x58>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	4619      	mov	r1, r3
 8001646:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800164a:	fbb3 f3f1 	udiv	r3, r3, r1
 800164e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001652:	4618      	mov	r0, r3
 8001654:	f000 f943 	bl	80018de <HAL_SYSTICK_Config>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e00e      	b.n	8001680 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2b0f      	cmp	r3, #15
 8001666:	d80a      	bhi.n	800167e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001668:	2200      	movs	r2, #0
 800166a:	6879      	ldr	r1, [r7, #4]
 800166c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001670:	f000 f90b 	bl	800188a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001674:	4a06      	ldr	r2, [pc, #24]	; (8001690 <HAL_InitTick+0x5c>)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800167a:	2300      	movs	r3, #0
 800167c:	e000      	b.n	8001680 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
}
 8001680:	4618      	mov	r0, r3
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	200000d0 	.word	0x200000d0
 800168c:	200000d8 	.word	0x200000d8
 8001690:	200000d4 	.word	0x200000d4

08001694 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001698:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <HAL_IncTick+0x20>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	461a      	mov	r2, r3
 800169e:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <HAL_IncTick+0x24>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4413      	add	r3, r2
 80016a4:	4a04      	ldr	r2, [pc, #16]	; (80016b8 <HAL_IncTick+0x24>)
 80016a6:	6013      	str	r3, [r2, #0]
}
 80016a8:	bf00      	nop
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	200000d8 	.word	0x200000d8
 80016b8:	20000268 	.word	0x20000268

080016bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  return uwTick;
 80016c0:	4b03      	ldr	r3, [pc, #12]	; (80016d0 <HAL_GetTick+0x14>)
 80016c2:	681b      	ldr	r3, [r3, #0]
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	20000268 	.word	0x20000268

080016d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f003 0307 	and.w	r3, r3, #7
 80016e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016e4:	4b0c      	ldr	r3, [pc, #48]	; (8001718 <__NVIC_SetPriorityGrouping+0x44>)
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ea:	68ba      	ldr	r2, [r7, #8]
 80016ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016f0:	4013      	ands	r3, r2
 80016f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001700:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001704:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001706:	4a04      	ldr	r2, [pc, #16]	; (8001718 <__NVIC_SetPriorityGrouping+0x44>)
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	60d3      	str	r3, [r2, #12]
}
 800170c:	bf00      	nop
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001720:	4b04      	ldr	r3, [pc, #16]	; (8001734 <__NVIC_GetPriorityGrouping+0x18>)
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	0a1b      	lsrs	r3, r3, #8
 8001726:	f003 0307 	and.w	r3, r3, #7
}
 800172a:	4618      	mov	r0, r3
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001746:	2b00      	cmp	r3, #0
 8001748:	db0b      	blt.n	8001762 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	f003 021f 	and.w	r2, r3, #31
 8001750:	4907      	ldr	r1, [pc, #28]	; (8001770 <__NVIC_EnableIRQ+0x38>)
 8001752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001756:	095b      	lsrs	r3, r3, #5
 8001758:	2001      	movs	r0, #1
 800175a:	fa00 f202 	lsl.w	r2, r0, r2
 800175e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001762:	bf00      	nop
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	e000e100 	.word	0xe000e100

08001774 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	6039      	str	r1, [r7, #0]
 800177e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001780:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001784:	2b00      	cmp	r3, #0
 8001786:	db0a      	blt.n	800179e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	b2da      	uxtb	r2, r3
 800178c:	490c      	ldr	r1, [pc, #48]	; (80017c0 <__NVIC_SetPriority+0x4c>)
 800178e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001792:	0112      	lsls	r2, r2, #4
 8001794:	b2d2      	uxtb	r2, r2
 8001796:	440b      	add	r3, r1
 8001798:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800179c:	e00a      	b.n	80017b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	b2da      	uxtb	r2, r3
 80017a2:	4908      	ldr	r1, [pc, #32]	; (80017c4 <__NVIC_SetPriority+0x50>)
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	f003 030f 	and.w	r3, r3, #15
 80017aa:	3b04      	subs	r3, #4
 80017ac:	0112      	lsls	r2, r2, #4
 80017ae:	b2d2      	uxtb	r2, r2
 80017b0:	440b      	add	r3, r1
 80017b2:	761a      	strb	r2, [r3, #24]
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	e000e100 	.word	0xe000e100
 80017c4:	e000ed00 	.word	0xe000ed00

080017c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b089      	sub	sp, #36	; 0x24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	f003 0307 	and.w	r3, r3, #7
 80017da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	f1c3 0307 	rsb	r3, r3, #7
 80017e2:	2b04      	cmp	r3, #4
 80017e4:	bf28      	it	cs
 80017e6:	2304      	movcs	r3, #4
 80017e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	3304      	adds	r3, #4
 80017ee:	2b06      	cmp	r3, #6
 80017f0:	d902      	bls.n	80017f8 <NVIC_EncodePriority+0x30>
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	3b03      	subs	r3, #3
 80017f6:	e000      	b.n	80017fa <NVIC_EncodePriority+0x32>
 80017f8:	2300      	movs	r3, #0
 80017fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001800:	69bb      	ldr	r3, [r7, #24]
 8001802:	fa02 f303 	lsl.w	r3, r2, r3
 8001806:	43da      	mvns	r2, r3
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	401a      	ands	r2, r3
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001810:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	fa01 f303 	lsl.w	r3, r1, r3
 800181a:	43d9      	mvns	r1, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001820:	4313      	orrs	r3, r2
         );
}
 8001822:	4618      	mov	r0, r3
 8001824:	3724      	adds	r7, #36	; 0x24
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
	...

08001830 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	3b01      	subs	r3, #1
 800183c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001840:	d301      	bcc.n	8001846 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001842:	2301      	movs	r3, #1
 8001844:	e00f      	b.n	8001866 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001846:	4a0a      	ldr	r2, [pc, #40]	; (8001870 <SysTick_Config+0x40>)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	3b01      	subs	r3, #1
 800184c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800184e:	210f      	movs	r1, #15
 8001850:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001854:	f7ff ff8e 	bl	8001774 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001858:	4b05      	ldr	r3, [pc, #20]	; (8001870 <SysTick_Config+0x40>)
 800185a:	2200      	movs	r2, #0
 800185c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800185e:	4b04      	ldr	r3, [pc, #16]	; (8001870 <SysTick_Config+0x40>)
 8001860:	2207      	movs	r2, #7
 8001862:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	e000e010 	.word	0xe000e010

08001874 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7ff ff29 	bl	80016d4 <__NVIC_SetPriorityGrouping>
}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800188a:	b580      	push	{r7, lr}
 800188c:	b086      	sub	sp, #24
 800188e:	af00      	add	r7, sp, #0
 8001890:	4603      	mov	r3, r0
 8001892:	60b9      	str	r1, [r7, #8]
 8001894:	607a      	str	r2, [r7, #4]
 8001896:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800189c:	f7ff ff3e 	bl	800171c <__NVIC_GetPriorityGrouping>
 80018a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	68b9      	ldr	r1, [r7, #8]
 80018a6:	6978      	ldr	r0, [r7, #20]
 80018a8:	f7ff ff8e 	bl	80017c8 <NVIC_EncodePriority>
 80018ac:	4602      	mov	r2, r0
 80018ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018b2:	4611      	mov	r1, r2
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff ff5d 	bl	8001774 <__NVIC_SetPriority>
}
 80018ba:	bf00      	nop
 80018bc:	3718      	adds	r7, #24
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	4603      	mov	r3, r0
 80018ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff ff31 	bl	8001738 <__NVIC_EnableIRQ>
}
 80018d6:	bf00      	nop
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}

080018de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018de:	b580      	push	{r7, lr}
 80018e0:	b082      	sub	sp, #8
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f7ff ffa2 	bl	8001830 <SysTick_Config>
 80018ec:	4603      	mov	r3, r0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
	...

080018f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b089      	sub	sp, #36	; 0x24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001902:	2300      	movs	r3, #0
 8001904:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001906:	2300      	movs	r3, #0
 8001908:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800190a:	2300      	movs	r3, #0
 800190c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800190e:	2300      	movs	r3, #0
 8001910:	61fb      	str	r3, [r7, #28]
 8001912:	e177      	b.n	8001c04 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001914:	2201      	movs	r2, #1
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	fa02 f303 	lsl.w	r3, r2, r3
 800191c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	697a      	ldr	r2, [r7, #20]
 8001924:	4013      	ands	r3, r2
 8001926:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001928:	693a      	ldr	r2, [r7, #16]
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	429a      	cmp	r2, r3
 800192e:	f040 8166 	bne.w	8001bfe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f003 0303 	and.w	r3, r3, #3
 800193a:	2b01      	cmp	r3, #1
 800193c:	d005      	beq.n	800194a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001946:	2b02      	cmp	r3, #2
 8001948:	d130      	bne.n	80019ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	2203      	movs	r2, #3
 8001956:	fa02 f303 	lsl.w	r3, r2, r3
 800195a:	43db      	mvns	r3, r3
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	4013      	ands	r3, r2
 8001960:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	68da      	ldr	r2, [r3, #12]
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	fa02 f303 	lsl.w	r3, r2, r3
 800196e:	69ba      	ldr	r2, [r7, #24]
 8001970:	4313      	orrs	r3, r2
 8001972:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	69ba      	ldr	r2, [r7, #24]
 8001978:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001980:	2201      	movs	r2, #1
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	43db      	mvns	r3, r3
 800198a:	69ba      	ldr	r2, [r7, #24]
 800198c:	4013      	ands	r3, r2
 800198e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	091b      	lsrs	r3, r3, #4
 8001996:	f003 0201 	and.w	r2, r3, #1
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f003 0303 	and.w	r3, r3, #3
 80019b4:	2b03      	cmp	r3, #3
 80019b6:	d017      	beq.n	80019e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	005b      	lsls	r3, r3, #1
 80019c2:	2203      	movs	r2, #3
 80019c4:	fa02 f303 	lsl.w	r3, r2, r3
 80019c8:	43db      	mvns	r3, r3
 80019ca:	69ba      	ldr	r2, [r7, #24]
 80019cc:	4013      	ands	r3, r2
 80019ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	689a      	ldr	r2, [r3, #8]
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	005b      	lsls	r3, r3, #1
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	4313      	orrs	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	69ba      	ldr	r2, [r7, #24]
 80019e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f003 0303 	and.w	r3, r3, #3
 80019f0:	2b02      	cmp	r3, #2
 80019f2:	d123      	bne.n	8001a3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	08da      	lsrs	r2, r3, #3
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	3208      	adds	r2, #8
 80019fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	f003 0307 	and.w	r3, r3, #7
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	220f      	movs	r2, #15
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	43db      	mvns	r3, r3
 8001a12:	69ba      	ldr	r2, [r7, #24]
 8001a14:	4013      	ands	r3, r2
 8001a16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	691a      	ldr	r2, [r3, #16]
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	f003 0307 	and.w	r3, r3, #7
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	fa02 f303 	lsl.w	r3, r2, r3
 8001a28:	69ba      	ldr	r2, [r7, #24]
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	08da      	lsrs	r2, r3, #3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	3208      	adds	r2, #8
 8001a36:	69b9      	ldr	r1, [r7, #24]
 8001a38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	005b      	lsls	r3, r3, #1
 8001a46:	2203      	movs	r2, #3
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	43db      	mvns	r3, r3
 8001a4e:	69ba      	ldr	r2, [r7, #24]
 8001a50:	4013      	ands	r3, r2
 8001a52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f003 0203 	and.w	r2, r3, #3
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	005b      	lsls	r3, r3, #1
 8001a60:	fa02 f303 	lsl.w	r3, r2, r3
 8001a64:	69ba      	ldr	r2, [r7, #24]
 8001a66:	4313      	orrs	r3, r2
 8001a68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	f000 80c0 	beq.w	8001bfe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	4b66      	ldr	r3, [pc, #408]	; (8001c1c <HAL_GPIO_Init+0x324>)
 8001a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a86:	4a65      	ldr	r2, [pc, #404]	; (8001c1c <HAL_GPIO_Init+0x324>)
 8001a88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a8e:	4b63      	ldr	r3, [pc, #396]	; (8001c1c <HAL_GPIO_Init+0x324>)
 8001a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a9a:	4a61      	ldr	r2, [pc, #388]	; (8001c20 <HAL_GPIO_Init+0x328>)
 8001a9c:	69fb      	ldr	r3, [r7, #28]
 8001a9e:	089b      	lsrs	r3, r3, #2
 8001aa0:	3302      	adds	r3, #2
 8001aa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	f003 0303 	and.w	r3, r3, #3
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	220f      	movs	r2, #15
 8001ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab6:	43db      	mvns	r3, r3
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	4013      	ands	r3, r2
 8001abc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a58      	ldr	r2, [pc, #352]	; (8001c24 <HAL_GPIO_Init+0x32c>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d037      	beq.n	8001b36 <HAL_GPIO_Init+0x23e>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a57      	ldr	r2, [pc, #348]	; (8001c28 <HAL_GPIO_Init+0x330>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d031      	beq.n	8001b32 <HAL_GPIO_Init+0x23a>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a56      	ldr	r2, [pc, #344]	; (8001c2c <HAL_GPIO_Init+0x334>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d02b      	beq.n	8001b2e <HAL_GPIO_Init+0x236>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4a55      	ldr	r2, [pc, #340]	; (8001c30 <HAL_GPIO_Init+0x338>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d025      	beq.n	8001b2a <HAL_GPIO_Init+0x232>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4a54      	ldr	r2, [pc, #336]	; (8001c34 <HAL_GPIO_Init+0x33c>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d01f      	beq.n	8001b26 <HAL_GPIO_Init+0x22e>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4a53      	ldr	r2, [pc, #332]	; (8001c38 <HAL_GPIO_Init+0x340>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d019      	beq.n	8001b22 <HAL_GPIO_Init+0x22a>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4a52      	ldr	r2, [pc, #328]	; (8001c3c <HAL_GPIO_Init+0x344>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d013      	beq.n	8001b1e <HAL_GPIO_Init+0x226>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4a51      	ldr	r2, [pc, #324]	; (8001c40 <HAL_GPIO_Init+0x348>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d00d      	beq.n	8001b1a <HAL_GPIO_Init+0x222>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4a50      	ldr	r2, [pc, #320]	; (8001c44 <HAL_GPIO_Init+0x34c>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d007      	beq.n	8001b16 <HAL_GPIO_Init+0x21e>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a4f      	ldr	r2, [pc, #316]	; (8001c48 <HAL_GPIO_Init+0x350>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d101      	bne.n	8001b12 <HAL_GPIO_Init+0x21a>
 8001b0e:	2309      	movs	r3, #9
 8001b10:	e012      	b.n	8001b38 <HAL_GPIO_Init+0x240>
 8001b12:	230a      	movs	r3, #10
 8001b14:	e010      	b.n	8001b38 <HAL_GPIO_Init+0x240>
 8001b16:	2308      	movs	r3, #8
 8001b18:	e00e      	b.n	8001b38 <HAL_GPIO_Init+0x240>
 8001b1a:	2307      	movs	r3, #7
 8001b1c:	e00c      	b.n	8001b38 <HAL_GPIO_Init+0x240>
 8001b1e:	2306      	movs	r3, #6
 8001b20:	e00a      	b.n	8001b38 <HAL_GPIO_Init+0x240>
 8001b22:	2305      	movs	r3, #5
 8001b24:	e008      	b.n	8001b38 <HAL_GPIO_Init+0x240>
 8001b26:	2304      	movs	r3, #4
 8001b28:	e006      	b.n	8001b38 <HAL_GPIO_Init+0x240>
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e004      	b.n	8001b38 <HAL_GPIO_Init+0x240>
 8001b2e:	2302      	movs	r3, #2
 8001b30:	e002      	b.n	8001b38 <HAL_GPIO_Init+0x240>
 8001b32:	2301      	movs	r3, #1
 8001b34:	e000      	b.n	8001b38 <HAL_GPIO_Init+0x240>
 8001b36:	2300      	movs	r3, #0
 8001b38:	69fa      	ldr	r2, [r7, #28]
 8001b3a:	f002 0203 	and.w	r2, r2, #3
 8001b3e:	0092      	lsls	r2, r2, #2
 8001b40:	4093      	lsls	r3, r2
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b48:	4935      	ldr	r1, [pc, #212]	; (8001c20 <HAL_GPIO_Init+0x328>)
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	089b      	lsrs	r3, r3, #2
 8001b4e:	3302      	adds	r3, #2
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b56:	4b3d      	ldr	r3, [pc, #244]	; (8001c4c <HAL_GPIO_Init+0x354>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	4013      	ands	r3, r2
 8001b64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d003      	beq.n	8001b7a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b7a:	4a34      	ldr	r2, [pc, #208]	; (8001c4c <HAL_GPIO_Init+0x354>)
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001b80:	4b32      	ldr	r3, [pc, #200]	; (8001c4c <HAL_GPIO_Init+0x354>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d003      	beq.n	8001ba4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001b9c:	69ba      	ldr	r2, [r7, #24]
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ba4:	4a29      	ldr	r2, [pc, #164]	; (8001c4c <HAL_GPIO_Init+0x354>)
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001baa:	4b28      	ldr	r3, [pc, #160]	; (8001c4c <HAL_GPIO_Init+0x354>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	43db      	mvns	r3, r3
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d003      	beq.n	8001bce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001bce:	4a1f      	ldr	r2, [pc, #124]	; (8001c4c <HAL_GPIO_Init+0x354>)
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bd4:	4b1d      	ldr	r3, [pc, #116]	; (8001c4c <HAL_GPIO_Init+0x354>)
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	4013      	ands	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d003      	beq.n	8001bf8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001bf0:	69ba      	ldr	r2, [r7, #24]
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001bf8:	4a14      	ldr	r2, [pc, #80]	; (8001c4c <HAL_GPIO_Init+0x354>)
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	3301      	adds	r3, #1
 8001c02:	61fb      	str	r3, [r7, #28]
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	2b0f      	cmp	r3, #15
 8001c08:	f67f ae84 	bls.w	8001914 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c0c:	bf00      	nop
 8001c0e:	bf00      	nop
 8001c10:	3724      	adds	r7, #36	; 0x24
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	40023800 	.word	0x40023800
 8001c20:	40013800 	.word	0x40013800
 8001c24:	40020000 	.word	0x40020000
 8001c28:	40020400 	.word	0x40020400
 8001c2c:	40020800 	.word	0x40020800
 8001c30:	40020c00 	.word	0x40020c00
 8001c34:	40021000 	.word	0x40021000
 8001c38:	40021400 	.word	0x40021400
 8001c3c:	40021800 	.word	0x40021800
 8001c40:	40021c00 	.word	0x40021c00
 8001c44:	40022000 	.word	0x40022000
 8001c48:	40022400 	.word	0x40022400
 8001c4c:	40013c00 	.word	0x40013c00

08001c50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	460b      	mov	r3, r1
 8001c5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	691a      	ldr	r2, [r3, #16]
 8001c60:	887b      	ldrh	r3, [r7, #2]
 8001c62:	4013      	ands	r3, r2
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d002      	beq.n	8001c6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	73fb      	strb	r3, [r7, #15]
 8001c6c:	e001      	b.n	8001c72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3714      	adds	r7, #20
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	460b      	mov	r3, r1
 8001c8a:	807b      	strh	r3, [r7, #2]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c90:	787b      	ldrb	r3, [r7, #1]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d003      	beq.n	8001c9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c96:	887a      	ldrh	r2, [r7, #2]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c9c:	e003      	b.n	8001ca6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c9e:	887b      	ldrh	r3, [r7, #2]
 8001ca0:	041a      	lsls	r2, r3, #16
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	619a      	str	r2, [r3, #24]
}
 8001ca6:	bf00      	nop
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
	...

08001cb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d101      	bne.n	8001cc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e12b      	b.n	8001f1e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d106      	bne.n	8001ce0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f7fe fe42 	bl	8000964 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2224      	movs	r2, #36	; 0x24
 8001ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f022 0201 	bic.w	r2, r2, #1
 8001cf6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d06:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d16:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d18:	f001 fc8a 	bl	8003630 <HAL_RCC_GetPCLK1Freq>
 8001d1c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	4a81      	ldr	r2, [pc, #516]	; (8001f28 <HAL_I2C_Init+0x274>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d807      	bhi.n	8001d38 <HAL_I2C_Init+0x84>
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	4a80      	ldr	r2, [pc, #512]	; (8001f2c <HAL_I2C_Init+0x278>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	bf94      	ite	ls
 8001d30:	2301      	movls	r3, #1
 8001d32:	2300      	movhi	r3, #0
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	e006      	b.n	8001d46 <HAL_I2C_Init+0x92>
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	4a7d      	ldr	r2, [pc, #500]	; (8001f30 <HAL_I2C_Init+0x27c>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	bf94      	ite	ls
 8001d40:	2301      	movls	r3, #1
 8001d42:	2300      	movhi	r3, #0
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e0e7      	b.n	8001f1e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	4a78      	ldr	r2, [pc, #480]	; (8001f34 <HAL_I2C_Init+0x280>)
 8001d52:	fba2 2303 	umull	r2, r3, r2, r3
 8001d56:	0c9b      	lsrs	r3, r3, #18
 8001d58:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	68ba      	ldr	r2, [r7, #8]
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	6a1b      	ldr	r3, [r3, #32]
 8001d74:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	4a6a      	ldr	r2, [pc, #424]	; (8001f28 <HAL_I2C_Init+0x274>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d802      	bhi.n	8001d88 <HAL_I2C_Init+0xd4>
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	3301      	adds	r3, #1
 8001d86:	e009      	b.n	8001d9c <HAL_I2C_Init+0xe8>
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001d8e:	fb02 f303 	mul.w	r3, r2, r3
 8001d92:	4a69      	ldr	r2, [pc, #420]	; (8001f38 <HAL_I2C_Init+0x284>)
 8001d94:	fba2 2303 	umull	r2, r3, r2, r3
 8001d98:	099b      	lsrs	r3, r3, #6
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	687a      	ldr	r2, [r7, #4]
 8001d9e:	6812      	ldr	r2, [r2, #0]
 8001da0:	430b      	orrs	r3, r1
 8001da2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001dae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	495c      	ldr	r1, [pc, #368]	; (8001f28 <HAL_I2C_Init+0x274>)
 8001db8:	428b      	cmp	r3, r1
 8001dba:	d819      	bhi.n	8001df0 <HAL_I2C_Init+0x13c>
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	1e59      	subs	r1, r3, #1
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dca:	1c59      	adds	r1, r3, #1
 8001dcc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001dd0:	400b      	ands	r3, r1
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d00a      	beq.n	8001dec <HAL_I2C_Init+0x138>
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	1e59      	subs	r1, r3, #1
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001de4:	3301      	adds	r3, #1
 8001de6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dea:	e051      	b.n	8001e90 <HAL_I2C_Init+0x1dc>
 8001dec:	2304      	movs	r3, #4
 8001dee:	e04f      	b.n	8001e90 <HAL_I2C_Init+0x1dc>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d111      	bne.n	8001e1c <HAL_I2C_Init+0x168>
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	1e58      	subs	r0, r3, #1
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6859      	ldr	r1, [r3, #4]
 8001e00:	460b      	mov	r3, r1
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	440b      	add	r3, r1
 8001e06:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	bf0c      	ite	eq
 8001e14:	2301      	moveq	r3, #1
 8001e16:	2300      	movne	r3, #0
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	e012      	b.n	8001e42 <HAL_I2C_Init+0x18e>
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	1e58      	subs	r0, r3, #1
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6859      	ldr	r1, [r3, #4]
 8001e24:	460b      	mov	r3, r1
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	440b      	add	r3, r1
 8001e2a:	0099      	lsls	r1, r3, #2
 8001e2c:	440b      	add	r3, r1
 8001e2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e32:	3301      	adds	r3, #1
 8001e34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	bf0c      	ite	eq
 8001e3c:	2301      	moveq	r3, #1
 8001e3e:	2300      	movne	r3, #0
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <HAL_I2C_Init+0x196>
 8001e46:	2301      	movs	r3, #1
 8001e48:	e022      	b.n	8001e90 <HAL_I2C_Init+0x1dc>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d10e      	bne.n	8001e70 <HAL_I2C_Init+0x1bc>
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	1e58      	subs	r0, r3, #1
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6859      	ldr	r1, [r3, #4]
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	440b      	add	r3, r1
 8001e60:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e64:	3301      	adds	r3, #1
 8001e66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e6e:	e00f      	b.n	8001e90 <HAL_I2C_Init+0x1dc>
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	1e58      	subs	r0, r3, #1
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6859      	ldr	r1, [r3, #4]
 8001e78:	460b      	mov	r3, r1
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	440b      	add	r3, r1
 8001e7e:	0099      	lsls	r1, r3, #2
 8001e80:	440b      	add	r3, r1
 8001e82:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e86:	3301      	adds	r3, #1
 8001e88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e8c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e90:	6879      	ldr	r1, [r7, #4]
 8001e92:	6809      	ldr	r1, [r1, #0]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	69da      	ldr	r2, [r3, #28]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a1b      	ldr	r3, [r3, #32]
 8001eaa:	431a      	orrs	r2, r3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	430a      	orrs	r2, r1
 8001eb2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001ebe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	6911      	ldr	r1, [r2, #16]
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	68d2      	ldr	r2, [r2, #12]
 8001eca:	4311      	orrs	r1, r2
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	6812      	ldr	r2, [r2, #0]
 8001ed0:	430b      	orrs	r3, r1
 8001ed2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	68db      	ldr	r3, [r3, #12]
 8001eda:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	695a      	ldr	r2, [r3, #20]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	699b      	ldr	r3, [r3, #24]
 8001ee6:	431a      	orrs	r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	430a      	orrs	r2, r1
 8001eee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f042 0201 	orr.w	r2, r2, #1
 8001efe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2200      	movs	r2, #0
 8001f04:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2220      	movs	r2, #32
 8001f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2200      	movs	r2, #0
 8001f12:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2200      	movs	r2, #0
 8001f18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3710      	adds	r7, #16
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	000186a0 	.word	0x000186a0
 8001f2c:	001e847f 	.word	0x001e847f
 8001f30:	003d08ff 	.word	0x003d08ff
 8001f34:	431bde83 	.word	0x431bde83
 8001f38:	10624dd3 	.word	0x10624dd3

08001f3c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b088      	sub	sp, #32
 8001f40:	af02      	add	r7, sp, #8
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	607a      	str	r2, [r7, #4]
 8001f46:	461a      	mov	r2, r3
 8001f48:	460b      	mov	r3, r1
 8001f4a:	817b      	strh	r3, [r7, #10]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f50:	f7ff fbb4 	bl	80016bc <HAL_GetTick>
 8001f54:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b20      	cmp	r3, #32
 8001f60:	f040 80e0 	bne.w	8002124 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	9300      	str	r3, [sp, #0]
 8001f68:	2319      	movs	r3, #25
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	4970      	ldr	r1, [pc, #448]	; (8002130 <HAL_I2C_Master_Transmit+0x1f4>)
 8001f6e:	68f8      	ldr	r0, [r7, #12]
 8001f70:	f000 fc66 	bl	8002840 <I2C_WaitOnFlagUntilTimeout>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001f7a:	2302      	movs	r3, #2
 8001f7c:	e0d3      	b.n	8002126 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d101      	bne.n	8001f8c <HAL_I2C_Master_Transmit+0x50>
 8001f88:	2302      	movs	r3, #2
 8001f8a:	e0cc      	b.n	8002126 <HAL_I2C_Master_Transmit+0x1ea>
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d007      	beq.n	8001fb2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f042 0201 	orr.w	r2, r2, #1
 8001fb0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001fc0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2221      	movs	r2, #33	; 0x21
 8001fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2210      	movs	r2, #16
 8001fce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	893a      	ldrh	r2, [r7, #8]
 8001fe2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fe8:	b29a      	uxth	r2, r3
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	4a50      	ldr	r2, [pc, #320]	; (8002134 <HAL_I2C_Master_Transmit+0x1f8>)
 8001ff2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001ff4:	8979      	ldrh	r1, [r7, #10]
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	6a3a      	ldr	r2, [r7, #32]
 8001ffa:	68f8      	ldr	r0, [r7, #12]
 8001ffc:	f000 fad0 	bl	80025a0 <I2C_MasterRequestWrite>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e08d      	b.n	8002126 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800200a:	2300      	movs	r3, #0
 800200c:	613b      	str	r3, [r7, #16]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	695b      	ldr	r3, [r3, #20]
 8002014:	613b      	str	r3, [r7, #16]
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	699b      	ldr	r3, [r3, #24]
 800201c:	613b      	str	r3, [r7, #16]
 800201e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002020:	e066      	b.n	80020f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002022:	697a      	ldr	r2, [r7, #20]
 8002024:	6a39      	ldr	r1, [r7, #32]
 8002026:	68f8      	ldr	r0, [r7, #12]
 8002028:	f000 fce0 	bl	80029ec <I2C_WaitOnTXEFlagUntilTimeout>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d00d      	beq.n	800204e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	2b04      	cmp	r3, #4
 8002038:	d107      	bne.n	800204a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002048:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e06b      	b.n	8002126 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002052:	781a      	ldrb	r2, [r3, #0]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800205e:	1c5a      	adds	r2, r3, #1
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002068:	b29b      	uxth	r3, r3
 800206a:	3b01      	subs	r3, #1
 800206c:	b29a      	uxth	r2, r3
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002076:	3b01      	subs	r3, #1
 8002078:	b29a      	uxth	r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	695b      	ldr	r3, [r3, #20]
 8002084:	f003 0304 	and.w	r3, r3, #4
 8002088:	2b04      	cmp	r3, #4
 800208a:	d11b      	bne.n	80020c4 <HAL_I2C_Master_Transmit+0x188>
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002090:	2b00      	cmp	r3, #0
 8002092:	d017      	beq.n	80020c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002098:	781a      	ldrb	r2, [r3, #0]
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a4:	1c5a      	adds	r2, r3, #1
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	3b01      	subs	r3, #1
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020bc:	3b01      	subs	r3, #1
 80020be:	b29a      	uxth	r2, r3
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020c4:	697a      	ldr	r2, [r7, #20]
 80020c6:	6a39      	ldr	r1, [r7, #32]
 80020c8:	68f8      	ldr	r0, [r7, #12]
 80020ca:	f000 fcd0 	bl	8002a6e <I2C_WaitOnBTFFlagUntilTimeout>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d00d      	beq.n	80020f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d8:	2b04      	cmp	r3, #4
 80020da:	d107      	bne.n	80020ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e01a      	b.n	8002126 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d194      	bne.n	8002022 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002106:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2220      	movs	r2, #32
 800210c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2200      	movs	r2, #0
 8002114:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2200      	movs	r2, #0
 800211c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002120:	2300      	movs	r3, #0
 8002122:	e000      	b.n	8002126 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002124:	2302      	movs	r3, #2
  }
}
 8002126:	4618      	mov	r0, r3
 8002128:	3718      	adds	r7, #24
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	00100002 	.word	0x00100002
 8002134:	ffff0000 	.word	0xffff0000

08002138 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b08c      	sub	sp, #48	; 0x30
 800213c:	af02      	add	r7, sp, #8
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	607a      	str	r2, [r7, #4]
 8002142:	461a      	mov	r2, r3
 8002144:	460b      	mov	r3, r1
 8002146:	817b      	strh	r3, [r7, #10]
 8002148:	4613      	mov	r3, r2
 800214a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800214c:	f7ff fab6 	bl	80016bc <HAL_GetTick>
 8002150:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002158:	b2db      	uxtb	r3, r3
 800215a:	2b20      	cmp	r3, #32
 800215c:	f040 820b 	bne.w	8002576 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	2319      	movs	r3, #25
 8002166:	2201      	movs	r2, #1
 8002168:	497c      	ldr	r1, [pc, #496]	; (800235c <HAL_I2C_Master_Receive+0x224>)
 800216a:	68f8      	ldr	r0, [r7, #12]
 800216c:	f000 fb68 	bl	8002840 <I2C_WaitOnFlagUntilTimeout>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002176:	2302      	movs	r3, #2
 8002178:	e1fe      	b.n	8002578 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002180:	2b01      	cmp	r3, #1
 8002182:	d101      	bne.n	8002188 <HAL_I2C_Master_Receive+0x50>
 8002184:	2302      	movs	r3, #2
 8002186:	e1f7      	b.n	8002578 <HAL_I2C_Master_Receive+0x440>
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2201      	movs	r2, #1
 800218c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	2b01      	cmp	r3, #1
 800219c:	d007      	beq.n	80021ae <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f042 0201 	orr.w	r2, r2, #1
 80021ac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021bc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2222      	movs	r2, #34	; 0x22
 80021c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2210      	movs	r2, #16
 80021ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2200      	movs	r2, #0
 80021d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	893a      	ldrh	r2, [r7, #8]
 80021de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021e4:	b29a      	uxth	r2, r3
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	4a5c      	ldr	r2, [pc, #368]	; (8002360 <HAL_I2C_Master_Receive+0x228>)
 80021ee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80021f0:	8979      	ldrh	r1, [r7, #10]
 80021f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021f6:	68f8      	ldr	r0, [r7, #12]
 80021f8:	f000 fa54 	bl	80026a4 <I2C_MasterRequestRead>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e1b8      	b.n	8002578 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800220a:	2b00      	cmp	r3, #0
 800220c:	d113      	bne.n	8002236 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800220e:	2300      	movs	r3, #0
 8002210:	623b      	str	r3, [r7, #32]
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	695b      	ldr	r3, [r3, #20]
 8002218:	623b      	str	r3, [r7, #32]
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	699b      	ldr	r3, [r3, #24]
 8002220:	623b      	str	r3, [r7, #32]
 8002222:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002232:	601a      	str	r2, [r3, #0]
 8002234:	e18c      	b.n	8002550 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800223a:	2b01      	cmp	r3, #1
 800223c:	d11b      	bne.n	8002276 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800224c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800224e:	2300      	movs	r3, #0
 8002250:	61fb      	str	r3, [r7, #28]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	695b      	ldr	r3, [r3, #20]
 8002258:	61fb      	str	r3, [r7, #28]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	61fb      	str	r3, [r7, #28]
 8002262:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002272:	601a      	str	r2, [r3, #0]
 8002274:	e16c      	b.n	8002550 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800227a:	2b02      	cmp	r3, #2
 800227c:	d11b      	bne.n	80022b6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800228c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800229c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800229e:	2300      	movs	r3, #0
 80022a0:	61bb      	str	r3, [r7, #24]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	695b      	ldr	r3, [r3, #20]
 80022a8:	61bb      	str	r3, [r7, #24]
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	61bb      	str	r3, [r7, #24]
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	e14c      	b.n	8002550 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80022c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022c6:	2300      	movs	r3, #0
 80022c8:	617b      	str	r3, [r7, #20]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	695b      	ldr	r3, [r3, #20]
 80022d0:	617b      	str	r3, [r7, #20]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	617b      	str	r3, [r7, #20]
 80022da:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80022dc:	e138      	b.n	8002550 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022e2:	2b03      	cmp	r3, #3
 80022e4:	f200 80f1 	bhi.w	80024ca <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d123      	bne.n	8002338 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80022f4:	68f8      	ldr	r0, [r7, #12]
 80022f6:	f000 fbfb 	bl	8002af0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e139      	b.n	8002578 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	691a      	ldr	r2, [r3, #16]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800230e:	b2d2      	uxtb	r2, r2
 8002310:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002316:	1c5a      	adds	r2, r3, #1
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002320:	3b01      	subs	r3, #1
 8002322:	b29a      	uxth	r2, r3
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800232c:	b29b      	uxth	r3, r3
 800232e:	3b01      	subs	r3, #1
 8002330:	b29a      	uxth	r2, r3
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002336:	e10b      	b.n	8002550 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800233c:	2b02      	cmp	r3, #2
 800233e:	d14e      	bne.n	80023de <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002346:	2200      	movs	r2, #0
 8002348:	4906      	ldr	r1, [pc, #24]	; (8002364 <HAL_I2C_Master_Receive+0x22c>)
 800234a:	68f8      	ldr	r0, [r7, #12]
 800234c:	f000 fa78 	bl	8002840 <I2C_WaitOnFlagUntilTimeout>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d008      	beq.n	8002368 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e10e      	b.n	8002578 <HAL_I2C_Master_Receive+0x440>
 800235a:	bf00      	nop
 800235c:	00100002 	.word	0x00100002
 8002360:	ffff0000 	.word	0xffff0000
 8002364:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002376:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	691a      	ldr	r2, [r3, #16]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002382:	b2d2      	uxtb	r2, r2
 8002384:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800238a:	1c5a      	adds	r2, r3, #1
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002394:	3b01      	subs	r3, #1
 8002396:	b29a      	uxth	r2, r3
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	3b01      	subs	r3, #1
 80023a4:	b29a      	uxth	r2, r3
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	691a      	ldr	r2, [r3, #16]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b4:	b2d2      	uxtb	r2, r2
 80023b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023bc:	1c5a      	adds	r2, r3, #1
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023c6:	3b01      	subs	r3, #1
 80023c8:	b29a      	uxth	r2, r3
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	3b01      	subs	r3, #1
 80023d6:	b29a      	uxth	r2, r3
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	855a      	strh	r2, [r3, #42]	; 0x2a
 80023dc:	e0b8      	b.n	8002550 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80023de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e0:	9300      	str	r3, [sp, #0]
 80023e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023e4:	2200      	movs	r2, #0
 80023e6:	4966      	ldr	r1, [pc, #408]	; (8002580 <HAL_I2C_Master_Receive+0x448>)
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f000 fa29 	bl	8002840 <I2C_WaitOnFlagUntilTimeout>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d001      	beq.n	80023f8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e0bf      	b.n	8002578 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002406:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	691a      	ldr	r2, [r3, #16]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002412:	b2d2      	uxtb	r2, r2
 8002414:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800241a:	1c5a      	adds	r2, r3, #1
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002424:	3b01      	subs	r3, #1
 8002426:	b29a      	uxth	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002430:	b29b      	uxth	r3, r3
 8002432:	3b01      	subs	r3, #1
 8002434:	b29a      	uxth	r2, r3
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800243a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800243c:	9300      	str	r3, [sp, #0]
 800243e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002440:	2200      	movs	r2, #0
 8002442:	494f      	ldr	r1, [pc, #316]	; (8002580 <HAL_I2C_Master_Receive+0x448>)
 8002444:	68f8      	ldr	r0, [r7, #12]
 8002446:	f000 f9fb 	bl	8002840 <I2C_WaitOnFlagUntilTimeout>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e091      	b.n	8002578 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002462:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	691a      	ldr	r2, [r3, #16]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800246e:	b2d2      	uxtb	r2, r2
 8002470:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002476:	1c5a      	adds	r2, r3, #1
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002480:	3b01      	subs	r3, #1
 8002482:	b29a      	uxth	r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800248c:	b29b      	uxth	r3, r3
 800248e:	3b01      	subs	r3, #1
 8002490:	b29a      	uxth	r2, r3
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	691a      	ldr	r2, [r3, #16]
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a0:	b2d2      	uxtb	r2, r2
 80024a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a8:	1c5a      	adds	r2, r3, #1
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024b2:	3b01      	subs	r3, #1
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024be:	b29b      	uxth	r3, r3
 80024c0:	3b01      	subs	r3, #1
 80024c2:	b29a      	uxth	r2, r3
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80024c8:	e042      	b.n	8002550 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80024ce:	68f8      	ldr	r0, [r7, #12]
 80024d0:	f000 fb0e 	bl	8002af0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d001      	beq.n	80024de <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e04c      	b.n	8002578 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	691a      	ldr	r2, [r3, #16]
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e8:	b2d2      	uxtb	r2, r2
 80024ea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f0:	1c5a      	adds	r2, r3, #1
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024fa:	3b01      	subs	r3, #1
 80024fc:	b29a      	uxth	r2, r3
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002506:	b29b      	uxth	r3, r3
 8002508:	3b01      	subs	r3, #1
 800250a:	b29a      	uxth	r2, r3
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	695b      	ldr	r3, [r3, #20]
 8002516:	f003 0304 	and.w	r3, r3, #4
 800251a:	2b04      	cmp	r3, #4
 800251c:	d118      	bne.n	8002550 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	691a      	ldr	r2, [r3, #16]
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002528:	b2d2      	uxtb	r2, r2
 800252a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002530:	1c5a      	adds	r2, r3, #1
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800253a:	3b01      	subs	r3, #1
 800253c:	b29a      	uxth	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002546:	b29b      	uxth	r3, r3
 8002548:	3b01      	subs	r3, #1
 800254a:	b29a      	uxth	r2, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002554:	2b00      	cmp	r3, #0
 8002556:	f47f aec2 	bne.w	80022de <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2220      	movs	r2, #32
 800255e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2200      	movs	r2, #0
 800256e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002572:	2300      	movs	r3, #0
 8002574:	e000      	b.n	8002578 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002576:	2302      	movs	r3, #2
  }
}
 8002578:	4618      	mov	r0, r3
 800257a:	3728      	adds	r7, #40	; 0x28
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	00010004 	.word	0x00010004

08002584 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002592:	b2db      	uxtb	r3, r3
}
 8002594:	4618      	mov	r0, r3
 8002596:	370c      	adds	r7, #12
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b088      	sub	sp, #32
 80025a4:	af02      	add	r7, sp, #8
 80025a6:	60f8      	str	r0, [r7, #12]
 80025a8:	607a      	str	r2, [r7, #4]
 80025aa:	603b      	str	r3, [r7, #0]
 80025ac:	460b      	mov	r3, r1
 80025ae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	2b08      	cmp	r3, #8
 80025ba:	d006      	beq.n	80025ca <I2C_MasterRequestWrite+0x2a>
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d003      	beq.n	80025ca <I2C_MasterRequestWrite+0x2a>
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80025c8:	d108      	bne.n	80025dc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	e00b      	b.n	80025f4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e0:	2b12      	cmp	r3, #18
 80025e2:	d107      	bne.n	80025f4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025f2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002600:	68f8      	ldr	r0, [r7, #12]
 8002602:	f000 f91d 	bl	8002840 <I2C_WaitOnFlagUntilTimeout>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d00d      	beq.n	8002628 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002616:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800261a:	d103      	bne.n	8002624 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002622:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e035      	b.n	8002694 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	691b      	ldr	r3, [r3, #16]
 800262c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002630:	d108      	bne.n	8002644 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002632:	897b      	ldrh	r3, [r7, #10]
 8002634:	b2db      	uxtb	r3, r3
 8002636:	461a      	mov	r2, r3
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002640:	611a      	str	r2, [r3, #16]
 8002642:	e01b      	b.n	800267c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002644:	897b      	ldrh	r3, [r7, #10]
 8002646:	11db      	asrs	r3, r3, #7
 8002648:	b2db      	uxtb	r3, r3
 800264a:	f003 0306 	and.w	r3, r3, #6
 800264e:	b2db      	uxtb	r3, r3
 8002650:	f063 030f 	orn	r3, r3, #15
 8002654:	b2da      	uxtb	r2, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	490e      	ldr	r1, [pc, #56]	; (800269c <I2C_MasterRequestWrite+0xfc>)
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	f000 f943 	bl	80028ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e010      	b.n	8002694 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002672:	897b      	ldrh	r3, [r7, #10]
 8002674:	b2da      	uxtb	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	4907      	ldr	r1, [pc, #28]	; (80026a0 <I2C_MasterRequestWrite+0x100>)
 8002682:	68f8      	ldr	r0, [r7, #12]
 8002684:	f000 f933 	bl	80028ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e000      	b.n	8002694 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002692:	2300      	movs	r3, #0
}
 8002694:	4618      	mov	r0, r3
 8002696:	3718      	adds	r7, #24
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	00010008 	.word	0x00010008
 80026a0:	00010002 	.word	0x00010002

080026a4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b088      	sub	sp, #32
 80026a8:	af02      	add	r7, sp, #8
 80026aa:	60f8      	str	r0, [r7, #12]
 80026ac:	607a      	str	r2, [r7, #4]
 80026ae:	603b      	str	r3, [r7, #0]
 80026b0:	460b      	mov	r3, r1
 80026b2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026b8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80026c8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	2b08      	cmp	r3, #8
 80026ce:	d006      	beq.n	80026de <I2C_MasterRequestRead+0x3a>
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d003      	beq.n	80026de <I2C_MasterRequestRead+0x3a>
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80026dc:	d108      	bne.n	80026f0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026ec:	601a      	str	r2, [r3, #0]
 80026ee:	e00b      	b.n	8002708 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f4:	2b11      	cmp	r3, #17
 80026f6:	d107      	bne.n	8002708 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002706:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	9300      	str	r3, [sp, #0]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002714:	68f8      	ldr	r0, [r7, #12]
 8002716:	f000 f893 	bl	8002840 <I2C_WaitOnFlagUntilTimeout>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d00d      	beq.n	800273c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800272a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800272e:	d103      	bne.n	8002738 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002736:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002738:	2303      	movs	r3, #3
 800273a:	e079      	b.n	8002830 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	691b      	ldr	r3, [r3, #16]
 8002740:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002744:	d108      	bne.n	8002758 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002746:	897b      	ldrh	r3, [r7, #10]
 8002748:	b2db      	uxtb	r3, r3
 800274a:	f043 0301 	orr.w	r3, r3, #1
 800274e:	b2da      	uxtb	r2, r3
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	611a      	str	r2, [r3, #16]
 8002756:	e05f      	b.n	8002818 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002758:	897b      	ldrh	r3, [r7, #10]
 800275a:	11db      	asrs	r3, r3, #7
 800275c:	b2db      	uxtb	r3, r3
 800275e:	f003 0306 	and.w	r3, r3, #6
 8002762:	b2db      	uxtb	r3, r3
 8002764:	f063 030f 	orn	r3, r3, #15
 8002768:	b2da      	uxtb	r2, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	4930      	ldr	r1, [pc, #192]	; (8002838 <I2C_MasterRequestRead+0x194>)
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f000 f8b9 	bl	80028ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e054      	b.n	8002830 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002786:	897b      	ldrh	r3, [r7, #10]
 8002788:	b2da      	uxtb	r2, r3
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	4929      	ldr	r1, [pc, #164]	; (800283c <I2C_MasterRequestRead+0x198>)
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f000 f8a9 	bl	80028ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e044      	b.n	8002830 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027a6:	2300      	movs	r3, #0
 80027a8:	613b      	str	r3, [r7, #16]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	695b      	ldr	r3, [r3, #20]
 80027b0:	613b      	str	r3, [r7, #16]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	613b      	str	r3, [r7, #16]
 80027ba:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027ca:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	9300      	str	r3, [sp, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f000 f831 	bl	8002840 <I2C_WaitOnFlagUntilTimeout>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d00d      	beq.n	8002800 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027f2:	d103      	bne.n	80027fc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027fa:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e017      	b.n	8002830 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002800:	897b      	ldrh	r3, [r7, #10]
 8002802:	11db      	asrs	r3, r3, #7
 8002804:	b2db      	uxtb	r3, r3
 8002806:	f003 0306 	and.w	r3, r3, #6
 800280a:	b2db      	uxtb	r3, r3
 800280c:	f063 030e 	orn	r3, r3, #14
 8002810:	b2da      	uxtb	r2, r3
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	4907      	ldr	r1, [pc, #28]	; (800283c <I2C_MasterRequestRead+0x198>)
 800281e:	68f8      	ldr	r0, [r7, #12]
 8002820:	f000 f865 	bl	80028ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e000      	b.n	8002830 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800282e:	2300      	movs	r3, #0
}
 8002830:	4618      	mov	r0, r3
 8002832:	3718      	adds	r7, #24
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	00010008 	.word	0x00010008
 800283c:	00010002 	.word	0x00010002

08002840 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	60b9      	str	r1, [r7, #8]
 800284a:	603b      	str	r3, [r7, #0]
 800284c:	4613      	mov	r3, r2
 800284e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002850:	e025      	b.n	800289e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002858:	d021      	beq.n	800289e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800285a:	f7fe ff2f 	bl	80016bc <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	683a      	ldr	r2, [r7, #0]
 8002866:	429a      	cmp	r2, r3
 8002868:	d302      	bcc.n	8002870 <I2C_WaitOnFlagUntilTimeout+0x30>
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d116      	bne.n	800289e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2220      	movs	r2, #32
 800287a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2200      	movs	r2, #0
 8002882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288a:	f043 0220 	orr.w	r2, r3, #32
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2200      	movs	r2, #0
 8002896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e023      	b.n	80028e6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	0c1b      	lsrs	r3, r3, #16
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d10d      	bne.n	80028c4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	695b      	ldr	r3, [r3, #20]
 80028ae:	43da      	mvns	r2, r3
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	4013      	ands	r3, r2
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	bf0c      	ite	eq
 80028ba:	2301      	moveq	r3, #1
 80028bc:	2300      	movne	r3, #0
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	461a      	mov	r2, r3
 80028c2:	e00c      	b.n	80028de <I2C_WaitOnFlagUntilTimeout+0x9e>
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	699b      	ldr	r3, [r3, #24]
 80028ca:	43da      	mvns	r2, r3
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	4013      	ands	r3, r2
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	bf0c      	ite	eq
 80028d6:	2301      	moveq	r3, #1
 80028d8:	2300      	movne	r3, #0
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	461a      	mov	r2, r3
 80028de:	79fb      	ldrb	r3, [r7, #7]
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d0b6      	beq.n	8002852 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b084      	sub	sp, #16
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	60f8      	str	r0, [r7, #12]
 80028f6:	60b9      	str	r1, [r7, #8]
 80028f8:	607a      	str	r2, [r7, #4]
 80028fa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028fc:	e051      	b.n	80029a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	695b      	ldr	r3, [r3, #20]
 8002904:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002908:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800290c:	d123      	bne.n	8002956 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800291c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002926:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2200      	movs	r2, #0
 800292c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2220      	movs	r2, #32
 8002932:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002942:	f043 0204 	orr.w	r2, r3, #4
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e046      	b.n	80029e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800295c:	d021      	beq.n	80029a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800295e:	f7fe fead 	bl	80016bc <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	429a      	cmp	r2, r3
 800296c:	d302      	bcc.n	8002974 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d116      	bne.n	80029a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2220      	movs	r2, #32
 800297e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298e:	f043 0220 	orr.w	r2, r3, #32
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2200      	movs	r2, #0
 800299a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e020      	b.n	80029e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	0c1b      	lsrs	r3, r3, #16
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d10c      	bne.n	80029c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	695b      	ldr	r3, [r3, #20]
 80029b2:	43da      	mvns	r2, r3
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	4013      	ands	r3, r2
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	bf14      	ite	ne
 80029be:	2301      	movne	r3, #1
 80029c0:	2300      	moveq	r3, #0
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	e00b      	b.n	80029de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	43da      	mvns	r2, r3
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	4013      	ands	r3, r2
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	bf14      	ite	ne
 80029d8:	2301      	movne	r3, #1
 80029da:	2300      	moveq	r3, #0
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d18d      	bne.n	80028fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80029e2:	2300      	movs	r3, #0
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3710      	adds	r7, #16
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}

080029ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029f8:	e02d      	b.n	8002a56 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029fa:	68f8      	ldr	r0, [r7, #12]
 80029fc:	f000 f8ce 	bl	8002b9c <I2C_IsAcknowledgeFailed>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e02d      	b.n	8002a66 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a10:	d021      	beq.n	8002a56 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a12:	f7fe fe53 	bl	80016bc <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	68ba      	ldr	r2, [r7, #8]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d302      	bcc.n	8002a28 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d116      	bne.n	8002a56 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2220      	movs	r2, #32
 8002a32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a42:	f043 0220 	orr.w	r2, r3, #32
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e007      	b.n	8002a66 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	695b      	ldr	r3, [r3, #20]
 8002a5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a60:	2b80      	cmp	r3, #128	; 0x80
 8002a62:	d1ca      	bne.n	80029fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a64:	2300      	movs	r3, #0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3710      	adds	r7, #16
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b084      	sub	sp, #16
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	60f8      	str	r0, [r7, #12]
 8002a76:	60b9      	str	r1, [r7, #8]
 8002a78:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a7a:	e02d      	b.n	8002ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a7c:	68f8      	ldr	r0, [r7, #12]
 8002a7e:	f000 f88d 	bl	8002b9c <I2C_IsAcknowledgeFailed>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d001      	beq.n	8002a8c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e02d      	b.n	8002ae8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a92:	d021      	beq.n	8002ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a94:	f7fe fe12 	bl	80016bc <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	68ba      	ldr	r2, [r7, #8]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d302      	bcc.n	8002aaa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d116      	bne.n	8002ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2200      	movs	r2, #0
 8002aae:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2220      	movs	r2, #32
 8002ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac4:	f043 0220 	orr.w	r2, r3, #32
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e007      	b.n	8002ae8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	695b      	ldr	r3, [r3, #20]
 8002ade:	f003 0304 	and.w	r3, r3, #4
 8002ae2:	2b04      	cmp	r3, #4
 8002ae4:	d1ca      	bne.n	8002a7c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ae6:	2300      	movs	r3, #0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3710      	adds	r7, #16
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002afc:	e042      	b.n	8002b84 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	695b      	ldr	r3, [r3, #20]
 8002b04:	f003 0310 	and.w	r3, r3, #16
 8002b08:	2b10      	cmp	r3, #16
 8002b0a:	d119      	bne.n	8002b40 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f06f 0210 	mvn.w	r2, #16
 8002b14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2220      	movs	r2, #32
 8002b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e029      	b.n	8002b94 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b40:	f7fe fdbc 	bl	80016bc <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	68ba      	ldr	r2, [r7, #8]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d302      	bcc.n	8002b56 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d116      	bne.n	8002b84 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2220      	movs	r2, #32
 8002b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b70:	f043 0220 	orr.w	r2, r3, #32
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e007      	b.n	8002b94 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b8e:	2b40      	cmp	r3, #64	; 0x40
 8002b90:	d1b5      	bne.n	8002afe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3710      	adds	r7, #16
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bb2:	d11b      	bne.n	8002bec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002bbc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2220      	movs	r2, #32
 8002bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd8:	f043 0204 	orr.w	r2, r3, #4
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e000      	b.n	8002bee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	370c      	adds	r7, #12
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
	...

08002bfc <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b08a      	sub	sp, #40	; 0x28
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 8002c04:	2300      	movs	r3, #0
 8002c06:	613b      	str	r3, [r7, #16]
 8002c08:	4b23      	ldr	r3, [pc, #140]	; (8002c98 <HAL_UART_MspInit+0x9c>)
 8002c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0c:	4a22      	ldr	r2, [pc, #136]	; (8002c98 <HAL_UART_MspInit+0x9c>)
 8002c0e:	f043 0308 	orr.w	r3, r3, #8
 8002c12:	6313      	str	r3, [r2, #48]	; 0x30
 8002c14:	4b20      	ldr	r3, [pc, #128]	; (8002c98 <HAL_UART_MspInit+0x9c>)
 8002c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c18:	f003 0308 	and.w	r3, r3, #8
 8002c1c:	613b      	str	r3, [r7, #16]
 8002c1e:	693b      	ldr	r3, [r7, #16]
  USARTx_RX_GPIO_CLK_ENABLE();
 8002c20:	2300      	movs	r3, #0
 8002c22:	60fb      	str	r3, [r7, #12]
 8002c24:	4b1c      	ldr	r3, [pc, #112]	; (8002c98 <HAL_UART_MspInit+0x9c>)
 8002c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c28:	4a1b      	ldr	r2, [pc, #108]	; (8002c98 <HAL_UART_MspInit+0x9c>)
 8002c2a:	f043 0308 	orr.w	r3, r3, #8
 8002c2e:	6313      	str	r3, [r2, #48]	; 0x30
 8002c30:	4b19      	ldr	r3, [pc, #100]	; (8002c98 <HAL_UART_MspInit+0x9c>)
 8002c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c34:	f003 0308 	and.w	r3, r3, #8
 8002c38:	60fb      	str	r3, [r7, #12]
 8002c3a:	68fb      	ldr	r3, [r7, #12]


  /* Enable USARTx clock */
  USARTx_CLK_ENABLE();
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	60bb      	str	r3, [r7, #8]
 8002c40:	4b15      	ldr	r3, [pc, #84]	; (8002c98 <HAL_UART_MspInit+0x9c>)
 8002c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c44:	4a14      	ldr	r2, [pc, #80]	; (8002c98 <HAL_UART_MspInit+0x9c>)
 8002c46:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c4a:	6413      	str	r3, [r2, #64]	; 0x40
 8002c4c:	4b12      	ldr	r3, [pc, #72]	; (8002c98 <HAL_UART_MspInit+0x9c>)
 8002c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c54:	60bb      	str	r3, [r7, #8]
 8002c56:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 8002c58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8002c5e:	2302      	movs	r3, #2
 8002c60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8002c62:	2301      	movs	r3, #1
 8002c64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c66:	2303      	movs	r3, #3
 8002c68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8002c6a:	2307      	movs	r3, #7
 8002c6c:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8002c6e:	f107 0314 	add.w	r3, r7, #20
 8002c72:	4619      	mov	r1, r3
 8002c74:	4809      	ldr	r0, [pc, #36]	; (8002c9c <HAL_UART_MspInit+0xa0>)
 8002c76:	f7fe fe3f 	bl	80018f8 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8002c7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8002c80:	2307      	movs	r3, #7
 8002c82:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8002c84:	f107 0314 	add.w	r3, r7, #20
 8002c88:	4619      	mov	r1, r3
 8002c8a:	4804      	ldr	r0, [pc, #16]	; (8002c9c <HAL_UART_MspInit+0xa0>)
 8002c8c:	f7fe fe34 	bl	80018f8 <HAL_GPIO_Init>
}
 8002c90:	bf00      	nop
 8002c92:	3728      	adds	r7, #40	; 0x28
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	40023800 	.word	0x40023800
 8002c9c:	40020c00 	.word	0x40020c00

08002ca0 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0

}
 8002ca4:	bf00      	nop
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
	...

08002cb0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002cba:	2300      	movs	r3, #0
 8002cbc:	603b      	str	r3, [r7, #0]
 8002cbe:	4b20      	ldr	r3, [pc, #128]	; (8002d40 <HAL_PWREx_EnableOverDrive+0x90>)
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc2:	4a1f      	ldr	r2, [pc, #124]	; (8002d40 <HAL_PWREx_EnableOverDrive+0x90>)
 8002cc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cc8:	6413      	str	r3, [r2, #64]	; 0x40
 8002cca:	4b1d      	ldr	r3, [pc, #116]	; (8002d40 <HAL_PWREx_EnableOverDrive+0x90>)
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cd2:	603b      	str	r3, [r7, #0]
 8002cd4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002cd6:	4b1b      	ldr	r3, [pc, #108]	; (8002d44 <HAL_PWREx_EnableOverDrive+0x94>)
 8002cd8:	2201      	movs	r2, #1
 8002cda:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002cdc:	f7fe fcee 	bl	80016bc <HAL_GetTick>
 8002ce0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ce2:	e009      	b.n	8002cf8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ce4:	f7fe fcea 	bl	80016bc <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002cf2:	d901      	bls.n	8002cf8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e01f      	b.n	8002d38 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002cf8:	4b13      	ldr	r3, [pc, #76]	; (8002d48 <HAL_PWREx_EnableOverDrive+0x98>)
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d04:	d1ee      	bne.n	8002ce4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002d06:	4b11      	ldr	r3, [pc, #68]	; (8002d4c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002d08:	2201      	movs	r2, #1
 8002d0a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d0c:	f7fe fcd6 	bl	80016bc <HAL_GetTick>
 8002d10:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002d12:	e009      	b.n	8002d28 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002d14:	f7fe fcd2 	bl	80016bc <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d22:	d901      	bls.n	8002d28 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e007      	b.n	8002d38 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002d28:	4b07      	ldr	r3, [pc, #28]	; (8002d48 <HAL_PWREx_EnableOverDrive+0x98>)
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d30:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d34:	d1ee      	bne.n	8002d14 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002d36:	2300      	movs	r3, #0
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3708      	adds	r7, #8
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	40023800 	.word	0x40023800
 8002d44:	420e0040 	.word	0x420e0040
 8002d48:	40007000 	.word	0x40007000
 8002d4c:	420e0044 	.word	0x420e0044

08002d50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b086      	sub	sp, #24
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d101      	bne.n	8002d62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e267      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0301 	and.w	r3, r3, #1
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d075      	beq.n	8002e5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d6e:	4b88      	ldr	r3, [pc, #544]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f003 030c 	and.w	r3, r3, #12
 8002d76:	2b04      	cmp	r3, #4
 8002d78:	d00c      	beq.n	8002d94 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d7a:	4b85      	ldr	r3, [pc, #532]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d82:	2b08      	cmp	r3, #8
 8002d84:	d112      	bne.n	8002dac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d86:	4b82      	ldr	r3, [pc, #520]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d92:	d10b      	bne.n	8002dac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d94:	4b7e      	ldr	r3, [pc, #504]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d05b      	beq.n	8002e58 <HAL_RCC_OscConfig+0x108>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d157      	bne.n	8002e58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e242      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002db4:	d106      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x74>
 8002db6:	4b76      	ldr	r3, [pc, #472]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a75      	ldr	r2, [pc, #468]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002dbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dc0:	6013      	str	r3, [r2, #0]
 8002dc2:	e01d      	b.n	8002e00 <HAL_RCC_OscConfig+0xb0>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002dcc:	d10c      	bne.n	8002de8 <HAL_RCC_OscConfig+0x98>
 8002dce:	4b70      	ldr	r3, [pc, #448]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a6f      	ldr	r2, [pc, #444]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002dd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dd8:	6013      	str	r3, [r2, #0]
 8002dda:	4b6d      	ldr	r3, [pc, #436]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a6c      	ldr	r2, [pc, #432]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002de0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002de4:	6013      	str	r3, [r2, #0]
 8002de6:	e00b      	b.n	8002e00 <HAL_RCC_OscConfig+0xb0>
 8002de8:	4b69      	ldr	r3, [pc, #420]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a68      	ldr	r2, [pc, #416]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002dee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002df2:	6013      	str	r3, [r2, #0]
 8002df4:	4b66      	ldr	r3, [pc, #408]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a65      	ldr	r2, [pc, #404]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002dfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d013      	beq.n	8002e30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e08:	f7fe fc58 	bl	80016bc <HAL_GetTick>
 8002e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e0e:	e008      	b.n	8002e22 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e10:	f7fe fc54 	bl	80016bc <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	2b64      	cmp	r3, #100	; 0x64
 8002e1c:	d901      	bls.n	8002e22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e207      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e22:	4b5b      	ldr	r3, [pc, #364]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d0f0      	beq.n	8002e10 <HAL_RCC_OscConfig+0xc0>
 8002e2e:	e014      	b.n	8002e5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e30:	f7fe fc44 	bl	80016bc <HAL_GetTick>
 8002e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e38:	f7fe fc40 	bl	80016bc <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b64      	cmp	r3, #100	; 0x64
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e1f3      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e4a:	4b51      	ldr	r3, [pc, #324]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d1f0      	bne.n	8002e38 <HAL_RCC_OscConfig+0xe8>
 8002e56:	e000      	b.n	8002e5a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d063      	beq.n	8002f2e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e66:	4b4a      	ldr	r3, [pc, #296]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f003 030c 	and.w	r3, r3, #12
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d00b      	beq.n	8002e8a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e72:	4b47      	ldr	r3, [pc, #284]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e7a:	2b08      	cmp	r3, #8
 8002e7c:	d11c      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e7e:	4b44      	ldr	r3, [pc, #272]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d116      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e8a:	4b41      	ldr	r3, [pc, #260]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0302 	and.w	r3, r3, #2
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d005      	beq.n	8002ea2 <HAL_RCC_OscConfig+0x152>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d001      	beq.n	8002ea2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e1c7      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ea2:	4b3b      	ldr	r3, [pc, #236]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	691b      	ldr	r3, [r3, #16]
 8002eae:	00db      	lsls	r3, r3, #3
 8002eb0:	4937      	ldr	r1, [pc, #220]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002eb6:	e03a      	b.n	8002f2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d020      	beq.n	8002f02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ec0:	4b34      	ldr	r3, [pc, #208]	; (8002f94 <HAL_RCC_OscConfig+0x244>)
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec6:	f7fe fbf9 	bl	80016bc <HAL_GetTick>
 8002eca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ecc:	e008      	b.n	8002ee0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ece:	f7fe fbf5 	bl	80016bc <HAL_GetTick>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	d901      	bls.n	8002ee0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002edc:	2303      	movs	r3, #3
 8002ede:	e1a8      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ee0:	4b2b      	ldr	r3, [pc, #172]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0302 	and.w	r3, r3, #2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d0f0      	beq.n	8002ece <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eec:	4b28      	ldr	r3, [pc, #160]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	00db      	lsls	r3, r3, #3
 8002efa:	4925      	ldr	r1, [pc, #148]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	600b      	str	r3, [r1, #0]
 8002f00:	e015      	b.n	8002f2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f02:	4b24      	ldr	r3, [pc, #144]	; (8002f94 <HAL_RCC_OscConfig+0x244>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f08:	f7fe fbd8 	bl	80016bc <HAL_GetTick>
 8002f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f0e:	e008      	b.n	8002f22 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f10:	f7fe fbd4 	bl	80016bc <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e187      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f22:	4b1b      	ldr	r3, [pc, #108]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1f0      	bne.n	8002f10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0308 	and.w	r3, r3, #8
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d036      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	695b      	ldr	r3, [r3, #20]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d016      	beq.n	8002f70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f42:	4b15      	ldr	r3, [pc, #84]	; (8002f98 <HAL_RCC_OscConfig+0x248>)
 8002f44:	2201      	movs	r2, #1
 8002f46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f48:	f7fe fbb8 	bl	80016bc <HAL_GetTick>
 8002f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f4e:	e008      	b.n	8002f62 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f50:	f7fe fbb4 	bl	80016bc <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e167      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f62:	4b0b      	ldr	r3, [pc, #44]	; (8002f90 <HAL_RCC_OscConfig+0x240>)
 8002f64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d0f0      	beq.n	8002f50 <HAL_RCC_OscConfig+0x200>
 8002f6e:	e01b      	b.n	8002fa8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f70:	4b09      	ldr	r3, [pc, #36]	; (8002f98 <HAL_RCC_OscConfig+0x248>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f76:	f7fe fba1 	bl	80016bc <HAL_GetTick>
 8002f7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f7c:	e00e      	b.n	8002f9c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f7e:	f7fe fb9d 	bl	80016bc <HAL_GetTick>
 8002f82:	4602      	mov	r2, r0
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	2b02      	cmp	r3, #2
 8002f8a:	d907      	bls.n	8002f9c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	e150      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
 8002f90:	40023800 	.word	0x40023800
 8002f94:	42470000 	.word	0x42470000
 8002f98:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f9c:	4b88      	ldr	r3, [pc, #544]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 8002f9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fa0:	f003 0302 	and.w	r3, r3, #2
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d1ea      	bne.n	8002f7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0304 	and.w	r3, r3, #4
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	f000 8097 	beq.w	80030e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fba:	4b81      	ldr	r3, [pc, #516]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 8002fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d10f      	bne.n	8002fe6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	60bb      	str	r3, [r7, #8]
 8002fca:	4b7d      	ldr	r3, [pc, #500]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fce:	4a7c      	ldr	r2, [pc, #496]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 8002fd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fd4:	6413      	str	r3, [r2, #64]	; 0x40
 8002fd6:	4b7a      	ldr	r3, [pc, #488]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fde:	60bb      	str	r3, [r7, #8]
 8002fe0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fe6:	4b77      	ldr	r3, [pc, #476]	; (80031c4 <HAL_RCC_OscConfig+0x474>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d118      	bne.n	8003024 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ff2:	4b74      	ldr	r3, [pc, #464]	; (80031c4 <HAL_RCC_OscConfig+0x474>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a73      	ldr	r2, [pc, #460]	; (80031c4 <HAL_RCC_OscConfig+0x474>)
 8002ff8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ffc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ffe:	f7fe fb5d 	bl	80016bc <HAL_GetTick>
 8003002:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003004:	e008      	b.n	8003018 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003006:	f7fe fb59 	bl	80016bc <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	2b02      	cmp	r3, #2
 8003012:	d901      	bls.n	8003018 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e10c      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003018:	4b6a      	ldr	r3, [pc, #424]	; (80031c4 <HAL_RCC_OscConfig+0x474>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003020:	2b00      	cmp	r3, #0
 8003022:	d0f0      	beq.n	8003006 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	2b01      	cmp	r3, #1
 800302a:	d106      	bne.n	800303a <HAL_RCC_OscConfig+0x2ea>
 800302c:	4b64      	ldr	r3, [pc, #400]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 800302e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003030:	4a63      	ldr	r2, [pc, #396]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 8003032:	f043 0301 	orr.w	r3, r3, #1
 8003036:	6713      	str	r3, [r2, #112]	; 0x70
 8003038:	e01c      	b.n	8003074 <HAL_RCC_OscConfig+0x324>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	2b05      	cmp	r3, #5
 8003040:	d10c      	bne.n	800305c <HAL_RCC_OscConfig+0x30c>
 8003042:	4b5f      	ldr	r3, [pc, #380]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 8003044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003046:	4a5e      	ldr	r2, [pc, #376]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 8003048:	f043 0304 	orr.w	r3, r3, #4
 800304c:	6713      	str	r3, [r2, #112]	; 0x70
 800304e:	4b5c      	ldr	r3, [pc, #368]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 8003050:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003052:	4a5b      	ldr	r2, [pc, #364]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 8003054:	f043 0301 	orr.w	r3, r3, #1
 8003058:	6713      	str	r3, [r2, #112]	; 0x70
 800305a:	e00b      	b.n	8003074 <HAL_RCC_OscConfig+0x324>
 800305c:	4b58      	ldr	r3, [pc, #352]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 800305e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003060:	4a57      	ldr	r2, [pc, #348]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 8003062:	f023 0301 	bic.w	r3, r3, #1
 8003066:	6713      	str	r3, [r2, #112]	; 0x70
 8003068:	4b55      	ldr	r3, [pc, #340]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 800306a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800306c:	4a54      	ldr	r2, [pc, #336]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 800306e:	f023 0304 	bic.w	r3, r3, #4
 8003072:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d015      	beq.n	80030a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800307c:	f7fe fb1e 	bl	80016bc <HAL_GetTick>
 8003080:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003082:	e00a      	b.n	800309a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003084:	f7fe fb1a 	bl	80016bc <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003092:	4293      	cmp	r3, r2
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e0cb      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800309a:	4b49      	ldr	r3, [pc, #292]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 800309c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d0ee      	beq.n	8003084 <HAL_RCC_OscConfig+0x334>
 80030a6:	e014      	b.n	80030d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030a8:	f7fe fb08 	bl	80016bc <HAL_GetTick>
 80030ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030ae:	e00a      	b.n	80030c6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030b0:	f7fe fb04 	bl	80016bc <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80030be:	4293      	cmp	r3, r2
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e0b5      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030c6:	4b3e      	ldr	r3, [pc, #248]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 80030c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d1ee      	bne.n	80030b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030d2:	7dfb      	ldrb	r3, [r7, #23]
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d105      	bne.n	80030e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030d8:	4b39      	ldr	r3, [pc, #228]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 80030da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030dc:	4a38      	ldr	r2, [pc, #224]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 80030de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	f000 80a1 	beq.w	8003230 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80030ee:	4b34      	ldr	r3, [pc, #208]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f003 030c 	and.w	r3, r3, #12
 80030f6:	2b08      	cmp	r3, #8
 80030f8:	d05c      	beq.n	80031b4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	699b      	ldr	r3, [r3, #24]
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d141      	bne.n	8003186 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003102:	4b31      	ldr	r3, [pc, #196]	; (80031c8 <HAL_RCC_OscConfig+0x478>)
 8003104:	2200      	movs	r2, #0
 8003106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003108:	f7fe fad8 	bl	80016bc <HAL_GetTick>
 800310c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800310e:	e008      	b.n	8003122 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003110:	f7fe fad4 	bl	80016bc <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	2b02      	cmp	r3, #2
 800311c:	d901      	bls.n	8003122 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e087      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003122:	4b27      	ldr	r3, [pc, #156]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1f0      	bne.n	8003110 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	69da      	ldr	r2, [r3, #28]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a1b      	ldr	r3, [r3, #32]
 8003136:	431a      	orrs	r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313c:	019b      	lsls	r3, r3, #6
 800313e:	431a      	orrs	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003144:	085b      	lsrs	r3, r3, #1
 8003146:	3b01      	subs	r3, #1
 8003148:	041b      	lsls	r3, r3, #16
 800314a:	431a      	orrs	r2, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003150:	061b      	lsls	r3, r3, #24
 8003152:	491b      	ldr	r1, [pc, #108]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 8003154:	4313      	orrs	r3, r2
 8003156:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003158:	4b1b      	ldr	r3, [pc, #108]	; (80031c8 <HAL_RCC_OscConfig+0x478>)
 800315a:	2201      	movs	r2, #1
 800315c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800315e:	f7fe faad 	bl	80016bc <HAL_GetTick>
 8003162:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003164:	e008      	b.n	8003178 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003166:	f7fe faa9 	bl	80016bc <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	2b02      	cmp	r3, #2
 8003172:	d901      	bls.n	8003178 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003174:	2303      	movs	r3, #3
 8003176:	e05c      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003178:	4b11      	ldr	r3, [pc, #68]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d0f0      	beq.n	8003166 <HAL_RCC_OscConfig+0x416>
 8003184:	e054      	b.n	8003230 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003186:	4b10      	ldr	r3, [pc, #64]	; (80031c8 <HAL_RCC_OscConfig+0x478>)
 8003188:	2200      	movs	r2, #0
 800318a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800318c:	f7fe fa96 	bl	80016bc <HAL_GetTick>
 8003190:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003192:	e008      	b.n	80031a6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003194:	f7fe fa92 	bl	80016bc <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d901      	bls.n	80031a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e045      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031a6:	4b06      	ldr	r3, [pc, #24]	; (80031c0 <HAL_RCC_OscConfig+0x470>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d1f0      	bne.n	8003194 <HAL_RCC_OscConfig+0x444>
 80031b2:	e03d      	b.n	8003230 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	699b      	ldr	r3, [r3, #24]
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d107      	bne.n	80031cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e038      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
 80031c0:	40023800 	.word	0x40023800
 80031c4:	40007000 	.word	0x40007000
 80031c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80031cc:	4b1b      	ldr	r3, [pc, #108]	; (800323c <HAL_RCC_OscConfig+0x4ec>)
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d028      	beq.n	800322c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d121      	bne.n	800322c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d11a      	bne.n	800322c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031f6:	68fa      	ldr	r2, [r7, #12]
 80031f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80031fc:	4013      	ands	r3, r2
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003202:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003204:	4293      	cmp	r3, r2
 8003206:	d111      	bne.n	800322c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003212:	085b      	lsrs	r3, r3, #1
 8003214:	3b01      	subs	r3, #1
 8003216:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003218:	429a      	cmp	r2, r3
 800321a:	d107      	bne.n	800322c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003226:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003228:	429a      	cmp	r2, r3
 800322a:	d001      	beq.n	8003230 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e000      	b.n	8003232 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003230:	2300      	movs	r3, #0
}
 8003232:	4618      	mov	r0, r3
 8003234:	3718      	adds	r7, #24
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	40023800 	.word	0x40023800

08003240 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d101      	bne.n	8003254 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e0cc      	b.n	80033ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003254:	4b68      	ldr	r3, [pc, #416]	; (80033f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 030f 	and.w	r3, r3, #15
 800325c:	683a      	ldr	r2, [r7, #0]
 800325e:	429a      	cmp	r2, r3
 8003260:	d90c      	bls.n	800327c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003262:	4b65      	ldr	r3, [pc, #404]	; (80033f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003264:	683a      	ldr	r2, [r7, #0]
 8003266:	b2d2      	uxtb	r2, r2
 8003268:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800326a:	4b63      	ldr	r3, [pc, #396]	; (80033f8 <HAL_RCC_ClockConfig+0x1b8>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 030f 	and.w	r3, r3, #15
 8003272:	683a      	ldr	r2, [r7, #0]
 8003274:	429a      	cmp	r2, r3
 8003276:	d001      	beq.n	800327c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e0b8      	b.n	80033ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d020      	beq.n	80032ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0304 	and.w	r3, r3, #4
 8003290:	2b00      	cmp	r3, #0
 8003292:	d005      	beq.n	80032a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003294:	4b59      	ldr	r3, [pc, #356]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	4a58      	ldr	r2, [pc, #352]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 800329a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800329e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0308 	and.w	r3, r3, #8
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d005      	beq.n	80032b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032ac:	4b53      	ldr	r3, [pc, #332]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	4a52      	ldr	r2, [pc, #328]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 80032b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80032b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032b8:	4b50      	ldr	r3, [pc, #320]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	494d      	ldr	r1, [pc, #308]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0301 	and.w	r3, r3, #1
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d044      	beq.n	8003360 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d107      	bne.n	80032ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032de:	4b47      	ldr	r3, [pc, #284]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d119      	bne.n	800331e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e07f      	b.n	80033ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	d003      	beq.n	80032fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80032fa:	2b03      	cmp	r3, #3
 80032fc:	d107      	bne.n	800330e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032fe:	4b3f      	ldr	r3, [pc, #252]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d109      	bne.n	800331e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e06f      	b.n	80033ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800330e:	4b3b      	ldr	r3, [pc, #236]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e067      	b.n	80033ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800331e:	4b37      	ldr	r3, [pc, #220]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f023 0203 	bic.w	r2, r3, #3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	4934      	ldr	r1, [pc, #208]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 800332c:	4313      	orrs	r3, r2
 800332e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003330:	f7fe f9c4 	bl	80016bc <HAL_GetTick>
 8003334:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003336:	e00a      	b.n	800334e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003338:	f7fe f9c0 	bl	80016bc <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	f241 3288 	movw	r2, #5000	; 0x1388
 8003346:	4293      	cmp	r3, r2
 8003348:	d901      	bls.n	800334e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e04f      	b.n	80033ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800334e:	4b2b      	ldr	r3, [pc, #172]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f003 020c 	and.w	r2, r3, #12
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	429a      	cmp	r2, r3
 800335e:	d1eb      	bne.n	8003338 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003360:	4b25      	ldr	r3, [pc, #148]	; (80033f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 030f 	and.w	r3, r3, #15
 8003368:	683a      	ldr	r2, [r7, #0]
 800336a:	429a      	cmp	r2, r3
 800336c:	d20c      	bcs.n	8003388 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800336e:	4b22      	ldr	r3, [pc, #136]	; (80033f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003370:	683a      	ldr	r2, [r7, #0]
 8003372:	b2d2      	uxtb	r2, r2
 8003374:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003376:	4b20      	ldr	r3, [pc, #128]	; (80033f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 030f 	and.w	r3, r3, #15
 800337e:	683a      	ldr	r2, [r7, #0]
 8003380:	429a      	cmp	r2, r3
 8003382:	d001      	beq.n	8003388 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e032      	b.n	80033ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0304 	and.w	r3, r3, #4
 8003390:	2b00      	cmp	r3, #0
 8003392:	d008      	beq.n	80033a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003394:	4b19      	ldr	r3, [pc, #100]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	4916      	ldr	r1, [pc, #88]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 80033a2:	4313      	orrs	r3, r2
 80033a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0308 	and.w	r3, r3, #8
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d009      	beq.n	80033c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033b2:	4b12      	ldr	r3, [pc, #72]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	691b      	ldr	r3, [r3, #16]
 80033be:	00db      	lsls	r3, r3, #3
 80033c0:	490e      	ldr	r1, [pc, #56]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033c6:	f000 f821 	bl	800340c <HAL_RCC_GetSysClockFreq>
 80033ca:	4602      	mov	r2, r0
 80033cc:	4b0b      	ldr	r3, [pc, #44]	; (80033fc <HAL_RCC_ClockConfig+0x1bc>)
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	091b      	lsrs	r3, r3, #4
 80033d2:	f003 030f 	and.w	r3, r3, #15
 80033d6:	490a      	ldr	r1, [pc, #40]	; (8003400 <HAL_RCC_ClockConfig+0x1c0>)
 80033d8:	5ccb      	ldrb	r3, [r1, r3]
 80033da:	fa22 f303 	lsr.w	r3, r2, r3
 80033de:	4a09      	ldr	r2, [pc, #36]	; (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 80033e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80033e2:	4b09      	ldr	r3, [pc, #36]	; (8003408 <HAL_RCC_ClockConfig+0x1c8>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4618      	mov	r0, r3
 80033e8:	f7fe f924 	bl	8001634 <HAL_InitTick>

  return HAL_OK;
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3710      	adds	r7, #16
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	40023c00 	.word	0x40023c00
 80033fc:	40023800 	.word	0x40023800
 8003400:	08004f38 	.word	0x08004f38
 8003404:	200000d0 	.word	0x200000d0
 8003408:	200000d4 	.word	0x200000d4

0800340c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800340c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003410:	b094      	sub	sp, #80	; 0x50
 8003412:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003414:	2300      	movs	r3, #0
 8003416:	647b      	str	r3, [r7, #68]	; 0x44
 8003418:	2300      	movs	r3, #0
 800341a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800341c:	2300      	movs	r3, #0
 800341e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003420:	2300      	movs	r3, #0
 8003422:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003424:	4b79      	ldr	r3, [pc, #484]	; (800360c <HAL_RCC_GetSysClockFreq+0x200>)
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f003 030c 	and.w	r3, r3, #12
 800342c:	2b08      	cmp	r3, #8
 800342e:	d00d      	beq.n	800344c <HAL_RCC_GetSysClockFreq+0x40>
 8003430:	2b08      	cmp	r3, #8
 8003432:	f200 80e1 	bhi.w	80035f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003436:	2b00      	cmp	r3, #0
 8003438:	d002      	beq.n	8003440 <HAL_RCC_GetSysClockFreq+0x34>
 800343a:	2b04      	cmp	r3, #4
 800343c:	d003      	beq.n	8003446 <HAL_RCC_GetSysClockFreq+0x3a>
 800343e:	e0db      	b.n	80035f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003440:	4b73      	ldr	r3, [pc, #460]	; (8003610 <HAL_RCC_GetSysClockFreq+0x204>)
 8003442:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003444:	e0db      	b.n	80035fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003446:	4b73      	ldr	r3, [pc, #460]	; (8003614 <HAL_RCC_GetSysClockFreq+0x208>)
 8003448:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800344a:	e0d8      	b.n	80035fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800344c:	4b6f      	ldr	r3, [pc, #444]	; (800360c <HAL_RCC_GetSysClockFreq+0x200>)
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003454:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003456:	4b6d      	ldr	r3, [pc, #436]	; (800360c <HAL_RCC_GetSysClockFreq+0x200>)
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d063      	beq.n	800352a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003462:	4b6a      	ldr	r3, [pc, #424]	; (800360c <HAL_RCC_GetSysClockFreq+0x200>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	099b      	lsrs	r3, r3, #6
 8003468:	2200      	movs	r2, #0
 800346a:	63bb      	str	r3, [r7, #56]	; 0x38
 800346c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800346e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003470:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003474:	633b      	str	r3, [r7, #48]	; 0x30
 8003476:	2300      	movs	r3, #0
 8003478:	637b      	str	r3, [r7, #52]	; 0x34
 800347a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800347e:	4622      	mov	r2, r4
 8003480:	462b      	mov	r3, r5
 8003482:	f04f 0000 	mov.w	r0, #0
 8003486:	f04f 0100 	mov.w	r1, #0
 800348a:	0159      	lsls	r1, r3, #5
 800348c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003490:	0150      	lsls	r0, r2, #5
 8003492:	4602      	mov	r2, r0
 8003494:	460b      	mov	r3, r1
 8003496:	4621      	mov	r1, r4
 8003498:	1a51      	subs	r1, r2, r1
 800349a:	6139      	str	r1, [r7, #16]
 800349c:	4629      	mov	r1, r5
 800349e:	eb63 0301 	sbc.w	r3, r3, r1
 80034a2:	617b      	str	r3, [r7, #20]
 80034a4:	f04f 0200 	mov.w	r2, #0
 80034a8:	f04f 0300 	mov.w	r3, #0
 80034ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80034b0:	4659      	mov	r1, fp
 80034b2:	018b      	lsls	r3, r1, #6
 80034b4:	4651      	mov	r1, sl
 80034b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80034ba:	4651      	mov	r1, sl
 80034bc:	018a      	lsls	r2, r1, #6
 80034be:	4651      	mov	r1, sl
 80034c0:	ebb2 0801 	subs.w	r8, r2, r1
 80034c4:	4659      	mov	r1, fp
 80034c6:	eb63 0901 	sbc.w	r9, r3, r1
 80034ca:	f04f 0200 	mov.w	r2, #0
 80034ce:	f04f 0300 	mov.w	r3, #0
 80034d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80034d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80034da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80034de:	4690      	mov	r8, r2
 80034e0:	4699      	mov	r9, r3
 80034e2:	4623      	mov	r3, r4
 80034e4:	eb18 0303 	adds.w	r3, r8, r3
 80034e8:	60bb      	str	r3, [r7, #8]
 80034ea:	462b      	mov	r3, r5
 80034ec:	eb49 0303 	adc.w	r3, r9, r3
 80034f0:	60fb      	str	r3, [r7, #12]
 80034f2:	f04f 0200 	mov.w	r2, #0
 80034f6:	f04f 0300 	mov.w	r3, #0
 80034fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80034fe:	4629      	mov	r1, r5
 8003500:	024b      	lsls	r3, r1, #9
 8003502:	4621      	mov	r1, r4
 8003504:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003508:	4621      	mov	r1, r4
 800350a:	024a      	lsls	r2, r1, #9
 800350c:	4610      	mov	r0, r2
 800350e:	4619      	mov	r1, r3
 8003510:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003512:	2200      	movs	r2, #0
 8003514:	62bb      	str	r3, [r7, #40]	; 0x28
 8003516:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003518:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800351c:	f7fc feb8 	bl	8000290 <__aeabi_uldivmod>
 8003520:	4602      	mov	r2, r0
 8003522:	460b      	mov	r3, r1
 8003524:	4613      	mov	r3, r2
 8003526:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003528:	e058      	b.n	80035dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800352a:	4b38      	ldr	r3, [pc, #224]	; (800360c <HAL_RCC_GetSysClockFreq+0x200>)
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	099b      	lsrs	r3, r3, #6
 8003530:	2200      	movs	r2, #0
 8003532:	4618      	mov	r0, r3
 8003534:	4611      	mov	r1, r2
 8003536:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800353a:	623b      	str	r3, [r7, #32]
 800353c:	2300      	movs	r3, #0
 800353e:	627b      	str	r3, [r7, #36]	; 0x24
 8003540:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003544:	4642      	mov	r2, r8
 8003546:	464b      	mov	r3, r9
 8003548:	f04f 0000 	mov.w	r0, #0
 800354c:	f04f 0100 	mov.w	r1, #0
 8003550:	0159      	lsls	r1, r3, #5
 8003552:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003556:	0150      	lsls	r0, r2, #5
 8003558:	4602      	mov	r2, r0
 800355a:	460b      	mov	r3, r1
 800355c:	4641      	mov	r1, r8
 800355e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003562:	4649      	mov	r1, r9
 8003564:	eb63 0b01 	sbc.w	fp, r3, r1
 8003568:	f04f 0200 	mov.w	r2, #0
 800356c:	f04f 0300 	mov.w	r3, #0
 8003570:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003574:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003578:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800357c:	ebb2 040a 	subs.w	r4, r2, sl
 8003580:	eb63 050b 	sbc.w	r5, r3, fp
 8003584:	f04f 0200 	mov.w	r2, #0
 8003588:	f04f 0300 	mov.w	r3, #0
 800358c:	00eb      	lsls	r3, r5, #3
 800358e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003592:	00e2      	lsls	r2, r4, #3
 8003594:	4614      	mov	r4, r2
 8003596:	461d      	mov	r5, r3
 8003598:	4643      	mov	r3, r8
 800359a:	18e3      	adds	r3, r4, r3
 800359c:	603b      	str	r3, [r7, #0]
 800359e:	464b      	mov	r3, r9
 80035a0:	eb45 0303 	adc.w	r3, r5, r3
 80035a4:	607b      	str	r3, [r7, #4]
 80035a6:	f04f 0200 	mov.w	r2, #0
 80035aa:	f04f 0300 	mov.w	r3, #0
 80035ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80035b2:	4629      	mov	r1, r5
 80035b4:	028b      	lsls	r3, r1, #10
 80035b6:	4621      	mov	r1, r4
 80035b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80035bc:	4621      	mov	r1, r4
 80035be:	028a      	lsls	r2, r1, #10
 80035c0:	4610      	mov	r0, r2
 80035c2:	4619      	mov	r1, r3
 80035c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035c6:	2200      	movs	r2, #0
 80035c8:	61bb      	str	r3, [r7, #24]
 80035ca:	61fa      	str	r2, [r7, #28]
 80035cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035d0:	f7fc fe5e 	bl	8000290 <__aeabi_uldivmod>
 80035d4:	4602      	mov	r2, r0
 80035d6:	460b      	mov	r3, r1
 80035d8:	4613      	mov	r3, r2
 80035da:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80035dc:	4b0b      	ldr	r3, [pc, #44]	; (800360c <HAL_RCC_GetSysClockFreq+0x200>)
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	0c1b      	lsrs	r3, r3, #16
 80035e2:	f003 0303 	and.w	r3, r3, #3
 80035e6:	3301      	adds	r3, #1
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80035ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80035ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80035f6:	e002      	b.n	80035fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035f8:	4b05      	ldr	r3, [pc, #20]	; (8003610 <HAL_RCC_GetSysClockFreq+0x204>)
 80035fa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80035fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003600:	4618      	mov	r0, r3
 8003602:	3750      	adds	r7, #80	; 0x50
 8003604:	46bd      	mov	sp, r7
 8003606:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800360a:	bf00      	nop
 800360c:	40023800 	.word	0x40023800
 8003610:	00f42400 	.word	0x00f42400
 8003614:	007a1200 	.word	0x007a1200

08003618 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003618:	b480      	push	{r7}
 800361a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800361c:	4b03      	ldr	r3, [pc, #12]	; (800362c <HAL_RCC_GetHCLKFreq+0x14>)
 800361e:	681b      	ldr	r3, [r3, #0]
}
 8003620:	4618      	mov	r0, r3
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	200000d0 	.word	0x200000d0

08003630 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003634:	f7ff fff0 	bl	8003618 <HAL_RCC_GetHCLKFreq>
 8003638:	4602      	mov	r2, r0
 800363a:	4b05      	ldr	r3, [pc, #20]	; (8003650 <HAL_RCC_GetPCLK1Freq+0x20>)
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	0a9b      	lsrs	r3, r3, #10
 8003640:	f003 0307 	and.w	r3, r3, #7
 8003644:	4903      	ldr	r1, [pc, #12]	; (8003654 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003646:	5ccb      	ldrb	r3, [r1, r3]
 8003648:	fa22 f303 	lsr.w	r3, r2, r3
}
 800364c:	4618      	mov	r0, r3
 800364e:	bd80      	pop	{r7, pc}
 8003650:	40023800 	.word	0x40023800
 8003654:	08004f48 	.word	0x08004f48

08003658 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800365c:	f7ff ffdc 	bl	8003618 <HAL_RCC_GetHCLKFreq>
 8003660:	4602      	mov	r2, r0
 8003662:	4b05      	ldr	r3, [pc, #20]	; (8003678 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	0b5b      	lsrs	r3, r3, #13
 8003668:	f003 0307 	and.w	r3, r3, #7
 800366c:	4903      	ldr	r1, [pc, #12]	; (800367c <HAL_RCC_GetPCLK2Freq+0x24>)
 800366e:	5ccb      	ldrb	r3, [r1, r3]
 8003670:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003674:	4618      	mov	r0, r3
 8003676:	bd80      	pop	{r7, pc}
 8003678:	40023800 	.word	0x40023800
 800367c:	08004f48 	.word	0x08004f48

08003680 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d101      	bne.n	8003692 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e083      	b.n	800379a <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003696:	2b00      	cmp	r3, #0
 8003698:	d108      	bne.n	80036ac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036a2:	d009      	beq.n	80036b8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	61da      	str	r2, [r3, #28]
 80036aa:	e005      	b.n	80036b8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d106      	bne.n	80036d2 <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f7fd fb47 	bl	8000d60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2202      	movs	r2, #2
 80036d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036e8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80036fa:	431a      	orrs	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003704:	431a      	orrs	r2, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	691b      	ldr	r3, [r3, #16]
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	431a      	orrs	r2, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	695b      	ldr	r3, [r3, #20]
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	431a      	orrs	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	699b      	ldr	r3, [r3, #24]
 800371e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003722:	431a      	orrs	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	69db      	ldr	r3, [r3, #28]
 8003728:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800372c:	431a      	orrs	r2, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a1b      	ldr	r3, [r3, #32]
 8003732:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003736:	ea42 0103 	orr.w	r1, r2, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800373e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	430a      	orrs	r2, r1
 8003748:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	699b      	ldr	r3, [r3, #24]
 800374e:	0c1b      	lsrs	r3, r3, #16
 8003750:	f003 0104 	and.w	r1, r3, #4
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003758:	f003 0210 	and.w	r2, r3, #16
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	430a      	orrs	r2, r1
 8003762:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003768:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800376c:	d105      	bne.n	800377a <HAL_SPI_Init+0xfa>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	b292      	uxth	r2, r2
 8003778:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	69da      	ldr	r2, [r3, #28]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003788:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003798:	2300      	movs	r3, #0
}
 800379a:	4618      	mov	r0, r3
 800379c:	3708      	adds	r7, #8
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}

080037a2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037a2:	b580      	push	{r7, lr}
 80037a4:	b088      	sub	sp, #32
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	60f8      	str	r0, [r7, #12]
 80037aa:	60b9      	str	r1, [r7, #8]
 80037ac:	603b      	str	r3, [r7, #0]
 80037ae:	4613      	mov	r3, r2
 80037b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80037b2:	2300      	movs	r3, #0
 80037b4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d101      	bne.n	80037c4 <HAL_SPI_Transmit+0x22>
 80037c0:	2302      	movs	r3, #2
 80037c2:	e148      	b.n	8003a56 <HAL_SPI_Transmit+0x2b4>
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80037cc:	f7fd ff76 	bl	80016bc <HAL_GetTick>
 80037d0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80037d2:	88fb      	ldrh	r3, [r7, #6]
 80037d4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d002      	beq.n	80037e8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80037e2:	2302      	movs	r3, #2
 80037e4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80037e6:	e12d      	b.n	8003a44 <HAL_SPI_Transmit+0x2a2>
  }

  if ((pData == NULL) || (Size == 0U))
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d002      	beq.n	80037f4 <HAL_SPI_Transmit+0x52>
 80037ee:	88fb      	ldrh	r3, [r7, #6]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d102      	bne.n	80037fa <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80037f8:	e124      	b.n	8003a44 <HAL_SPI_Transmit+0x2a2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2203      	movs	r2, #3
 80037fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2200      	movs	r2, #0
 8003806:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	68ba      	ldr	r2, [r7, #8]
 800380c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	88fa      	ldrh	r2, [r7, #6]
 8003812:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	88fa      	ldrh	r2, [r7, #6]
 8003818:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2200      	movs	r2, #0
 800381e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003840:	d10f      	bne.n	8003862 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003850:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003860:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003866:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800386a:	d10f      	bne.n	800388c <HAL_SPI_Transmit+0xea>
  {
    SPI_RESET_CRC(hspi);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800387a:	601a      	str	r2, [r3, #0]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800388a:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003896:	2b40      	cmp	r3, #64	; 0x40
 8003898:	d007      	beq.n	80038aa <HAL_SPI_Transmit+0x108>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038b2:	d14b      	bne.n	800394c <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d002      	beq.n	80038c2 <HAL_SPI_Transmit+0x120>
 80038bc:	8afb      	ldrh	r3, [r7, #22]
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d13e      	bne.n	8003940 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c6:	881a      	ldrh	r2, [r3, #0]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d2:	1c9a      	adds	r2, r3, #2
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038dc:	b29b      	uxth	r3, r3
 80038de:	3b01      	subs	r3, #1
 80038e0:	b29a      	uxth	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80038e6:	e02b      	b.n	8003940 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b02      	cmp	r3, #2
 80038f4:	d112      	bne.n	800391c <HAL_SPI_Transmit+0x17a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fa:	881a      	ldrh	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003906:	1c9a      	adds	r2, r3, #2
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003910:	b29b      	uxth	r3, r3
 8003912:	3b01      	subs	r3, #1
 8003914:	b29a      	uxth	r2, r3
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	86da      	strh	r2, [r3, #54]	; 0x36
 800391a:	e011      	b.n	8003940 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800391c:	f7fd fece 	bl	80016bc <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	683a      	ldr	r2, [r7, #0]
 8003928:	429a      	cmp	r2, r3
 800392a:	d803      	bhi.n	8003934 <HAL_SPI_Transmit+0x192>
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003932:	d102      	bne.n	800393a <HAL_SPI_Transmit+0x198>
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d102      	bne.n	8003940 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800393e:	e081      	b.n	8003a44 <HAL_SPI_Transmit+0x2a2>
    while (hspi->TxXferCount > 0U)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003944:	b29b      	uxth	r3, r3
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1ce      	bne.n	80038e8 <HAL_SPI_Transmit+0x146>
 800394a:	e04c      	b.n	80039e6 <HAL_SPI_Transmit+0x244>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d002      	beq.n	800395a <HAL_SPI_Transmit+0x1b8>
 8003954:	8afb      	ldrh	r3, [r7, #22]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d140      	bne.n	80039dc <HAL_SPI_Transmit+0x23a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	330c      	adds	r3, #12
 8003964:	7812      	ldrb	r2, [r2, #0]
 8003966:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396c:	1c5a      	adds	r2, r3, #1
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003976:	b29b      	uxth	r3, r3
 8003978:	3b01      	subs	r3, #1
 800397a:	b29a      	uxth	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003980:	e02c      	b.n	80039dc <HAL_SPI_Transmit+0x23a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	f003 0302 	and.w	r3, r3, #2
 800398c:	2b02      	cmp	r3, #2
 800398e:	d113      	bne.n	80039b8 <HAL_SPI_Transmit+0x216>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	330c      	adds	r3, #12
 800399a:	7812      	ldrb	r2, [r2, #0]
 800399c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a2:	1c5a      	adds	r2, r3, #1
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	3b01      	subs	r3, #1
 80039b0:	b29a      	uxth	r2, r3
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	86da      	strh	r2, [r3, #54]	; 0x36
 80039b6:	e011      	b.n	80039dc <HAL_SPI_Transmit+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80039b8:	f7fd fe80 	bl	80016bc <HAL_GetTick>
 80039bc:	4602      	mov	r2, r0
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	683a      	ldr	r2, [r7, #0]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d803      	bhi.n	80039d0 <HAL_SPI_Transmit+0x22e>
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039ce:	d102      	bne.n	80039d6 <HAL_SPI_Transmit+0x234>
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d102      	bne.n	80039dc <HAL_SPI_Transmit+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80039da:	e033      	b.n	8003a44 <HAL_SPI_Transmit+0x2a2>
    while (hspi->TxXferCount > 0U)
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1cd      	bne.n	8003982 <HAL_SPI_Transmit+0x1e0>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039ee:	d107      	bne.n	8003a00 <HAL_SPI_Transmit+0x25e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80039fe:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003a00:	69ba      	ldr	r2, [r7, #24]
 8003a02:	6839      	ldr	r1, [r7, #0]
 8003a04:	68f8      	ldr	r0, [r7, #12]
 8003a06:	f000 f8c1 	bl	8003b8c <SPI_EndRxTxTransaction>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d002      	beq.n	8003a16 <HAL_SPI_Transmit+0x274>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2220      	movs	r2, #32
 8003a14:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d10a      	bne.n	8003a34 <HAL_SPI_Transmit+0x292>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a1e:	2300      	movs	r3, #0
 8003a20:	613b      	str	r3, [r7, #16]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	613b      	str	r3, [r7, #16]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	613b      	str	r3, [r7, #16]
 8003a32:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d002      	beq.n	8003a42 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	77fb      	strb	r3, [r7, #31]
 8003a40:	e000      	b.n	8003a44 <HAL_SPI_Transmit+0x2a2>
  }

error:
 8003a42:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2201      	movs	r2, #1
 8003a48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003a54:	7ffb      	ldrb	r3, [r7, #31]
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3720      	adds	r7, #32
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}

08003a5e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003a5e:	b480      	push	{r7}
 8003a60:	b083      	sub	sp, #12
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a6c:	b2db      	uxtb	r3, r3
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	370c      	adds	r7, #12
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
	...

08003a7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b088      	sub	sp, #32
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	603b      	str	r3, [r7, #0]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003a8c:	f7fd fe16 	bl	80016bc <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a94:	1a9b      	subs	r3, r3, r2
 8003a96:	683a      	ldr	r2, [r7, #0]
 8003a98:	4413      	add	r3, r2
 8003a9a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003a9c:	f7fd fe0e 	bl	80016bc <HAL_GetTick>
 8003aa0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003aa2:	4b39      	ldr	r3, [pc, #228]	; (8003b88 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	015b      	lsls	r3, r3, #5
 8003aa8:	0d1b      	lsrs	r3, r3, #20
 8003aaa:	69fa      	ldr	r2, [r7, #28]
 8003aac:	fb02 f303 	mul.w	r3, r2, r3
 8003ab0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ab2:	e054      	b.n	8003b5e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003aba:	d050      	beq.n	8003b5e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003abc:	f7fd fdfe 	bl	80016bc <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	69fa      	ldr	r2, [r7, #28]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d902      	bls.n	8003ad2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d13d      	bne.n	8003b4e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	685a      	ldr	r2, [r3, #4]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003ae0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003aea:	d111      	bne.n	8003b10 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003af4:	d004      	beq.n	8003b00 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003afe:	d107      	bne.n	8003b10 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b0e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b18:	d10f      	bne.n	8003b3a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b28:	601a      	str	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e017      	b.n	8003b7e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d101      	bne.n	8003b58 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003b54:	2300      	movs	r3, #0
 8003b56:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	689a      	ldr	r2, [r3, #8]
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	4013      	ands	r3, r2
 8003b68:	68ba      	ldr	r2, [r7, #8]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	bf0c      	ite	eq
 8003b6e:	2301      	moveq	r3, #1
 8003b70:	2300      	movne	r3, #0
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	461a      	mov	r2, r3
 8003b76:	79fb      	ldrb	r3, [r7, #7]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d19b      	bne.n	8003ab4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3720      	adds	r7, #32
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	200000d0 	.word	0x200000d0

08003b8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b088      	sub	sp, #32
 8003b90:	af02      	add	r7, sp, #8
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	60b9      	str	r1, [r7, #8]
 8003b96:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003b98:	4b1b      	ldr	r3, [pc, #108]	; (8003c08 <SPI_EndRxTxTransaction+0x7c>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a1b      	ldr	r2, [pc, #108]	; (8003c0c <SPI_EndRxTxTransaction+0x80>)
 8003b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba2:	0d5b      	lsrs	r3, r3, #21
 8003ba4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003ba8:	fb02 f303 	mul.w	r3, r2, r3
 8003bac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003bb6:	d112      	bne.n	8003bde <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	9300      	str	r3, [sp, #0]
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	2180      	movs	r1, #128	; 0x80
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f7ff ff5a 	bl	8003a7c <SPI_WaitFlagStateUntilTimeout>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d016      	beq.n	8003bfc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bd2:	f043 0220 	orr.w	r2, r3, #32
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e00f      	b.n	8003bfe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d00a      	beq.n	8003bfa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	3b01      	subs	r3, #1
 8003be8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bf4:	2b80      	cmp	r3, #128	; 0x80
 8003bf6:	d0f2      	beq.n	8003bde <SPI_EndRxTxTransaction+0x52>
 8003bf8:	e000      	b.n	8003bfc <SPI_EndRxTxTransaction+0x70>
        break;
 8003bfa:	bf00      	nop
  }

  return HAL_OK;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3718      	adds	r7, #24
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	200000d0 	.word	0x200000d0
 8003c0c:	165e9f81 	.word	0x165e9f81

08003c10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d101      	bne.n	8003c22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e03f      	b.n	8003ca2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d106      	bne.n	8003c3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f7fe ffe0 	bl	8002bfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2224      	movs	r2, #36	; 0x24
 8003c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	68da      	ldr	r2, [r3, #12]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f000 f947 	bl	8003ee8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	691a      	ldr	r2, [r3, #16]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	695a      	ldr	r2, [r3, #20]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68da      	ldr	r2, [r3, #12]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2220      	movs	r2, #32
 8003c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2220      	movs	r2, #32
 8003c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3708      	adds	r7, #8
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b08a      	sub	sp, #40	; 0x28
 8003cae:	af02      	add	r7, sp, #8
 8003cb0:	60f8      	str	r0, [r7, #12]
 8003cb2:	60b9      	str	r1, [r7, #8]
 8003cb4:	603b      	str	r3, [r7, #0]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	2b20      	cmp	r3, #32
 8003cc8:	d17c      	bne.n	8003dc4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d002      	beq.n	8003cd6 <HAL_UART_Transmit+0x2c>
 8003cd0:	88fb      	ldrh	r3, [r7, #6]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d101      	bne.n	8003cda <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e075      	b.n	8003dc6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d101      	bne.n	8003ce8 <HAL_UART_Transmit+0x3e>
 8003ce4:	2302      	movs	r3, #2
 8003ce6:	e06e      	b.n	8003dc6 <HAL_UART_Transmit+0x11c>
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2201      	movs	r2, #1
 8003cec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2221      	movs	r2, #33	; 0x21
 8003cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003cfe:	f7fd fcdd 	bl	80016bc <HAL_GetTick>
 8003d02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	88fa      	ldrh	r2, [r7, #6]
 8003d08:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	88fa      	ldrh	r2, [r7, #6]
 8003d0e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d18:	d108      	bne.n	8003d2c <HAL_UART_Transmit+0x82>
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d104      	bne.n	8003d2c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003d22:	2300      	movs	r3, #0
 8003d24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	61bb      	str	r3, [r7, #24]
 8003d2a:	e003      	b.n	8003d34 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d30:	2300      	movs	r3, #0
 8003d32:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2200      	movs	r2, #0
 8003d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003d3c:	e02a      	b.n	8003d94 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	9300      	str	r3, [sp, #0]
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	2200      	movs	r2, #0
 8003d46:	2180      	movs	r1, #128	; 0x80
 8003d48:	68f8      	ldr	r0, [r7, #12]
 8003d4a:	f000 f85e 	bl	8003e0a <UART_WaitOnFlagUntilTimeout>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d001      	beq.n	8003d58 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003d54:	2303      	movs	r3, #3
 8003d56:	e036      	b.n	8003dc6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d10b      	bne.n	8003d76 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	881b      	ldrh	r3, [r3, #0]
 8003d62:	461a      	mov	r2, r3
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d6c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	3302      	adds	r3, #2
 8003d72:	61bb      	str	r3, [r7, #24]
 8003d74:	e007      	b.n	8003d86 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	781a      	ldrb	r2, [r3, #0]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	3301      	adds	r3, #1
 8003d84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	b29a      	uxth	r2, r3
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1cf      	bne.n	8003d3e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	9300      	str	r3, [sp, #0]
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	2200      	movs	r2, #0
 8003da6:	2140      	movs	r1, #64	; 0x40
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f000 f82e 	bl	8003e0a <UART_WaitOnFlagUntilTimeout>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003db4:	2303      	movs	r3, #3
 8003db6:	e006      	b.n	8003dc6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2220      	movs	r2, #32
 8003dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	e000      	b.n	8003dc6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003dc4:	2302      	movs	r3, #2
  }
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	3720      	adds	r7, #32
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}

08003dce <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b085      	sub	sp, #20
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	60fb      	str	r3, [r7, #12]
 8003dda:	2300      	movs	r3, #0
 8003ddc:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	b2da      	uxtb	r2, r3
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	b2db      	uxtb	r3, r3
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3714      	adds	r7, #20
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr

08003e0a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e0a:	b580      	push	{r7, lr}
 8003e0c:	b090      	sub	sp, #64	; 0x40
 8003e0e:	af00      	add	r7, sp, #0
 8003e10:	60f8      	str	r0, [r7, #12]
 8003e12:	60b9      	str	r1, [r7, #8]
 8003e14:	603b      	str	r3, [r7, #0]
 8003e16:	4613      	mov	r3, r2
 8003e18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e1a:	e050      	b.n	8003ebe <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e22:	d04c      	beq.n	8003ebe <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003e24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d007      	beq.n	8003e3a <UART_WaitOnFlagUntilTimeout+0x30>
 8003e2a:	f7fd fc47 	bl	80016bc <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d241      	bcs.n	8003ebe <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	330c      	adds	r3, #12
 8003e40:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e44:	e853 3f00 	ldrex	r3, [r3]
 8003e48:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e4c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003e50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	330c      	adds	r3, #12
 8003e58:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003e5a:	637a      	str	r2, [r7, #52]	; 0x34
 8003e5c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e5e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003e60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e62:	e841 2300 	strex	r3, r2, [r1]
 8003e66:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1e5      	bne.n	8003e3a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	3314      	adds	r3, #20
 8003e74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	e853 3f00 	ldrex	r3, [r3]
 8003e7c:	613b      	str	r3, [r7, #16]
   return(result);
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	f023 0301 	bic.w	r3, r3, #1
 8003e84:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	3314      	adds	r3, #20
 8003e8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e8e:	623a      	str	r2, [r7, #32]
 8003e90:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e92:	69f9      	ldr	r1, [r7, #28]
 8003e94:	6a3a      	ldr	r2, [r7, #32]
 8003e96:	e841 2300 	strex	r3, r2, [r1]
 8003e9a:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e9c:	69bb      	ldr	r3, [r7, #24]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d1e5      	bne.n	8003e6e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2220      	movs	r2, #32
 8003ea6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2220      	movs	r2, #32
 8003eae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e00f      	b.n	8003ede <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	68ba      	ldr	r2, [r7, #8]
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	bf0c      	ite	eq
 8003ece:	2301      	moveq	r3, #1
 8003ed0:	2300      	movne	r3, #0
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	79fb      	ldrb	r3, [r7, #7]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d09f      	beq.n	8003e1c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3740      	adds	r7, #64	; 0x40
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
	...

08003ee8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ee8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003eec:	b0c0      	sub	sp, #256	; 0x100
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	691b      	ldr	r3, [r3, #16]
 8003efc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f04:	68d9      	ldr	r1, [r3, #12]
 8003f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	ea40 0301 	orr.w	r3, r0, r1
 8003f10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f16:	689a      	ldr	r2, [r3, #8]
 8003f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	431a      	orrs	r2, r3
 8003f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f24:	695b      	ldr	r3, [r3, #20]
 8003f26:	431a      	orrs	r2, r3
 8003f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f2c:	69db      	ldr	r3, [r3, #28]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003f40:	f021 010c 	bic.w	r1, r1, #12
 8003f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003f4e:	430b      	orrs	r3, r1
 8003f50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f62:	6999      	ldr	r1, [r3, #24]
 8003f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	ea40 0301 	orr.w	r3, r0, r1
 8003f6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	4b8f      	ldr	r3, [pc, #572]	; (80041b4 <UART_SetConfig+0x2cc>)
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d005      	beq.n	8003f88 <UART_SetConfig+0xa0>
 8003f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	4b8d      	ldr	r3, [pc, #564]	; (80041b8 <UART_SetConfig+0x2d0>)
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d104      	bne.n	8003f92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003f88:	f7ff fb66 	bl	8003658 <HAL_RCC_GetPCLK2Freq>
 8003f8c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003f90:	e003      	b.n	8003f9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f92:	f7ff fb4d 	bl	8003630 <HAL_RCC_GetPCLK1Freq>
 8003f96:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f9e:	69db      	ldr	r3, [r3, #28]
 8003fa0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fa4:	f040 810c 	bne.w	80041c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003fa8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003fac:	2200      	movs	r2, #0
 8003fae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003fb2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003fb6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003fba:	4622      	mov	r2, r4
 8003fbc:	462b      	mov	r3, r5
 8003fbe:	1891      	adds	r1, r2, r2
 8003fc0:	65b9      	str	r1, [r7, #88]	; 0x58
 8003fc2:	415b      	adcs	r3, r3
 8003fc4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003fc6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003fca:	4621      	mov	r1, r4
 8003fcc:	eb12 0801 	adds.w	r8, r2, r1
 8003fd0:	4629      	mov	r1, r5
 8003fd2:	eb43 0901 	adc.w	r9, r3, r1
 8003fd6:	f04f 0200 	mov.w	r2, #0
 8003fda:	f04f 0300 	mov.w	r3, #0
 8003fde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fe2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003fe6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003fea:	4690      	mov	r8, r2
 8003fec:	4699      	mov	r9, r3
 8003fee:	4623      	mov	r3, r4
 8003ff0:	eb18 0303 	adds.w	r3, r8, r3
 8003ff4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003ff8:	462b      	mov	r3, r5
 8003ffa:	eb49 0303 	adc.w	r3, r9, r3
 8003ffe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800400e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004012:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004016:	460b      	mov	r3, r1
 8004018:	18db      	adds	r3, r3, r3
 800401a:	653b      	str	r3, [r7, #80]	; 0x50
 800401c:	4613      	mov	r3, r2
 800401e:	eb42 0303 	adc.w	r3, r2, r3
 8004022:	657b      	str	r3, [r7, #84]	; 0x54
 8004024:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004028:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800402c:	f7fc f930 	bl	8000290 <__aeabi_uldivmod>
 8004030:	4602      	mov	r2, r0
 8004032:	460b      	mov	r3, r1
 8004034:	4b61      	ldr	r3, [pc, #388]	; (80041bc <UART_SetConfig+0x2d4>)
 8004036:	fba3 2302 	umull	r2, r3, r3, r2
 800403a:	095b      	lsrs	r3, r3, #5
 800403c:	011c      	lsls	r4, r3, #4
 800403e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004042:	2200      	movs	r2, #0
 8004044:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004048:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800404c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004050:	4642      	mov	r2, r8
 8004052:	464b      	mov	r3, r9
 8004054:	1891      	adds	r1, r2, r2
 8004056:	64b9      	str	r1, [r7, #72]	; 0x48
 8004058:	415b      	adcs	r3, r3
 800405a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800405c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004060:	4641      	mov	r1, r8
 8004062:	eb12 0a01 	adds.w	sl, r2, r1
 8004066:	4649      	mov	r1, r9
 8004068:	eb43 0b01 	adc.w	fp, r3, r1
 800406c:	f04f 0200 	mov.w	r2, #0
 8004070:	f04f 0300 	mov.w	r3, #0
 8004074:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004078:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800407c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004080:	4692      	mov	sl, r2
 8004082:	469b      	mov	fp, r3
 8004084:	4643      	mov	r3, r8
 8004086:	eb1a 0303 	adds.w	r3, sl, r3
 800408a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800408e:	464b      	mov	r3, r9
 8004090:	eb4b 0303 	adc.w	r3, fp, r3
 8004094:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80040a4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80040a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80040ac:	460b      	mov	r3, r1
 80040ae:	18db      	adds	r3, r3, r3
 80040b0:	643b      	str	r3, [r7, #64]	; 0x40
 80040b2:	4613      	mov	r3, r2
 80040b4:	eb42 0303 	adc.w	r3, r2, r3
 80040b8:	647b      	str	r3, [r7, #68]	; 0x44
 80040ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80040be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80040c2:	f7fc f8e5 	bl	8000290 <__aeabi_uldivmod>
 80040c6:	4602      	mov	r2, r0
 80040c8:	460b      	mov	r3, r1
 80040ca:	4611      	mov	r1, r2
 80040cc:	4b3b      	ldr	r3, [pc, #236]	; (80041bc <UART_SetConfig+0x2d4>)
 80040ce:	fba3 2301 	umull	r2, r3, r3, r1
 80040d2:	095b      	lsrs	r3, r3, #5
 80040d4:	2264      	movs	r2, #100	; 0x64
 80040d6:	fb02 f303 	mul.w	r3, r2, r3
 80040da:	1acb      	subs	r3, r1, r3
 80040dc:	00db      	lsls	r3, r3, #3
 80040de:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80040e2:	4b36      	ldr	r3, [pc, #216]	; (80041bc <UART_SetConfig+0x2d4>)
 80040e4:	fba3 2302 	umull	r2, r3, r3, r2
 80040e8:	095b      	lsrs	r3, r3, #5
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80040f0:	441c      	add	r4, r3
 80040f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040f6:	2200      	movs	r2, #0
 80040f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80040fc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004100:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004104:	4642      	mov	r2, r8
 8004106:	464b      	mov	r3, r9
 8004108:	1891      	adds	r1, r2, r2
 800410a:	63b9      	str	r1, [r7, #56]	; 0x38
 800410c:	415b      	adcs	r3, r3
 800410e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004110:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004114:	4641      	mov	r1, r8
 8004116:	1851      	adds	r1, r2, r1
 8004118:	6339      	str	r1, [r7, #48]	; 0x30
 800411a:	4649      	mov	r1, r9
 800411c:	414b      	adcs	r3, r1
 800411e:	637b      	str	r3, [r7, #52]	; 0x34
 8004120:	f04f 0200 	mov.w	r2, #0
 8004124:	f04f 0300 	mov.w	r3, #0
 8004128:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800412c:	4659      	mov	r1, fp
 800412e:	00cb      	lsls	r3, r1, #3
 8004130:	4651      	mov	r1, sl
 8004132:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004136:	4651      	mov	r1, sl
 8004138:	00ca      	lsls	r2, r1, #3
 800413a:	4610      	mov	r0, r2
 800413c:	4619      	mov	r1, r3
 800413e:	4603      	mov	r3, r0
 8004140:	4642      	mov	r2, r8
 8004142:	189b      	adds	r3, r3, r2
 8004144:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004148:	464b      	mov	r3, r9
 800414a:	460a      	mov	r2, r1
 800414c:	eb42 0303 	adc.w	r3, r2, r3
 8004150:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004160:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004164:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004168:	460b      	mov	r3, r1
 800416a:	18db      	adds	r3, r3, r3
 800416c:	62bb      	str	r3, [r7, #40]	; 0x28
 800416e:	4613      	mov	r3, r2
 8004170:	eb42 0303 	adc.w	r3, r2, r3
 8004174:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004176:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800417a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800417e:	f7fc f887 	bl	8000290 <__aeabi_uldivmod>
 8004182:	4602      	mov	r2, r0
 8004184:	460b      	mov	r3, r1
 8004186:	4b0d      	ldr	r3, [pc, #52]	; (80041bc <UART_SetConfig+0x2d4>)
 8004188:	fba3 1302 	umull	r1, r3, r3, r2
 800418c:	095b      	lsrs	r3, r3, #5
 800418e:	2164      	movs	r1, #100	; 0x64
 8004190:	fb01 f303 	mul.w	r3, r1, r3
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	00db      	lsls	r3, r3, #3
 8004198:	3332      	adds	r3, #50	; 0x32
 800419a:	4a08      	ldr	r2, [pc, #32]	; (80041bc <UART_SetConfig+0x2d4>)
 800419c:	fba2 2303 	umull	r2, r3, r2, r3
 80041a0:	095b      	lsrs	r3, r3, #5
 80041a2:	f003 0207 	and.w	r2, r3, #7
 80041a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4422      	add	r2, r4
 80041ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80041b0:	e106      	b.n	80043c0 <UART_SetConfig+0x4d8>
 80041b2:	bf00      	nop
 80041b4:	40011000 	.word	0x40011000
 80041b8:	40011400 	.word	0x40011400
 80041bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80041c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80041c4:	2200      	movs	r2, #0
 80041c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80041ca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80041ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80041d2:	4642      	mov	r2, r8
 80041d4:	464b      	mov	r3, r9
 80041d6:	1891      	adds	r1, r2, r2
 80041d8:	6239      	str	r1, [r7, #32]
 80041da:	415b      	adcs	r3, r3
 80041dc:	627b      	str	r3, [r7, #36]	; 0x24
 80041de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80041e2:	4641      	mov	r1, r8
 80041e4:	1854      	adds	r4, r2, r1
 80041e6:	4649      	mov	r1, r9
 80041e8:	eb43 0501 	adc.w	r5, r3, r1
 80041ec:	f04f 0200 	mov.w	r2, #0
 80041f0:	f04f 0300 	mov.w	r3, #0
 80041f4:	00eb      	lsls	r3, r5, #3
 80041f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041fa:	00e2      	lsls	r2, r4, #3
 80041fc:	4614      	mov	r4, r2
 80041fe:	461d      	mov	r5, r3
 8004200:	4643      	mov	r3, r8
 8004202:	18e3      	adds	r3, r4, r3
 8004204:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004208:	464b      	mov	r3, r9
 800420a:	eb45 0303 	adc.w	r3, r5, r3
 800420e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800421e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004222:	f04f 0200 	mov.w	r2, #0
 8004226:	f04f 0300 	mov.w	r3, #0
 800422a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800422e:	4629      	mov	r1, r5
 8004230:	008b      	lsls	r3, r1, #2
 8004232:	4621      	mov	r1, r4
 8004234:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004238:	4621      	mov	r1, r4
 800423a:	008a      	lsls	r2, r1, #2
 800423c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004240:	f7fc f826 	bl	8000290 <__aeabi_uldivmod>
 8004244:	4602      	mov	r2, r0
 8004246:	460b      	mov	r3, r1
 8004248:	4b60      	ldr	r3, [pc, #384]	; (80043cc <UART_SetConfig+0x4e4>)
 800424a:	fba3 2302 	umull	r2, r3, r3, r2
 800424e:	095b      	lsrs	r3, r3, #5
 8004250:	011c      	lsls	r4, r3, #4
 8004252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004256:	2200      	movs	r2, #0
 8004258:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800425c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004260:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004264:	4642      	mov	r2, r8
 8004266:	464b      	mov	r3, r9
 8004268:	1891      	adds	r1, r2, r2
 800426a:	61b9      	str	r1, [r7, #24]
 800426c:	415b      	adcs	r3, r3
 800426e:	61fb      	str	r3, [r7, #28]
 8004270:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004274:	4641      	mov	r1, r8
 8004276:	1851      	adds	r1, r2, r1
 8004278:	6139      	str	r1, [r7, #16]
 800427a:	4649      	mov	r1, r9
 800427c:	414b      	adcs	r3, r1
 800427e:	617b      	str	r3, [r7, #20]
 8004280:	f04f 0200 	mov.w	r2, #0
 8004284:	f04f 0300 	mov.w	r3, #0
 8004288:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800428c:	4659      	mov	r1, fp
 800428e:	00cb      	lsls	r3, r1, #3
 8004290:	4651      	mov	r1, sl
 8004292:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004296:	4651      	mov	r1, sl
 8004298:	00ca      	lsls	r2, r1, #3
 800429a:	4610      	mov	r0, r2
 800429c:	4619      	mov	r1, r3
 800429e:	4603      	mov	r3, r0
 80042a0:	4642      	mov	r2, r8
 80042a2:	189b      	adds	r3, r3, r2
 80042a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80042a8:	464b      	mov	r3, r9
 80042aa:	460a      	mov	r2, r1
 80042ac:	eb42 0303 	adc.w	r3, r2, r3
 80042b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80042b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	67bb      	str	r3, [r7, #120]	; 0x78
 80042be:	67fa      	str	r2, [r7, #124]	; 0x7c
 80042c0:	f04f 0200 	mov.w	r2, #0
 80042c4:	f04f 0300 	mov.w	r3, #0
 80042c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80042cc:	4649      	mov	r1, r9
 80042ce:	008b      	lsls	r3, r1, #2
 80042d0:	4641      	mov	r1, r8
 80042d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042d6:	4641      	mov	r1, r8
 80042d8:	008a      	lsls	r2, r1, #2
 80042da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80042de:	f7fb ffd7 	bl	8000290 <__aeabi_uldivmod>
 80042e2:	4602      	mov	r2, r0
 80042e4:	460b      	mov	r3, r1
 80042e6:	4611      	mov	r1, r2
 80042e8:	4b38      	ldr	r3, [pc, #224]	; (80043cc <UART_SetConfig+0x4e4>)
 80042ea:	fba3 2301 	umull	r2, r3, r3, r1
 80042ee:	095b      	lsrs	r3, r3, #5
 80042f0:	2264      	movs	r2, #100	; 0x64
 80042f2:	fb02 f303 	mul.w	r3, r2, r3
 80042f6:	1acb      	subs	r3, r1, r3
 80042f8:	011b      	lsls	r3, r3, #4
 80042fa:	3332      	adds	r3, #50	; 0x32
 80042fc:	4a33      	ldr	r2, [pc, #204]	; (80043cc <UART_SetConfig+0x4e4>)
 80042fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004302:	095b      	lsrs	r3, r3, #5
 8004304:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004308:	441c      	add	r4, r3
 800430a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800430e:	2200      	movs	r2, #0
 8004310:	673b      	str	r3, [r7, #112]	; 0x70
 8004312:	677a      	str	r2, [r7, #116]	; 0x74
 8004314:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004318:	4642      	mov	r2, r8
 800431a:	464b      	mov	r3, r9
 800431c:	1891      	adds	r1, r2, r2
 800431e:	60b9      	str	r1, [r7, #8]
 8004320:	415b      	adcs	r3, r3
 8004322:	60fb      	str	r3, [r7, #12]
 8004324:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004328:	4641      	mov	r1, r8
 800432a:	1851      	adds	r1, r2, r1
 800432c:	6039      	str	r1, [r7, #0]
 800432e:	4649      	mov	r1, r9
 8004330:	414b      	adcs	r3, r1
 8004332:	607b      	str	r3, [r7, #4]
 8004334:	f04f 0200 	mov.w	r2, #0
 8004338:	f04f 0300 	mov.w	r3, #0
 800433c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004340:	4659      	mov	r1, fp
 8004342:	00cb      	lsls	r3, r1, #3
 8004344:	4651      	mov	r1, sl
 8004346:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800434a:	4651      	mov	r1, sl
 800434c:	00ca      	lsls	r2, r1, #3
 800434e:	4610      	mov	r0, r2
 8004350:	4619      	mov	r1, r3
 8004352:	4603      	mov	r3, r0
 8004354:	4642      	mov	r2, r8
 8004356:	189b      	adds	r3, r3, r2
 8004358:	66bb      	str	r3, [r7, #104]	; 0x68
 800435a:	464b      	mov	r3, r9
 800435c:	460a      	mov	r2, r1
 800435e:	eb42 0303 	adc.w	r3, r2, r3
 8004362:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	663b      	str	r3, [r7, #96]	; 0x60
 800436e:	667a      	str	r2, [r7, #100]	; 0x64
 8004370:	f04f 0200 	mov.w	r2, #0
 8004374:	f04f 0300 	mov.w	r3, #0
 8004378:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800437c:	4649      	mov	r1, r9
 800437e:	008b      	lsls	r3, r1, #2
 8004380:	4641      	mov	r1, r8
 8004382:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004386:	4641      	mov	r1, r8
 8004388:	008a      	lsls	r2, r1, #2
 800438a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800438e:	f7fb ff7f 	bl	8000290 <__aeabi_uldivmod>
 8004392:	4602      	mov	r2, r0
 8004394:	460b      	mov	r3, r1
 8004396:	4b0d      	ldr	r3, [pc, #52]	; (80043cc <UART_SetConfig+0x4e4>)
 8004398:	fba3 1302 	umull	r1, r3, r3, r2
 800439c:	095b      	lsrs	r3, r3, #5
 800439e:	2164      	movs	r1, #100	; 0x64
 80043a0:	fb01 f303 	mul.w	r3, r1, r3
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	011b      	lsls	r3, r3, #4
 80043a8:	3332      	adds	r3, #50	; 0x32
 80043aa:	4a08      	ldr	r2, [pc, #32]	; (80043cc <UART_SetConfig+0x4e4>)
 80043ac:	fba2 2303 	umull	r2, r3, r2, r3
 80043b0:	095b      	lsrs	r3, r3, #5
 80043b2:	f003 020f 	and.w	r2, r3, #15
 80043b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4422      	add	r2, r4
 80043be:	609a      	str	r2, [r3, #8]
}
 80043c0:	bf00      	nop
 80043c2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80043c6:	46bd      	mov	sp, r7
 80043c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043cc:	51eb851f 	.word	0x51eb851f

080043d0 <main>:
/**
 * @brief  Main program
 * @param  None
 * @retval None
 */
int main(void) {
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
	delay_t button_timer;
	uint8_t button_taps = 0;
 80043d6:	2300      	movs	r3, #0
 80043d8:	73fb      	strb	r3, [r7, #15]
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
	 */
	HAL_Init();
 80043da:	f7fd f90f 	bl	80015fc <HAL_Init>

	/* Configure the system clock to 180 MHz */
	SystemClock_Config();
 80043de:	f000 f86b 	bl	80044b8 <SystemClock_Config>

	/* Initialize BSP Led for LED1 */
	BSP_LED_Init(LED1);
 80043e2:	2000      	movs	r0, #0
 80043e4:	f7fc ff9a 	bl	800131c <BSP_LED_Init>
	BSP_LED_Init(LED2);
 80043e8:	2001      	movs	r0, #1
 80043ea:	f7fc ff97 	bl	800131c <BSP_LED_Init>

	/* Initialize the I2C, SPI and UART peripherals*/
	communication_peripherals_init();
 80043ee:	f000 f840 	bl	8004472 <communication_peripherals_init>

	/* Initialize FSM */
	FSM_init();
 80043f2:	f000 f823 	bl	800443c <FSM_init>

	/* Initialize delay timer for button taps*/
	delay_init(&button_timer, BUTTON_TAPS_TIME);
 80043f6:	463b      	mov	r3, r7
 80043f8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7fc fed0 	bl	80011a2 <delay_init>

	/* Infinite loop */
	while (1) {

		debounce_FSM_update();
 8004402:	f7fc fe47 	bl	8001094 <debounce_FSM_update>
		coordinates_FSM_update();
 8004406:	f7fc f90b 	bl	8000620 <coordinates_FSM_update>

		if (read_button()) {
 800440a:	f7fc fea9 	bl	8001160 <read_button>
 800440e:	4603      	mov	r3, r0
 8004410:	2b00      	cmp	r3, #0
 8004412:	d002      	beq.n	800441a <main+0x4a>
			button_taps++;
 8004414:	7bfb      	ldrb	r3, [r7, #15]
 8004416:	3301      	adds	r3, #1
 8004418:	73fb      	strb	r3, [r7, #15]
		}

		if(button_taps>0) {
 800441a:	7bfb      	ldrb	r3, [r7, #15]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d0f0      	beq.n	8004402 <main+0x32>
			if (delay_read(&button_timer)) {
 8004420:	463b      	mov	r3, r7
 8004422:	4618      	mov	r0, r3
 8004424:	f7fc fed8 	bl	80011d8 <delay_read>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d0e9      	beq.n	8004402 <main+0x32>
				sensitivity_FSM_update(button_taps);
 800442e:	7bfb      	ldrb	r3, [r7, #15]
 8004430:	4618      	mov	r0, r3
 8004432:	f7fc fbb7 	bl	8000ba4 <sensitivity_FSM_update>
				button_taps = 0;
 8004436:	2300      	movs	r3, #0
 8004438:	73fb      	strb	r3, [r7, #15]
		debounce_FSM_update();
 800443a:	e7e2      	b.n	8004402 <main+0x32>

0800443c <FSM_init>:
  *         If initialization of any FSM fails, Error_Handler() is called.
  *
  * @param  None
  * @retval None
  */
static void FSM_init(void) {
 800443c:	b580      	push	{r7, lr}
 800443e:	af00      	add	r7, sp, #0

	debounce_FSM_init(DEBOUNCE_TIME);
 8004440:	2028      	movs	r0, #40	; 0x28
 8004442:	f7fc fdff 	bl	8001044 <debounce_FSM_init>

	if (!sensitivity_FSM_init()) {
 8004446:	f7fc fb8b 	bl	8000b60 <sensitivity_FSM_init>
 800444a:	4603      	mov	r3, r0
 800444c:	f083 0301 	eor.w	r3, r3, #1
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d001      	beq.n	800445a <FSM_init+0x1e>
		Error_Handler();
 8004456:	f000 f891 	bl	800457c <Error_Handler>
	}

	if (!coordinates_FSM_init()) {
 800445a:	f7fc f897 	bl	800058c <coordinates_FSM_init>
 800445e:	4603      	mov	r3, r0
 8004460:	f083 0301 	eor.w	r3, r3, #1
 8004464:	b2db      	uxtb	r3, r3
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <FSM_init+0x32>
		Error_Handler();
 800446a:	f000 f887 	bl	800457c <Error_Handler>
	}

}
 800446e:	bf00      	nop
 8004470:	bd80      	pop	{r7, pc}

08004472 <communication_peripherals_init>:
  *         If initialization of any peripheral fails, Error_Handler() is called.
  *
  * @param  None
  * @retval None
  */
static void communication_peripherals_init(void) {
 8004472:	b580      	push	{r7, lr}
 8004474:	af00      	add	r7, sp, #0
	if (!uart_init()) {
 8004476:	f7fc fee3 	bl	8001240 <uart_init>
 800447a:	4603      	mov	r3, r0
 800447c:	f083 0301 	eor.w	r3, r3, #1
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d001      	beq.n	800448a <communication_peripherals_init+0x18>
		Error_Handler();
 8004486:	f000 f879 	bl	800457c <Error_Handler>
	}

	if (!adlx345_I2C_init()) {
 800448a:	f7fc fa25 	bl	80008d8 <adlx345_I2C_init>
 800448e:	4603      	mov	r3, r0
 8004490:	f083 0301 	eor.w	r3, r3, #1
 8004494:	b2db      	uxtb	r3, r3
 8004496:	2b00      	cmp	r3, #0
 8004498:	d001      	beq.n	800449e <communication_peripherals_init+0x2c>
		Error_Handler();
 800449a:	f000 f86f 	bl	800457c <Error_Handler>
	}

	if (!max7219_SPI_init()) {
 800449e:	f7fc fc0b 	bl	8000cb8 <max7219_SPI_init>
 80044a2:	4603      	mov	r3, r0
 80044a4:	f083 0301 	eor.w	r3, r3, #1
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d001      	beq.n	80044b2 <communication_peripherals_init+0x40>
		Error_Handler();
 80044ae:	f000 f865 	bl	800457c <Error_Handler>
	}
}
 80044b2:	bf00      	nop
 80044b4:	bd80      	pop	{r7, pc}
	...

080044b8 <SystemClock_Config>:
 *            Flash Latency(WS)              = 5
 * @param  None
 * @retval None
 */
static void SystemClock_Config(void)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b094      	sub	sp, #80	; 0x50
 80044bc:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_OscInitTypeDef RCC_OscInitStruct;

	/* Enable Power Control clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 80044be:	2300      	movs	r3, #0
 80044c0:	60bb      	str	r3, [r7, #8]
 80044c2:	4b2c      	ldr	r3, [pc, #176]	; (8004574 <SystemClock_Config+0xbc>)
 80044c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c6:	4a2b      	ldr	r2, [pc, #172]	; (8004574 <SystemClock_Config+0xbc>)
 80044c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044cc:	6413      	str	r3, [r2, #64]	; 0x40
 80044ce:	4b29      	ldr	r3, [pc, #164]	; (8004574 <SystemClock_Config+0xbc>)
 80044d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044d6:	60bb      	str	r3, [r7, #8]
 80044d8:	68bb      	ldr	r3, [r7, #8]

	/* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80044da:	2300      	movs	r3, #0
 80044dc:	607b      	str	r3, [r7, #4]
 80044de:	4b26      	ldr	r3, [pc, #152]	; (8004578 <SystemClock_Config+0xc0>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a25      	ldr	r2, [pc, #148]	; (8004578 <SystemClock_Config+0xc0>)
 80044e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80044e8:	6013      	str	r3, [r2, #0]
 80044ea:	4b23      	ldr	r3, [pc, #140]	; (8004578 <SystemClock_Config+0xc0>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80044f2:	607b      	str	r3, [r7, #4]
 80044f4:	687b      	ldr	r3, [r7, #4]

	/* Enable HSE Oscillator and activate PLL with HSE as source */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80044f6:	2301      	movs	r3, #1
 80044f8:	60fb      	str	r3, [r7, #12]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80044fa:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80044fe:	613b      	str	r3, [r7, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004500:	2302      	movs	r3, #2
 8004502:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004504:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004508:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLM = 8;
 800450a:	2308      	movs	r3, #8
 800450c:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLN = 360;
 800450e:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8004512:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004514:	2302      	movs	r3, #2
 8004516:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8004518:	2307      	movs	r3, #7
 800451a:	63bb      	str	r3, [r7, #56]	; 0x38
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800451c:	f107 030c 	add.w	r3, r7, #12
 8004520:	4618      	mov	r0, r3
 8004522:	f7fe fc15 	bl	8002d50 <HAL_RCC_OscConfig>
 8004526:	4603      	mov	r3, r0
 8004528:	2b00      	cmp	r3, #0
 800452a:	d001      	beq.n	8004530 <SystemClock_Config+0x78>
	{
		/* Initialization Error */
		Error_Handler();
 800452c:	f000 f826 	bl	800457c <Error_Handler>
	}

	if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004530:	f7fe fbbe 	bl	8002cb0 <HAL_PWREx_EnableOverDrive>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d001      	beq.n	800453e <SystemClock_Config+0x86>
	{
		/* Initialization Error */
		Error_Handler();
 800453a:	f000 f81f 	bl	800457c <Error_Handler>
	}

	/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
	RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800453e:	230f      	movs	r3, #15
 8004540:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004542:	2302      	movs	r3, #2
 8004544:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004546:	2300      	movs	r3, #0
 8004548:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800454a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800454e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004550:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004554:	64fb      	str	r3, [r7, #76]	; 0x4c

	if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004556:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800455a:	2105      	movs	r1, #5
 800455c:	4618      	mov	r0, r3
 800455e:	f7fe fe6f 	bl	8003240 <HAL_RCC_ClockConfig>
 8004562:	4603      	mov	r3, r0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d001      	beq.n	800456c <SystemClock_Config+0xb4>
	{
		/* Initialization Error */
		Error_Handler();
 8004568:	f000 f808 	bl	800457c <Error_Handler>
	}
}
 800456c:	bf00      	nop
 800456e:	3750      	adds	r7, #80	; 0x50
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}
 8004574:	40023800 	.word	0x40023800
 8004578:	40007000 	.word	0x40007000

0800457c <Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
static void Error_Handler(void)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	af00      	add	r7, sp, #0
	/* Turn LED2 on */
	BSP_LED_On(LED2);
 8004580:	2001      	movs	r0, #1
 8004582:	f7fc ff1b 	bl	80013bc <BSP_LED_On>
	while (1)
 8004586:	e7fe      	b.n	8004586 <Error_Handler+0xa>

08004588 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8004588:	f8df d034 	ldr.w	sp, [pc, #52]	; 80045c0 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800458c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800458e:	e003      	b.n	8004598 <LoopCopyDataInit>

08004590 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004590:	4b0c      	ldr	r3, [pc, #48]	; (80045c4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004592:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004594:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004596:	3104      	adds	r1, #4

08004598 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004598:	480b      	ldr	r0, [pc, #44]	; (80045c8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800459a:	4b0c      	ldr	r3, [pc, #48]	; (80045cc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800459c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800459e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80045a0:	d3f6      	bcc.n	8004590 <CopyDataInit>
  ldr  r2, =_sbss
 80045a2:	4a0b      	ldr	r2, [pc, #44]	; (80045d0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80045a4:	e002      	b.n	80045ac <LoopFillZerobss>

080045a6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80045a6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80045a8:	f842 3b04 	str.w	r3, [r2], #4

080045ac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80045ac:	4b09      	ldr	r3, [pc, #36]	; (80045d4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80045ae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80045b0:	d3f9      	bcc.n	80045a6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80045b2:	f7fc ff89 	bl	80014c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80045b6:	f000 f837 	bl	8004628 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80045ba:	f7ff ff09 	bl	80043d0 <main>
  bx  lr    
 80045be:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80045c0:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80045c4:	08004f94 	.word	0x08004f94
  ldr  r0, =_sdata
 80045c8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80045cc:	2000012c 	.word	0x2000012c
  ldr  r2, =_sbss
 80045d0:	2000012c 	.word	0x2000012c
  ldr  r3, = _ebss
 80045d4:	200003b4 	.word	0x200003b4

080045d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80045d8:	e7fe      	b.n	80045d8 <ADC_IRQHandler>
	...

080045dc <siprintf>:
 80045dc:	b40e      	push	{r1, r2, r3}
 80045de:	b500      	push	{lr}
 80045e0:	b09c      	sub	sp, #112	; 0x70
 80045e2:	ab1d      	add	r3, sp, #116	; 0x74
 80045e4:	9002      	str	r0, [sp, #8]
 80045e6:	9006      	str	r0, [sp, #24]
 80045e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80045ec:	4809      	ldr	r0, [pc, #36]	; (8004614 <siprintf+0x38>)
 80045ee:	9107      	str	r1, [sp, #28]
 80045f0:	9104      	str	r1, [sp, #16]
 80045f2:	4909      	ldr	r1, [pc, #36]	; (8004618 <siprintf+0x3c>)
 80045f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80045f8:	9105      	str	r1, [sp, #20]
 80045fa:	6800      	ldr	r0, [r0, #0]
 80045fc:	9301      	str	r3, [sp, #4]
 80045fe:	a902      	add	r1, sp, #8
 8004600:	f000 f98a 	bl	8004918 <_svfiprintf_r>
 8004604:	9b02      	ldr	r3, [sp, #8]
 8004606:	2200      	movs	r2, #0
 8004608:	701a      	strb	r2, [r3, #0]
 800460a:	b01c      	add	sp, #112	; 0x70
 800460c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004610:	b003      	add	sp, #12
 8004612:	4770      	bx	lr
 8004614:	20000128 	.word	0x20000128
 8004618:	ffff0208 	.word	0xffff0208

0800461c <__errno>:
 800461c:	4b01      	ldr	r3, [pc, #4]	; (8004624 <__errno+0x8>)
 800461e:	6818      	ldr	r0, [r3, #0]
 8004620:	4770      	bx	lr
 8004622:	bf00      	nop
 8004624:	20000128 	.word	0x20000128

08004628 <__libc_init_array>:
 8004628:	b570      	push	{r4, r5, r6, lr}
 800462a:	4d0d      	ldr	r5, [pc, #52]	; (8004660 <__libc_init_array+0x38>)
 800462c:	4c0d      	ldr	r4, [pc, #52]	; (8004664 <__libc_init_array+0x3c>)
 800462e:	1b64      	subs	r4, r4, r5
 8004630:	10a4      	asrs	r4, r4, #2
 8004632:	2600      	movs	r6, #0
 8004634:	42a6      	cmp	r6, r4
 8004636:	d109      	bne.n	800464c <__libc_init_array+0x24>
 8004638:	4d0b      	ldr	r5, [pc, #44]	; (8004668 <__libc_init_array+0x40>)
 800463a:	4c0c      	ldr	r4, [pc, #48]	; (800466c <__libc_init_array+0x44>)
 800463c:	f000 fc6a 	bl	8004f14 <_init>
 8004640:	1b64      	subs	r4, r4, r5
 8004642:	10a4      	asrs	r4, r4, #2
 8004644:	2600      	movs	r6, #0
 8004646:	42a6      	cmp	r6, r4
 8004648:	d105      	bne.n	8004656 <__libc_init_array+0x2e>
 800464a:	bd70      	pop	{r4, r5, r6, pc}
 800464c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004650:	4798      	blx	r3
 8004652:	3601      	adds	r6, #1
 8004654:	e7ee      	b.n	8004634 <__libc_init_array+0xc>
 8004656:	f855 3b04 	ldr.w	r3, [r5], #4
 800465a:	4798      	blx	r3
 800465c:	3601      	adds	r6, #1
 800465e:	e7f2      	b.n	8004646 <__libc_init_array+0x1e>
 8004660:	08004f8c 	.word	0x08004f8c
 8004664:	08004f8c 	.word	0x08004f8c
 8004668:	08004f8c 	.word	0x08004f8c
 800466c:	08004f90 	.word	0x08004f90

08004670 <__retarget_lock_acquire_recursive>:
 8004670:	4770      	bx	lr

08004672 <__retarget_lock_release_recursive>:
 8004672:	4770      	bx	lr

08004674 <_free_r>:
 8004674:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004676:	2900      	cmp	r1, #0
 8004678:	d044      	beq.n	8004704 <_free_r+0x90>
 800467a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800467e:	9001      	str	r0, [sp, #4]
 8004680:	2b00      	cmp	r3, #0
 8004682:	f1a1 0404 	sub.w	r4, r1, #4
 8004686:	bfb8      	it	lt
 8004688:	18e4      	addlt	r4, r4, r3
 800468a:	f000 f8df 	bl	800484c <__malloc_lock>
 800468e:	4a1e      	ldr	r2, [pc, #120]	; (8004708 <_free_r+0x94>)
 8004690:	9801      	ldr	r0, [sp, #4]
 8004692:	6813      	ldr	r3, [r2, #0]
 8004694:	b933      	cbnz	r3, 80046a4 <_free_r+0x30>
 8004696:	6063      	str	r3, [r4, #4]
 8004698:	6014      	str	r4, [r2, #0]
 800469a:	b003      	add	sp, #12
 800469c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80046a0:	f000 b8da 	b.w	8004858 <__malloc_unlock>
 80046a4:	42a3      	cmp	r3, r4
 80046a6:	d908      	bls.n	80046ba <_free_r+0x46>
 80046a8:	6825      	ldr	r5, [r4, #0]
 80046aa:	1961      	adds	r1, r4, r5
 80046ac:	428b      	cmp	r3, r1
 80046ae:	bf01      	itttt	eq
 80046b0:	6819      	ldreq	r1, [r3, #0]
 80046b2:	685b      	ldreq	r3, [r3, #4]
 80046b4:	1949      	addeq	r1, r1, r5
 80046b6:	6021      	streq	r1, [r4, #0]
 80046b8:	e7ed      	b.n	8004696 <_free_r+0x22>
 80046ba:	461a      	mov	r2, r3
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	b10b      	cbz	r3, 80046c4 <_free_r+0x50>
 80046c0:	42a3      	cmp	r3, r4
 80046c2:	d9fa      	bls.n	80046ba <_free_r+0x46>
 80046c4:	6811      	ldr	r1, [r2, #0]
 80046c6:	1855      	adds	r5, r2, r1
 80046c8:	42a5      	cmp	r5, r4
 80046ca:	d10b      	bne.n	80046e4 <_free_r+0x70>
 80046cc:	6824      	ldr	r4, [r4, #0]
 80046ce:	4421      	add	r1, r4
 80046d0:	1854      	adds	r4, r2, r1
 80046d2:	42a3      	cmp	r3, r4
 80046d4:	6011      	str	r1, [r2, #0]
 80046d6:	d1e0      	bne.n	800469a <_free_r+0x26>
 80046d8:	681c      	ldr	r4, [r3, #0]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	6053      	str	r3, [r2, #4]
 80046de:	440c      	add	r4, r1
 80046e0:	6014      	str	r4, [r2, #0]
 80046e2:	e7da      	b.n	800469a <_free_r+0x26>
 80046e4:	d902      	bls.n	80046ec <_free_r+0x78>
 80046e6:	230c      	movs	r3, #12
 80046e8:	6003      	str	r3, [r0, #0]
 80046ea:	e7d6      	b.n	800469a <_free_r+0x26>
 80046ec:	6825      	ldr	r5, [r4, #0]
 80046ee:	1961      	adds	r1, r4, r5
 80046f0:	428b      	cmp	r3, r1
 80046f2:	bf04      	itt	eq
 80046f4:	6819      	ldreq	r1, [r3, #0]
 80046f6:	685b      	ldreq	r3, [r3, #4]
 80046f8:	6063      	str	r3, [r4, #4]
 80046fa:	bf04      	itt	eq
 80046fc:	1949      	addeq	r1, r1, r5
 80046fe:	6021      	streq	r1, [r4, #0]
 8004700:	6054      	str	r4, [r2, #4]
 8004702:	e7ca      	b.n	800469a <_free_r+0x26>
 8004704:	b003      	add	sp, #12
 8004706:	bd30      	pop	{r4, r5, pc}
 8004708:	200003ac 	.word	0x200003ac

0800470c <sbrk_aligned>:
 800470c:	b570      	push	{r4, r5, r6, lr}
 800470e:	4e0e      	ldr	r6, [pc, #56]	; (8004748 <sbrk_aligned+0x3c>)
 8004710:	460c      	mov	r4, r1
 8004712:	6831      	ldr	r1, [r6, #0]
 8004714:	4605      	mov	r5, r0
 8004716:	b911      	cbnz	r1, 800471e <sbrk_aligned+0x12>
 8004718:	f000 fba6 	bl	8004e68 <_sbrk_r>
 800471c:	6030      	str	r0, [r6, #0]
 800471e:	4621      	mov	r1, r4
 8004720:	4628      	mov	r0, r5
 8004722:	f000 fba1 	bl	8004e68 <_sbrk_r>
 8004726:	1c43      	adds	r3, r0, #1
 8004728:	d00a      	beq.n	8004740 <sbrk_aligned+0x34>
 800472a:	1cc4      	adds	r4, r0, #3
 800472c:	f024 0403 	bic.w	r4, r4, #3
 8004730:	42a0      	cmp	r0, r4
 8004732:	d007      	beq.n	8004744 <sbrk_aligned+0x38>
 8004734:	1a21      	subs	r1, r4, r0
 8004736:	4628      	mov	r0, r5
 8004738:	f000 fb96 	bl	8004e68 <_sbrk_r>
 800473c:	3001      	adds	r0, #1
 800473e:	d101      	bne.n	8004744 <sbrk_aligned+0x38>
 8004740:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004744:	4620      	mov	r0, r4
 8004746:	bd70      	pop	{r4, r5, r6, pc}
 8004748:	200003b0 	.word	0x200003b0

0800474c <_malloc_r>:
 800474c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004750:	1ccd      	adds	r5, r1, #3
 8004752:	f025 0503 	bic.w	r5, r5, #3
 8004756:	3508      	adds	r5, #8
 8004758:	2d0c      	cmp	r5, #12
 800475a:	bf38      	it	cc
 800475c:	250c      	movcc	r5, #12
 800475e:	2d00      	cmp	r5, #0
 8004760:	4607      	mov	r7, r0
 8004762:	db01      	blt.n	8004768 <_malloc_r+0x1c>
 8004764:	42a9      	cmp	r1, r5
 8004766:	d905      	bls.n	8004774 <_malloc_r+0x28>
 8004768:	230c      	movs	r3, #12
 800476a:	603b      	str	r3, [r7, #0]
 800476c:	2600      	movs	r6, #0
 800476e:	4630      	mov	r0, r6
 8004770:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004774:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004848 <_malloc_r+0xfc>
 8004778:	f000 f868 	bl	800484c <__malloc_lock>
 800477c:	f8d8 3000 	ldr.w	r3, [r8]
 8004780:	461c      	mov	r4, r3
 8004782:	bb5c      	cbnz	r4, 80047dc <_malloc_r+0x90>
 8004784:	4629      	mov	r1, r5
 8004786:	4638      	mov	r0, r7
 8004788:	f7ff ffc0 	bl	800470c <sbrk_aligned>
 800478c:	1c43      	adds	r3, r0, #1
 800478e:	4604      	mov	r4, r0
 8004790:	d155      	bne.n	800483e <_malloc_r+0xf2>
 8004792:	f8d8 4000 	ldr.w	r4, [r8]
 8004796:	4626      	mov	r6, r4
 8004798:	2e00      	cmp	r6, #0
 800479a:	d145      	bne.n	8004828 <_malloc_r+0xdc>
 800479c:	2c00      	cmp	r4, #0
 800479e:	d048      	beq.n	8004832 <_malloc_r+0xe6>
 80047a0:	6823      	ldr	r3, [r4, #0]
 80047a2:	4631      	mov	r1, r6
 80047a4:	4638      	mov	r0, r7
 80047a6:	eb04 0903 	add.w	r9, r4, r3
 80047aa:	f000 fb5d 	bl	8004e68 <_sbrk_r>
 80047ae:	4581      	cmp	r9, r0
 80047b0:	d13f      	bne.n	8004832 <_malloc_r+0xe6>
 80047b2:	6821      	ldr	r1, [r4, #0]
 80047b4:	1a6d      	subs	r5, r5, r1
 80047b6:	4629      	mov	r1, r5
 80047b8:	4638      	mov	r0, r7
 80047ba:	f7ff ffa7 	bl	800470c <sbrk_aligned>
 80047be:	3001      	adds	r0, #1
 80047c0:	d037      	beq.n	8004832 <_malloc_r+0xe6>
 80047c2:	6823      	ldr	r3, [r4, #0]
 80047c4:	442b      	add	r3, r5
 80047c6:	6023      	str	r3, [r4, #0]
 80047c8:	f8d8 3000 	ldr.w	r3, [r8]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d038      	beq.n	8004842 <_malloc_r+0xf6>
 80047d0:	685a      	ldr	r2, [r3, #4]
 80047d2:	42a2      	cmp	r2, r4
 80047d4:	d12b      	bne.n	800482e <_malloc_r+0xe2>
 80047d6:	2200      	movs	r2, #0
 80047d8:	605a      	str	r2, [r3, #4]
 80047da:	e00f      	b.n	80047fc <_malloc_r+0xb0>
 80047dc:	6822      	ldr	r2, [r4, #0]
 80047de:	1b52      	subs	r2, r2, r5
 80047e0:	d41f      	bmi.n	8004822 <_malloc_r+0xd6>
 80047e2:	2a0b      	cmp	r2, #11
 80047e4:	d917      	bls.n	8004816 <_malloc_r+0xca>
 80047e6:	1961      	adds	r1, r4, r5
 80047e8:	42a3      	cmp	r3, r4
 80047ea:	6025      	str	r5, [r4, #0]
 80047ec:	bf18      	it	ne
 80047ee:	6059      	strne	r1, [r3, #4]
 80047f0:	6863      	ldr	r3, [r4, #4]
 80047f2:	bf08      	it	eq
 80047f4:	f8c8 1000 	streq.w	r1, [r8]
 80047f8:	5162      	str	r2, [r4, r5]
 80047fa:	604b      	str	r3, [r1, #4]
 80047fc:	4638      	mov	r0, r7
 80047fe:	f104 060b 	add.w	r6, r4, #11
 8004802:	f000 f829 	bl	8004858 <__malloc_unlock>
 8004806:	f026 0607 	bic.w	r6, r6, #7
 800480a:	1d23      	adds	r3, r4, #4
 800480c:	1af2      	subs	r2, r6, r3
 800480e:	d0ae      	beq.n	800476e <_malloc_r+0x22>
 8004810:	1b9b      	subs	r3, r3, r6
 8004812:	50a3      	str	r3, [r4, r2]
 8004814:	e7ab      	b.n	800476e <_malloc_r+0x22>
 8004816:	42a3      	cmp	r3, r4
 8004818:	6862      	ldr	r2, [r4, #4]
 800481a:	d1dd      	bne.n	80047d8 <_malloc_r+0x8c>
 800481c:	f8c8 2000 	str.w	r2, [r8]
 8004820:	e7ec      	b.n	80047fc <_malloc_r+0xb0>
 8004822:	4623      	mov	r3, r4
 8004824:	6864      	ldr	r4, [r4, #4]
 8004826:	e7ac      	b.n	8004782 <_malloc_r+0x36>
 8004828:	4634      	mov	r4, r6
 800482a:	6876      	ldr	r6, [r6, #4]
 800482c:	e7b4      	b.n	8004798 <_malloc_r+0x4c>
 800482e:	4613      	mov	r3, r2
 8004830:	e7cc      	b.n	80047cc <_malloc_r+0x80>
 8004832:	230c      	movs	r3, #12
 8004834:	603b      	str	r3, [r7, #0]
 8004836:	4638      	mov	r0, r7
 8004838:	f000 f80e 	bl	8004858 <__malloc_unlock>
 800483c:	e797      	b.n	800476e <_malloc_r+0x22>
 800483e:	6025      	str	r5, [r4, #0]
 8004840:	e7dc      	b.n	80047fc <_malloc_r+0xb0>
 8004842:	605b      	str	r3, [r3, #4]
 8004844:	deff      	udf	#255	; 0xff
 8004846:	bf00      	nop
 8004848:	200003ac 	.word	0x200003ac

0800484c <__malloc_lock>:
 800484c:	4801      	ldr	r0, [pc, #4]	; (8004854 <__malloc_lock+0x8>)
 800484e:	f7ff bf0f 	b.w	8004670 <__retarget_lock_acquire_recursive>
 8004852:	bf00      	nop
 8004854:	200003a8 	.word	0x200003a8

08004858 <__malloc_unlock>:
 8004858:	4801      	ldr	r0, [pc, #4]	; (8004860 <__malloc_unlock+0x8>)
 800485a:	f7ff bf0a 	b.w	8004672 <__retarget_lock_release_recursive>
 800485e:	bf00      	nop
 8004860:	200003a8 	.word	0x200003a8

08004864 <__ssputs_r>:
 8004864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004868:	688e      	ldr	r6, [r1, #8]
 800486a:	461f      	mov	r7, r3
 800486c:	42be      	cmp	r6, r7
 800486e:	680b      	ldr	r3, [r1, #0]
 8004870:	4682      	mov	sl, r0
 8004872:	460c      	mov	r4, r1
 8004874:	4690      	mov	r8, r2
 8004876:	d82c      	bhi.n	80048d2 <__ssputs_r+0x6e>
 8004878:	898a      	ldrh	r2, [r1, #12]
 800487a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800487e:	d026      	beq.n	80048ce <__ssputs_r+0x6a>
 8004880:	6965      	ldr	r5, [r4, #20]
 8004882:	6909      	ldr	r1, [r1, #16]
 8004884:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004888:	eba3 0901 	sub.w	r9, r3, r1
 800488c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004890:	1c7b      	adds	r3, r7, #1
 8004892:	444b      	add	r3, r9
 8004894:	106d      	asrs	r5, r5, #1
 8004896:	429d      	cmp	r5, r3
 8004898:	bf38      	it	cc
 800489a:	461d      	movcc	r5, r3
 800489c:	0553      	lsls	r3, r2, #21
 800489e:	d527      	bpl.n	80048f0 <__ssputs_r+0x8c>
 80048a0:	4629      	mov	r1, r5
 80048a2:	f7ff ff53 	bl	800474c <_malloc_r>
 80048a6:	4606      	mov	r6, r0
 80048a8:	b360      	cbz	r0, 8004904 <__ssputs_r+0xa0>
 80048aa:	6921      	ldr	r1, [r4, #16]
 80048ac:	464a      	mov	r2, r9
 80048ae:	f000 faeb 	bl	8004e88 <memcpy>
 80048b2:	89a3      	ldrh	r3, [r4, #12]
 80048b4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80048b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048bc:	81a3      	strh	r3, [r4, #12]
 80048be:	6126      	str	r6, [r4, #16]
 80048c0:	6165      	str	r5, [r4, #20]
 80048c2:	444e      	add	r6, r9
 80048c4:	eba5 0509 	sub.w	r5, r5, r9
 80048c8:	6026      	str	r6, [r4, #0]
 80048ca:	60a5      	str	r5, [r4, #8]
 80048cc:	463e      	mov	r6, r7
 80048ce:	42be      	cmp	r6, r7
 80048d0:	d900      	bls.n	80048d4 <__ssputs_r+0x70>
 80048d2:	463e      	mov	r6, r7
 80048d4:	6820      	ldr	r0, [r4, #0]
 80048d6:	4632      	mov	r2, r6
 80048d8:	4641      	mov	r1, r8
 80048da:	f000 faab 	bl	8004e34 <memmove>
 80048de:	68a3      	ldr	r3, [r4, #8]
 80048e0:	1b9b      	subs	r3, r3, r6
 80048e2:	60a3      	str	r3, [r4, #8]
 80048e4:	6823      	ldr	r3, [r4, #0]
 80048e6:	4433      	add	r3, r6
 80048e8:	6023      	str	r3, [r4, #0]
 80048ea:	2000      	movs	r0, #0
 80048ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048f0:	462a      	mov	r2, r5
 80048f2:	f000 fad7 	bl	8004ea4 <_realloc_r>
 80048f6:	4606      	mov	r6, r0
 80048f8:	2800      	cmp	r0, #0
 80048fa:	d1e0      	bne.n	80048be <__ssputs_r+0x5a>
 80048fc:	6921      	ldr	r1, [r4, #16]
 80048fe:	4650      	mov	r0, sl
 8004900:	f7ff feb8 	bl	8004674 <_free_r>
 8004904:	230c      	movs	r3, #12
 8004906:	f8ca 3000 	str.w	r3, [sl]
 800490a:	89a3      	ldrh	r3, [r4, #12]
 800490c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004910:	81a3      	strh	r3, [r4, #12]
 8004912:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004916:	e7e9      	b.n	80048ec <__ssputs_r+0x88>

08004918 <_svfiprintf_r>:
 8004918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800491c:	4698      	mov	r8, r3
 800491e:	898b      	ldrh	r3, [r1, #12]
 8004920:	061b      	lsls	r3, r3, #24
 8004922:	b09d      	sub	sp, #116	; 0x74
 8004924:	4607      	mov	r7, r0
 8004926:	460d      	mov	r5, r1
 8004928:	4614      	mov	r4, r2
 800492a:	d50e      	bpl.n	800494a <_svfiprintf_r+0x32>
 800492c:	690b      	ldr	r3, [r1, #16]
 800492e:	b963      	cbnz	r3, 800494a <_svfiprintf_r+0x32>
 8004930:	2140      	movs	r1, #64	; 0x40
 8004932:	f7ff ff0b 	bl	800474c <_malloc_r>
 8004936:	6028      	str	r0, [r5, #0]
 8004938:	6128      	str	r0, [r5, #16]
 800493a:	b920      	cbnz	r0, 8004946 <_svfiprintf_r+0x2e>
 800493c:	230c      	movs	r3, #12
 800493e:	603b      	str	r3, [r7, #0]
 8004940:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004944:	e0d0      	b.n	8004ae8 <_svfiprintf_r+0x1d0>
 8004946:	2340      	movs	r3, #64	; 0x40
 8004948:	616b      	str	r3, [r5, #20]
 800494a:	2300      	movs	r3, #0
 800494c:	9309      	str	r3, [sp, #36]	; 0x24
 800494e:	2320      	movs	r3, #32
 8004950:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004954:	f8cd 800c 	str.w	r8, [sp, #12]
 8004958:	2330      	movs	r3, #48	; 0x30
 800495a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004b00 <_svfiprintf_r+0x1e8>
 800495e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004962:	f04f 0901 	mov.w	r9, #1
 8004966:	4623      	mov	r3, r4
 8004968:	469a      	mov	sl, r3
 800496a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800496e:	b10a      	cbz	r2, 8004974 <_svfiprintf_r+0x5c>
 8004970:	2a25      	cmp	r2, #37	; 0x25
 8004972:	d1f9      	bne.n	8004968 <_svfiprintf_r+0x50>
 8004974:	ebba 0b04 	subs.w	fp, sl, r4
 8004978:	d00b      	beq.n	8004992 <_svfiprintf_r+0x7a>
 800497a:	465b      	mov	r3, fp
 800497c:	4622      	mov	r2, r4
 800497e:	4629      	mov	r1, r5
 8004980:	4638      	mov	r0, r7
 8004982:	f7ff ff6f 	bl	8004864 <__ssputs_r>
 8004986:	3001      	adds	r0, #1
 8004988:	f000 80a9 	beq.w	8004ade <_svfiprintf_r+0x1c6>
 800498c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800498e:	445a      	add	r2, fp
 8004990:	9209      	str	r2, [sp, #36]	; 0x24
 8004992:	f89a 3000 	ldrb.w	r3, [sl]
 8004996:	2b00      	cmp	r3, #0
 8004998:	f000 80a1 	beq.w	8004ade <_svfiprintf_r+0x1c6>
 800499c:	2300      	movs	r3, #0
 800499e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80049a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80049a6:	f10a 0a01 	add.w	sl, sl, #1
 80049aa:	9304      	str	r3, [sp, #16]
 80049ac:	9307      	str	r3, [sp, #28]
 80049ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80049b2:	931a      	str	r3, [sp, #104]	; 0x68
 80049b4:	4654      	mov	r4, sl
 80049b6:	2205      	movs	r2, #5
 80049b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049bc:	4850      	ldr	r0, [pc, #320]	; (8004b00 <_svfiprintf_r+0x1e8>)
 80049be:	f7fb fc17 	bl	80001f0 <memchr>
 80049c2:	9a04      	ldr	r2, [sp, #16]
 80049c4:	b9d8      	cbnz	r0, 80049fe <_svfiprintf_r+0xe6>
 80049c6:	06d0      	lsls	r0, r2, #27
 80049c8:	bf44      	itt	mi
 80049ca:	2320      	movmi	r3, #32
 80049cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80049d0:	0711      	lsls	r1, r2, #28
 80049d2:	bf44      	itt	mi
 80049d4:	232b      	movmi	r3, #43	; 0x2b
 80049d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80049da:	f89a 3000 	ldrb.w	r3, [sl]
 80049de:	2b2a      	cmp	r3, #42	; 0x2a
 80049e0:	d015      	beq.n	8004a0e <_svfiprintf_r+0xf6>
 80049e2:	9a07      	ldr	r2, [sp, #28]
 80049e4:	4654      	mov	r4, sl
 80049e6:	2000      	movs	r0, #0
 80049e8:	f04f 0c0a 	mov.w	ip, #10
 80049ec:	4621      	mov	r1, r4
 80049ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80049f2:	3b30      	subs	r3, #48	; 0x30
 80049f4:	2b09      	cmp	r3, #9
 80049f6:	d94d      	bls.n	8004a94 <_svfiprintf_r+0x17c>
 80049f8:	b1b0      	cbz	r0, 8004a28 <_svfiprintf_r+0x110>
 80049fa:	9207      	str	r2, [sp, #28]
 80049fc:	e014      	b.n	8004a28 <_svfiprintf_r+0x110>
 80049fe:	eba0 0308 	sub.w	r3, r0, r8
 8004a02:	fa09 f303 	lsl.w	r3, r9, r3
 8004a06:	4313      	orrs	r3, r2
 8004a08:	9304      	str	r3, [sp, #16]
 8004a0a:	46a2      	mov	sl, r4
 8004a0c:	e7d2      	b.n	80049b4 <_svfiprintf_r+0x9c>
 8004a0e:	9b03      	ldr	r3, [sp, #12]
 8004a10:	1d19      	adds	r1, r3, #4
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	9103      	str	r1, [sp, #12]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	bfbb      	ittet	lt
 8004a1a:	425b      	neglt	r3, r3
 8004a1c:	f042 0202 	orrlt.w	r2, r2, #2
 8004a20:	9307      	strge	r3, [sp, #28]
 8004a22:	9307      	strlt	r3, [sp, #28]
 8004a24:	bfb8      	it	lt
 8004a26:	9204      	strlt	r2, [sp, #16]
 8004a28:	7823      	ldrb	r3, [r4, #0]
 8004a2a:	2b2e      	cmp	r3, #46	; 0x2e
 8004a2c:	d10c      	bne.n	8004a48 <_svfiprintf_r+0x130>
 8004a2e:	7863      	ldrb	r3, [r4, #1]
 8004a30:	2b2a      	cmp	r3, #42	; 0x2a
 8004a32:	d134      	bne.n	8004a9e <_svfiprintf_r+0x186>
 8004a34:	9b03      	ldr	r3, [sp, #12]
 8004a36:	1d1a      	adds	r2, r3, #4
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	9203      	str	r2, [sp, #12]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	bfb8      	it	lt
 8004a40:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004a44:	3402      	adds	r4, #2
 8004a46:	9305      	str	r3, [sp, #20]
 8004a48:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004b10 <_svfiprintf_r+0x1f8>
 8004a4c:	7821      	ldrb	r1, [r4, #0]
 8004a4e:	2203      	movs	r2, #3
 8004a50:	4650      	mov	r0, sl
 8004a52:	f7fb fbcd 	bl	80001f0 <memchr>
 8004a56:	b138      	cbz	r0, 8004a68 <_svfiprintf_r+0x150>
 8004a58:	9b04      	ldr	r3, [sp, #16]
 8004a5a:	eba0 000a 	sub.w	r0, r0, sl
 8004a5e:	2240      	movs	r2, #64	; 0x40
 8004a60:	4082      	lsls	r2, r0
 8004a62:	4313      	orrs	r3, r2
 8004a64:	3401      	adds	r4, #1
 8004a66:	9304      	str	r3, [sp, #16]
 8004a68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a6c:	4825      	ldr	r0, [pc, #148]	; (8004b04 <_svfiprintf_r+0x1ec>)
 8004a6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004a72:	2206      	movs	r2, #6
 8004a74:	f7fb fbbc 	bl	80001f0 <memchr>
 8004a78:	2800      	cmp	r0, #0
 8004a7a:	d038      	beq.n	8004aee <_svfiprintf_r+0x1d6>
 8004a7c:	4b22      	ldr	r3, [pc, #136]	; (8004b08 <_svfiprintf_r+0x1f0>)
 8004a7e:	bb1b      	cbnz	r3, 8004ac8 <_svfiprintf_r+0x1b0>
 8004a80:	9b03      	ldr	r3, [sp, #12]
 8004a82:	3307      	adds	r3, #7
 8004a84:	f023 0307 	bic.w	r3, r3, #7
 8004a88:	3308      	adds	r3, #8
 8004a8a:	9303      	str	r3, [sp, #12]
 8004a8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a8e:	4433      	add	r3, r6
 8004a90:	9309      	str	r3, [sp, #36]	; 0x24
 8004a92:	e768      	b.n	8004966 <_svfiprintf_r+0x4e>
 8004a94:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a98:	460c      	mov	r4, r1
 8004a9a:	2001      	movs	r0, #1
 8004a9c:	e7a6      	b.n	80049ec <_svfiprintf_r+0xd4>
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	3401      	adds	r4, #1
 8004aa2:	9305      	str	r3, [sp, #20]
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	f04f 0c0a 	mov.w	ip, #10
 8004aaa:	4620      	mov	r0, r4
 8004aac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ab0:	3a30      	subs	r2, #48	; 0x30
 8004ab2:	2a09      	cmp	r2, #9
 8004ab4:	d903      	bls.n	8004abe <_svfiprintf_r+0x1a6>
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d0c6      	beq.n	8004a48 <_svfiprintf_r+0x130>
 8004aba:	9105      	str	r1, [sp, #20]
 8004abc:	e7c4      	b.n	8004a48 <_svfiprintf_r+0x130>
 8004abe:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ac2:	4604      	mov	r4, r0
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e7f0      	b.n	8004aaa <_svfiprintf_r+0x192>
 8004ac8:	ab03      	add	r3, sp, #12
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	462a      	mov	r2, r5
 8004ace:	4b0f      	ldr	r3, [pc, #60]	; (8004b0c <_svfiprintf_r+0x1f4>)
 8004ad0:	a904      	add	r1, sp, #16
 8004ad2:	4638      	mov	r0, r7
 8004ad4:	f3af 8000 	nop.w
 8004ad8:	1c42      	adds	r2, r0, #1
 8004ada:	4606      	mov	r6, r0
 8004adc:	d1d6      	bne.n	8004a8c <_svfiprintf_r+0x174>
 8004ade:	89ab      	ldrh	r3, [r5, #12]
 8004ae0:	065b      	lsls	r3, r3, #25
 8004ae2:	f53f af2d 	bmi.w	8004940 <_svfiprintf_r+0x28>
 8004ae6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ae8:	b01d      	add	sp, #116	; 0x74
 8004aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004aee:	ab03      	add	r3, sp, #12
 8004af0:	9300      	str	r3, [sp, #0]
 8004af2:	462a      	mov	r2, r5
 8004af4:	4b05      	ldr	r3, [pc, #20]	; (8004b0c <_svfiprintf_r+0x1f4>)
 8004af6:	a904      	add	r1, sp, #16
 8004af8:	4638      	mov	r0, r7
 8004afa:	f000 f879 	bl	8004bf0 <_printf_i>
 8004afe:	e7eb      	b.n	8004ad8 <_svfiprintf_r+0x1c0>
 8004b00:	08004f50 	.word	0x08004f50
 8004b04:	08004f5a 	.word	0x08004f5a
 8004b08:	00000000 	.word	0x00000000
 8004b0c:	08004865 	.word	0x08004865
 8004b10:	08004f56 	.word	0x08004f56

08004b14 <_printf_common>:
 8004b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b18:	4616      	mov	r6, r2
 8004b1a:	4699      	mov	r9, r3
 8004b1c:	688a      	ldr	r2, [r1, #8]
 8004b1e:	690b      	ldr	r3, [r1, #16]
 8004b20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b24:	4293      	cmp	r3, r2
 8004b26:	bfb8      	it	lt
 8004b28:	4613      	movlt	r3, r2
 8004b2a:	6033      	str	r3, [r6, #0]
 8004b2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b30:	4607      	mov	r7, r0
 8004b32:	460c      	mov	r4, r1
 8004b34:	b10a      	cbz	r2, 8004b3a <_printf_common+0x26>
 8004b36:	3301      	adds	r3, #1
 8004b38:	6033      	str	r3, [r6, #0]
 8004b3a:	6823      	ldr	r3, [r4, #0]
 8004b3c:	0699      	lsls	r1, r3, #26
 8004b3e:	bf42      	ittt	mi
 8004b40:	6833      	ldrmi	r3, [r6, #0]
 8004b42:	3302      	addmi	r3, #2
 8004b44:	6033      	strmi	r3, [r6, #0]
 8004b46:	6825      	ldr	r5, [r4, #0]
 8004b48:	f015 0506 	ands.w	r5, r5, #6
 8004b4c:	d106      	bne.n	8004b5c <_printf_common+0x48>
 8004b4e:	f104 0a19 	add.w	sl, r4, #25
 8004b52:	68e3      	ldr	r3, [r4, #12]
 8004b54:	6832      	ldr	r2, [r6, #0]
 8004b56:	1a9b      	subs	r3, r3, r2
 8004b58:	42ab      	cmp	r3, r5
 8004b5a:	dc26      	bgt.n	8004baa <_printf_common+0x96>
 8004b5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004b60:	1e13      	subs	r3, r2, #0
 8004b62:	6822      	ldr	r2, [r4, #0]
 8004b64:	bf18      	it	ne
 8004b66:	2301      	movne	r3, #1
 8004b68:	0692      	lsls	r2, r2, #26
 8004b6a:	d42b      	bmi.n	8004bc4 <_printf_common+0xb0>
 8004b6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b70:	4649      	mov	r1, r9
 8004b72:	4638      	mov	r0, r7
 8004b74:	47c0      	blx	r8
 8004b76:	3001      	adds	r0, #1
 8004b78:	d01e      	beq.n	8004bb8 <_printf_common+0xa4>
 8004b7a:	6823      	ldr	r3, [r4, #0]
 8004b7c:	6922      	ldr	r2, [r4, #16]
 8004b7e:	f003 0306 	and.w	r3, r3, #6
 8004b82:	2b04      	cmp	r3, #4
 8004b84:	bf02      	ittt	eq
 8004b86:	68e5      	ldreq	r5, [r4, #12]
 8004b88:	6833      	ldreq	r3, [r6, #0]
 8004b8a:	1aed      	subeq	r5, r5, r3
 8004b8c:	68a3      	ldr	r3, [r4, #8]
 8004b8e:	bf0c      	ite	eq
 8004b90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b94:	2500      	movne	r5, #0
 8004b96:	4293      	cmp	r3, r2
 8004b98:	bfc4      	itt	gt
 8004b9a:	1a9b      	subgt	r3, r3, r2
 8004b9c:	18ed      	addgt	r5, r5, r3
 8004b9e:	2600      	movs	r6, #0
 8004ba0:	341a      	adds	r4, #26
 8004ba2:	42b5      	cmp	r5, r6
 8004ba4:	d11a      	bne.n	8004bdc <_printf_common+0xc8>
 8004ba6:	2000      	movs	r0, #0
 8004ba8:	e008      	b.n	8004bbc <_printf_common+0xa8>
 8004baa:	2301      	movs	r3, #1
 8004bac:	4652      	mov	r2, sl
 8004bae:	4649      	mov	r1, r9
 8004bb0:	4638      	mov	r0, r7
 8004bb2:	47c0      	blx	r8
 8004bb4:	3001      	adds	r0, #1
 8004bb6:	d103      	bne.n	8004bc0 <_printf_common+0xac>
 8004bb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004bbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bc0:	3501      	adds	r5, #1
 8004bc2:	e7c6      	b.n	8004b52 <_printf_common+0x3e>
 8004bc4:	18e1      	adds	r1, r4, r3
 8004bc6:	1c5a      	adds	r2, r3, #1
 8004bc8:	2030      	movs	r0, #48	; 0x30
 8004bca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004bce:	4422      	add	r2, r4
 8004bd0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004bd4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004bd8:	3302      	adds	r3, #2
 8004bda:	e7c7      	b.n	8004b6c <_printf_common+0x58>
 8004bdc:	2301      	movs	r3, #1
 8004bde:	4622      	mov	r2, r4
 8004be0:	4649      	mov	r1, r9
 8004be2:	4638      	mov	r0, r7
 8004be4:	47c0      	blx	r8
 8004be6:	3001      	adds	r0, #1
 8004be8:	d0e6      	beq.n	8004bb8 <_printf_common+0xa4>
 8004bea:	3601      	adds	r6, #1
 8004bec:	e7d9      	b.n	8004ba2 <_printf_common+0x8e>
	...

08004bf0 <_printf_i>:
 8004bf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004bf4:	7e0f      	ldrb	r7, [r1, #24]
 8004bf6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004bf8:	2f78      	cmp	r7, #120	; 0x78
 8004bfa:	4691      	mov	r9, r2
 8004bfc:	4680      	mov	r8, r0
 8004bfe:	460c      	mov	r4, r1
 8004c00:	469a      	mov	sl, r3
 8004c02:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004c06:	d807      	bhi.n	8004c18 <_printf_i+0x28>
 8004c08:	2f62      	cmp	r7, #98	; 0x62
 8004c0a:	d80a      	bhi.n	8004c22 <_printf_i+0x32>
 8004c0c:	2f00      	cmp	r7, #0
 8004c0e:	f000 80d4 	beq.w	8004dba <_printf_i+0x1ca>
 8004c12:	2f58      	cmp	r7, #88	; 0x58
 8004c14:	f000 80c0 	beq.w	8004d98 <_printf_i+0x1a8>
 8004c18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004c20:	e03a      	b.n	8004c98 <_printf_i+0xa8>
 8004c22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004c26:	2b15      	cmp	r3, #21
 8004c28:	d8f6      	bhi.n	8004c18 <_printf_i+0x28>
 8004c2a:	a101      	add	r1, pc, #4	; (adr r1, 8004c30 <_printf_i+0x40>)
 8004c2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c30:	08004c89 	.word	0x08004c89
 8004c34:	08004c9d 	.word	0x08004c9d
 8004c38:	08004c19 	.word	0x08004c19
 8004c3c:	08004c19 	.word	0x08004c19
 8004c40:	08004c19 	.word	0x08004c19
 8004c44:	08004c19 	.word	0x08004c19
 8004c48:	08004c9d 	.word	0x08004c9d
 8004c4c:	08004c19 	.word	0x08004c19
 8004c50:	08004c19 	.word	0x08004c19
 8004c54:	08004c19 	.word	0x08004c19
 8004c58:	08004c19 	.word	0x08004c19
 8004c5c:	08004da1 	.word	0x08004da1
 8004c60:	08004cc9 	.word	0x08004cc9
 8004c64:	08004d5b 	.word	0x08004d5b
 8004c68:	08004c19 	.word	0x08004c19
 8004c6c:	08004c19 	.word	0x08004c19
 8004c70:	08004dc3 	.word	0x08004dc3
 8004c74:	08004c19 	.word	0x08004c19
 8004c78:	08004cc9 	.word	0x08004cc9
 8004c7c:	08004c19 	.word	0x08004c19
 8004c80:	08004c19 	.word	0x08004c19
 8004c84:	08004d63 	.word	0x08004d63
 8004c88:	682b      	ldr	r3, [r5, #0]
 8004c8a:	1d1a      	adds	r2, r3, #4
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	602a      	str	r2, [r5, #0]
 8004c90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e09f      	b.n	8004ddc <_printf_i+0x1ec>
 8004c9c:	6820      	ldr	r0, [r4, #0]
 8004c9e:	682b      	ldr	r3, [r5, #0]
 8004ca0:	0607      	lsls	r7, r0, #24
 8004ca2:	f103 0104 	add.w	r1, r3, #4
 8004ca6:	6029      	str	r1, [r5, #0]
 8004ca8:	d501      	bpl.n	8004cae <_printf_i+0xbe>
 8004caa:	681e      	ldr	r6, [r3, #0]
 8004cac:	e003      	b.n	8004cb6 <_printf_i+0xc6>
 8004cae:	0646      	lsls	r6, r0, #25
 8004cb0:	d5fb      	bpl.n	8004caa <_printf_i+0xba>
 8004cb2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004cb6:	2e00      	cmp	r6, #0
 8004cb8:	da03      	bge.n	8004cc2 <_printf_i+0xd2>
 8004cba:	232d      	movs	r3, #45	; 0x2d
 8004cbc:	4276      	negs	r6, r6
 8004cbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cc2:	485a      	ldr	r0, [pc, #360]	; (8004e2c <_printf_i+0x23c>)
 8004cc4:	230a      	movs	r3, #10
 8004cc6:	e012      	b.n	8004cee <_printf_i+0xfe>
 8004cc8:	682b      	ldr	r3, [r5, #0]
 8004cca:	6820      	ldr	r0, [r4, #0]
 8004ccc:	1d19      	adds	r1, r3, #4
 8004cce:	6029      	str	r1, [r5, #0]
 8004cd0:	0605      	lsls	r5, r0, #24
 8004cd2:	d501      	bpl.n	8004cd8 <_printf_i+0xe8>
 8004cd4:	681e      	ldr	r6, [r3, #0]
 8004cd6:	e002      	b.n	8004cde <_printf_i+0xee>
 8004cd8:	0641      	lsls	r1, r0, #25
 8004cda:	d5fb      	bpl.n	8004cd4 <_printf_i+0xe4>
 8004cdc:	881e      	ldrh	r6, [r3, #0]
 8004cde:	4853      	ldr	r0, [pc, #332]	; (8004e2c <_printf_i+0x23c>)
 8004ce0:	2f6f      	cmp	r7, #111	; 0x6f
 8004ce2:	bf0c      	ite	eq
 8004ce4:	2308      	moveq	r3, #8
 8004ce6:	230a      	movne	r3, #10
 8004ce8:	2100      	movs	r1, #0
 8004cea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004cee:	6865      	ldr	r5, [r4, #4]
 8004cf0:	60a5      	str	r5, [r4, #8]
 8004cf2:	2d00      	cmp	r5, #0
 8004cf4:	bfa2      	ittt	ge
 8004cf6:	6821      	ldrge	r1, [r4, #0]
 8004cf8:	f021 0104 	bicge.w	r1, r1, #4
 8004cfc:	6021      	strge	r1, [r4, #0]
 8004cfe:	b90e      	cbnz	r6, 8004d04 <_printf_i+0x114>
 8004d00:	2d00      	cmp	r5, #0
 8004d02:	d04b      	beq.n	8004d9c <_printf_i+0x1ac>
 8004d04:	4615      	mov	r5, r2
 8004d06:	fbb6 f1f3 	udiv	r1, r6, r3
 8004d0a:	fb03 6711 	mls	r7, r3, r1, r6
 8004d0e:	5dc7      	ldrb	r7, [r0, r7]
 8004d10:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004d14:	4637      	mov	r7, r6
 8004d16:	42bb      	cmp	r3, r7
 8004d18:	460e      	mov	r6, r1
 8004d1a:	d9f4      	bls.n	8004d06 <_printf_i+0x116>
 8004d1c:	2b08      	cmp	r3, #8
 8004d1e:	d10b      	bne.n	8004d38 <_printf_i+0x148>
 8004d20:	6823      	ldr	r3, [r4, #0]
 8004d22:	07de      	lsls	r6, r3, #31
 8004d24:	d508      	bpl.n	8004d38 <_printf_i+0x148>
 8004d26:	6923      	ldr	r3, [r4, #16]
 8004d28:	6861      	ldr	r1, [r4, #4]
 8004d2a:	4299      	cmp	r1, r3
 8004d2c:	bfde      	ittt	le
 8004d2e:	2330      	movle	r3, #48	; 0x30
 8004d30:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d34:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004d38:	1b52      	subs	r2, r2, r5
 8004d3a:	6122      	str	r2, [r4, #16]
 8004d3c:	f8cd a000 	str.w	sl, [sp]
 8004d40:	464b      	mov	r3, r9
 8004d42:	aa03      	add	r2, sp, #12
 8004d44:	4621      	mov	r1, r4
 8004d46:	4640      	mov	r0, r8
 8004d48:	f7ff fee4 	bl	8004b14 <_printf_common>
 8004d4c:	3001      	adds	r0, #1
 8004d4e:	d14a      	bne.n	8004de6 <_printf_i+0x1f6>
 8004d50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d54:	b004      	add	sp, #16
 8004d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d5a:	6823      	ldr	r3, [r4, #0]
 8004d5c:	f043 0320 	orr.w	r3, r3, #32
 8004d60:	6023      	str	r3, [r4, #0]
 8004d62:	4833      	ldr	r0, [pc, #204]	; (8004e30 <_printf_i+0x240>)
 8004d64:	2778      	movs	r7, #120	; 0x78
 8004d66:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004d6a:	6823      	ldr	r3, [r4, #0]
 8004d6c:	6829      	ldr	r1, [r5, #0]
 8004d6e:	061f      	lsls	r7, r3, #24
 8004d70:	f851 6b04 	ldr.w	r6, [r1], #4
 8004d74:	d402      	bmi.n	8004d7c <_printf_i+0x18c>
 8004d76:	065f      	lsls	r7, r3, #25
 8004d78:	bf48      	it	mi
 8004d7a:	b2b6      	uxthmi	r6, r6
 8004d7c:	07df      	lsls	r7, r3, #31
 8004d7e:	bf48      	it	mi
 8004d80:	f043 0320 	orrmi.w	r3, r3, #32
 8004d84:	6029      	str	r1, [r5, #0]
 8004d86:	bf48      	it	mi
 8004d88:	6023      	strmi	r3, [r4, #0]
 8004d8a:	b91e      	cbnz	r6, 8004d94 <_printf_i+0x1a4>
 8004d8c:	6823      	ldr	r3, [r4, #0]
 8004d8e:	f023 0320 	bic.w	r3, r3, #32
 8004d92:	6023      	str	r3, [r4, #0]
 8004d94:	2310      	movs	r3, #16
 8004d96:	e7a7      	b.n	8004ce8 <_printf_i+0xf8>
 8004d98:	4824      	ldr	r0, [pc, #144]	; (8004e2c <_printf_i+0x23c>)
 8004d9a:	e7e4      	b.n	8004d66 <_printf_i+0x176>
 8004d9c:	4615      	mov	r5, r2
 8004d9e:	e7bd      	b.n	8004d1c <_printf_i+0x12c>
 8004da0:	682b      	ldr	r3, [r5, #0]
 8004da2:	6826      	ldr	r6, [r4, #0]
 8004da4:	6961      	ldr	r1, [r4, #20]
 8004da6:	1d18      	adds	r0, r3, #4
 8004da8:	6028      	str	r0, [r5, #0]
 8004daa:	0635      	lsls	r5, r6, #24
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	d501      	bpl.n	8004db4 <_printf_i+0x1c4>
 8004db0:	6019      	str	r1, [r3, #0]
 8004db2:	e002      	b.n	8004dba <_printf_i+0x1ca>
 8004db4:	0670      	lsls	r0, r6, #25
 8004db6:	d5fb      	bpl.n	8004db0 <_printf_i+0x1c0>
 8004db8:	8019      	strh	r1, [r3, #0]
 8004dba:	2300      	movs	r3, #0
 8004dbc:	6123      	str	r3, [r4, #16]
 8004dbe:	4615      	mov	r5, r2
 8004dc0:	e7bc      	b.n	8004d3c <_printf_i+0x14c>
 8004dc2:	682b      	ldr	r3, [r5, #0]
 8004dc4:	1d1a      	adds	r2, r3, #4
 8004dc6:	602a      	str	r2, [r5, #0]
 8004dc8:	681d      	ldr	r5, [r3, #0]
 8004dca:	6862      	ldr	r2, [r4, #4]
 8004dcc:	2100      	movs	r1, #0
 8004dce:	4628      	mov	r0, r5
 8004dd0:	f7fb fa0e 	bl	80001f0 <memchr>
 8004dd4:	b108      	cbz	r0, 8004dda <_printf_i+0x1ea>
 8004dd6:	1b40      	subs	r0, r0, r5
 8004dd8:	6060      	str	r0, [r4, #4]
 8004dda:	6863      	ldr	r3, [r4, #4]
 8004ddc:	6123      	str	r3, [r4, #16]
 8004dde:	2300      	movs	r3, #0
 8004de0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004de4:	e7aa      	b.n	8004d3c <_printf_i+0x14c>
 8004de6:	6923      	ldr	r3, [r4, #16]
 8004de8:	462a      	mov	r2, r5
 8004dea:	4649      	mov	r1, r9
 8004dec:	4640      	mov	r0, r8
 8004dee:	47d0      	blx	sl
 8004df0:	3001      	adds	r0, #1
 8004df2:	d0ad      	beq.n	8004d50 <_printf_i+0x160>
 8004df4:	6823      	ldr	r3, [r4, #0]
 8004df6:	079b      	lsls	r3, r3, #30
 8004df8:	d413      	bmi.n	8004e22 <_printf_i+0x232>
 8004dfa:	68e0      	ldr	r0, [r4, #12]
 8004dfc:	9b03      	ldr	r3, [sp, #12]
 8004dfe:	4298      	cmp	r0, r3
 8004e00:	bfb8      	it	lt
 8004e02:	4618      	movlt	r0, r3
 8004e04:	e7a6      	b.n	8004d54 <_printf_i+0x164>
 8004e06:	2301      	movs	r3, #1
 8004e08:	4632      	mov	r2, r6
 8004e0a:	4649      	mov	r1, r9
 8004e0c:	4640      	mov	r0, r8
 8004e0e:	47d0      	blx	sl
 8004e10:	3001      	adds	r0, #1
 8004e12:	d09d      	beq.n	8004d50 <_printf_i+0x160>
 8004e14:	3501      	adds	r5, #1
 8004e16:	68e3      	ldr	r3, [r4, #12]
 8004e18:	9903      	ldr	r1, [sp, #12]
 8004e1a:	1a5b      	subs	r3, r3, r1
 8004e1c:	42ab      	cmp	r3, r5
 8004e1e:	dcf2      	bgt.n	8004e06 <_printf_i+0x216>
 8004e20:	e7eb      	b.n	8004dfa <_printf_i+0x20a>
 8004e22:	2500      	movs	r5, #0
 8004e24:	f104 0619 	add.w	r6, r4, #25
 8004e28:	e7f5      	b.n	8004e16 <_printf_i+0x226>
 8004e2a:	bf00      	nop
 8004e2c:	08004f61 	.word	0x08004f61
 8004e30:	08004f72 	.word	0x08004f72

08004e34 <memmove>:
 8004e34:	4288      	cmp	r0, r1
 8004e36:	b510      	push	{r4, lr}
 8004e38:	eb01 0402 	add.w	r4, r1, r2
 8004e3c:	d902      	bls.n	8004e44 <memmove+0x10>
 8004e3e:	4284      	cmp	r4, r0
 8004e40:	4623      	mov	r3, r4
 8004e42:	d807      	bhi.n	8004e54 <memmove+0x20>
 8004e44:	1e43      	subs	r3, r0, #1
 8004e46:	42a1      	cmp	r1, r4
 8004e48:	d008      	beq.n	8004e5c <memmove+0x28>
 8004e4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004e4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004e52:	e7f8      	b.n	8004e46 <memmove+0x12>
 8004e54:	4402      	add	r2, r0
 8004e56:	4601      	mov	r1, r0
 8004e58:	428a      	cmp	r2, r1
 8004e5a:	d100      	bne.n	8004e5e <memmove+0x2a>
 8004e5c:	bd10      	pop	{r4, pc}
 8004e5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004e62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004e66:	e7f7      	b.n	8004e58 <memmove+0x24>

08004e68 <_sbrk_r>:
 8004e68:	b538      	push	{r3, r4, r5, lr}
 8004e6a:	4d06      	ldr	r5, [pc, #24]	; (8004e84 <_sbrk_r+0x1c>)
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	4604      	mov	r4, r0
 8004e70:	4608      	mov	r0, r1
 8004e72:	602b      	str	r3, [r5, #0]
 8004e74:	f7fc fb8c 	bl	8001590 <_sbrk>
 8004e78:	1c43      	adds	r3, r0, #1
 8004e7a:	d102      	bne.n	8004e82 <_sbrk_r+0x1a>
 8004e7c:	682b      	ldr	r3, [r5, #0]
 8004e7e:	b103      	cbz	r3, 8004e82 <_sbrk_r+0x1a>
 8004e80:	6023      	str	r3, [r4, #0]
 8004e82:	bd38      	pop	{r3, r4, r5, pc}
 8004e84:	200003a4 	.word	0x200003a4

08004e88 <memcpy>:
 8004e88:	440a      	add	r2, r1
 8004e8a:	4291      	cmp	r1, r2
 8004e8c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004e90:	d100      	bne.n	8004e94 <memcpy+0xc>
 8004e92:	4770      	bx	lr
 8004e94:	b510      	push	{r4, lr}
 8004e96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e9e:	4291      	cmp	r1, r2
 8004ea0:	d1f9      	bne.n	8004e96 <memcpy+0xe>
 8004ea2:	bd10      	pop	{r4, pc}

08004ea4 <_realloc_r>:
 8004ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ea8:	4680      	mov	r8, r0
 8004eaa:	4614      	mov	r4, r2
 8004eac:	460e      	mov	r6, r1
 8004eae:	b921      	cbnz	r1, 8004eba <_realloc_r+0x16>
 8004eb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004eb4:	4611      	mov	r1, r2
 8004eb6:	f7ff bc49 	b.w	800474c <_malloc_r>
 8004eba:	b92a      	cbnz	r2, 8004ec8 <_realloc_r+0x24>
 8004ebc:	f7ff fbda 	bl	8004674 <_free_r>
 8004ec0:	4625      	mov	r5, r4
 8004ec2:	4628      	mov	r0, r5
 8004ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ec8:	f000 f81b 	bl	8004f02 <_malloc_usable_size_r>
 8004ecc:	4284      	cmp	r4, r0
 8004ece:	4607      	mov	r7, r0
 8004ed0:	d802      	bhi.n	8004ed8 <_realloc_r+0x34>
 8004ed2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004ed6:	d812      	bhi.n	8004efe <_realloc_r+0x5a>
 8004ed8:	4621      	mov	r1, r4
 8004eda:	4640      	mov	r0, r8
 8004edc:	f7ff fc36 	bl	800474c <_malloc_r>
 8004ee0:	4605      	mov	r5, r0
 8004ee2:	2800      	cmp	r0, #0
 8004ee4:	d0ed      	beq.n	8004ec2 <_realloc_r+0x1e>
 8004ee6:	42bc      	cmp	r4, r7
 8004ee8:	4622      	mov	r2, r4
 8004eea:	4631      	mov	r1, r6
 8004eec:	bf28      	it	cs
 8004eee:	463a      	movcs	r2, r7
 8004ef0:	f7ff ffca 	bl	8004e88 <memcpy>
 8004ef4:	4631      	mov	r1, r6
 8004ef6:	4640      	mov	r0, r8
 8004ef8:	f7ff fbbc 	bl	8004674 <_free_r>
 8004efc:	e7e1      	b.n	8004ec2 <_realloc_r+0x1e>
 8004efe:	4635      	mov	r5, r6
 8004f00:	e7df      	b.n	8004ec2 <_realloc_r+0x1e>

08004f02 <_malloc_usable_size_r>:
 8004f02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f06:	1f18      	subs	r0, r3, #4
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	bfbc      	itt	lt
 8004f0c:	580b      	ldrlt	r3, [r1, r0]
 8004f0e:	18c0      	addlt	r0, r0, r3
 8004f10:	4770      	bx	lr
	...

08004f14 <_init>:
 8004f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f16:	bf00      	nop
 8004f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f1a:	bc08      	pop	{r3}
 8004f1c:	469e      	mov	lr, r3
 8004f1e:	4770      	bx	lr

08004f20 <_fini>:
 8004f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f22:	bf00      	nop
 8004f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f26:	bc08      	pop	{r3}
 8004f28:	469e      	mov	lr, r3
 8004f2a:	4770      	bx	lr
