WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2507433 heartbeat IPC: 3.988 cumulative IPC: 3.988 (Simulation time: 00 hr 01 min 59 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2507434 cumulative IPC: 3.988 (Simulation time: 00 hr 01 min 59 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2507434 cumulative IPC: 3.988 (Simulation time: 00 hr 01 min 59 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 8111603 heartbeat IPC: 1.784 cumulative IPC: 1.784 (Simulation time: 00 hr 04 min 35 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 5604183 cumulative IPC: 1.784 (Simulation time: 00 hr 04 min 35 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 5604183 cumulative IPC: 1.784 (Simulation time: 00 hr 04 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/bzip2_183B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.784 instructions: 10000001 cycles: 5604183
CPU 0 Branch Prediction Accuracy: 92.34% MPKI: 13.93 Average ROB Occupancy at Mispredict: 45.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0312
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 13.9
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      72800 HIT:      63689 MISS:       9111
LLC LOAD         ACCESS:      33269 HIT:      28583 MISS:       4686
LLC RFO          ACCESS:      17394 HIT:      12986 MISS:       4408
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      22097 HIT:      22097 MISS:          0
LLC TRANSLATION  ACCESS:         40 HIT:         23 MISS:         17
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 828.4 cycles
cpu0_DTLB TOTAL        ACCESS:    2444966 HIT:    2399821 MISS:      45145
cpu0_DTLB LOAD         ACCESS:    2444966 HIT:    2399821 MISS:      45145
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.17 cycles
cpu0_ITLB TOTAL        ACCESS:         56 HIT:         56 MISS:          0
cpu0_ITLB LOAD         ACCESS:         56 HIT:         56 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3317354 HIT:    3072414 MISS:     244940
cpu0_L1D LOAD         ACCESS:    2731087 HIT:    2521534 MISS:     209553
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     586223 HIT:     550879 MISS:      35344
cpu0_L1D TRANSLATION  ACCESS:         44 HIT:          1 MISS:         43
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 37.53 cycles
cpu0_L1I TOTAL        ACCESS:         56 HIT:         55 MISS:          1
cpu0_L1I LOAD         ACCESS:         56 HIT:         55 MISS:          1
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 241 cycles
cpu0_L2C TOTAL        ACCESS:     139802 HIT:      89083 MISS:      50719
cpu0_L2C LOAD         ACCESS:      92114 HIT:      58845 MISS:      33269
cpu0_L2C RFO          ACCESS:      21387 HIT:       3993 MISS:      17394
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      26258 HIT:      26242 MISS:         16
cpu0_L2C TRANSLATION  ACCESS:         43 HIT:          3 MISS:         40
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 169 cycles
cpu0_STLB TOTAL        ACCESS:      28689 HIT:      28645 MISS:         44
cpu0_STLB LOAD         ACCESS:      28689 HIT:      28645 MISS:         44
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 356.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1333
  ROW_BUFFER_MISS:       7749
 AVG DBUS CONGESTED CYCLE: 3.944
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        467
  FULL:       3818
