// Seed: 1196014026
module module_0 ();
  reg id_1;
  logic id_2, id_3 = id_3 - -1'b0 + (1'h0 >= id_3.id_1 - id_1), id_4;
  always id_4 <= id_1;
  if (1) assign id_1 = -1'b0;
  else parameter id_5 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input logic [7:0] id_5;
  module_0 modCall_1 ();
  output wire _id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
