// Seed: 1807464164
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  assign id_2 = 1;
  wire id_8;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = 1'b0;
  module_0(
      id_2, id_2, id_1, id_2, id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  tri0 id_3;
  assign id_1 = "";
  module_0(
      id_3, id_3, id_2, id_3, id_3, id_3
  );
  assign id_3 = 1;
  initial
  `define pp_4 0
endmodule
