/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x01u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x02u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x02u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x20000000u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* AN_VBAT */
#define AN_VBAT__0__INTTYPE CYREG_PICU0_INTTYPE0
#define AN_VBAT__0__MASK 0x01u
#define AN_VBAT__0__PC CYREG_PRT0_PC0
#define AN_VBAT__0__PORT 0u
#define AN_VBAT__0__SHIFT 0u
#define AN_VBAT__AG CYREG_PRT0_AG
#define AN_VBAT__AMUX CYREG_PRT0_AMUX
#define AN_VBAT__BIE CYREG_PRT0_BIE
#define AN_VBAT__BIT_MASK CYREG_PRT0_BIT_MASK
#define AN_VBAT__BYP CYREG_PRT0_BYP
#define AN_VBAT__CTL CYREG_PRT0_CTL
#define AN_VBAT__DM0 CYREG_PRT0_DM0
#define AN_VBAT__DM1 CYREG_PRT0_DM1
#define AN_VBAT__DM2 CYREG_PRT0_DM2
#define AN_VBAT__DR CYREG_PRT0_DR
#define AN_VBAT__INP_DIS CYREG_PRT0_INP_DIS
#define AN_VBAT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define AN_VBAT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define AN_VBAT__LCD_EN CYREG_PRT0_LCD_EN
#define AN_VBAT__MASK 0x01u
#define AN_VBAT__PORT 0u
#define AN_VBAT__PRT CYREG_PRT0_PRT
#define AN_VBAT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define AN_VBAT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define AN_VBAT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define AN_VBAT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define AN_VBAT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define AN_VBAT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define AN_VBAT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define AN_VBAT__PS CYREG_PRT0_PS
#define AN_VBAT__SHIFT 0u
#define AN_VBAT__SLW CYREG_PRT0_SLW

/* AN_VSOL */
#define AN_VSOL__0__INTTYPE CYREG_PICU0_INTTYPE5
#define AN_VSOL__0__MASK 0x20u
#define AN_VSOL__0__PC CYREG_PRT0_PC5
#define AN_VSOL__0__PORT 0u
#define AN_VSOL__0__SHIFT 5u
#define AN_VSOL__AG CYREG_PRT0_AG
#define AN_VSOL__AMUX CYREG_PRT0_AMUX
#define AN_VSOL__BIE CYREG_PRT0_BIE
#define AN_VSOL__BIT_MASK CYREG_PRT0_BIT_MASK
#define AN_VSOL__BYP CYREG_PRT0_BYP
#define AN_VSOL__CTL CYREG_PRT0_CTL
#define AN_VSOL__DM0 CYREG_PRT0_DM0
#define AN_VSOL__DM1 CYREG_PRT0_DM1
#define AN_VSOL__DM2 CYREG_PRT0_DM2
#define AN_VSOL__DR CYREG_PRT0_DR
#define AN_VSOL__INP_DIS CYREG_PRT0_INP_DIS
#define AN_VSOL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define AN_VSOL__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define AN_VSOL__LCD_EN CYREG_PRT0_LCD_EN
#define AN_VSOL__MASK 0x20u
#define AN_VSOL__PORT 0u
#define AN_VSOL__PRT CYREG_PRT0_PRT
#define AN_VSOL__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define AN_VSOL__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define AN_VSOL__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define AN_VSOL__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define AN_VSOL__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define AN_VSOL__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define AN_VSOL__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define AN_VSOL__PS CYREG_PRT0_PS
#define AN_VSOL__SHIFT 5u
#define AN_VSOL__SLW CYREG_PRT0_SLW

/* Battery_Voltage_Enable */
#define Battery_Voltage_Enable__0__INTTYPE CYREG_PICU12_INTTYPE1
#define Battery_Voltage_Enable__0__MASK 0x02u
#define Battery_Voltage_Enable__0__PC CYREG_PRT12_PC1
#define Battery_Voltage_Enable__0__PORT 12u
#define Battery_Voltage_Enable__0__SHIFT 1u
#define Battery_Voltage_Enable__AG CYREG_PRT12_AG
#define Battery_Voltage_Enable__BIE CYREG_PRT12_BIE
#define Battery_Voltage_Enable__BIT_MASK CYREG_PRT12_BIT_MASK
#define Battery_Voltage_Enable__BYP CYREG_PRT12_BYP
#define Battery_Voltage_Enable__DM0 CYREG_PRT12_DM0
#define Battery_Voltage_Enable__DM1 CYREG_PRT12_DM1
#define Battery_Voltage_Enable__DM2 CYREG_PRT12_DM2
#define Battery_Voltage_Enable__DR CYREG_PRT12_DR
#define Battery_Voltage_Enable__INP_DIS CYREG_PRT12_INP_DIS
#define Battery_Voltage_Enable__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Battery_Voltage_Enable__MASK 0x02u
#define Battery_Voltage_Enable__PORT 12u
#define Battery_Voltage_Enable__PRT CYREG_PRT12_PRT
#define Battery_Voltage_Enable__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Battery_Voltage_Enable__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Battery_Voltage_Enable__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Battery_Voltage_Enable__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Battery_Voltage_Enable__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Battery_Voltage_Enable__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Battery_Voltage_Enable__PS CYREG_PRT12_PS
#define Battery_Voltage_Enable__SHIFT 1u
#define Battery_Voltage_Enable__SIO_CFG CYREG_PRT12_SIO_CFG
#define Battery_Voltage_Enable__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Battery_Voltage_Enable__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Battery_Voltage_Enable__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Battery_Voltage_Enable__SLW CYREG_PRT12_SLW

/* Clock_IMO */
#define Clock_IMO__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_IMO__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_IMO__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_IMO__CFG2_SRC_SEL_MASK 0x07u
#define Clock_IMO__INDEX 0x04u
#define Clock_IMO__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_IMO__PM_ACT_MSK 0x10u
#define Clock_IMO__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_IMO__PM_STBY_MSK 0x10u

/* Debug_TX */
#define Debug_TX__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Debug_TX__0__MASK 0x10u
#define Debug_TX__0__PC CYREG_IO_PC_PRT15_PC4
#define Debug_TX__0__PORT 15u
#define Debug_TX__0__SHIFT 4u
#define Debug_TX__AG CYREG_PRT15_AG
#define Debug_TX__AMUX CYREG_PRT15_AMUX
#define Debug_TX__BIE CYREG_PRT15_BIE
#define Debug_TX__BIT_MASK CYREG_PRT15_BIT_MASK
#define Debug_TX__BYP CYREG_PRT15_BYP
#define Debug_TX__CTL CYREG_PRT15_CTL
#define Debug_TX__DM0 CYREG_PRT15_DM0
#define Debug_TX__DM1 CYREG_PRT15_DM1
#define Debug_TX__DM2 CYREG_PRT15_DM2
#define Debug_TX__DR CYREG_PRT15_DR
#define Debug_TX__INP_DIS CYREG_PRT15_INP_DIS
#define Debug_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Debug_TX__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Debug_TX__LCD_EN CYREG_PRT15_LCD_EN
#define Debug_TX__MASK 0x10u
#define Debug_TX__PORT 15u
#define Debug_TX__PRT CYREG_PRT15_PRT
#define Debug_TX__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Debug_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Debug_TX__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Debug_TX__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Debug_TX__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Debug_TX__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Debug_TX__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Debug_TX__PS CYREG_PRT15_PS
#define Debug_TX__SHIFT 4u
#define Debug_TX__SLW CYREG_PRT15_SLW

/* Debug_UART_BUART */
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB03_A0
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB03_A1
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB03_D0
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB03_D1
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB03_F0
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB03_F1
#define Debug_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Debug_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Debug_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Debug_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Debug_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Debug_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Debug_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Debug_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Debug_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB05_A0
#define Debug_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB05_A1
#define Debug_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Debug_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB05_D0
#define Debug_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB05_D1
#define Debug_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Debug_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Debug_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB05_F0
#define Debug_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB05_F1
#define Debug_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define Debug_UART_BUART_sTX_TxSts__0__POS 0
#define Debug_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define Debug_UART_BUART_sTX_TxSts__1__POS 1
#define Debug_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Debug_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Debug_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define Debug_UART_BUART_sTX_TxSts__2__POS 2
#define Debug_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define Debug_UART_BUART_sTX_TxSts__3__POS 3
#define Debug_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define Debug_UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB05_MSK
#define Debug_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Debug_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB05_ST

/* Debug_UART_IntClock */
#define Debug_UART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Debug_UART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Debug_UART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Debug_UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Debug_UART_IntClock__INDEX 0x02u
#define Debug_UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Debug_UART_IntClock__PM_ACT_MSK 0x04u
#define Debug_UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Debug_UART_IntClock__PM_STBY_MSK 0x04u

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LED__0__MASK 0x01u
#define LED__0__PC CYREG_PRT2_PC0
#define LED__0__PORT 2u
#define LED__0__SHIFT 0u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x01u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 0u
#define LED__SLW CYREG_PRT2_SLW

/* Level_Sensor_ISR */
#define Level_Sensor_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Level_Sensor_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Level_Sensor_ISR__INTC_MASK 0x01u
#define Level_Sensor_ISR__INTC_NUMBER 0u
#define Level_Sensor_ISR__INTC_PRIOR_NUM 7u
#define Level_Sensor_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Level_Sensor_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Level_Sensor_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Level_Sensor_Power */
#define Level_Sensor_Power__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Level_Sensor_Power__0__MASK 0x10u
#define Level_Sensor_Power__0__PC CYREG_PRT12_PC4
#define Level_Sensor_Power__0__PORT 12u
#define Level_Sensor_Power__0__SHIFT 4u
#define Level_Sensor_Power__AG CYREG_PRT12_AG
#define Level_Sensor_Power__BIE CYREG_PRT12_BIE
#define Level_Sensor_Power__BIT_MASK CYREG_PRT12_BIT_MASK
#define Level_Sensor_Power__BYP CYREG_PRT12_BYP
#define Level_Sensor_Power__DM0 CYREG_PRT12_DM0
#define Level_Sensor_Power__DM1 CYREG_PRT12_DM1
#define Level_Sensor_Power__DM2 CYREG_PRT12_DM2
#define Level_Sensor_Power__DR CYREG_PRT12_DR
#define Level_Sensor_Power__INP_DIS CYREG_PRT12_INP_DIS
#define Level_Sensor_Power__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Level_Sensor_Power__MASK 0x10u
#define Level_Sensor_Power__PORT 12u
#define Level_Sensor_Power__PRT CYREG_PRT12_PRT
#define Level_Sensor_Power__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Level_Sensor_Power__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Level_Sensor_Power__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Level_Sensor_Power__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Level_Sensor_Power__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Level_Sensor_Power__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Level_Sensor_Power__PS CYREG_PRT12_PS
#define Level_Sensor_Power__SHIFT 4u
#define Level_Sensor_Power__SIO_CFG CYREG_PRT12_SIO_CFG
#define Level_Sensor_Power__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Level_Sensor_Power__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Level_Sensor_Power__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Level_Sensor_Power__SLW CYREG_PRT12_SLW

/* Level_Sensor_RX */
#define Level_Sensor_RX__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Level_Sensor_RX__0__MASK 0x08u
#define Level_Sensor_RX__0__PC CYREG_PRT12_PC3
#define Level_Sensor_RX__0__PORT 12u
#define Level_Sensor_RX__0__SHIFT 3u
#define Level_Sensor_RX__AG CYREG_PRT12_AG
#define Level_Sensor_RX__BIE CYREG_PRT12_BIE
#define Level_Sensor_RX__BIT_MASK CYREG_PRT12_BIT_MASK
#define Level_Sensor_RX__BYP CYREG_PRT12_BYP
#define Level_Sensor_RX__DM0 CYREG_PRT12_DM0
#define Level_Sensor_RX__DM1 CYREG_PRT12_DM1
#define Level_Sensor_RX__DM2 CYREG_PRT12_DM2
#define Level_Sensor_RX__DR CYREG_PRT12_DR
#define Level_Sensor_RX__INP_DIS CYREG_PRT12_INP_DIS
#define Level_Sensor_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Level_Sensor_RX__MASK 0x08u
#define Level_Sensor_RX__PORT 12u
#define Level_Sensor_RX__PRT CYREG_PRT12_PRT
#define Level_Sensor_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Level_Sensor_RX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Level_Sensor_RX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Level_Sensor_RX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Level_Sensor_RX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Level_Sensor_RX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Level_Sensor_RX__PS CYREG_PRT12_PS
#define Level_Sensor_RX__SHIFT 3u
#define Level_Sensor_RX__SIO_CFG CYREG_PRT12_SIO_CFG
#define Level_Sensor_RX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Level_Sensor_RX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Level_Sensor_RX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Level_Sensor_RX__SLW CYREG_PRT12_SLW

/* Level_Sensor_UART_BUART */
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB06_CTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB06_CTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB06_MSK
#define Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB06_MSK
#define Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB06_ST
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB06_A0
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB06_A1
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB06_D0
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB06_D1
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB06_F0
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB06_F1
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Level_Sensor_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Level_Sensor_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Level_Sensor_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define Level_Sensor_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define Level_Sensor_UART_BUART_sRX_RxSts__3__POS 3
#define Level_Sensor_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define Level_Sensor_UART_BUART_sRX_RxSts__4__POS 4
#define Level_Sensor_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define Level_Sensor_UART_BUART_sRX_RxSts__5__POS 5
#define Level_Sensor_UART_BUART_sRX_RxSts__MASK 0x38u
#define Level_Sensor_UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB06_MSK
#define Level_Sensor_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Level_Sensor_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB06_ST

/* Pin_Telit_ONOFF */
#define Pin_Telit_ONOFF__0__INTTYPE CYREG_PICU15_INTTYPE1
#define Pin_Telit_ONOFF__0__MASK 0x02u
#define Pin_Telit_ONOFF__0__PC CYREG_IO_PC_PRT15_PC1
#define Pin_Telit_ONOFF__0__PORT 15u
#define Pin_Telit_ONOFF__0__SHIFT 1u
#define Pin_Telit_ONOFF__AG CYREG_PRT15_AG
#define Pin_Telit_ONOFF__AMUX CYREG_PRT15_AMUX
#define Pin_Telit_ONOFF__BIE CYREG_PRT15_BIE
#define Pin_Telit_ONOFF__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_Telit_ONOFF__BYP CYREG_PRT15_BYP
#define Pin_Telit_ONOFF__CTL CYREG_PRT15_CTL
#define Pin_Telit_ONOFF__DM0 CYREG_PRT15_DM0
#define Pin_Telit_ONOFF__DM1 CYREG_PRT15_DM1
#define Pin_Telit_ONOFF__DM2 CYREG_PRT15_DM2
#define Pin_Telit_ONOFF__DR CYREG_PRT15_DR
#define Pin_Telit_ONOFF__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_Telit_ONOFF__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_Telit_ONOFF__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_Telit_ONOFF__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_Telit_ONOFF__MASK 0x02u
#define Pin_Telit_ONOFF__PORT 15u
#define Pin_Telit_ONOFF__PRT CYREG_PRT15_PRT
#define Pin_Telit_ONOFF__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_Telit_ONOFF__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_Telit_ONOFF__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_Telit_ONOFF__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_Telit_ONOFF__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_Telit_ONOFF__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_Telit_ONOFF__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_Telit_ONOFF__PS CYREG_PRT15_PS
#define Pin_Telit_ONOFF__SHIFT 1u
#define Pin_Telit_ONOFF__SLW CYREG_PRT15_SLW

/* Pin_Telit_SWRDY */
#define Pin_Telit_SWRDY__0__INTTYPE CYREG_PICU15_INTTYPE0
#define Pin_Telit_SWRDY__0__MASK 0x01u
#define Pin_Telit_SWRDY__0__PC CYREG_IO_PC_PRT15_PC0
#define Pin_Telit_SWRDY__0__PORT 15u
#define Pin_Telit_SWRDY__0__SHIFT 0u
#define Pin_Telit_SWRDY__AG CYREG_PRT15_AG
#define Pin_Telit_SWRDY__AMUX CYREG_PRT15_AMUX
#define Pin_Telit_SWRDY__BIE CYREG_PRT15_BIE
#define Pin_Telit_SWRDY__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_Telit_SWRDY__BYP CYREG_PRT15_BYP
#define Pin_Telit_SWRDY__CTL CYREG_PRT15_CTL
#define Pin_Telit_SWRDY__DM0 CYREG_PRT15_DM0
#define Pin_Telit_SWRDY__DM1 CYREG_PRT15_DM1
#define Pin_Telit_SWRDY__DM2 CYREG_PRT15_DM2
#define Pin_Telit_SWRDY__DR CYREG_PRT15_DR
#define Pin_Telit_SWRDY__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_Telit_SWRDY__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_Telit_SWRDY__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_Telit_SWRDY__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_Telit_SWRDY__MASK 0x01u
#define Pin_Telit_SWRDY__PORT 15u
#define Pin_Telit_SWRDY__PRT CYREG_PRT15_PRT
#define Pin_Telit_SWRDY__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_Telit_SWRDY__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_Telit_SWRDY__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_Telit_SWRDY__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_Telit_SWRDY__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_Telit_SWRDY__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_Telit_SWRDY__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_Telit_SWRDY__PS CYREG_PRT15_PS
#define Pin_Telit_SWRDY__SHIFT 0u
#define Pin_Telit_SWRDY__SLW CYREG_PRT15_SLW

/* Pin_Telit_pwr */
#define Pin_Telit_pwr__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Pin_Telit_pwr__0__MASK 0x10u
#define Pin_Telit_pwr__0__PC CYREG_PRT0_PC4
#define Pin_Telit_pwr__0__PORT 0u
#define Pin_Telit_pwr__0__SHIFT 4u
#define Pin_Telit_pwr__AG CYREG_PRT0_AG
#define Pin_Telit_pwr__AMUX CYREG_PRT0_AMUX
#define Pin_Telit_pwr__BIE CYREG_PRT0_BIE
#define Pin_Telit_pwr__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_Telit_pwr__BYP CYREG_PRT0_BYP
#define Pin_Telit_pwr__CTL CYREG_PRT0_CTL
#define Pin_Telit_pwr__DM0 CYREG_PRT0_DM0
#define Pin_Telit_pwr__DM1 CYREG_PRT0_DM1
#define Pin_Telit_pwr__DM2 CYREG_PRT0_DM2
#define Pin_Telit_pwr__DR CYREG_PRT0_DR
#define Pin_Telit_pwr__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_Telit_pwr__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_Telit_pwr__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_Telit_pwr__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_Telit_pwr__MASK 0x10u
#define Pin_Telit_pwr__PORT 0u
#define Pin_Telit_pwr__PRT CYREG_PRT0_PRT
#define Pin_Telit_pwr__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_Telit_pwr__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_Telit_pwr__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_Telit_pwr__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_Telit_pwr__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_Telit_pwr__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_Telit_pwr__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_Telit_pwr__PS CYREG_PRT0_PS
#define Pin_Telit_pwr__SHIFT 4u
#define Pin_Telit_pwr__SLW CYREG_PRT0_SLW

/* Power_VBAT1 */
#define Power_VBAT1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Power_VBAT1__0__MASK 0x01u
#define Power_VBAT1__0__PC CYREG_PRT12_PC0
#define Power_VBAT1__0__PORT 12u
#define Power_VBAT1__0__SHIFT 0u
#define Power_VBAT1__AG CYREG_PRT12_AG
#define Power_VBAT1__BIE CYREG_PRT12_BIE
#define Power_VBAT1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Power_VBAT1__BYP CYREG_PRT12_BYP
#define Power_VBAT1__DM0 CYREG_PRT12_DM0
#define Power_VBAT1__DM1 CYREG_PRT12_DM1
#define Power_VBAT1__DM2 CYREG_PRT12_DM2
#define Power_VBAT1__DR CYREG_PRT12_DR
#define Power_VBAT1__INP_DIS CYREG_PRT12_INP_DIS
#define Power_VBAT1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Power_VBAT1__MASK 0x01u
#define Power_VBAT1__PORT 12u
#define Power_VBAT1__PRT CYREG_PRT12_PRT
#define Power_VBAT1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Power_VBAT1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Power_VBAT1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Power_VBAT1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Power_VBAT1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Power_VBAT1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Power_VBAT1__PS CYREG_PRT12_PS
#define Power_VBAT1__SHIFT 0u
#define Power_VBAT1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Power_VBAT1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Power_VBAT1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Power_VBAT1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Power_VBAT1__SLW CYREG_PRT12_SLW

/* Power_VBAT2 */
#define Power_VBAT2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Power_VBAT2__0__MASK 0x02u
#define Power_VBAT2__0__PC CYREG_PRT0_PC1
#define Power_VBAT2__0__PORT 0u
#define Power_VBAT2__0__SHIFT 1u
#define Power_VBAT2__AG CYREG_PRT0_AG
#define Power_VBAT2__AMUX CYREG_PRT0_AMUX
#define Power_VBAT2__BIE CYREG_PRT0_BIE
#define Power_VBAT2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Power_VBAT2__BYP CYREG_PRT0_BYP
#define Power_VBAT2__CTL CYREG_PRT0_CTL
#define Power_VBAT2__DM0 CYREG_PRT0_DM0
#define Power_VBAT2__DM1 CYREG_PRT0_DM1
#define Power_VBAT2__DM2 CYREG_PRT0_DM2
#define Power_VBAT2__DR CYREG_PRT0_DR
#define Power_VBAT2__INP_DIS CYREG_PRT0_INP_DIS
#define Power_VBAT2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Power_VBAT2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Power_VBAT2__LCD_EN CYREG_PRT0_LCD_EN
#define Power_VBAT2__MASK 0x02u
#define Power_VBAT2__PORT 0u
#define Power_VBAT2__PRT CYREG_PRT0_PRT
#define Power_VBAT2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Power_VBAT2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Power_VBAT2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Power_VBAT2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Power_VBAT2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Power_VBAT2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Power_VBAT2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Power_VBAT2__PS CYREG_PRT0_PS
#define Power_VBAT2__SHIFT 1u
#define Power_VBAT2__SLW CYREG_PRT0_SLW

/* Power_VDD1 */
#define Power_VDD1__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Power_VDD1__0__MASK 0x04u
#define Power_VDD1__0__PC CYREG_PRT0_PC2
#define Power_VDD1__0__PORT 0u
#define Power_VDD1__0__SHIFT 2u
#define Power_VDD1__AG CYREG_PRT0_AG
#define Power_VDD1__AMUX CYREG_PRT0_AMUX
#define Power_VDD1__BIE CYREG_PRT0_BIE
#define Power_VDD1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Power_VDD1__BYP CYREG_PRT0_BYP
#define Power_VDD1__CTL CYREG_PRT0_CTL
#define Power_VDD1__DM0 CYREG_PRT0_DM0
#define Power_VDD1__DM1 CYREG_PRT0_DM1
#define Power_VDD1__DM2 CYREG_PRT0_DM2
#define Power_VDD1__DR CYREG_PRT0_DR
#define Power_VDD1__INP_DIS CYREG_PRT0_INP_DIS
#define Power_VDD1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Power_VDD1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Power_VDD1__LCD_EN CYREG_PRT0_LCD_EN
#define Power_VDD1__MASK 0x04u
#define Power_VDD1__PORT 0u
#define Power_VDD1__PRT CYREG_PRT0_PRT
#define Power_VDD1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Power_VDD1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Power_VDD1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Power_VDD1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Power_VDD1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Power_VDD1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Power_VDD1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Power_VDD1__PS CYREG_PRT0_PS
#define Power_VDD1__SHIFT 2u
#define Power_VDD1__SLW CYREG_PRT0_SLW

/* Power_VDD2 */
#define Power_VDD2__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Power_VDD2__0__MASK 0x08u
#define Power_VDD2__0__PC CYREG_PRT0_PC3
#define Power_VDD2__0__PORT 0u
#define Power_VDD2__0__SHIFT 3u
#define Power_VDD2__AG CYREG_PRT0_AG
#define Power_VDD2__AMUX CYREG_PRT0_AMUX
#define Power_VDD2__BIE CYREG_PRT0_BIE
#define Power_VDD2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Power_VDD2__BYP CYREG_PRT0_BYP
#define Power_VDD2__CTL CYREG_PRT0_CTL
#define Power_VDD2__DM0 CYREG_PRT0_DM0
#define Power_VDD2__DM1 CYREG_PRT0_DM1
#define Power_VDD2__DM2 CYREG_PRT0_DM2
#define Power_VDD2__DR CYREG_PRT0_DR
#define Power_VDD2__INP_DIS CYREG_PRT0_INP_DIS
#define Power_VDD2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Power_VDD2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Power_VDD2__LCD_EN CYREG_PRT0_LCD_EN
#define Power_VDD2__MASK 0x08u
#define Power_VDD2__PORT 0u
#define Power_VDD2__PRT CYREG_PRT0_PRT
#define Power_VDD2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Power_VDD2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Power_VDD2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Power_VDD2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Power_VDD2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Power_VDD2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Power_VDD2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Power_VDD2__PS CYREG_PRT0_PS
#define Power_VDD2__SHIFT 3u
#define Power_VDD2__SLW CYREG_PRT0_SLW

/* Power_VDD4 */
#define Power_VDD4__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Power_VDD4__0__MASK 0x08u
#define Power_VDD4__0__PC CYREG_PRT3_PC3
#define Power_VDD4__0__PORT 3u
#define Power_VDD4__0__SHIFT 3u
#define Power_VDD4__AG CYREG_PRT3_AG
#define Power_VDD4__AMUX CYREG_PRT3_AMUX
#define Power_VDD4__BIE CYREG_PRT3_BIE
#define Power_VDD4__BIT_MASK CYREG_PRT3_BIT_MASK
#define Power_VDD4__BYP CYREG_PRT3_BYP
#define Power_VDD4__CTL CYREG_PRT3_CTL
#define Power_VDD4__DM0 CYREG_PRT3_DM0
#define Power_VDD4__DM1 CYREG_PRT3_DM1
#define Power_VDD4__DM2 CYREG_PRT3_DM2
#define Power_VDD4__DR CYREG_PRT3_DR
#define Power_VDD4__INP_DIS CYREG_PRT3_INP_DIS
#define Power_VDD4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Power_VDD4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Power_VDD4__LCD_EN CYREG_PRT3_LCD_EN
#define Power_VDD4__MASK 0x08u
#define Power_VDD4__PORT 3u
#define Power_VDD4__PRT CYREG_PRT3_PRT
#define Power_VDD4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Power_VDD4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Power_VDD4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Power_VDD4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Power_VDD4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Power_VDD4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Power_VDD4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Power_VDD4__PS CYREG_PRT3_PS
#define Power_VDD4__SHIFT 3u
#define Power_VDD4__SLW CYREG_PRT3_SLW

/* RTC */
#define RTC_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RTC_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RTC_isr__INTC_MASK 0x02u
#define RTC_isr__INTC_NUMBER 1u
#define RTC_isr__INTC_PRIOR_NUM 7u
#define RTC_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define RTC_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RTC_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Rx_Telit */
#define Rx_Telit__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Rx_Telit__0__MASK 0x40u
#define Rx_Telit__0__PC CYREG_PRT3_PC6
#define Rx_Telit__0__PORT 3u
#define Rx_Telit__0__SHIFT 6u
#define Rx_Telit__AG CYREG_PRT3_AG
#define Rx_Telit__AMUX CYREG_PRT3_AMUX
#define Rx_Telit__BIE CYREG_PRT3_BIE
#define Rx_Telit__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx_Telit__BYP CYREG_PRT3_BYP
#define Rx_Telit__CTL CYREG_PRT3_CTL
#define Rx_Telit__DM0 CYREG_PRT3_DM0
#define Rx_Telit__DM1 CYREG_PRT3_DM1
#define Rx_Telit__DM2 CYREG_PRT3_DM2
#define Rx_Telit__DR CYREG_PRT3_DR
#define Rx_Telit__INP_DIS CYREG_PRT3_INP_DIS
#define Rx_Telit__INTSTAT CYREG_PICU3_INTSTAT
#define Rx_Telit__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Rx_Telit__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx_Telit__LCD_EN CYREG_PRT3_LCD_EN
#define Rx_Telit__MASK 0x40u
#define Rx_Telit__PORT 3u
#define Rx_Telit__PRT CYREG_PRT3_PRT
#define Rx_Telit__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx_Telit__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx_Telit__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx_Telit__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx_Telit__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx_Telit__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx_Telit__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx_Telit__PS CYREG_PRT3_PS
#define Rx_Telit__SHIFT 6u
#define Rx_Telit__SLW CYREG_PRT3_SLW
#define Rx_Telit__SNAP CYREG_PICU3_SNAP

/* SD_Card_Power */
#define SD_Card_Power__0__INTTYPE CYREG_PICU2_INTTYPE5
#define SD_Card_Power__0__MASK 0x20u
#define SD_Card_Power__0__PC CYREG_PRT2_PC5
#define SD_Card_Power__0__PORT 2u
#define SD_Card_Power__0__SHIFT 5u
#define SD_Card_Power__AG CYREG_PRT2_AG
#define SD_Card_Power__AMUX CYREG_PRT2_AMUX
#define SD_Card_Power__BIE CYREG_PRT2_BIE
#define SD_Card_Power__BIT_MASK CYREG_PRT2_BIT_MASK
#define SD_Card_Power__BYP CYREG_PRT2_BYP
#define SD_Card_Power__CTL CYREG_PRT2_CTL
#define SD_Card_Power__DM0 CYREG_PRT2_DM0
#define SD_Card_Power__DM1 CYREG_PRT2_DM1
#define SD_Card_Power__DM2 CYREG_PRT2_DM2
#define SD_Card_Power__DR CYREG_PRT2_DR
#define SD_Card_Power__INP_DIS CYREG_PRT2_INP_DIS
#define SD_Card_Power__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SD_Card_Power__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SD_Card_Power__LCD_EN CYREG_PRT2_LCD_EN
#define SD_Card_Power__MASK 0x20u
#define SD_Card_Power__PORT 2u
#define SD_Card_Power__PRT CYREG_PRT2_PRT
#define SD_Card_Power__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SD_Card_Power__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SD_Card_Power__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SD_Card_Power__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SD_Card_Power__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SD_Card_Power__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SD_Card_Power__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SD_Card_Power__PS CYREG_PRT2_PS
#define SD_Card_Power__SHIFT 5u
#define SD_Card_Power__SLW CYREG_PRT2_SLW

/* SD_Chip_Detect */
#define SD_Chip_Detect__0__INTTYPE CYREG_PICU2_INTTYPE7
#define SD_Chip_Detect__0__MASK 0x80u
#define SD_Chip_Detect__0__PC CYREG_PRT2_PC7
#define SD_Chip_Detect__0__PORT 2u
#define SD_Chip_Detect__0__SHIFT 7u
#define SD_Chip_Detect__AG CYREG_PRT2_AG
#define SD_Chip_Detect__AMUX CYREG_PRT2_AMUX
#define SD_Chip_Detect__BIE CYREG_PRT2_BIE
#define SD_Chip_Detect__BIT_MASK CYREG_PRT2_BIT_MASK
#define SD_Chip_Detect__BYP CYREG_PRT2_BYP
#define SD_Chip_Detect__CTL CYREG_PRT2_CTL
#define SD_Chip_Detect__DM0 CYREG_PRT2_DM0
#define SD_Chip_Detect__DM1 CYREG_PRT2_DM1
#define SD_Chip_Detect__DM2 CYREG_PRT2_DM2
#define SD_Chip_Detect__DR CYREG_PRT2_DR
#define SD_Chip_Detect__INP_DIS CYREG_PRT2_INP_DIS
#define SD_Chip_Detect__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SD_Chip_Detect__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SD_Chip_Detect__LCD_EN CYREG_PRT2_LCD_EN
#define SD_Chip_Detect__MASK 0x80u
#define SD_Chip_Detect__PORT 2u
#define SD_Chip_Detect__PRT CYREG_PRT2_PRT
#define SD_Chip_Detect__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SD_Chip_Detect__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SD_Chip_Detect__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SD_Chip_Detect__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SD_Chip_Detect__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SD_Chip_Detect__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SD_Chip_Detect__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SD_Chip_Detect__PS CYREG_PRT2_PS
#define SD_Chip_Detect__SHIFT 7u
#define SD_Chip_Detect__SLW CYREG_PRT2_SLW

/* Telit_ControlReg */
#define Telit_ControlReg_Sync_ctrl_reg__0__MASK 0x01u
#define Telit_ControlReg_Sync_ctrl_reg__0__POS 0
#define Telit_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Telit_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Telit_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Telit_ControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Telit_ControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Telit_ControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Telit_ControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Telit_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Telit_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Telit_ControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Telit_ControlReg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Telit_ControlReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Telit_ControlReg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB07_CTL
#define Telit_ControlReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Telit_ControlReg_Sync_ctrl_reg__MASK 0x01u
#define Telit_ControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Telit_ControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Telit_ControlReg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB07_MSK

/* Tx_Telit */
#define Tx_Telit__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Tx_Telit__0__MASK 0x80u
#define Tx_Telit__0__PC CYREG_PRT3_PC7
#define Tx_Telit__0__PORT 3u
#define Tx_Telit__0__SHIFT 7u
#define Tx_Telit__AG CYREG_PRT3_AG
#define Tx_Telit__AMUX CYREG_PRT3_AMUX
#define Tx_Telit__BIE CYREG_PRT3_BIE
#define Tx_Telit__BIT_MASK CYREG_PRT3_BIT_MASK
#define Tx_Telit__BYP CYREG_PRT3_BYP
#define Tx_Telit__CTL CYREG_PRT3_CTL
#define Tx_Telit__DM0 CYREG_PRT3_DM0
#define Tx_Telit__DM1 CYREG_PRT3_DM1
#define Tx_Telit__DM2 CYREG_PRT3_DM2
#define Tx_Telit__DR CYREG_PRT3_DR
#define Tx_Telit__INP_DIS CYREG_PRT3_INP_DIS
#define Tx_Telit__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Tx_Telit__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Tx_Telit__LCD_EN CYREG_PRT3_LCD_EN
#define Tx_Telit__MASK 0x80u
#define Tx_Telit__PORT 3u
#define Tx_Telit__PRT CYREG_PRT3_PRT
#define Tx_Telit__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Tx_Telit__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Tx_Telit__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Tx_Telit__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Tx_Telit__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Tx_Telit__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Tx_Telit__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Tx_Telit__PS CYREG_PRT3_PS
#define Tx_Telit__SHIFT 7u
#define Tx_Telit__SLW CYREG_PRT3_SLW

/* UART_Telit_BUART */
#define UART_Telit_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_Telit_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define UART_Telit_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define UART_Telit_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define UART_Telit_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define UART_Telit_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define UART_Telit_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define UART_Telit_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define UART_Telit_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define UART_Telit_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_Telit_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define UART_Telit_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define UART_Telit_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define UART_Telit_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define UART_Telit_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_Telit_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_Telit_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define UART_Telit_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_Telit_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_Telit_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define UART_Telit_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_Telit_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_Telit_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_Telit_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define UART_Telit_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define UART_Telit_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define UART_Telit_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define UART_Telit_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define UART_Telit_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define UART_Telit_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define UART_Telit_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_Telit_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define UART_Telit_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define UART_Telit_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define UART_Telit_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB05_A0
#define UART_Telit_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB05_A1
#define UART_Telit_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define UART_Telit_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB05_D0
#define UART_Telit_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB05_D1
#define UART_Telit_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_Telit_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define UART_Telit_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB05_F0
#define UART_Telit_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB05_F1
#define UART_Telit_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_Telit_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define UART_Telit_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_Telit_BUART_sRX_RxSts__3__POS 3
#define UART_Telit_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_Telit_BUART_sRX_RxSts__4__POS 4
#define UART_Telit_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_Telit_BUART_sRX_RxSts__5__POS 5
#define UART_Telit_BUART_sRX_RxSts__MASK 0x38u
#define UART_Telit_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB05_MSK
#define UART_Telit_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_Telit_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB05_ST
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB07_A0
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB07_A1
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB07_D0
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB07_D1
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB07_F0
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB07_F1
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_Telit_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART_Telit_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART_Telit_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART_Telit_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART_Telit_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_Telit_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART_Telit_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART_Telit_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART_Telit_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB04_A0
#define UART_Telit_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB04_A1
#define UART_Telit_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART_Telit_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB04_D0
#define UART_Telit_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB04_D1
#define UART_Telit_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_Telit_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART_Telit_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB04_F0
#define UART_Telit_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB04_F1
#define UART_Telit_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_Telit_BUART_sTX_TxSts__0__POS 0
#define UART_Telit_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_Telit_BUART_sTX_TxSts__1__POS 1
#define UART_Telit_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_Telit_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define UART_Telit_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_Telit_BUART_sTX_TxSts__2__POS 2
#define UART_Telit_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_Telit_BUART_sTX_TxSts__3__POS 3
#define UART_Telit_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_Telit_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB04_MSK
#define UART_Telit_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_Telit_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB04_ST

/* UART_Telit_IntClock */
#define UART_Telit_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_Telit_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_Telit_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_Telit_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_Telit_IntClock__INDEX 0x03u
#define UART_Telit_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_Telit_IntClock__PM_ACT_MSK 0x08u
#define UART_Telit_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_Telit_IntClock__PM_STBY_MSK 0x08u

/* emFile_Clock_1 */
#define emFile_Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define emFile_Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define emFile_Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define emFile_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define emFile_Clock_1__INDEX 0x00u
#define emFile_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define emFile_Clock_1__PM_ACT_MSK 0x01u
#define emFile_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define emFile_Clock_1__PM_STBY_MSK 0x01u

/* emFile_miso0 */
#define emFile_miso0__0__INTTYPE CYREG_PICU2_INTTYPE1
#define emFile_miso0__0__MASK 0x02u
#define emFile_miso0__0__PC CYREG_PRT2_PC1
#define emFile_miso0__0__PORT 2u
#define emFile_miso0__0__SHIFT 1u
#define emFile_miso0__AG CYREG_PRT2_AG
#define emFile_miso0__AMUX CYREG_PRT2_AMUX
#define emFile_miso0__BIE CYREG_PRT2_BIE
#define emFile_miso0__BIT_MASK CYREG_PRT2_BIT_MASK
#define emFile_miso0__BYP CYREG_PRT2_BYP
#define emFile_miso0__CTL CYREG_PRT2_CTL
#define emFile_miso0__DM0 CYREG_PRT2_DM0
#define emFile_miso0__DM1 CYREG_PRT2_DM1
#define emFile_miso0__DM2 CYREG_PRT2_DM2
#define emFile_miso0__DR CYREG_PRT2_DR
#define emFile_miso0__INP_DIS CYREG_PRT2_INP_DIS
#define emFile_miso0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define emFile_miso0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define emFile_miso0__LCD_EN CYREG_PRT2_LCD_EN
#define emFile_miso0__MASK 0x02u
#define emFile_miso0__PORT 2u
#define emFile_miso0__PRT CYREG_PRT2_PRT
#define emFile_miso0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define emFile_miso0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define emFile_miso0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define emFile_miso0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define emFile_miso0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define emFile_miso0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define emFile_miso0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define emFile_miso0__PS CYREG_PRT2_PS
#define emFile_miso0__SHIFT 1u
#define emFile_miso0__SLW CYREG_PRT2_SLW

/* emFile_mosi0 */
#define emFile_mosi0__0__INTTYPE CYREG_PICU3_INTTYPE4
#define emFile_mosi0__0__MASK 0x10u
#define emFile_mosi0__0__PC CYREG_PRT3_PC4
#define emFile_mosi0__0__PORT 3u
#define emFile_mosi0__0__SHIFT 4u
#define emFile_mosi0__AG CYREG_PRT3_AG
#define emFile_mosi0__AMUX CYREG_PRT3_AMUX
#define emFile_mosi0__BIE CYREG_PRT3_BIE
#define emFile_mosi0__BIT_MASK CYREG_PRT3_BIT_MASK
#define emFile_mosi0__BYP CYREG_PRT3_BYP
#define emFile_mosi0__CTL CYREG_PRT3_CTL
#define emFile_mosi0__DM0 CYREG_PRT3_DM0
#define emFile_mosi0__DM1 CYREG_PRT3_DM1
#define emFile_mosi0__DM2 CYREG_PRT3_DM2
#define emFile_mosi0__DR CYREG_PRT3_DR
#define emFile_mosi0__INP_DIS CYREG_PRT3_INP_DIS
#define emFile_mosi0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define emFile_mosi0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define emFile_mosi0__LCD_EN CYREG_PRT3_LCD_EN
#define emFile_mosi0__MASK 0x10u
#define emFile_mosi0__PORT 3u
#define emFile_mosi0__PRT CYREG_PRT3_PRT
#define emFile_mosi0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define emFile_mosi0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define emFile_mosi0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define emFile_mosi0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define emFile_mosi0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define emFile_mosi0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define emFile_mosi0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define emFile_mosi0__PS CYREG_PRT3_PS
#define emFile_mosi0__SHIFT 4u
#define emFile_mosi0__SLW CYREG_PRT3_SLW

/* emFile_sclk0 */
#define emFile_sclk0__0__INTTYPE CYREG_PICU3_INTTYPE5
#define emFile_sclk0__0__MASK 0x20u
#define emFile_sclk0__0__PC CYREG_PRT3_PC5
#define emFile_sclk0__0__PORT 3u
#define emFile_sclk0__0__SHIFT 5u
#define emFile_sclk0__AG CYREG_PRT3_AG
#define emFile_sclk0__AMUX CYREG_PRT3_AMUX
#define emFile_sclk0__BIE CYREG_PRT3_BIE
#define emFile_sclk0__BIT_MASK CYREG_PRT3_BIT_MASK
#define emFile_sclk0__BYP CYREG_PRT3_BYP
#define emFile_sclk0__CTL CYREG_PRT3_CTL
#define emFile_sclk0__DM0 CYREG_PRT3_DM0
#define emFile_sclk0__DM1 CYREG_PRT3_DM1
#define emFile_sclk0__DM2 CYREG_PRT3_DM2
#define emFile_sclk0__DR CYREG_PRT3_DR
#define emFile_sclk0__INP_DIS CYREG_PRT3_INP_DIS
#define emFile_sclk0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define emFile_sclk0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define emFile_sclk0__LCD_EN CYREG_PRT3_LCD_EN
#define emFile_sclk0__MASK 0x20u
#define emFile_sclk0__PORT 3u
#define emFile_sclk0__PRT CYREG_PRT3_PRT
#define emFile_sclk0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define emFile_sclk0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define emFile_sclk0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define emFile_sclk0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define emFile_sclk0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define emFile_sclk0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define emFile_sclk0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define emFile_sclk0__PS CYREG_PRT3_PS
#define emFile_sclk0__SHIFT 5u
#define emFile_sclk0__SLW CYREG_PRT3_SLW

/* Miscellaneous */
#define emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define emFile_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define emFile_SPI0_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB00_CTL
#define emFile_SPI0_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB00_CTL
#define emFile_SPI0_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB00_MSK
#define emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define emFile_SPI0_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB00_MSK
#define emFile_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB00_ST
#define emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define emFile_SPI0_BSPIM_RxStsReg__4__MASK 0x10u
#define emFile_SPI0_BSPIM_RxStsReg__4__POS 4
#define emFile_SPI0_BSPIM_RxStsReg__5__MASK 0x20u
#define emFile_SPI0_BSPIM_RxStsReg__5__POS 5
#define emFile_SPI0_BSPIM_RxStsReg__6__MASK 0x40u
#define emFile_SPI0_BSPIM_RxStsReg__6__POS 6
#define emFile_SPI0_BSPIM_RxStsReg__MASK 0x70u
#define emFile_SPI0_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB02_MSK
#define emFile_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define emFile_SPI0_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB02_ST
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB01_A0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB01_A1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB01_D0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB01_D1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define emFile_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB01_F0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB01_F1
#define emFile_SPI0_BSPIM_TxStsReg__0__MASK 0x01u
#define emFile_SPI0_BSPIM_TxStsReg__0__POS 0
#define emFile_SPI0_BSPIM_TxStsReg__1__MASK 0x02u
#define emFile_SPI0_BSPIM_TxStsReg__1__POS 1
#define emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define emFile_SPI0_BSPIM_TxStsReg__2__MASK 0x04u
#define emFile_SPI0_BSPIM_TxStsReg__2__POS 2
#define emFile_SPI0_BSPIM_TxStsReg__3__MASK 0x08u
#define emFile_SPI0_BSPIM_TxStsReg__3__POS 3
#define emFile_SPI0_BSPIM_TxStsReg__4__MASK 0x10u
#define emFile_SPI0_BSPIM_TxStsReg__4__POS 4
#define emFile_SPI0_BSPIM_TxStsReg__MASK 0x1Fu
#define emFile_SPI0_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB01_MSK
#define emFile_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define emFile_SPI0_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB01_ST
#define emFile_SPI0_CS__0__INTTYPE CYREG_PICU2_INTTYPE4
#define emFile_SPI0_CS__0__MASK 0x10u
#define emFile_SPI0_CS__0__PC CYREG_PRT2_PC4
#define emFile_SPI0_CS__0__PORT 2u
#define emFile_SPI0_CS__0__SHIFT 4u
#define emFile_SPI0_CS__AG CYREG_PRT2_AG
#define emFile_SPI0_CS__AMUX CYREG_PRT2_AMUX
#define emFile_SPI0_CS__BIE CYREG_PRT2_BIE
#define emFile_SPI0_CS__BIT_MASK CYREG_PRT2_BIT_MASK
#define emFile_SPI0_CS__BYP CYREG_PRT2_BYP
#define emFile_SPI0_CS__CTL CYREG_PRT2_CTL
#define emFile_SPI0_CS__DM0 CYREG_PRT2_DM0
#define emFile_SPI0_CS__DM1 CYREG_PRT2_DM1
#define emFile_SPI0_CS__DM2 CYREG_PRT2_DM2
#define emFile_SPI0_CS__DR CYREG_PRT2_DR
#define emFile_SPI0_CS__INP_DIS CYREG_PRT2_INP_DIS
#define emFile_SPI0_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define emFile_SPI0_CS__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define emFile_SPI0_CS__LCD_EN CYREG_PRT2_LCD_EN
#define emFile_SPI0_CS__MASK 0x10u
#define emFile_SPI0_CS__PORT 2u
#define emFile_SPI0_CS__PRT CYREG_PRT2_PRT
#define emFile_SPI0_CS__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define emFile_SPI0_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define emFile_SPI0_CS__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define emFile_SPI0_CS__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define emFile_SPI0_CS__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define emFile_SPI0_CS__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define emFile_SPI0_CS__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define emFile_SPI0_CS__PS CYREG_PRT2_PS
#define emFile_SPI0_CS__SHIFT 4u
#define emFile_SPI0_CS__SLW CYREG_PRT2_SLW
#define isr_SleepTimer__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_SleepTimer__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_SleepTimer__INTC_MASK 0x04u
#define isr_SleepTimer__INTC_NUMBER 2u
#define isr_SleepTimer__INTC_PRIOR_NUM 7u
#define isr_SleepTimer__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_SleepTimer__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_SleepTimer__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define isr_telit_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_telit_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_telit_rx__INTC_MASK 0x08u
#define isr_telit_rx__INTC_NUMBER 3u
#define isr_telit_rx__INTC_PRIOR_NUM 7u
#define isr_telit_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_telit_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_telit_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define autoVrefComparator_0__CLK CYREG_CMP0_CLK
#define autoVrefComparator_0__CMP_MASK 0x01u
#define autoVrefComparator_0__CMP_NUMBER 0u
#define autoVrefComparator_0__CR CYREG_CMP0_CR
#define autoVrefComparator_0__LUT__CR CYREG_LUT0_CR
#define autoVrefComparator_0__LUT__MSK CYREG_LUT_MSK
#define autoVrefComparator_0__LUT__MSK_MASK 0x01u
#define autoVrefComparator_0__LUT__MSK_SHIFT 0u
#define autoVrefComparator_0__LUT__MX CYREG_LUT0_MX
#define autoVrefComparator_0__LUT__SR CYREG_LUT_SR
#define autoVrefComparator_0__LUT__SR_MASK 0x01u
#define autoVrefComparator_0__LUT__SR_SHIFT 0u
#define autoVrefComparator_0__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define autoVrefComparator_0__PM_ACT_MSK 0x01u
#define autoVrefComparator_0__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define autoVrefComparator_0__PM_STBY_MSK 0x01u
#define autoVrefComparator_0__SW0 CYREG_CMP0_SW0
#define autoVrefComparator_0__SW2 CYREG_CMP0_SW2
#define autoVrefComparator_0__SW3 CYREG_CMP0_SW3
#define autoVrefComparator_0__SW4 CYREG_CMP0_SW4
#define autoVrefComparator_0__SW6 CYREG_CMP0_SW6
#define autoVrefComparator_0__TR0 CYREG_CMP0_TR0
#define autoVrefComparator_0__TR1 CYREG_CMP0_TR1
#define autoVrefComparator_0__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define autoVrefComparator_0__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define autoVrefComparator_0__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define autoVrefComparator_0__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define autoVrefComparator_0__WRK CYREG_CMP_WRK
#define autoVrefComparator_0__WRK_MASK 0x01u
#define autoVrefComparator_0__WRK_SHIFT 0u
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "notoriOS"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x4000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000009u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x1000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
