# system info ed_sim_emif_fm_0 on 2022.08.01.12:09:06
system_info:
name,value
DEVICE,AGFB014R24B2E2V
DEVICE_FAMILY,Agilex
GENERATION_ID,0
#
#
# Files generated for ed_sim_emif_fm_0 on 2022.08.01.12:09:06
files:
filepath,kind,attributes,module,is_top
sim/ed_sim_emif_fm_0.vhd,VHDL,CONTAINS_INLINE_CONFIGURATION,ed_sim_emif_fm_0,true
altera_emif_fm_261/sim/ed_sim_emif_fm_0_altera_emif_fm_261_cnll2ei.vhd,VHDL,CONTAINS_INLINE_CONFIGURATION,ed_sim_emif_fm_0_altera_emif_fm_261_cnll2ei,false
altera_emif_arch_fm_191/sim/ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i_top.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_bufs.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_ufis.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_ufi_wrapper.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_se_i.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_se_o.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_df_i.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_df_o.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_cp_i.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_bdir_df.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_bdir_se.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_unused.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_cal_counter.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_pll.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_pll_fast_sim.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_pll_extra_clks.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_oct.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_core_clks_rsts.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hps_clks_rsts.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_local_reset.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_io_tiles_wrap.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_io_tiles.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_io_lane_remap.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_avl_if.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_sideband_if.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_mmr_if.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_amm_data_if.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_phylite_if.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_ast_data_if.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_afi_if.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_seq_if.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_emif_arch_fm_regs.sv,SYSTEM_VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/altera_std_synchronizer_nocut.v,VERILOG,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i_seq_params_synth.hex,HEX,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i_seq_params_synth.txt,OTHER,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i_seq_params_sim.txt,OTHER,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i_readme.txt,OTHER,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
altera_emif_arch_fm_191/sim/ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i.vhd,VHDL,,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ed_sim_emif_fm_0.emif_fm_0,ed_sim_emif_fm_0_altera_emif_fm_261_cnll2ei
ed_sim_emif_fm_0.emif_fm_0.arch,ed_sim_emif_fm_0_altera_emif_arch_fm_191_vft647i
