// Seed: 2019199615
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input wor id_2,
    input wire id_3,
    output uwire id_4,
    output tri id_5,
    output wire id_6,
    input wand id_7,
    input wand id_8,
    output tri id_9,
    output supply1 id_10,
    input tri id_11,
    input uwire id_12,
    input tri id_13,
    output tri0 id_14,
    input uwire id_15
    , id_25,
    input tri0 id_16,
    input tri0 id_17,
    output supply0 id_18,
    output wand id_19,
    output wire id_20,
    output tri1 id_21,
    input wor id_22,
    output wor id_23
);
  assign id_21 = id_7;
  assign module_1.id_0 = 0;
  assign id_14#(.id_0(1)) = "" && id_16;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input uwire id_4,
    input supply0 id_5,
    output supply0 id_6,
    input tri0 id_7
);
  assign id_1 = 1 - -1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_5,
      id_6,
      id_6,
      id_1,
      id_5,
      id_7,
      id_3,
      id_0,
      id_7,
      id_5,
      id_7,
      id_3,
      id_2,
      id_5,
      id_7,
      id_3,
      id_6,
      id_0,
      id_3,
      id_4,
      id_6
  );
  logic id_9 = -1 === "";
endmodule
