# compile vhdl design source files
vhdl xil_defaultlib  "../../../HW3.srcs/sources_1/new/Genom.vhd"
vhdl xil_defaultlib  "../../../HW3.srcs/sources_1/new/TB.vhd"

# Do not sort compile order
nosort
