version 3
/home/ise/sf/ee533_cpu/convertable_fifo/fifo_state_machine.v
convertable_fifo_controller
VERILOG
VERILOG
/home/ise/sf/ee533_cpu/convertable_fifo/convertable_fifo_controller_tb.xwv
Clocked
-
-
8500000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
100000000
100000000
0
30000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
cpu_addr_in
clk
cpu_din
clk
cpu_wen
clk
in_ctrl
clk
in_data
clk
in_rdy
clk
in_wr
clk
out_ctrl
clk
out_data
clk
out_rdy
clk
out_wr
clk
reset
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
in_rdy_DIFF
out_ctrl_DIFF
out_data_DIFF
out_wr_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
cpu_wen
in_wr
out_rdy
reset
cpu_addr_in
cpu_din
in_ctrl
in_data
in_rdy
out_wr
out_ctrl
out_data
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/convertable_fifo_controller/clk
2
2
/convertable_fifo_controller/cpu_addr_in
1
2
/convertable_fifo_controller/cpu_din
2
2
/convertable_fifo_controller/cpu_wen
2
2
/convertable_fifo_controller/in_ctrl
2
2
/convertable_fifo_controller/in_data
2
2
/convertable_fifo_controller/in_rdy
2
2
/convertable_fifo_controller/in_wr
2
2
/convertable_fifo_controller/out_ctrl
2
2
/convertable_fifo_controller/out_data
2
2
/convertable_fifo_controller/out_rdy
2
2
/convertable_fifo_controller/out_wr
2
2
/convertable_fifo_controller/reset
2
2
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
