

================================================================
== Vitis HLS Report for 'hscale_core_polyphase'
================================================================
* Date:           Mon Aug 29 12:25:39 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  4.470 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min |   max   |   Type  |
    +---------+---------+----------+-----------+------+---------+---------+
    |     1127|  2106391|  6.339 us|  11.848 ms|  1127|  2106391|       no|
    +---------+---------+----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |      736|  2106000|  46 ~ 1950|          -|          -|  16 ~ 1080|        no|
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 6 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%PixArray_val_V_3_0 = alloca i32 1"   --->   Operation 7 'alloca' 'PixArray_val_V_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%PixArray_val_V_4_0 = alloca i32 1"   --->   Operation 8 'alloca' 'PixArray_val_V_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%PixArray_val_V_5_0 = alloca i32 1"   --->   Operation 9 'alloca' 'PixArray_val_V_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%PixArray_val_V_6_0 = alloca i32 1"   --->   Operation 10 'alloca' 'PixArray_val_V_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%PixArray_val_V_7_0 = alloca i32 1"   --->   Operation 11 'alloca' 'PixArray_val_V_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%PixArray_val_V_8_0 = alloca i32 1"   --->   Operation 12 'alloca' 'PixArray_val_V_8_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%PixArray_val_V_9_0 = alloca i32 1"   --->   Operation 13 'alloca' 'PixArray_val_V_9_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%PixArray_val_V_10_0 = alloca i32 1"   --->   Operation 14 'alloca' 'PixArray_val_V_10_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%PixArray_val_V_11_0 = alloca i32 1"   --->   Operation 15 'alloca' 'PixArray_val_V_11_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%PixArray_val_V_12_0 = alloca i32 1"   --->   Operation 16 'alloca' 'PixArray_val_V_12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%PixArray_val_V_13_0 = alloca i32 1"   --->   Operation 17 'alloca' 'PixArray_val_V_13_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%PixArray_val_V_14_0 = alloca i32 1"   --->   Operation 18 'alloca' 'PixArray_val_V_14_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%PixArray_val_V_15_047 = alloca i32 1"   --->   Operation 19 'alloca' 'PixArray_val_V_15_047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%PixArray_val_V_16_048 = alloca i32 1"   --->   Operation 20 'alloca' 'PixArray_val_V_16_048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%PixArray_val_V_17_049 = alloca i32 1"   --->   Operation 21 'alloca' 'PixArray_val_V_17_049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%PixArray_val_V_18_050 = alloca i32 1"   --->   Operation 22 'alloca' 'PixArray_val_V_18_050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%PixArray_val_V_19_051 = alloca i32 1"   --->   Operation 23 'alloca' 'PixArray_val_V_19_051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%PixArray_val_V_20_052 = alloca i32 1"   --->   Operation 24 'alloca' 'PixArray_val_V_20_052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%PixArray_val_V_21_053 = alloca i32 1"   --->   Operation 25 'alloca' 'PixArray_val_V_21_053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%PixArray_val_V_22_054 = alloca i32 1"   --->   Operation 26 'alloca' 'PixArray_val_V_22_054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%PixArray_val_V_23_055 = alloca i32 1"   --->   Operation 27 'alloca' 'PixArray_val_V_23_055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%FiltCoeff = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595]   --->   Operation 28 'alloca' 'FiltCoeff' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%FiltCoeff_1 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595]   --->   Operation 29 'alloca' 'FiltCoeff_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%FiltCoeff_2 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595]   --->   Operation 30 'alloca' 'FiltCoeff_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%FiltCoeff_3 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595]   --->   Operation 31 'alloca' 'FiltCoeff_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%FiltCoeff_4 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595]   --->   Operation 32 'alloca' 'FiltCoeff_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%FiltCoeff_5 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595]   --->   Operation 33 'alloca' 'FiltCoeff_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap, i16 %FiltCoeff, i16 %hfltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln637 = store i11 0, i11 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 35 'store' 'store_ln637' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.06>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %WidthOut, void "   --->   Operation 36 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %WidthIn, void "   --->   Operation 37 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %Height, void "   --->   Operation 38 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %phasesH, i64 666, i64 207, i64 1"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %hfltCoeff, i64 666, i64 207, i64 1"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_scaled, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_upsampled, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %phasesH, void @empty_18, i32 0, i32 0, void @empty_15, i32 1, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %hfltCoeff, void @empty_18, i32 0, i32 0, void @empty_15, i32 1, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%Height_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %Height" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:597]   --->   Operation 45 'read' 'Height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = trunc i16 %Height_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:597]   --->   Operation 46 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%WidthOut_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %WidthOut" [/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 47 'read' 'WidthOut_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i16 %WidthOut_read" [/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 48 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%WidthIn_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %WidthIn" [/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 49 'read' 'WidthIn_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln224_1 = trunc i16 %WidthIn_read" [/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 50 'trunc' 'trunc_ln224_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.42ns)   --->   "%icmp_ln224 = icmp_ult  i16 %WidthOut_read, i16 %WidthIn_read" [/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 51 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node LoopSize)   --->   "%TotalPixels = select i1 %icmp_ln224, i11 %trunc_ln224_1, i11 %trunc_ln224" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:600]   --->   Operation 52 'select' 'TotalPixels' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln621 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_5, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:621]   --->   Operation 53 'specmemcore' 'specmemcore_ln621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln621 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_4, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:621]   --->   Operation 54 'specmemcore' 'specmemcore_ln621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln621 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_3, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:621]   --->   Operation 55 'specmemcore' 'specmemcore_ln621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln621 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_2, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:621]   --->   Operation 56 'specmemcore' 'specmemcore_ln621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln621 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_1, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:621]   --->   Operation 57 'specmemcore' 'specmemcore_ln621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln621 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:621]   --->   Operation 58 'specmemcore' 'specmemcore_ln621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap, i16 %FiltCoeff, i16 %hfltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [1/1] (1.63ns) (out node of the LUT)   --->   "%LoopSize = add i11 %TotalPixels, i11 4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:604]   --->   Operation 60 'add' 'LoopSize' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (2.42ns)   --->   "%empty_46 = icmp_ugt  i16 %WidthOut_read, i16 %WidthIn_read" [/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 61 'icmp' 'empty_46' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln637)   --->   "%p_v1 = select i1 %empty_46, i11 %trunc_ln224, i11 %trunc_ln224_1" [/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 62 'select' 'p_v1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln637 = add i11 %p_v1, i11 5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 63 'add' 'add_ln637' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln637 = br void %loop_width" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 64 'br' 'br_ln637' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.46>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%y_5 = load i11 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 65 'load' 'y_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.88ns)   --->   "%icmp_ln637 = icmp_eq  i11 %y_5, i11 %empty" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 66 'icmp' 'icmp_ln637' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 1080, i64 0"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.63ns)   --->   "%y_6 = add i11 %y_5, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 68 'add' 'y_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln637 = br i1 %icmp_ln637, void %loop_width.split, void %for.end188.loopexit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 69 'br' 'br_ln637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_47 = wait i32 @_ssdm_op_Wait"   --->   Operation 70 'wait' 'empty_47' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln637 = store i11 %y_6, i11 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 71 'store' 'store_ln637' <Predicate = (!icmp_ln637)> <Delay = 1.58>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln936 = ret" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:936]   --->   Operation 72 'ret' 'ret_ln936' <Predicate = (icmp_ln637)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.46>
ST_4 : Operation 73 [2/2] (3.46ns)   --->   "%call_ln637 = call void @hscale_core_polyphase_Pipeline_loop_width, i11 %add_ln637, i16 %WidthIn_read, i24 %stream_upsampled, i9 %phasesH, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i11 %LoopSize, i24 %stream_scaled, i8 %PixArray_val_V_23_055, i8 %PixArray_val_V_22_054, i8 %PixArray_val_V_21_053, i8 %PixArray_val_V_20_052, i8 %PixArray_val_V_19_051, i8 %PixArray_val_V_18_050, i8 %PixArray_val_V_17_049, i8 %PixArray_val_V_16_048, i8 %PixArray_val_V_15_047, i8 %PixArray_val_V_14_0, i8 %PixArray_val_V_13_0, i8 %PixArray_val_V_12_0, i8 %PixArray_val_V_11_0, i8 %PixArray_val_V_10_0, i8 %PixArray_val_V_9_0, i8 %PixArray_val_V_8_0, i8 %PixArray_val_V_7_0, i8 %PixArray_val_V_6_0, i8 %PixArray_val_V_5_0, i8 %PixArray_val_V_4_0, i8 %PixArray_val_V_3_0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 73 'call' 'call_ln637' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln587 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:587]   --->   Operation 74 'specloopname' 'specloopname_ln587' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln637 = call void @hscale_core_polyphase_Pipeline_loop_width, i11 %add_ln637, i16 %WidthIn_read, i24 %stream_upsampled, i9 %phasesH, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i11 %LoopSize, i24 %stream_scaled, i8 %PixArray_val_V_23_055, i8 %PixArray_val_V_22_054, i8 %PixArray_val_V_21_053, i8 %PixArray_val_V_20_052, i8 %PixArray_val_V_19_051, i8 %PixArray_val_V_18_050, i8 %PixArray_val_V_17_049, i8 %PixArray_val_V_16_048, i8 %PixArray_val_V_15_047, i8 %PixArray_val_V_14_0, i8 %PixArray_val_V_13_0, i8 %PixArray_val_V_12_0, i8 %PixArray_val_V_11_0, i8 %PixArray_val_V_10_0, i8 %PixArray_val_V_9_0, i8 %PixArray_val_V_8_0, i8 %PixArray_val_V_7_0, i8 %PixArray_val_V_6_0, i8 %PixArray_val_V_5_0, i8 %PixArray_val_V_4_0, i8 %PixArray_val_V_3_0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 75 'call' 'call_ln637' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln637 = br void %loop_width" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 76 'br' 'br_ln637' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.62ns, clock uncertainty: 1.52ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('y') [8]  (0 ns)
	'store' operation ('store_ln637', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637) of constant 0 on local variable 'y' [64]  (1.59 ns)

 <State 2>: 4.07ns
The critical path consists of the following:
	wire read operation ('WidthOut_read', /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224) on port 'WidthOut' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224) [47]  (0 ns)
	'icmp' operation ('icmp_ln224', /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224) [51]  (2.43 ns)
	'select' operation ('TotalPixels', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:600) [52]  (0 ns)
	'add' operation ('LoopSize', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:604) [60]  (1.64 ns)

 <State 3>: 3.47ns
The critical path consists of the following:
	'load' operation ('y', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637) on local variable 'y' [67]  (0 ns)
	'add' operation ('y', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637) [70]  (1.64 ns)
	'store' operation ('store_ln637', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637) of variable 'y', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637 on local variable 'y' [76]  (1.59 ns)
	blocking operation 0.241 ns on control path)

 <State 4>: 3.47ns
The critical path consists of the following:
	'call' operation ('call_ln637', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637) to 'hscale_core_polyphase_Pipeline_loop_width' [75]  (3.47 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
