
<dsp-builder xmlns="http://www.altera.com/ns/2011/dsp-builder">

  <design version="1.2">
    <param name="designGenerator">"DSP Builder 18.0std b614 "</param>
    <param name="generateAbsoluteOutputPath">"D:\\trevor\\research\\NIH_SBIR_R44_DC015443\\Audio_Beamforming\\hw\\library\\dummy_beamformer/D:/trevor/research/NIH_SBIR_R44_DC015443/Audio_Beamforming/hw/library/dummy_beamformer/./rtl"</param>
    <param name="generateLanguage">VHDL</param>
    <param name="generateOutputPath">"D:/trevor/research/NIH_SBIR_R44_DC015443/Audio_Beamforming/hw/library/dummy_beamformer/./rtl"</param>
    <param name="generateSubPath">dummy_beamformer</param>
    <model name="dummy_beamformer_ch_sum">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="generateHwTcl">true</param>
      <param name="simulinkHasDeviceBlock">true</param>
      <param name="simulinkPath">"dummy_beamformer/ch_sum"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeError</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">0x1.89374bc6a7efap+4</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.89374bc6a7efap+4</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Arria 10"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"10AX066K2F35I1LG"</param>
      <param name="synthDeviceSpeedGrade">"1"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthOutputMode">synthOutputHDLRoot</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(pin (1 d))">
        <param name="0">[/dummy_beamformer_ch_sum/inputBlock/(1 d)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 4 28)</param>
      </block>
      <block name="(pin (1 dout))">
        <param name="0">[/dummy_beamformer_ch_sum/AStOutput/(3 (avalonIfaceRole data) source_data)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeSFixed 4 28)</param>
      </block>
      <block name="(pin (2 v))">
        <param name="0">[/dummy_beamformer_ch_sum/inputBlock/(2 v)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (2 vout))">
        <param name="0">[/dummy_beamformer_ch_sum/AStOutput/(1 (avalonIfaceRole valid) source_valid)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (3 c))">
        <param name="0">[/dummy_beamformer_ch_sum/inputBlock/(3 c)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (3 cout))">
        <param name="0">[/dummy_beamformer_ch_sum/AStOutput/(2 (avalonIfaceRole channel) source_channel)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="AStInput">
        <param name="(1 (avalonIfaceRole valid) sink_valid)">[/dummy_beamformer_ch_sum/inputBlock/(2 v)]</param>
        <param name="(2 (avalonIfaceRole channel) sink_channel)">[/dummy_beamformer_ch_sum/inputBlock/(3 c)]</param>
        <param name="(3 (avalonIfaceRole data) sink_data)">[/dummy_beamformer_ch_sum/inputBlock/(1 d)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/dummy_beamformer_ch_sum_AStInput]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
        <wire name="(1 (avalonIfaceRole valid) input_valid)"/>
        <wire name="(2 (avalonIfaceRole channel) input_channel)"/>
        <wire name="(3 (avalonIfaceRole data) input_data)"/>
      </block>
      <block name="AStOutput">
        <param name="(1 (avalonIfaceRole valid) output_valid)">[/dummy_beamformer_ch_sum/ch_sum/(2 vout)]</param>
        <param name="(2 (avalonIfaceRole channel) output_channel)">[/dummy_beamformer_ch_sum/ch_sum/(3 cout)]</param>
        <param name="(3 (avalonIfaceRole data) output_data)">[/dummy_beamformer_ch_sum/ch_sum/(1 dout)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/dummy_beamformer_ch_sum_AStOutput]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
        <wire name="(1 (avalonIfaceRole valid) source_valid)"/>
        <wire name="(2 (avalonIfaceRole channel) source_channel)"/>
        <wire name="(3 (avalonIfaceRole data) source_data)"/>
      </block>
      <block name="ch_sum">
        <param name="(1 d)">[/dummy_beamformer_ch_sum/AStInput/(3 (avalonIfaceRole data) input_data)]</param>
        <param name="(2 v)">[/dummy_beamformer_ch_sum/AStInput/(1 (avalonIfaceRole valid) input_valid)]</param>
        <param name="(3 c)">[/dummy_beamformer_ch_sum/AStInput/(2 (avalonIfaceRole channel) input_channel)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/dummy_beamformer_ch_sum_ch_sum]</param>
        <param name="simulinkExtraCacheKeys">((1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 d)"/>
        <wire name="(2 v)"/>
        <wire name="(3 c)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 dout)">[/dummy_beamformer_ch_sum/AStOutput/(3 (avalonIfaceRole data) source_data)]</param>
        <param name="(2 vout)">[/dummy_beamformer_ch_sum/AStOutput/(1 (avalonIfaceRole valid) source_valid)]</param>
        <param name="(3 cout)">[/dummy_beamformer_ch_sum/AStOutput/(2 (avalonIfaceRole channel) source_channel)]</param>
        <param name="blockType">outputBlock</param>
        <param name="metadataTuple">()</param>
      </block>
    </model>
    <model name="dummy_beamformer_ch_sum_AStInput">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="avalonSTExtraParams">""</param>
      <param name="avalonSTMode">avalonSTSinkBlock</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
      <param name="simulinkPath">"dummy_beamformer/ch_sum/AStInput"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeError</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">0x1.89374bc6a7efap+4</param>
      <param name="synthClockFreq">0x1.89374bc6a7efap+4</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Arria 10"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"10AX066K2F35I1LG"</param>
      <param name="synthDeviceSpeedGrade">"1"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthLConstraintMode">synthLConstraintEq</param>
      <param name="synthLConstraintValue">0</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="BasicAvInput">
        <param name="(1 svalid)">[/dummy_beamformer_ch_sum_AStInput/ChannelIn/wireValid]</param>
        <param name="(2 schan)">[/dummy_beamformer_ch_sum_AStInput/ChannelIn/wireChannel]</param>
        <param name="(3 sdata)">[/dummy_beamformer_ch_sum_AStInput/ChannelIn/0]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/dummy_beamformer_ch_sum_AStInput_BasicAvInput]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
        <wire name="(1 ivalid)"/>
        <wire name="(2 ichan)"/>
        <wire name="(3 idata)"/>
      </block>
      <block name="ChannelIn">
        <param name="0">[/dummy_beamformer_ch_sum_AStInput/inputBlock/(3 (avalonIfaceRole data) sink_data)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/dummy_beamformer_ch_sum_AStInput/inputBlock/(2 (avalonIfaceRole channel) sink_channel)]</param>
        <param name="portValid">[/dummy_beamformer_ch_sum_AStInput/inputBlock/(1 (avalonIfaceRole valid) sink_valid)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
        <param name="simulinkPath">"dummy_beamformer/ch_sum/AStInput/ChannelIn"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/dummy_beamformer_ch_sum_AStInput/BasicAvInput/(3 idata)]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/dummy_beamformer_ch_sum_AStInput/BasicAvInput/(2 ichan)]</param>
        <param name="portValid">[/dummy_beamformer_ch_sum_AStInput/BasicAvInput/(1 ivalid)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
        <param name="simulinkPath">"dummy_beamformer/ch_sum/AStInput/ChannelOut"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
        <wire name="(1 (avalonIfaceRole valid) sink_valid)"/>
        <wire name="(2 (avalonIfaceRole channel) sink_channel)"/>
        <wire name="(3 (avalonIfaceRole data) sink_data)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 (avalonIfaceRole valid) input_valid)">[/dummy_beamformer_ch_sum_AStInput/ChannelOut/wireValid]</param>
        <param name="(2 (avalonIfaceRole channel) input_channel)">[/dummy_beamformer_ch_sum_AStInput/ChannelOut/wireChannel]</param>
        <param name="(3 (avalonIfaceRole data) input_data)">[/dummy_beamformer_ch_sum_AStInput/ChannelOut/0]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
      </block>
    </model>
    <model name="dummy_beamformer_ch_sum_AStInput_BasicAvInput">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
      <param name="simulinkPath">"dummy_beamformer/ch_sum/AStInput/BasicAvInput"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeError</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">0x1.89374bc6a7efap+4</param>
      <param name="synthClockFreq">0x1.89374bc6a7efap+4</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Arria 10"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"10AX066K2F35I1LG"</param>
      <param name="synthDeviceSpeedGrade">"1"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthLConstraintMode">synthLConstraintEq</param>
      <param name="synthLConstraintValue">0</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
        <wire name="(1 svalid)"/>
        <wire name="(2 schan)"/>
        <wire name="(3 sdata)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 ivalid)">[/dummy_beamformer_ch_sum_AStInput_BasicAvInput/inputBlock/(1 svalid)]</param>
        <param name="(2 ichan)">[/dummy_beamformer_ch_sum_AStInput_BasicAvInput/inputBlock/(2 schan)]</param>
        <param name="(3 idata)">[/dummy_beamformer_ch_sum_AStInput_BasicAvInput/inputBlock/(3 sdata)]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
      </block>
    </model>
    <model name="dummy_beamformer_ch_sum_AStOutput">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="avalonSTExtraParams">""</param>
      <param name="avalonSTMode">avalonSTSourceBlock</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
      <param name="simulinkPath">"dummy_beamformer/ch_sum/AStOutput"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeError</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">0x1.89374bc6a7efap+4</param>
      <param name="synthClockFreq">0x1.89374bc6a7efap+4</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Arria 10"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"10AX066K2F35I1LG"</param>
      <param name="synthDeviceSpeedGrade">"1"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthLConstraintMode">synthLConstraintEq</param>
      <param name="synthLConstraintValue">0</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="ChannelIn">
        <param name="0">[/dummy_beamformer_ch_sum_AStOutput/inputBlock/(3 (avalonIfaceRole data) output_data)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/dummy_beamformer_ch_sum_AStOutput/inputBlock/(2 (avalonIfaceRole channel) output_channel)]</param>
        <param name="portValid">[/dummy_beamformer_ch_sum_AStOutput/inputBlock/(1 (avalonIfaceRole valid) output_valid)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
        <param name="simulinkPath">"dummy_beamformer/ch_sum/AStOutput/ChannelIn"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/dummy_beamformer_ch_sum_AStOutput/ChannelIn/0]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/dummy_beamformer_ch_sum_AStOutput/ChannelIn/wireChannel]</param>
        <param name="portValid">[/dummy_beamformer_ch_sum_AStOutput/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
        <param name="simulinkPath">"dummy_beamformer/ch_sum/AStOutput/ChannelOut"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
        <wire name="(1 (avalonIfaceRole valid) output_valid)"/>
        <wire name="(2 (avalonIfaceRole channel) output_channel)"/>
        <wire name="(3 (avalonIfaceRole data) output_data)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 (avalonIfaceRole valid) source_valid)">[/dummy_beamformer_ch_sum_AStOutput/ChannelOut/wireValid]</param>
        <param name="(2 (avalonIfaceRole channel) source_channel)">[/dummy_beamformer_ch_sum_AStOutput/ChannelOut/wireChannel]</param>
        <param name="(3 (avalonIfaceRole data) source_data)">[/dummy_beamformer_ch_sum_AStOutput/ChannelOut/0]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
      </block>
    </model>
    <model name="dummy_beamformer_ch_sum_ch_sum">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"dummy_beamformer/ch_sum/ch_sum"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeError</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">0x1.89374bc6a7efap+4</param>
      <param name="synthClockFreq">0x1.89374bc6a7efap+4</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Arria 10"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"10AX066K2F35I1LG"</param>
      <param name="synthDeviceSpeedGrade">"1"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="Add">
        <param name="0">[/dummy_beamformer_ch_sum_ch_sum/Demux/0]</param>
        <param name="1">[/dummy_beamformer_ch_sum_ch_sum/Demux/1]</param>
        <param name="2">[/dummy_beamformer_ch_sum_ch_sum/Demux/2]</param>
        <param name="3">[/dummy_beamformer_ch_sum_ch_sum/Demux/3]</param>
        <param name="4">[/dummy_beamformer_ch_sum_ch_sum/Demux/4]</param>
        <param name="5">[/dummy_beamformer_ch_sum_ch_sum/Demux/5]</param>
        <param name="6">[/dummy_beamformer_ch_sum_ch_sum/Demux/6]</param>
        <param name="7">[/dummy_beamformer_ch_sum_ch_sum/Demux/7]</param>
        <param name="8">[/dummy_beamformer_ch_sum_ch_sum/Demux/8]</param>
        <param name="9">[/dummy_beamformer_ch_sum_ch_sum/Demux/9]</param>
        <param name="10">[/dummy_beamformer_ch_sum_ch_sum/Demux/10]</param>
        <param name="11">[/dummy_beamformer_ch_sum_ch_sum/Demux/11]</param>
        <param name="12">[/dummy_beamformer_ch_sum_ch_sum/Demux/12]</param>
        <param name="13">[/dummy_beamformer_ch_sum_ch_sum/Demux/13]</param>
        <param name="14">[/dummy_beamformer_ch_sum_ch_sum/Demux/14]</param>
        <param name="15">[/dummy_beamformer_ch_sum_ch_sum/Demux/15]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 32 28 0 1 0) ^16 (1 36 28 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And">
        <param name="0">[/dummy_beamformer_ch_sum_ch_sum/ChannelIn/wireValid]</param>
        <param name="1">[/dummy_beamformer_ch_sum_ch_sum/CmpEQ/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/dummy_beamformer_ch_sum_ch_sum/Add/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeSFixed 4 28)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 36 28 0 1 0) (1 32 28 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChannelIn">
        <param name="0">[/dummy_beamformer_ch_sum_ch_sum/inputBlock/(1 d)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/dummy_beamformer_ch_sum_ch_sum/inputBlock/(3 c)]</param>
        <param name="portValid">[/dummy_beamformer_ch_sum_ch_sum/inputBlock/(2 v)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
        <param name="simulinkPath">"dummy_beamformer/ch_sum/ch_sum/ChannelIn"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/dummy_beamformer_ch_sum_ch_sum/BitExtract/primWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/dummy_beamformer_ch_sum_ch_sum/Const/primWireOut]</param>
        <param name="portValid">[/dummy_beamformer_ch_sum_ch_sum/And/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0))</param>
        <param name="simulinkPath">"dummy_beamformer/ch_sum/ch_sum/ChannelOut"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/dummy_beamformer_ch_sum_ch_sum/ChannelIn/wireChannel]</param>
        <param name="1">[/dummy_beamformer_ch_sum_ch_sum/Const1/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 8 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">15</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Demux">
        <param name="blockType">demuxBlock</param>
        <param name="demuxChannelCount">16</param>
        <param name="demuxPortData">[/dummy_beamformer_ch_sum_ch_sum/ChannelIn/0]</param>
        <param name="portChannel">[/dummy_beamformer_ch_sum_ch_sum/ChannelIn/wireChannel]</param>
        <param name="portValid">[/dummy_beamformer_ch_sum_ch_sum/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 28 0 1 0) ^16)</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="8"/>
        <wire name="9"/>
        <wire name="10"/>
        <wire name="11"/>
        <wire name="12"/>
        <wire name="13"/>
        <wire name="14"/>
        <wire name="15"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 d)"/>
        <wire name="(2 v)"/>
        <wire name="(3 c)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 dout)">[/dummy_beamformer_ch_sum_ch_sum/ChannelOut/0]</param>
        <param name="(2 vout)">[/dummy_beamformer_ch_sum_ch_sum/ChannelOut/wireValid]</param>
        <param name="(3 cout)">[/dummy_beamformer_ch_sum_ch_sum/ChannelOut/wireChannel]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 32 28 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
      </block>
    </model>
  </design>

</dsp-builder>