
Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e80  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007f4  08005010  08005010  00006010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005804  08005804  0000708c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005804  08005804  00006804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800580c  0800580c  0000708c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800580c  0800580c  0000680c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005810  08005810  00006810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  08005814  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000708c  2**0
                  CONTENTS
 10 .bss          00000624  2000008c  2000008c  0000708c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200006b0  200006b0  0000708c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a5b7  00000000  00000000  000070bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002183  00000000  00000000  00011673  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000980  00000000  00000000  000137f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000756  00000000  00000000  00014178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021a9b  00000000  00000000  000148ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bf26  00000000  00000000  00036369  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c57c4  00000000  00000000  0004228f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00107a53  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002cdc  00000000  00000000  00107a98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  0010a774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004ff8 	.word	0x08004ff8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	08004ff8 	.word	0x08004ff8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <calculate_crc32>:
static uint32_t calculate_crc32(const uint8_t *data, uint32_t length);

//Hàm tính CRC32

static uint32_t calculate_crc32(const uint8_t *data, uint32_t length)
{
 800059c:	b480      	push	{r7}
 800059e:	b087      	sub	sp, #28
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFF;
 80005a6:	f04f 33ff 	mov.w	r3, #4294967295
 80005aa:	617b      	str	r3, [r7, #20]
    const uint32_t poly = 0x04C11DB7;
 80005ac:	4b17      	ldr	r3, [pc, #92]	@ (800060c <calculate_crc32+0x70>)
 80005ae:	60bb      	str	r3, [r7, #8]
    for (uint32_t i = 0; i < length; i++) {
 80005b0:	2300      	movs	r3, #0
 80005b2:	613b      	str	r3, [r7, #16]
 80005b4:	e01f      	b.n	80005f6 <calculate_crc32+0x5a>
        crc ^= (uint32_t)data[i] << 24;
 80005b6:	687a      	ldr	r2, [r7, #4]
 80005b8:	693b      	ldr	r3, [r7, #16]
 80005ba:	4413      	add	r3, r2
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	061b      	lsls	r3, r3, #24
 80005c0:	697a      	ldr	r2, [r7, #20]
 80005c2:	4053      	eors	r3, r2
 80005c4:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 8; j++) {
 80005c6:	2300      	movs	r3, #0
 80005c8:	60fb      	str	r3, [r7, #12]
 80005ca:	e00e      	b.n	80005ea <calculate_crc32+0x4e>
            if (crc & 0x80000000) crc = (crc << 1) ^ poly;
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	da05      	bge.n	80005de <calculate_crc32+0x42>
 80005d2:	697b      	ldr	r3, [r7, #20]
 80005d4:	005b      	lsls	r3, r3, #1
 80005d6:	68ba      	ldr	r2, [r7, #8]
 80005d8:	4053      	eors	r3, r2
 80005da:	617b      	str	r3, [r7, #20]
 80005dc:	e002      	b.n	80005e4 <calculate_crc32+0x48>
            else crc = (crc << 1);
 80005de:	697b      	ldr	r3, [r7, #20]
 80005e0:	005b      	lsls	r3, r3, #1
 80005e2:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 8; j++) {
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	3301      	adds	r3, #1
 80005e8:	60fb      	str	r3, [r7, #12]
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	2b07      	cmp	r3, #7
 80005ee:	dded      	ble.n	80005cc <calculate_crc32+0x30>
    for (uint32_t i = 0; i < length; i++) {
 80005f0:	693b      	ldr	r3, [r7, #16]
 80005f2:	3301      	adds	r3, #1
 80005f4:	613b      	str	r3, [r7, #16]
 80005f6:	693a      	ldr	r2, [r7, #16]
 80005f8:	683b      	ldr	r3, [r7, #0]
 80005fa:	429a      	cmp	r2, r3
 80005fc:	d3db      	bcc.n	80005b6 <calculate_crc32+0x1a>
        }
    }
    return crc;
 80005fe:	697b      	ldr	r3, [r7, #20]
}
 8000600:	4618      	mov	r0, r3
 8000602:	371c      	adds	r7, #28
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	04c11db7 	.word	0x04c11db7

08000610 <etx_ota_download_and_flash>:

ETX_OTA_EX_ etx_ota_download_and_flash( void )
{
 8000610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000612:	b08f      	sub	sp, #60	@ 0x3c
 8000614:	af00      	add	r7, sp, #0
  ETX_OTA_EX_ ret  = ETX_OTA_EX_OK;
 8000616:	2300      	movs	r3, #0
 8000618:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint16_t    len;

  if(ota_retry_count > 0)
 800061c:	4b47      	ldr	r3, [pc, #284]	@ (800073c <etx_ota_download_and_flash+0x12c>)
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	2b00      	cmp	r3, #0
 8000622:	d007      	beq.n	8000634 <etx_ota_download_and_flash+0x24>
      printf("Waiting for OTA data... (Retry %d/%d)\r\n", ota_retry_count, MAX_OTA_RETRIES);
 8000624:	4b45      	ldr	r3, [pc, #276]	@ (800073c <etx_ota_download_and_flash+0x12c>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	2205      	movs	r2, #5
 800062a:	4619      	mov	r1, r3
 800062c:	4844      	ldr	r0, [pc, #272]	@ (8000740 <etx_ota_download_and_flash+0x130>)
 800062e:	f003 fe19 	bl	8004264 <iprintf>
 8000632:	e002      	b.n	800063a <etx_ota_download_and_flash+0x2a>
  else
      printf("Waiting for OTA data...\r\n");
 8000634:	4843      	ldr	r0, [pc, #268]	@ (8000744 <etx_ota_download_and_flash+0x134>)
 8000636:	f003 fe7d 	bl	8004334 <puts>

  /* Reset variables */
  ota_fw_total_size    = 0u;
 800063a:	4b43      	ldr	r3, [pc, #268]	@ (8000748 <etx_ota_download_and_flash+0x138>)
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]
  ota_fw_received_size = 0u;
 8000640:	4b42      	ldr	r3, [pc, #264]	@ (800074c <etx_ota_download_and_flash+0x13c>)
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
  ota_fw_crc           = 0u;
 8000646:	4b42      	ldr	r3, [pc, #264]	@ (8000750 <etx_ota_download_and_flash+0x140>)
 8000648:	2200      	movs	r2, #0
 800064a:	601a      	str	r2, [r3, #0]
  ota_state            = ETX_OTA_STATE_START;
 800064c:	4b41      	ldr	r3, [pc, #260]	@ (8000754 <etx_ota_download_and_flash+0x144>)
 800064e:	2201      	movs	r2, #1
 8000650:	701a      	strb	r2, [r3, #0]
  slot_num_to_write    = 0xFFu;
 8000652:	4b41      	ldr	r3, [pc, #260]	@ (8000758 <etx_ota_download_and_flash+0x148>)
 8000654:	22ff      	movs	r2, #255	@ 0xff
 8000656:	701a      	strb	r2, [r3, #0]

  do
  {
    memset( Rx_Buffer, 0, ETX_OTA_PACKET_MAX_SIZE );
 8000658:	f240 4209 	movw	r2, #1033	@ 0x409
 800065c:	2100      	movs	r1, #0
 800065e:	483f      	ldr	r0, [pc, #252]	@ (800075c <etx_ota_download_and_flash+0x14c>)
 8000660:	f003 ff48 	bl	80044f4 <memset>

    // Nhận dữ liệu (Timeout 5s)
    len = etx_receive_chunk( Rx_Buffer, ETX_OTA_PACKET_MAX_SIZE );
 8000664:	f240 4109 	movw	r1, #1033	@ 0x409
 8000668:	483c      	ldr	r0, [pc, #240]	@ (800075c <etx_ota_download_and_flash+0x14c>)
 800066a:	f000 fa41 	bl	8000af0 <etx_receive_chunk>
 800066e:	4603      	mov	r3, r0
 8000670:	86bb      	strh	r3, [r7, #52]	@ 0x34

    if( len != 0u )
 8000672:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000674:	2b00      	cmp	r3, #0
 8000676:	d008      	beq.n	800068a <etx_ota_download_and_flash+0x7a>
    {
      ret = etx_process_data( Rx_Buffer, len );
 8000678:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800067a:	4619      	mov	r1, r3
 800067c:	4837      	ldr	r0, [pc, #220]	@ (800075c <etx_ota_download_and_flash+0x14c>)
 800067e:	f000 f87b 	bl	8000778 <etx_process_data>
 8000682:	4603      	mov	r3, r0
 8000684:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000688:	e002      	b.n	8000690 <etx_ota_download_and_flash+0x80>
    }
    else
    {
      ret = ETX_OTA_EX_ERR;
 800068a:	2301      	movs	r3, #1
 800068c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    }

    // --- XỬ LÝ KẾT QUẢ ---
    if( ret != ETX_OTA_EX_OK )
 8000690:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000694:	2b00      	cmp	r3, #0
 8000696:	d03e      	beq.n	8000716 <etx_ota_download_and_flash+0x106>
    {
      printf("Sending NACK\r\n");
 8000698:	4831      	ldr	r0, [pc, #196]	@ (8000760 <etx_ota_download_and_flash+0x150>)
 800069a:	f003 fe4b 	bl	8004334 <puts>
      etx_ota_send_resp( ETX_OTA_NACK );
 800069e:	2001      	movs	r0, #1
 80006a0:	f000 fae0 	bl	8000c64 <etx_ota_send_resp>

      ota_retry_count++;
 80006a4:	4b25      	ldr	r3, [pc, #148]	@ (800073c <etx_ota_download_and_flash+0x12c>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	3301      	adds	r3, #1
 80006aa:	b2da      	uxtb	r2, r3
 80006ac:	4b23      	ldr	r3, [pc, #140]	@ (800073c <etx_ota_download_and_flash+0x12c>)
 80006ae:	701a      	strb	r2, [r3, #0]

      // Nếu lỗi quá 5 lần -> Hủy bỏ OTA và Quay về App cũ
      if (ota_retry_count >= MAX_OTA_RETRIES)
 80006b0:	4b22      	ldr	r3, [pc, #136]	@ (800073c <etx_ota_download_and_flash+0x12c>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	2b04      	cmp	r3, #4
 80006b6:	d939      	bls.n	800072c <etx_ota_download_and_flash+0x11c>
      {
          printf("Too many errors/timeouts (%d). Aborting OTA...\r\n", MAX_OTA_RETRIES);
 80006b8:	2105      	movs	r1, #5
 80006ba:	482a      	ldr	r0, [pc, #168]	@ (8000764 <etx_ota_download_and_flash+0x154>)
 80006bc:	f003 fdd2 	bl	8004264 <iprintf>

          // [QUAN TRỌNG] Xóa cờ OTA REQUEST trong Flash trước khi Reset
          // Nếu không làm bước này, Reset xong nó lại vào OTA Mode tiếp
          ETX_GNRL_CFG_ cfg;
          memcpy( &cfg, cfg_flash, sizeof(ETX_GNRL_CFG_) );
 80006c0:	4b29      	ldr	r3, [pc, #164]	@ (8000768 <etx_ota_download_and_flash+0x158>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	461c      	mov	r4, r3
 80006c6:	463e      	mov	r6, r7
 80006c8:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 80006cc:	4635      	mov	r5, r6
 80006ce:	4623      	mov	r3, r4
 80006d0:	6818      	ldr	r0, [r3, #0]
 80006d2:	6859      	ldr	r1, [r3, #4]
 80006d4:	689a      	ldr	r2, [r3, #8]
 80006d6:	68db      	ldr	r3, [r3, #12]
 80006d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80006da:	3410      	adds	r4, #16
 80006dc:	3610      	adds	r6, #16
 80006de:	4564      	cmp	r4, ip
 80006e0:	d1f4      	bne.n	80006cc <etx_ota_download_and_flash+0xbc>
 80006e2:	4632      	mov	r2, r6
 80006e4:	4623      	mov	r3, r4
 80006e6:	881b      	ldrh	r3, [r3, #0]
 80006e8:	8013      	strh	r3, [r2, #0]

          if(cfg.reboot_cause != ETX_NORMAL_BOOT)
 80006ea:	683b      	ldr	r3, [r7, #0]
 80006ec:	4a1f      	ldr	r2, [pc, #124]	@ (800076c <etx_ota_download_and_flash+0x15c>)
 80006ee:	4293      	cmp	r3, r2
 80006f0:	d008      	beq.n	8000704 <etx_ota_download_and_flash+0xf4>
          {
              printf("Clearing OTA Flag in Flash...\r\n");
 80006f2:	481f      	ldr	r0, [pc, #124]	@ (8000770 <etx_ota_download_and_flash+0x160>)
 80006f4:	f003 fe1e 	bl	8004334 <puts>
              cfg.reboot_cause = ETX_NORMAL_BOOT;
 80006f8:	4b1c      	ldr	r3, [pc, #112]	@ (800076c <etx_ota_download_and_flash+0x15c>)
 80006fa:	603b      	str	r3, [r7, #0]
              write_cfg_to_flash( &cfg );
 80006fc:	463b      	mov	r3, r7
 80006fe:	4618      	mov	r0, r3
 8000700:	f000 fdf6 	bl	80012f0 <write_cfg_to_flash>
          }

          printf("System Resetting to Rollback/Normal Boot...\r\n");
 8000704:	481b      	ldr	r0, [pc, #108]	@ (8000774 <etx_ota_download_and_flash+0x164>)
 8000706:	f003 fe15 	bl	8004334 <puts>
          HAL_Delay(100);
 800070a:	2064      	movs	r0, #100	@ 0x64
 800070c:	f001 fbe4 	bl	8001ed8 <HAL_Delay>
          HAL_NVIC_SystemReset();
 8000710:	f001 fcf5 	bl	80020fe <HAL_NVIC_SystemReset>
      }

      break;
 8000714:	e00a      	b.n	800072c <etx_ota_download_and_flash+0x11c>
    }
    else
    {
      ota_retry_count = 0;
 8000716:	4b09      	ldr	r3, [pc, #36]	@ (800073c <etx_ota_download_and_flash+0x12c>)
 8000718:	2200      	movs	r2, #0
 800071a:	701a      	strb	r2, [r3, #0]
      etx_ota_send_resp( ETX_OTA_ACK );
 800071c:	2000      	movs	r0, #0
 800071e:	f000 faa1 	bl	8000c64 <etx_ota_send_resp>
    }

  } while( ota_state != ETX_OTA_STATE_IDLE );
 8000722:	4b0c      	ldr	r3, [pc, #48]	@ (8000754 <etx_ota_download_and_flash+0x144>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d196      	bne.n	8000658 <etx_ota_download_and_flash+0x48>
 800072a:	e000      	b.n	800072e <etx_ota_download_and_flash+0x11e>
      break;
 800072c:	bf00      	nop

  return ret;
 800072e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8000732:	4618      	mov	r0, r3
 8000734:	373c      	adds	r7, #60	@ 0x3c
 8000736:	46bd      	mov	sp, r7
 8000738:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800073a:	bf00      	nop
 800073c:	200004c1 	.word	0x200004c1
 8000740:	08005010 	.word	0x08005010
 8000744:	08005038 	.word	0x08005038
 8000748:	200004b4 	.word	0x200004b4
 800074c:	200004bc 	.word	0x200004bc
 8000750:	200004b8 	.word	0x200004b8
 8000754:	200004b1 	.word	0x200004b1
 8000758:	200004c0 	.word	0x200004c0
 800075c:	200000a8 	.word	0x200000a8
 8000760:	08005054 	.word	0x08005054
 8000764:	08005064 	.word	0x08005064
 8000768:	20000000 	.word	0x20000000
 800076c:	beeffeed 	.word	0xbeeffeed
 8000770:	08005098 	.word	0x08005098
 8000774:	080050b8 	.word	0x080050b8

08000778 <etx_process_data>:

static ETX_OTA_EX_ etx_process_data( uint8_t *buf, uint16_t len )
{
 8000778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800077a:	b099      	sub	sp, #100	@ 0x64
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
 8000780:	460b      	mov	r3, r1
 8000782:	807b      	strh	r3, [r7, #2]
  ETX_OTA_EX_ ret = ETX_OTA_EX_ERR;
 8000784:	2301      	movs	r3, #1
 8000786:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  do
  {
    if( ( buf == NULL ) || ( len == 0u) ) break;
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	2b00      	cmp	r3, #0
 800078e:	f000 81a8 	beq.w	8000ae2 <etx_process_data+0x36a>
 8000792:	887b      	ldrh	r3, [r7, #2]
 8000794:	2b00      	cmp	r3, #0
 8000796:	f000 81a4 	beq.w	8000ae2 <etx_process_data+0x36a>

    ETX_OTA_COMMAND_ *cmd = (ETX_OTA_COMMAND_*)buf;
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	65bb      	str	r3, [r7, #88]	@ 0x58
    if( cmd->packet_type == ETX_OTA_PACKET_TYPE_CMD )
 800079e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80007a0:	785b      	ldrb	r3, [r3, #1]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d104      	bne.n	80007b0 <etx_process_data+0x38>
    {
      if( cmd->cmd == ETX_OTA_CMD_ABORT ) break;
 80007a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80007a8:	791b      	ldrb	r3, [r3, #4]
 80007aa:	2b02      	cmp	r3, #2
 80007ac:	f000 816d 	beq.w	8000a8a <etx_process_data+0x312>
    }

    switch( ota_state )
 80007b0:	4bb9      	ldr	r3, [pc, #740]	@ (8000a98 <etx_process_data+0x320>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2b04      	cmp	r3, #4
 80007b6:	f200 8164 	bhi.w	8000a82 <etx_process_data+0x30a>
 80007ba:	a201      	add	r2, pc, #4	@ (adr r2, 80007c0 <etx_process_data+0x48>)
 80007bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007c0:	080007d5 	.word	0x080007d5
 80007c4:	080007e3 	.word	0x080007e3
 80007c8:	0800080b 	.word	0x0800080b
 80007cc:	08000859 	.word	0x08000859
 80007d0:	08000933 	.word	0x08000933
    {
      case ETX_OTA_STATE_IDLE:
        printf("ETX_OTA_STATE_IDLE...\r\n");
 80007d4:	48b1      	ldr	r0, [pc, #708]	@ (8000a9c <etx_process_data+0x324>)
 80007d6:	f003 fdad 	bl	8004334 <puts>
        ret = ETX_OTA_EX_OK;
 80007da:	2300      	movs	r3, #0
 80007dc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
        break;
 80007e0:	e17f      	b.n	8000ae2 <etx_process_data+0x36a>

      case ETX_OTA_STATE_START:
        if( cmd->packet_type == ETX_OTA_PACKET_TYPE_CMD && cmd->cmd == ETX_OTA_CMD_START )
 80007e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80007e4:	785b      	ldrb	r3, [r3, #1]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	f040 8151 	bne.w	8000a8e <etx_process_data+0x316>
 80007ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80007ee:	791b      	ldrb	r3, [r3, #4]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	f040 814c 	bne.w	8000a8e <etx_process_data+0x316>
        {
          printf("Received OTA START Command\r\n");
 80007f6:	48aa      	ldr	r0, [pc, #680]	@ (8000aa0 <etx_process_data+0x328>)
 80007f8:	f003 fd9c 	bl	8004334 <puts>
          ota_state = ETX_OTA_STATE_HEADER;
 80007fc:	4ba6      	ldr	r3, [pc, #664]	@ (8000a98 <etx_process_data+0x320>)
 80007fe:	2202      	movs	r2, #2
 8000800:	701a      	strb	r2, [r3, #0]
          ret = ETX_OTA_EX_OK;
 8000802:	2300      	movs	r3, #0
 8000804:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
        }
        break;
 8000808:	e141      	b.n	8000a8e <etx_process_data+0x316>

      case ETX_OTA_STATE_HEADER:
      {
        ETX_OTA_HEADER_ *header = (ETX_OTA_HEADER_*)buf;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	643b      	str	r3, [r7, #64]	@ 0x40
        if( header->packet_type == ETX_OTA_PACKET_TYPE_HEADER )
 800080e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000810:	785b      	ldrb	r3, [r3, #1]
 8000812:	2b02      	cmp	r3, #2
 8000814:	f040 813d 	bne.w	8000a92 <etx_process_data+0x31a>
        {
          ota_fw_total_size = header->meta_data.package_size;
 8000818:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	4aa1      	ldr	r2, [pc, #644]	@ (8000aa4 <etx_process_data+0x32c>)
 800081e:	6013      	str	r3, [r2, #0]
          ota_fw_crc        = header->meta_data.package_crc;
 8000820:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000822:	689b      	ldr	r3, [r3, #8]
 8000824:	4aa0      	ldr	r2, [pc, #640]	@ (8000aa8 <etx_process_data+0x330>)
 8000826:	6013      	str	r3, [r2, #0]
          printf("Received OTA Header. FW Size = %ld\r\n", ota_fw_total_size);
 8000828:	4b9e      	ldr	r3, [pc, #632]	@ (8000aa4 <etx_process_data+0x32c>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4619      	mov	r1, r3
 800082e:	489f      	ldr	r0, [pc, #636]	@ (8000aac <etx_process_data+0x334>)
 8000830:	f003 fd18 	bl	8004264 <iprintf>

          slot_num_to_write = get_available_slot_number();
 8000834:	f000 fae0 	bl	8000df8 <get_available_slot_number>
 8000838:	4603      	mov	r3, r0
 800083a:	461a      	mov	r2, r3
 800083c:	4b9c      	ldr	r3, [pc, #624]	@ (8000ab0 <etx_process_data+0x338>)
 800083e:	701a      	strb	r2, [r3, #0]
          if( slot_num_to_write != 0xFF )
 8000840:	4b9b      	ldr	r3, [pc, #620]	@ (8000ab0 <etx_process_data+0x338>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2bff      	cmp	r3, #255	@ 0xff
 8000846:	f000 8124 	beq.w	8000a92 <etx_process_data+0x31a>
          {
            ota_state = ETX_OTA_STATE_DATA;
 800084a:	4b93      	ldr	r3, [pc, #588]	@ (8000a98 <etx_process_data+0x320>)
 800084c:	2203      	movs	r2, #3
 800084e:	701a      	strb	r2, [r3, #0]
            ret = ETX_OTA_EX_OK;
 8000850:	2300      	movs	r3, #0
 8000852:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
          }
        }
      }
      break;
 8000856:	e11c      	b.n	8000a92 <etx_process_data+0x31a>

      case ETX_OTA_STATE_DATA:
      {
        ETX_OTA_DATA_ *data = (ETX_OTA_DATA_*)buf;
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	64bb      	str	r3, [r7, #72]	@ 0x48
        uint16_t data_len = data->data_len;
 800085c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800085e:	789a      	ldrb	r2, [r3, #2]
 8000860:	78db      	ldrb	r3, [r3, #3]
 8000862:	021b      	lsls	r3, r3, #8
 8000864:	4313      	orrs	r3, r2
 8000866:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        HAL_StatusTypeDef ex;

        if( data->packet_type == ETX_OTA_PACKET_TYPE_DATA )
 800086a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800086c:	785b      	ldrb	r3, [r3, #1]
 800086e:	2b01      	cmp	r3, #1
 8000870:	f040 8132 	bne.w	8000ad8 <etx_process_data+0x360>
        {
          bool is_first_block = false;
 8000874:	2300      	movs	r3, #0
 8000876:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
          if( ota_fw_received_size == 0 )
 800087a:	4b8e      	ldr	r3, [pc, #568]	@ (8000ab4 <etx_process_data+0x33c>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d12e      	bne.n	80008e0 <etx_process_data+0x168>
          {
            is_first_block = true;
 8000882:	2301      	movs	r3, #1
 8000884:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e

            // Đánh dấu Slot này là KHÔNG HỢP LỆ
            ETX_GNRL_CFG_ cfg;
            memcpy( &cfg, cfg_flash, sizeof(ETX_GNRL_CFG_) );
 8000888:	4b8b      	ldr	r3, [pc, #556]	@ (8000ab8 <etx_process_data+0x340>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	461c      	mov	r4, r3
 800088e:	f107 060c 	add.w	r6, r7, #12
 8000892:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8000896:	4635      	mov	r5, r6
 8000898:	4623      	mov	r3, r4
 800089a:	6818      	ldr	r0, [r3, #0]
 800089c:	6859      	ldr	r1, [r3, #4]
 800089e:	689a      	ldr	r2, [r3, #8]
 80008a0:	68db      	ldr	r3, [r3, #12]
 80008a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80008a4:	3410      	adds	r4, #16
 80008a6:	3610      	adds	r6, #16
 80008a8:	4564      	cmp	r4, ip
 80008aa:	d1f4      	bne.n	8000896 <etx_process_data+0x11e>
 80008ac:	4632      	mov	r2, r6
 80008ae:	4623      	mov	r3, r4
 80008b0:	881b      	ldrh	r3, [r3, #0]
 80008b2:	8013      	strh	r3, [r2, #0]
            cfg.slot_table[slot_num_to_write].is_this_slot_not_valid = 1u;
 80008b4:	4b7e      	ldr	r3, [pc, #504]	@ (8000ab0 <etx_process_data+0x338>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	461a      	mov	r2, r3
 80008ba:	4613      	mov	r3, r2
 80008bc:	005b      	lsls	r3, r3, #1
 80008be:	4413      	add	r3, r2
 80008c0:	00db      	lsls	r3, r3, #3
 80008c2:	1a9b      	subs	r3, r3, r2
 80008c4:	3360      	adds	r3, #96	@ 0x60
 80008c6:	443b      	add	r3, r7
 80008c8:	3b50      	subs	r3, #80	@ 0x50
 80008ca:	2201      	movs	r2, #1
 80008cc:	701a      	strb	r2, [r3, #0]

            if( write_cfg_to_flash( &cfg ) != HAL_OK ) break;
 80008ce:	f107 030c 	add.w	r3, r7, #12
 80008d2:	4618      	mov	r0, r3
 80008d4:	f000 fd0c 	bl	80012f0 <write_cfg_to_flash>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	f040 80fe 	bne.w	8000adc <etx_process_data+0x364>
          }

          ex = write_data_to_slot( slot_num_to_write, buf+4, data_len, is_first_block );
 80008e0:	4b73      	ldr	r3, [pc, #460]	@ (8000ab0 <etx_process_data+0x338>)
 80008e2:	7818      	ldrb	r0, [r3, #0]
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	1d19      	adds	r1, r3, #4
 80008e8:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80008ec:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80008f0:	f000 f9e6 	bl	8000cc0 <write_data_to_slot>
 80008f4:	4603      	mov	r3, r0
 80008f6:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

          if( ex == HAL_OK )
 80008fa:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80008fe:	2b00      	cmp	r3, #0
 8000900:	f040 80ea 	bne.w	8000ad8 <etx_process_data+0x360>
          {
            printf("[%ld/%ld]\r\n", ota_fw_received_size/ETX_OTA_DATA_MAX_SIZE, ota_fw_total_size/ETX_OTA_DATA_MAX_SIZE);
 8000904:	4b6b      	ldr	r3, [pc, #428]	@ (8000ab4 <etx_process_data+0x33c>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	0a99      	lsrs	r1, r3, #10
 800090a:	4b66      	ldr	r3, [pc, #408]	@ (8000aa4 <etx_process_data+0x32c>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	0a9b      	lsrs	r3, r3, #10
 8000910:	461a      	mov	r2, r3
 8000912:	486a      	ldr	r0, [pc, #424]	@ (8000abc <etx_process_data+0x344>)
 8000914:	f003 fca6 	bl	8004264 <iprintf>
            if( ota_fw_received_size >= ota_fw_total_size )
 8000918:	4b66      	ldr	r3, [pc, #408]	@ (8000ab4 <etx_process_data+0x33c>)
 800091a:	681a      	ldr	r2, [r3, #0]
 800091c:	4b61      	ldr	r3, [pc, #388]	@ (8000aa4 <etx_process_data+0x32c>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	429a      	cmp	r2, r3
 8000922:	d302      	bcc.n	800092a <etx_process_data+0x1b2>
            {
              ota_state = ETX_OTA_STATE_END;
 8000924:	4b5c      	ldr	r3, [pc, #368]	@ (8000a98 <etx_process_data+0x320>)
 8000926:	2204      	movs	r2, #4
 8000928:	701a      	strb	r2, [r3, #0]
            }
            ret = ETX_OTA_EX_OK;
 800092a:	2300      	movs	r3, #0
 800092c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
          }
        }
      }
      break;
 8000930:	e0d2      	b.n	8000ad8 <etx_process_data+0x360>

      case ETX_OTA_STATE_END:
      {
        ETX_OTA_COMMAND_ *cmd = (ETX_OTA_COMMAND_*)buf;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	657b      	str	r3, [r7, #84]	@ 0x54
        if( cmd->packet_type == ETX_OTA_PACKET_TYPE_CMD && cmd->cmd == ETX_OTA_CMD_END )
 8000936:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000938:	785b      	ldrb	r3, [r3, #1]
 800093a:	2b00      	cmp	r3, #0
 800093c:	f040 80d0 	bne.w	8000ae0 <etx_process_data+0x368>
 8000940:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000942:	791b      	ldrb	r3, [r3, #4]
 8000944:	2b01      	cmp	r3, #1
 8000946:	f040 80cb 	bne.w	8000ae0 <etx_process_data+0x368>
        {
            printf("Received OTA END. Validating...\r\n");
 800094a:	485d      	ldr	r0, [pc, #372]	@ (8000ac0 <etx_process_data+0x348>)
 800094c:	f003 fcf2 	bl	8004334 <puts>
            uint32_t slot_addr = (slot_num_to_write == 0u) ? ETX_APP_SLOT0_FLASH_ADDR : ETX_APP_SLOT1_FLASH_ADDR;
 8000950:	4b57      	ldr	r3, [pc, #348]	@ (8000ab0 <etx_process_data+0x338>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d101      	bne.n	800095c <etx_process_data+0x1e4>
 8000958:	4b5a      	ldr	r3, [pc, #360]	@ (8000ac4 <etx_process_data+0x34c>)
 800095a:	e000      	b.n	800095e <etx_process_data+0x1e6>
 800095c:	4b5a      	ldr	r3, [pc, #360]	@ (8000ac8 <etx_process_data+0x350>)
 800095e:	653b      	str	r3, [r7, #80]	@ 0x50

            uint32_t cal_crc = calculate_crc32( (uint8_t*)slot_addr, ota_fw_total_size);
 8000960:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000962:	4a50      	ldr	r2, [pc, #320]	@ (8000aa4 <etx_process_data+0x32c>)
 8000964:	6812      	ldr	r2, [r2, #0]
 8000966:	4611      	mov	r1, r2
 8000968:	4618      	mov	r0, r3
 800096a:	f7ff fe17 	bl	800059c <calculate_crc32>
 800096e:	64f8      	str	r0, [r7, #76]	@ 0x4c
            if( cal_crc != ota_fw_crc )
 8000970:	4b4d      	ldr	r3, [pc, #308]	@ (8000aa8 <etx_process_data+0x330>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000976:	429a      	cmp	r2, r3
 8000978:	d003      	beq.n	8000982 <etx_process_data+0x20a>
            {
              printf("ERROR: FW CRC Mismatch\r\n");
 800097a:	4854      	ldr	r0, [pc, #336]	@ (8000acc <etx_process_data+0x354>)
 800097c:	f003 fcda 	bl	8004334 <puts>
 8000980:	e0af      	b.n	8000ae2 <etx_process_data+0x36a>
              break;
            }
            printf("Checksum OK! Updating Config...\r\n");
 8000982:	4853      	ldr	r0, [pc, #332]	@ (8000ad0 <etx_process_data+0x358>)
 8000984:	f003 fcd6 	bl	8004334 <puts>

            ETX_GNRL_CFG_ cfg;
            memcpy( &cfg, cfg_flash, sizeof(ETX_GNRL_CFG_) );
 8000988:	4b4b      	ldr	r3, [pc, #300]	@ (8000ab8 <etx_process_data+0x340>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	461c      	mov	r4, r3
 800098e:	f107 060c 	add.w	r6, r7, #12
 8000992:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8000996:	4635      	mov	r5, r6
 8000998:	4623      	mov	r3, r4
 800099a:	6818      	ldr	r0, [r3, #0]
 800099c:	6859      	ldr	r1, [r3, #4]
 800099e:	689a      	ldr	r2, [r3, #8]
 80009a0:	68db      	ldr	r3, [r3, #12]
 80009a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009a4:	3410      	adds	r4, #16
 80009a6:	3610      	adds	r6, #16
 80009a8:	4564      	cmp	r4, ip
 80009aa:	d1f4      	bne.n	8000996 <etx_process_data+0x21e>
 80009ac:	4632      	mov	r2, r6
 80009ae:	4623      	mov	r3, r4
 80009b0:	881b      	ldrh	r3, [r3, #0]
 80009b2:	8013      	strh	r3, [r2, #0]

            cfg.slot_table[slot_num_to_write].fw_crc                 = cal_crc;
 80009b4:	4b3e      	ldr	r3, [pc, #248]	@ (8000ab0 <etx_process_data+0x338>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	461a      	mov	r2, r3
 80009ba:	4613      	mov	r3, r2
 80009bc:	005b      	lsls	r3, r3, #1
 80009be:	4413      	add	r3, r2
 80009c0:	00db      	lsls	r3, r3, #3
 80009c2:	1a9b      	subs	r3, r3, r2
 80009c4:	3360      	adds	r3, #96	@ 0x60
 80009c6:	443b      	add	r3, r7
 80009c8:	3b54      	subs	r3, #84	@ 0x54
 80009ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80009cc:	f8c3 200b 	str.w	r2, [r3, #11]
            cfg.slot_table[slot_num_to_write].fw_size                = ota_fw_total_size;
 80009d0:	4b37      	ldr	r3, [pc, #220]	@ (8000ab0 <etx_process_data+0x338>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	461a      	mov	r2, r3
 80009d6:	4b33      	ldr	r3, [pc, #204]	@ (8000aa4 <etx_process_data+0x32c>)
 80009d8:	6819      	ldr	r1, [r3, #0]
 80009da:	4613      	mov	r3, r2
 80009dc:	005b      	lsls	r3, r3, #1
 80009de:	4413      	add	r3, r2
 80009e0:	00db      	lsls	r3, r3, #3
 80009e2:	1a9b      	subs	r3, r3, r2
 80009e4:	3360      	adds	r3, #96	@ 0x60
 80009e6:	443b      	add	r3, r7
 80009e8:	3b54      	subs	r3, #84	@ 0x54
 80009ea:	f8c3 1007 	str.w	r1, [r3, #7]
            cfg.slot_table[slot_num_to_write].is_this_slot_not_valid = 0u; // Valid!
 80009ee:	4b30      	ldr	r3, [pc, #192]	@ (8000ab0 <etx_process_data+0x338>)
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	461a      	mov	r2, r3
 80009f4:	4613      	mov	r3, r2
 80009f6:	005b      	lsls	r3, r3, #1
 80009f8:	4413      	add	r3, r2
 80009fa:	00db      	lsls	r3, r3, #3
 80009fc:	1a9b      	subs	r3, r3, r2
 80009fe:	3360      	adds	r3, #96	@ 0x60
 8000a00:	443b      	add	r3, r7
 8000a02:	3b50      	subs	r3, #80	@ 0x50
 8000a04:	2200      	movs	r2, #0
 8000a06:	701a      	strb	r2, [r3, #0]
            cfg.slot_table[slot_num_to_write].should_we_run_this_fw  = 1u; // Run next!
 8000a08:	4b29      	ldr	r3, [pc, #164]	@ (8000ab0 <etx_process_data+0x338>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	461a      	mov	r2, r3
 8000a0e:	4613      	mov	r3, r2
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	4413      	add	r3, r2
 8000a14:	00db      	lsls	r3, r3, #3
 8000a16:	1a9b      	subs	r3, r3, r2
 8000a18:	3360      	adds	r3, #96	@ 0x60
 8000a1a:	443b      	add	r3, r7
 8000a1c:	3b4e      	subs	r3, #78	@ 0x4e
 8000a1e:	2201      	movs	r2, #1
 8000a20:	701a      	strb	r2, [r3, #0]

            for( uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++ )
 8000a22:	2300      	movs	r3, #0
 8000a24:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 8000a28:	e016      	b.n	8000a58 <etx_process_data+0x2e0>
            {
              if( slot_num_to_write != i ) cfg.slot_table[i].should_we_run_this_fw = 0u;
 8000a2a:	4b21      	ldr	r3, [pc, #132]	@ (8000ab0 <etx_process_data+0x338>)
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8000a32:	429a      	cmp	r2, r3
 8000a34:	d00b      	beq.n	8000a4e <etx_process_data+0x2d6>
 8000a36:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8000a3a:	4613      	mov	r3, r2
 8000a3c:	005b      	lsls	r3, r3, #1
 8000a3e:	4413      	add	r3, r2
 8000a40:	00db      	lsls	r3, r3, #3
 8000a42:	1a9b      	subs	r3, r3, r2
 8000a44:	3360      	adds	r3, #96	@ 0x60
 8000a46:	443b      	add	r3, r7
 8000a48:	3b4e      	subs	r3, #78	@ 0x4e
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++ )
 8000a4e:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8000a52:	3301      	adds	r3, #1
 8000a54:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 8000a58:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8000a5c:	2b01      	cmp	r3, #1
 8000a5e:	d9e4      	bls.n	8000a2a <etx_process_data+0x2b2>
            }

            cfg.reboot_cause = ETX_NORMAL_BOOT;
 8000a60:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad4 <etx_process_data+0x35c>)
 8000a62:	60fb      	str	r3, [r7, #12]

            if( write_cfg_to_flash( &cfg ) == HAL_OK )
 8000a64:	f107 030c 	add.w	r3, r7, #12
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f000 fc41 	bl	80012f0 <write_cfg_to_flash>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d135      	bne.n	8000ae0 <etx_process_data+0x368>
            {
              ota_state = ETX_OTA_STATE_IDLE;
 8000a74:	4b08      	ldr	r3, [pc, #32]	@ (8000a98 <etx_process_data+0x320>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	701a      	strb	r2, [r3, #0]
              ret = ETX_OTA_EX_OK;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
            }
        }
      }
      break;
 8000a80:	e02e      	b.n	8000ae0 <etx_process_data+0x368>

      default:
        ret = ETX_OTA_EX_ERR;
 8000a82:	2301      	movs	r3, #1
 8000a84:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
        break;
 8000a88:	e02b      	b.n	8000ae2 <etx_process_data+0x36a>
      if( cmd->cmd == ETX_OTA_CMD_ABORT ) break;
 8000a8a:	bf00      	nop
 8000a8c:	e029      	b.n	8000ae2 <etx_process_data+0x36a>
        break;
 8000a8e:	bf00      	nop
 8000a90:	e027      	b.n	8000ae2 <etx_process_data+0x36a>
      break;
 8000a92:	bf00      	nop
 8000a94:	e025      	b.n	8000ae2 <etx_process_data+0x36a>
 8000a96:	bf00      	nop
 8000a98:	200004b1 	.word	0x200004b1
 8000a9c:	080050e8 	.word	0x080050e8
 8000aa0:	08005100 	.word	0x08005100
 8000aa4:	200004b4 	.word	0x200004b4
 8000aa8:	200004b8 	.word	0x200004b8
 8000aac:	0800511c 	.word	0x0800511c
 8000ab0:	200004c0 	.word	0x200004c0
 8000ab4:	200004bc 	.word	0x200004bc
 8000ab8:	20000000 	.word	0x20000000
 8000abc:	08005144 	.word	0x08005144
 8000ac0:	08005150 	.word	0x08005150
 8000ac4:	08040000 	.word	0x08040000
 8000ac8:	08060000 	.word	0x08060000
 8000acc:	08005174 	.word	0x08005174
 8000ad0:	0800518c 	.word	0x0800518c
 8000ad4:	beeffeed 	.word	0xbeeffeed
      break;
 8000ad8:	bf00      	nop
 8000ada:	e002      	b.n	8000ae2 <etx_process_data+0x36a>
            if( write_cfg_to_flash( &cfg ) != HAL_OK ) break;
 8000adc:	bf00      	nop
 8000ade:	e000      	b.n	8000ae2 <etx_process_data+0x36a>
      break;
 8000ae0:	bf00      	nop
    };
  } while( false );

  return ret;
 8000ae2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	3764      	adds	r7, #100	@ 0x64
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000aee:	bf00      	nop

08000af0 <etx_receive_chunk>:

// Hàm nhận dữ liệu với Timeout
static uint16_t etx_receive_chunk( uint8_t *buf, uint16_t max_len )
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b088      	sub	sp, #32
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
 8000af8:	460b      	mov	r3, r1
 8000afa:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef ret;
  uint16_t index = 0u;
 8000afc:	2300      	movs	r3, #0
 8000afe:	83bb      	strh	r3, [r7, #28]
  uint16_t data_len;
  uint32_t cal_data_crc, rec_data_crc;

  // Timeout 5000ms
  const uint32_t RX_TIMEOUT_MS = 5000;
 8000b00:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000b04:	61bb      	str	r3, [r7, #24]

  do
  {
    // 1. Nhận SOF
    ret = HAL_UART_Receive( &huart2, &buf[index], 1, RX_TIMEOUT_MS );
 8000b06:	8bbb      	ldrh	r3, [r7, #28]
 8000b08:	687a      	ldr	r2, [r7, #4]
 8000b0a:	18d1      	adds	r1, r2, r3
 8000b0c:	69bb      	ldr	r3, [r7, #24]
 8000b0e:	2201      	movs	r2, #1
 8000b10:	4852      	ldr	r0, [pc, #328]	@ (8000c5c <etx_receive_chunk+0x16c>)
 8000b12:	f002 ff1e 	bl	8003952 <HAL_UART_Receive>
 8000b16:	4603      	mov	r3, r0
 8000b18:	77fb      	strb	r3, [r7, #31]
    if( ret != HAL_OK ) break;
 8000b1a:	7ffb      	ldrb	r3, [r7, #31]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	f040 8087 	bne.w	8000c30 <etx_receive_chunk+0x140>
    if( buf[index++] != ETX_OTA_SOF ) return 0;
 8000b22:	8bbb      	ldrh	r3, [r7, #28]
 8000b24:	1c5a      	adds	r2, r3, #1
 8000b26:	83ba      	strh	r2, [r7, #28]
 8000b28:	461a      	mov	r2, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	2baa      	cmp	r3, #170	@ 0xaa
 8000b32:	d001      	beq.n	8000b38 <etx_receive_chunk+0x48>
 8000b34:	2300      	movs	r3, #0
 8000b36:	e08c      	b.n	8000c52 <etx_receive_chunk+0x162>

    // 2. Nhận Packet Type
    ret = HAL_UART_Receive( &huart2, &buf[index++], 1, 1000 );
 8000b38:	8bbb      	ldrh	r3, [r7, #28]
 8000b3a:	1c5a      	adds	r2, r3, #1
 8000b3c:	83ba      	strh	r2, [r7, #28]
 8000b3e:	461a      	mov	r2, r3
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	1899      	adds	r1, r3, r2
 8000b44:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b48:	2201      	movs	r2, #1
 8000b4a:	4844      	ldr	r0, [pc, #272]	@ (8000c5c <etx_receive_chunk+0x16c>)
 8000b4c:	f002 ff01 	bl	8003952 <HAL_UART_Receive>
 8000b50:	4603      	mov	r3, r0
 8000b52:	77fb      	strb	r3, [r7, #31]
    if( ret != HAL_OK ) break;
 8000b54:	7ffb      	ldrb	r3, [r7, #31]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d16c      	bne.n	8000c34 <etx_receive_chunk+0x144>

    // 3. Nhận Length
    ret = HAL_UART_Receive( &huart2, &buf[index], 2, 1000 );
 8000b5a:	8bbb      	ldrh	r3, [r7, #28]
 8000b5c:	687a      	ldr	r2, [r7, #4]
 8000b5e:	18d1      	adds	r1, r2, r3
 8000b60:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b64:	2202      	movs	r2, #2
 8000b66:	483d      	ldr	r0, [pc, #244]	@ (8000c5c <etx_receive_chunk+0x16c>)
 8000b68:	f002 fef3 	bl	8003952 <HAL_UART_Receive>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	77fb      	strb	r3, [r7, #31]
    if( ret != HAL_OK ) break;
 8000b70:	7ffb      	ldrb	r3, [r7, #31]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d160      	bne.n	8000c38 <etx_receive_chunk+0x148>
    data_len = *(uint16_t *)&buf[index];
 8000b76:	8bbb      	ldrh	r3, [r7, #28]
 8000b78:	687a      	ldr	r2, [r7, #4]
 8000b7a:	4413      	add	r3, r2
 8000b7c:	881b      	ldrh	r3, [r3, #0]
 8000b7e:	82fb      	strh	r3, [r7, #22]
    index += 2u;
 8000b80:	8bbb      	ldrh	r3, [r7, #28]
 8000b82:	3302      	adds	r3, #2
 8000b84:	83bb      	strh	r3, [r7, #28]

    // 4. Nhận Data Payload
    if (data_len > 0) {
 8000b86:	8afb      	ldrh	r3, [r7, #22]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d011      	beq.n	8000bb0 <etx_receive_chunk+0xc0>
        ret = HAL_UART_Receive( &huart2, &buf[index], data_len, 2000 );
 8000b8c:	8bbb      	ldrh	r3, [r7, #28]
 8000b8e:	687a      	ldr	r2, [r7, #4]
 8000b90:	18d1      	adds	r1, r2, r3
 8000b92:	8afa      	ldrh	r2, [r7, #22]
 8000b94:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000b98:	4830      	ldr	r0, [pc, #192]	@ (8000c5c <etx_receive_chunk+0x16c>)
 8000b9a:	f002 feda 	bl	8003952 <HAL_UART_Receive>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	77fb      	strb	r3, [r7, #31]
        if( ret != HAL_OK ) break;
 8000ba2:	7ffb      	ldrb	r3, [r7, #31]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d149      	bne.n	8000c3c <etx_receive_chunk+0x14c>
        index += data_len;
 8000ba8:	8bba      	ldrh	r2, [r7, #28]
 8000baa:	8afb      	ldrh	r3, [r7, #22]
 8000bac:	4413      	add	r3, r2
 8000bae:	83bb      	strh	r3, [r7, #28]
    }

    // 5. Nhận CRC
    ret = HAL_UART_Receive( &huart2, &buf[index], 4, 1000 );
 8000bb0:	8bbb      	ldrh	r3, [r7, #28]
 8000bb2:	687a      	ldr	r2, [r7, #4]
 8000bb4:	18d1      	adds	r1, r2, r3
 8000bb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bba:	2204      	movs	r2, #4
 8000bbc:	4827      	ldr	r0, [pc, #156]	@ (8000c5c <etx_receive_chunk+0x16c>)
 8000bbe:	f002 fec8 	bl	8003952 <HAL_UART_Receive>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	77fb      	strb	r3, [r7, #31]
    if( ret != HAL_OK ) break;
 8000bc6:	7ffb      	ldrb	r3, [r7, #31]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d139      	bne.n	8000c40 <etx_receive_chunk+0x150>
    rec_data_crc = *(uint32_t *)&buf[index];
 8000bcc:	8bbb      	ldrh	r3, [r7, #28]
 8000bce:	687a      	ldr	r2, [r7, #4]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	613b      	str	r3, [r7, #16]
    index += 4u;
 8000bd6:	8bbb      	ldrh	r3, [r7, #28]
 8000bd8:	3304      	adds	r3, #4
 8000bda:	83bb      	strh	r3, [r7, #28]

    // 6. Nhận EOF
    ret = HAL_UART_Receive( &huart2, &buf[index], 1, 1000 );
 8000bdc:	8bbb      	ldrh	r3, [r7, #28]
 8000bde:	687a      	ldr	r2, [r7, #4]
 8000be0:	18d1      	adds	r1, r2, r3
 8000be2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000be6:	2201      	movs	r2, #1
 8000be8:	481c      	ldr	r0, [pc, #112]	@ (8000c5c <etx_receive_chunk+0x16c>)
 8000bea:	f002 feb2 	bl	8003952 <HAL_UART_Receive>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	77fb      	strb	r3, [r7, #31]
    if( ret != HAL_OK ) break;
 8000bf2:	7ffb      	ldrb	r3, [r7, #31]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d125      	bne.n	8000c44 <etx_receive_chunk+0x154>
    if( buf[index++] != ETX_OTA_EOF ) return 0;
 8000bf8:	8bbb      	ldrh	r3, [r7, #28]
 8000bfa:	1c5a      	adds	r2, r3, #1
 8000bfc:	83ba      	strh	r2, [r7, #28]
 8000bfe:	461a      	mov	r2, r3
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	4413      	add	r3, r2
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	2bbb      	cmp	r3, #187	@ 0xbb
 8000c08:	d001      	beq.n	8000c0e <etx_receive_chunk+0x11e>
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	e021      	b.n	8000c52 <etx_receive_chunk+0x162>

    // Verify CRC
    cal_data_crc = calculate_crc32( &buf[4], data_len);
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	3304      	adds	r3, #4
 8000c12:	8afa      	ldrh	r2, [r7, #22]
 8000c14:	4611      	mov	r1, r2
 8000c16:	4618      	mov	r0, r3
 8000c18:	f7ff fcc0 	bl	800059c <calculate_crc32>
 8000c1c:	60f8      	str	r0, [r7, #12]
    if( cal_data_crc != rec_data_crc ) {
 8000c1e:	68fa      	ldr	r2, [r7, #12]
 8000c20:	693b      	ldr	r3, [r7, #16]
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d00f      	beq.n	8000c46 <etx_receive_chunk+0x156>
      printf("CRC Mismatch!\r\n");
 8000c26:	480e      	ldr	r0, [pc, #56]	@ (8000c60 <etx_receive_chunk+0x170>)
 8000c28:	f003 fb84 	bl	8004334 <puts>
      return 0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	e010      	b.n	8000c52 <etx_receive_chunk+0x162>
    if( ret != HAL_OK ) break;
 8000c30:	bf00      	nop
 8000c32:	e008      	b.n	8000c46 <etx_receive_chunk+0x156>
    if( ret != HAL_OK ) break;
 8000c34:	bf00      	nop
 8000c36:	e006      	b.n	8000c46 <etx_receive_chunk+0x156>
    if( ret != HAL_OK ) break;
 8000c38:	bf00      	nop
 8000c3a:	e004      	b.n	8000c46 <etx_receive_chunk+0x156>
        if( ret != HAL_OK ) break;
 8000c3c:	bf00      	nop
 8000c3e:	e002      	b.n	8000c46 <etx_receive_chunk+0x156>
    if( ret != HAL_OK ) break;
 8000c40:	bf00      	nop
 8000c42:	e000      	b.n	8000c46 <etx_receive_chunk+0x156>
    if( ret != HAL_OK ) break;
 8000c44:	bf00      	nop
    }

  } while( false );

  if( ret != HAL_OK ) index = 0u;
 8000c46:	7ffb      	ldrb	r3, [r7, #31]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <etx_receive_chunk+0x160>
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	83bb      	strh	r3, [r7, #28]
  return index;
 8000c50:	8bbb      	ldrh	r3, [r7, #28]
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	3720      	adds	r7, #32
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	200004cc 	.word	0x200004cc
 8000c60:	080051b0 	.word	0x080051b0

08000c64 <etx_ota_send_resp>:

static void etx_ota_send_resp( uint8_t type )
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b086      	sub	sp, #24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	71fb      	strb	r3, [r7, #7]
  ETX_OTA_RESP_ rsp = {
 8000c6e:	f107 030c 	add.w	r3, r7, #12
 8000c72:	2200      	movs	r2, #0
 8000c74:	601a      	str	r2, [r3, #0]
 8000c76:	605a      	str	r2, [r3, #4]
 8000c78:	811a      	strh	r2, [r3, #8]
 8000c7a:	23aa      	movs	r3, #170	@ 0xaa
 8000c7c:	733b      	strb	r3, [r7, #12]
 8000c7e:	2303      	movs	r3, #3
 8000c80:	737b      	strb	r3, [r7, #13]
 8000c82:	2301      	movs	r3, #1
 8000c84:	81fb      	strh	r3, [r7, #14]
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	743b      	strb	r3, [r7, #16]
 8000c8a:	23bb      	movs	r3, #187	@ 0xbb
 8000c8c:	757b      	strb	r3, [r7, #21]
    .sof = ETX_OTA_SOF, .packet_type = ETX_OTA_PACKET_TYPE_RESPONSE,
    .data_len = 1u, .status = type, .eof = ETX_OTA_EOF
  };
  rsp.crc = calculate_crc32( (uint8_t*)&rsp.status, 1);
 8000c8e:	f107 030c 	add.w	r3, r7, #12
 8000c92:	3304      	adds	r3, #4
 8000c94:	2101      	movs	r1, #1
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff fc80 	bl	800059c <calculate_crc32>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	f8c7 3011 	str.w	r3, [r7, #17]
  HAL_UART_Transmit(&huart2, (uint8_t *)&rsp, sizeof(ETX_OTA_RESP_), 1000);
 8000ca2:	f107 010c 	add.w	r1, r7, #12
 8000ca6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000caa:	220a      	movs	r2, #10
 8000cac:	4803      	ldr	r0, [pc, #12]	@ (8000cbc <etx_ota_send_resp+0x58>)
 8000cae:	f002 fdc5 	bl	800383c <HAL_UART_Transmit>
}
 8000cb2:	bf00      	nop
 8000cb4:	3718      	adds	r7, #24
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	200004cc 	.word	0x200004cc

08000cc0 <write_data_to_slot>:

static HAL_StatusTypeDef write_data_to_slot( uint8_t slot_num,
                                             uint8_t *data,
                                             uint16_t data_len,
                                             bool is_first_block )
{
 8000cc0:	b5b0      	push	{r4, r5, r7, lr}
 8000cc2:	b08c      	sub	sp, #48	@ 0x30
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6039      	str	r1, [r7, #0]
 8000cc8:	4611      	mov	r1, r2
 8000cca:	461a      	mov	r2, r3
 8000ccc:	4603      	mov	r3, r0
 8000cce:	71fb      	strb	r3, [r7, #7]
 8000cd0:	460b      	mov	r3, r1
 8000cd2:	80bb      	strh	r3, [r7, #4]
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef ret;

  do
  {

    if( slot_num >= ETX_NO_OF_SLOTS )
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	2b01      	cmp	r3, #1
 8000cdc:	d903      	bls.n	8000ce6 <write_data_to_slot+0x26>
    {
      ret = HAL_ERROR;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 8000ce4:	e075      	b.n	8000dd2 <write_data_to_slot+0x112>
    }

    ret = HAL_FLASH_Unlock();
 8000ce6:	f001 fab5 	bl	8002254 <HAL_FLASH_Unlock>
 8000cea:	4603      	mov	r3, r0
 8000cec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if( ret != HAL_OK )
 8000cf0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d169      	bne.n	8000dcc <write_data_to_slot+0x10c>
    {
      break;
    }

    //No need to erase every time. Erase only the first time.
    if( is_first_block )
 8000cf8:	79bb      	ldrb	r3, [r7, #6]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d025      	beq.n	8000d4a <write_data_to_slot+0x8a>
    {
      printf("Erasing the Slot %d Flash memory...\r\n", slot_num);
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
 8000d00:	4619      	mov	r1, r3
 8000d02:	4837      	ldr	r0, [pc, #220]	@ (8000de0 <write_data_to_slot+0x120>)
 8000d04:	f003 faae 	bl	8004264 <iprintf>
      //Erase the Flash
      FLASH_EraseInitTypeDef EraseInitStruct;
      uint32_t SectorError;

      EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	613b      	str	r3, [r7, #16]
      if( slot_num == 0 )
 8000d0c:	79fb      	ldrb	r3, [r7, #7]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d102      	bne.n	8000d18 <write_data_to_slot+0x58>
      {
        EraseInitStruct.Sector        = FLASH_SECTOR_6;
 8000d12:	2306      	movs	r3, #6
 8000d14:	61bb      	str	r3, [r7, #24]
 8000d16:	e001      	b.n	8000d1c <write_data_to_slot+0x5c>
      }
      else
      {
        EraseInitStruct.Sector        = FLASH_SECTOR_7;
 8000d18:	2307      	movs	r3, #7
 8000d1a:	61bb      	str	r3, [r7, #24]
      }
      EraseInitStruct.NbSectors     = 1;                    //erase 1 sectors
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	61fb      	str	r3, [r7, #28]
      EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 8000d20:	2302      	movs	r3, #2
 8000d22:	623b      	str	r3, [r7, #32]

      ret = HAL_FLASHEx_Erase( &EraseInitStruct, &SectorError );
 8000d24:	f107 020c 	add.w	r2, r7, #12
 8000d28:	f107 0310 	add.w	r3, r7, #16
 8000d2c:	4611      	mov	r1, r2
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f001 fbf2 	bl	8002518 <HAL_FLASHEx_Erase>
 8000d34:	4603      	mov	r3, r0
 8000d36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      if( ret != HAL_OK )
 8000d3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d003      	beq.n	8000d4a <write_data_to_slot+0x8a>
      {
        printf("Flash Erase Error\r\n");
 8000d42:	4828      	ldr	r0, [pc, #160]	@ (8000de4 <write_data_to_slot+0x124>)
 8000d44:	f003 faf6 	bl	8004334 <puts>
 8000d48:	e043      	b.n	8000dd2 <write_data_to_slot+0x112>
        break;
      }
    }

    uint32_t flash_addr;
    if( slot_num == 0 )
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d102      	bne.n	8000d56 <write_data_to_slot+0x96>
    {
      flash_addr = ETX_APP_SLOT0_FLASH_ADDR;
 8000d50:	4b25      	ldr	r3, [pc, #148]	@ (8000de8 <write_data_to_slot+0x128>)
 8000d52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000d54:	e001      	b.n	8000d5a <write_data_to_slot+0x9a>
    }
    else
    {
      flash_addr = ETX_APP_SLOT1_FLASH_ADDR;
 8000d56:	4b25      	ldr	r3, [pc, #148]	@ (8000dec <write_data_to_slot+0x12c>)
 8000d58:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    for(int i = 0; i < data_len; i++ )
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d5e:	e024      	b.n	8000daa <write_data_to_slot+0xea>
    {
      ret = HAL_FLASH_Program( FLASH_TYPEPROGRAM_BYTE,
 8000d60:	4b23      	ldr	r3, [pc, #140]	@ (8000df0 <write_data_to_slot+0x130>)
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d66:	18d1      	adds	r1, r2, r3
                               (flash_addr + ota_fw_received_size),
                               data[i]
 8000d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d6a:	683a      	ldr	r2, [r7, #0]
 8000d6c:	4413      	add	r3, r2
 8000d6e:	781b      	ldrb	r3, [r3, #0]
      ret = HAL_FLASH_Program( FLASH_TYPEPROGRAM_BYTE,
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	2200      	movs	r2, #0
 8000d74:	461c      	mov	r4, r3
 8000d76:	4615      	mov	r5, r2
 8000d78:	4622      	mov	r2, r4
 8000d7a:	462b      	mov	r3, r5
 8000d7c:	2000      	movs	r0, #0
 8000d7e:	f001 fa17 	bl	80021b0 <HAL_FLASH_Program>
 8000d82:	4603      	mov	r3, r0
 8000d84:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                             );
      if( ret == HAL_OK )
 8000d88:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d105      	bne.n	8000d9c <write_data_to_slot+0xdc>
      {
        //update the data count
        ota_fw_received_size += 1;
 8000d90:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <write_data_to_slot+0x130>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	3301      	adds	r3, #1
 8000d96:	4a16      	ldr	r2, [pc, #88]	@ (8000df0 <write_data_to_slot+0x130>)
 8000d98:	6013      	str	r3, [r2, #0]
 8000d9a:	e003      	b.n	8000da4 <write_data_to_slot+0xe4>
      }
      else
      {
        printf("Flash Write Error\r\n");
 8000d9c:	4815      	ldr	r0, [pc, #84]	@ (8000df4 <write_data_to_slot+0x134>)
 8000d9e:	f003 fac9 	bl	8004334 <puts>
        break;
 8000da2:	e006      	b.n	8000db2 <write_data_to_slot+0xf2>
    for(int i = 0; i < data_len; i++ )
 8000da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000da6:	3301      	adds	r3, #1
 8000da8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000daa:	88bb      	ldrh	r3, [r7, #4]
 8000dac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000dae:	429a      	cmp	r2, r3
 8000db0:	dbd6      	blt.n	8000d60 <write_data_to_slot+0xa0>
      }
    }

    if( ret != HAL_OK )
 8000db2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d10a      	bne.n	8000dd0 <write_data_to_slot+0x110>
    {
      break;
    }

    ret = HAL_FLASH_Lock();
 8000dba:	f001 fa6d 	bl	8002298 <HAL_FLASH_Lock>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if( ret != HAL_OK )
 8000dc4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	e002      	b.n	8000dd2 <write_data_to_slot+0x112>
      break;
 8000dcc:	bf00      	nop
 8000dce:	e000      	b.n	8000dd2 <write_data_to_slot+0x112>
      break;
 8000dd0:	bf00      	nop
    {
      break;
    }
  }while( false );

  return ret;
 8000dd2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3730      	adds	r7, #48	@ 0x30
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bdb0      	pop	{r4, r5, r7, pc}
 8000dde:	bf00      	nop
 8000de0:	080051c0 	.word	0x080051c0
 8000de4:	080051e8 	.word	0x080051e8
 8000de8:	08040000 	.word	0x08040000
 8000dec:	08060000 	.word	0x08060000
 8000df0:	200004bc 	.word	0x200004bc
 8000df4:	080051fc 	.word	0x080051fc

08000df8 <get_available_slot_number>:

static uint8_t get_available_slot_number( void )
{
 8000df8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dfa:	b08f      	sub	sp, #60	@ 0x3c
 8000dfc:	af00      	add	r7, sp, #0
  uint8_t   slot_number = 0xFF;
 8000dfe:	23ff      	movs	r3, #255	@ 0xff
 8000e00:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  /* Read the configuration */
  ETX_GNRL_CFG_ cfg;
  memcpy( &cfg, cfg_flash, sizeof(ETX_GNRL_CFG_) );
 8000e04:	4b26      	ldr	r3, [pc, #152]	@ (8000ea0 <get_available_slot_number+0xa8>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	461c      	mov	r4, r3
 8000e0a:	1d3e      	adds	r6, r7, #4
 8000e0c:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8000e10:	4635      	mov	r5, r6
 8000e12:	4623      	mov	r3, r4
 8000e14:	6818      	ldr	r0, [r3, #0]
 8000e16:	6859      	ldr	r1, [r3, #4]
 8000e18:	689a      	ldr	r2, [r3, #8]
 8000e1a:	68db      	ldr	r3, [r3, #12]
 8000e1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e1e:	3410      	adds	r4, #16
 8000e20:	3610      	adds	r6, #16
 8000e22:	4564      	cmp	r4, ip
 8000e24:	d1f4      	bne.n	8000e10 <get_available_slot_number+0x18>
 8000e26:	4632      	mov	r2, r6
 8000e28:	4623      	mov	r3, r4
 8000e2a:	881b      	ldrh	r3, [r3, #0]
 8000e2c:	8013      	strh	r3, [r2, #0]

   for( uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++ )
 8000e2e:	2300      	movs	r3, #0
 8000e30:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8000e34:	e029      	b.n	8000e8a <get_available_slot_number+0x92>
   {
     if( ( cfg.slot_table[i].is_this_slot_not_valid != 0u ) || ( cfg.slot_table[i].is_this_slot_active == 0u ) )
 8000e36:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8000e3a:	4613      	mov	r3, r2
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	4413      	add	r3, r2
 8000e40:	00db      	lsls	r3, r3, #3
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	3338      	adds	r3, #56	@ 0x38
 8000e46:	443b      	add	r3, r7
 8000e48:	3b30      	subs	r3, #48	@ 0x30
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d10c      	bne.n	8000e6a <get_available_slot_number+0x72>
 8000e50:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8000e54:	4613      	mov	r3, r2
 8000e56:	005b      	lsls	r3, r3, #1
 8000e58:	4413      	add	r3, r2
 8000e5a:	00db      	lsls	r3, r3, #3
 8000e5c:	1a9b      	subs	r3, r3, r2
 8000e5e:	3338      	adds	r3, #56	@ 0x38
 8000e60:	443b      	add	r3, r7
 8000e62:	3b2f      	subs	r3, #47	@ 0x2f
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d10a      	bne.n	8000e80 <get_available_slot_number+0x88>
     {
       slot_number = i;
 8000e6a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000e6e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
       printf("Slot %d is available for OTA update\r\n", slot_number);
 8000e72:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000e76:	4619      	mov	r1, r3
 8000e78:	480a      	ldr	r0, [pc, #40]	@ (8000ea4 <get_available_slot_number+0xac>)
 8000e7a:	f003 f9f3 	bl	8004264 <iprintf>
       break;
 8000e7e:	e008      	b.n	8000e92 <get_available_slot_number+0x9a>
   for( uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++ )
 8000e80:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000e84:	3301      	adds	r3, #1
 8000e86:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8000e8a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	d9d1      	bls.n	8000e36 <get_available_slot_number+0x3e>
     }
   }

   return slot_number;
 8000e92:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	373c      	adds	r7, #60	@ 0x3c
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	20000000 	.word	0x20000000
 8000ea4:	08005210 	.word	0x08005210

08000ea8 <write_data_to_flash_app>:

static HAL_StatusTypeDef write_data_to_flash_app( uint8_t *data, uint32_t data_len )
{
 8000ea8:	b5b0      	push	{r4, r5, r7, lr}
 8000eaa:	b08a      	sub	sp, #40	@ 0x28
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret;

  do
  {
    ret = HAL_FLASH_Unlock();
 8000eb2:	f001 f9cf 	bl	8002254 <HAL_FLASH_Unlock>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( ret != HAL_OK )
 8000ebc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d15d      	bne.n	8000f80 <write_data_to_flash_app+0xd8>
    {
      break;
    }

    //Check if the FLASH_FLAG_BSY.
    FLASH_WaitForLastOperation( HAL_MAX_DELAY );
 8000ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ec8:	f001 f9f6 	bl	80022b8 <FLASH_WaitForLastOperation>

    // clear all flags before you write it to flash
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR |
 8000ecc:	4b32      	ldr	r3, [pc, #200]	@ (8000f98 <write_data_to_flash_app+0xf0>)
 8000ece:	2273      	movs	r2, #115	@ 0x73
 8000ed0:	60da      	str	r2, [r3, #12]
                FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR);

    printf("Erasing the App Flash memory...\r\n");
 8000ed2:	4832      	ldr	r0, [pc, #200]	@ (8000f9c <write_data_to_flash_app+0xf4>)
 8000ed4:	f003 fa2e 	bl	8004334 <puts>
    //Erase the Flash
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError;

    EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	60fb      	str	r3, [r7, #12]
    EraseInitStruct.Sector        = FLASH_SECTOR_5;
 8000edc:	2305      	movs	r3, #5
 8000ede:	617b      	str	r3, [r7, #20]
    EraseInitStruct.NbSectors     = 1;                    //erase 1 sectors 5
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	61fb      	str	r3, [r7, #28]

    ret = HAL_FLASHEx_Erase( &EraseInitStruct, &SectorError );
 8000ee8:	f107 0208 	add.w	r2, r7, #8
 8000eec:	f107 030c 	add.w	r3, r7, #12
 8000ef0:	4611      	mov	r1, r2
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f001 fb10 	bl	8002518 <HAL_FLASHEx_Erase>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( ret != HAL_OK )
 8000efe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d003      	beq.n	8000f0e <write_data_to_flash_app+0x66>
    {
      printf("Flash erase Error\r\n");
 8000f06:	4826      	ldr	r0, [pc, #152]	@ (8000fa0 <write_data_to_flash_app+0xf8>)
 8000f08:	f003 fa14 	bl	8004334 <puts>
      break;
 8000f0c:	e03d      	b.n	8000f8a <write_data_to_flash_app+0xe2>
    }

    for( uint32_t i = 0; i < data_len; i++ )
 8000f0e:	2300      	movs	r3, #0
 8000f10:	623b      	str	r3, [r7, #32]
 8000f12:	e01f      	b.n	8000f54 <write_data_to_flash_app+0xac>
    {
      ret = HAL_FLASH_Program( FLASH_TYPEPROGRAM_BYTE,
 8000f14:	6a3b      	ldr	r3, [r7, #32]
 8000f16:	f103 6100 	add.w	r1, r3, #134217728	@ 0x8000000
 8000f1a:	f501 3100 	add.w	r1, r1, #131072	@ 0x20000
                               (ETX_APP_FLASH_ADDR + i),
                               data[i]
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	6a3b      	ldr	r3, [r7, #32]
 8000f22:	4413      	add	r3, r2
 8000f24:	781b      	ldrb	r3, [r3, #0]
      ret = HAL_FLASH_Program( FLASH_TYPEPROGRAM_BYTE,
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	2200      	movs	r2, #0
 8000f2a:	461c      	mov	r4, r3
 8000f2c:	4615      	mov	r5, r2
 8000f2e:	4622      	mov	r2, r4
 8000f30:	462b      	mov	r3, r5
 8000f32:	2000      	movs	r0, #0
 8000f34:	f001 f93c 	bl	80021b0 <HAL_FLASH_Program>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                             );
      if( ret != HAL_OK )
 8000f3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d003      	beq.n	8000f4e <write_data_to_flash_app+0xa6>
      {
        printf("App Flash Write Error\r\n");
 8000f46:	4817      	ldr	r0, [pc, #92]	@ (8000fa4 <write_data_to_flash_app+0xfc>)
 8000f48:	f003 f9f4 	bl	8004334 <puts>
        break;
 8000f4c:	e006      	b.n	8000f5c <write_data_to_flash_app+0xb4>
    for( uint32_t i = 0; i < data_len; i++ )
 8000f4e:	6a3b      	ldr	r3, [r7, #32]
 8000f50:	3301      	adds	r3, #1
 8000f52:	623b      	str	r3, [r7, #32]
 8000f54:	6a3a      	ldr	r2, [r7, #32]
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d3db      	bcc.n	8000f14 <write_data_to_flash_app+0x6c>
      }
    }

    if( ret != HAL_OK )
 8000f5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d10f      	bne.n	8000f84 <write_data_to_flash_app+0xdc>
    {
      break;
    }

    ret = HAL_FLASH_Lock();
 8000f64:	f001 f998 	bl	8002298 <HAL_FLASH_Lock>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( ret != HAL_OK )
 8000f6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d108      	bne.n	8000f88 <write_data_to_flash_app+0xe0>
    {
      break;
    }

    //Check if the FLASH_FLAG_BSY.
    FLASH_WaitForLastOperation( HAL_MAX_DELAY );
 8000f76:	f04f 30ff 	mov.w	r0, #4294967295
 8000f7a:	f001 f99d 	bl	80022b8 <FLASH_WaitForLastOperation>
 8000f7e:	e004      	b.n	8000f8a <write_data_to_flash_app+0xe2>
      break;
 8000f80:	bf00      	nop
 8000f82:	e002      	b.n	8000f8a <write_data_to_flash_app+0xe2>
      break;
 8000f84:	bf00      	nop
 8000f86:	e000      	b.n	8000f8a <write_data_to_flash_app+0xe2>
      break;
 8000f88:	bf00      	nop

  }while( false );

  return ret;
 8000f8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3728      	adds	r7, #40	@ 0x28
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bdb0      	pop	{r4, r5, r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40023c00 	.word	0x40023c00
 8000f9c:	08005238 	.word	0x08005238
 8000fa0:	0800525c 	.word	0x0800525c
 8000fa4:	08005270 	.word	0x08005270

08000fa8 <load_new_app>:

void load_new_app( void )
{
 8000fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000faa:	b095      	sub	sp, #84	@ 0x54
 8000fac:	af00      	add	r7, sp, #0
  bool              is_update_available = false;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint8_t           slot_num;
  HAL_StatusTypeDef ret;

  /* Read the configuration */
  ETX_GNRL_CFG_ cfg;
  memcpy( &cfg, cfg_flash, sizeof(ETX_GNRL_CFG_) );
 8000fb4:	4bbe      	ldr	r3, [pc, #760]	@ (80012b0 <load_new_app+0x308>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	461c      	mov	r4, r3
 8000fba:	1d3e      	adds	r6, r7, #4
 8000fbc:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8000fc0:	4635      	mov	r5, r6
 8000fc2:	4623      	mov	r3, r4
 8000fc4:	6818      	ldr	r0, [r3, #0]
 8000fc6:	6859      	ldr	r1, [r3, #4]
 8000fc8:	689a      	ldr	r2, [r3, #8]
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fce:	3410      	adds	r4, #16
 8000fd0:	3610      	adds	r6, #16
 8000fd2:	4564      	cmp	r4, ip
 8000fd4:	d1f4      	bne.n	8000fc0 <load_new_app+0x18>
 8000fd6:	4632      	mov	r2, r6
 8000fd8:	4623      	mov	r3, r4
 8000fda:	881b      	ldrh	r3, [r3, #0]
 8000fdc:	8013      	strh	r3, [r2, #0]

  /* Check the slot whether it has a new application. */
   for( uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++ )
 8000fde:	2300      	movs	r3, #0
 8000fe0:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8000fe4:	e037      	b.n	8001056 <load_new_app+0xae>
   {
     if( cfg.slot_table[i].should_we_run_this_fw == 1u )
 8000fe6:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8000fea:	4613      	mov	r3, r2
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	4413      	add	r3, r2
 8000ff0:	00db      	lsls	r3, r3, #3
 8000ff2:	1a9b      	subs	r3, r3, r2
 8000ff4:	3350      	adds	r3, #80	@ 0x50
 8000ff6:	443b      	add	r3, r7
 8000ff8:	3b46      	subs	r3, #70	@ 0x46
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d125      	bne.n	800104c <load_new_app+0xa4>
     {
       printf("New Application is available in the slot %d!!!\r\n", i);
 8001000:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001004:	4619      	mov	r1, r3
 8001006:	48ab      	ldr	r0, [pc, #684]	@ (80012b4 <load_new_app+0x30c>)
 8001008:	f003 f92c 	bl	8004264 <iprintf>
       is_update_available               = true;
 800100c:	2301      	movs	r3, #1
 800100e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
       slot_num                          = i;
 8001012:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001016:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e

       //update the slot
       cfg.slot_table[i].is_this_slot_active    = 1u;
 800101a:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800101e:	4613      	mov	r3, r2
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	4413      	add	r3, r2
 8001024:	00db      	lsls	r3, r3, #3
 8001026:	1a9b      	subs	r3, r3, r2
 8001028:	3350      	adds	r3, #80	@ 0x50
 800102a:	443b      	add	r3, r7
 800102c:	3b47      	subs	r3, #71	@ 0x47
 800102e:	2201      	movs	r2, #1
 8001030:	701a      	strb	r2, [r3, #0]
       cfg.slot_table[i].should_we_run_this_fw  = 0u;
 8001032:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8001036:	4613      	mov	r3, r2
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	4413      	add	r3, r2
 800103c:	00db      	lsls	r3, r3, #3
 800103e:	1a9b      	subs	r3, r3, r2
 8001040:	3350      	adds	r3, #80	@ 0x50
 8001042:	443b      	add	r3, r7
 8001044:	3b46      	subs	r3, #70	@ 0x46
 8001046:	2200      	movs	r2, #0
 8001048:	701a      	strb	r2, [r3, #0]

       break;
 800104a:	e008      	b.n	800105e <load_new_app+0xb6>
   for( uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++ )
 800104c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001050:	3301      	adds	r3, #1
 8001052:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8001056:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800105a:	2b01      	cmp	r3, #1
 800105c:	d9c3      	bls.n	8000fe6 <load_new_app+0x3e>
     }
   }

   if( is_update_available )
 800105e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001062:	2b00      	cmp	r3, #0
 8001064:	d051      	beq.n	800110a <load_new_app+0x162>
   {
     //make other slots inactive
     for( uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++ )
 8001066:	2300      	movs	r3, #0
 8001068:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 800106c:	e016      	b.n	800109c <load_new_app+0xf4>
     {
       if( slot_num != i )
 800106e:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8001072:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8001076:	429a      	cmp	r2, r3
 8001078:	d00b      	beq.n	8001092 <load_new_app+0xea>
       {
         cfg.slot_table[i].is_this_slot_active = 0u;
 800107a:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 800107e:	4613      	mov	r3, r2
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	4413      	add	r3, r2
 8001084:	00db      	lsls	r3, r3, #3
 8001086:	1a9b      	subs	r3, r3, r2
 8001088:	3350      	adds	r3, #80	@ 0x50
 800108a:	443b      	add	r3, r7
 800108c:	3b47      	subs	r3, #71	@ 0x47
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]
     for( uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++ )
 8001092:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8001096:	3301      	adds	r3, #1
 8001098:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 800109c:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d9e4      	bls.n	800106e <load_new_app+0xc6>
       }
     }

     uint32_t slot_addr;
     if( slot_num == 0u ) slot_addr = ETX_APP_SLOT0_FLASH_ADDR;
 80010a4:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d102      	bne.n	80010b2 <load_new_app+0x10a>
 80010ac:	4b82      	ldr	r3, [pc, #520]	@ (80012b8 <load_new_app+0x310>)
 80010ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80010b0:	e001      	b.n	80010b6 <load_new_app+0x10e>
     else                 slot_addr = ETX_APP_SLOT1_FLASH_ADDR;
 80010b2:	4b82      	ldr	r3, [pc, #520]	@ (80012bc <load_new_app+0x314>)
 80010b4:	64bb      	str	r3, [r7, #72]	@ 0x48

     //Load the new app or firmware to app's flash address
     ret = write_data_to_flash_app( (uint8_t*)slot_addr, cfg.slot_table[slot_num].fw_size );
 80010b6:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80010b8:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 80010bc:	4613      	mov	r3, r2
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	4413      	add	r3, r2
 80010c2:	00db      	lsls	r3, r3, #3
 80010c4:	1a9b      	subs	r3, r3, r2
 80010c6:	3350      	adds	r3, #80	@ 0x50
 80010c8:	443b      	add	r3, r7
 80010ca:	3b4c      	subs	r3, #76	@ 0x4c
 80010cc:	f8d3 3007 	ldr.w	r3, [r3, #7]
 80010d0:	4619      	mov	r1, r3
 80010d2:	f7ff fee9 	bl	8000ea8 <write_data_to_flash_app>
 80010d6:	4603      	mov	r3, r0
 80010d8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
     if( ret != HAL_OK )
 80010dc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d003      	beq.n	80010ec <load_new_app+0x144>
     {
       printf("App Flash write Error\r\n");
 80010e4:	4876      	ldr	r0, [pc, #472]	@ (80012c0 <load_new_app+0x318>)
 80010e6:	f003 f925 	bl	8004334 <puts>
 80010ea:	e02d      	b.n	8001148 <load_new_app+0x1a0>
     }
     else
     {
       /* write back the updated config */
       ret = write_cfg_to_flash( &cfg );
 80010ec:	1d3b      	adds	r3, r7, #4
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 f8fe 	bl	80012f0 <write_cfg_to_flash>
 80010f4:	4603      	mov	r3, r0
 80010f6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
       if( ret != HAL_OK )
 80010fa:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d022      	beq.n	8001148 <load_new_app+0x1a0>
       {
         printf("Config Flash write Error\r\n");
 8001102:	4870      	ldr	r0, [pc, #448]	@ (80012c4 <load_new_app+0x31c>)
 8001104:	f003 f916 	bl	8004334 <puts>
 8001108:	e01e      	b.n	8001148 <load_new_app+0x1a0>
     }
   }
   else
   {
     //Find the active slot in case the update is not available
     for( uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++ )
 800110a:	2300      	movs	r3, #0
 800110c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8001110:	e016      	b.n	8001140 <load_new_app+0x198>
     {
       if( cfg.slot_table[i].is_this_slot_active == 1u )
 8001112:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8001116:	4613      	mov	r3, r2
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	4413      	add	r3, r2
 800111c:	00db      	lsls	r3, r3, #3
 800111e:	1a9b      	subs	r3, r3, r2
 8001120:	3350      	adds	r3, #80	@ 0x50
 8001122:	443b      	add	r3, r7
 8001124:	3b47      	subs	r3, #71	@ 0x47
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	2b01      	cmp	r3, #1
 800112a:	d104      	bne.n	8001136 <load_new_app+0x18e>
       {
         slot_num = i;
 800112c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001130:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
         break;
 8001134:	e008      	b.n	8001148 <load_new_app+0x1a0>
     for( uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++ )
 8001136:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800113a:	3301      	adds	r3, #1
 800113c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8001140:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001144:	2b01      	cmp	r3, #1
 8001146:	d9e4      	bls.n	8001112 <load_new_app+0x16a>
       }
     }
   }

   //Verify the application is corrupted or not
   printf("Verifying the Application...");
 8001148:	485f      	ldr	r0, [pc, #380]	@ (80012c8 <load_new_app+0x320>)
 800114a:	f003 f88b 	bl	8004264 <iprintf>
   FLASH_WaitForLastOperation( HAL_MAX_DELAY );
 800114e:	f04f 30ff 	mov.w	r0, #4294967295
 8001152:	f001 f8b1 	bl	80022b8 <FLASH_WaitForLastOperation>

   //Verify the application
   uint32_t cal_data_crc = calculate_crc32( (uint8_t*)ETX_APP_FLASH_ADDR, cfg.slot_table[slot_num].fw_size );
 8001156:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 800115a:	4613      	mov	r3, r2
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	4413      	add	r3, r2
 8001160:	00db      	lsls	r3, r3, #3
 8001162:	1a9b      	subs	r3, r3, r2
 8001164:	3350      	adds	r3, #80	@ 0x50
 8001166:	443b      	add	r3, r7
 8001168:	3b4c      	subs	r3, #76	@ 0x4c
 800116a:	f8d3 3007 	ldr.w	r3, [r3, #7]
 800116e:	4619      	mov	r1, r3
 8001170:	4856      	ldr	r0, [pc, #344]	@ (80012cc <load_new_app+0x324>)
 8001172:	f7ff fa13 	bl	800059c <calculate_crc32>
 8001176:	6438      	str	r0, [r7, #64]	@ 0x40
   FLASH_WaitForLastOperation( HAL_MAX_DELAY );
 8001178:	f04f 30ff 	mov.w	r0, #4294967295
 800117c:	f001 f89c 	bl	80022b8 <FLASH_WaitForLastOperation>

   //Verify the CRC
   if( cal_data_crc != cfg.slot_table[slot_num].fw_crc )
 8001180:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8001184:	4613      	mov	r3, r2
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	4413      	add	r3, r2
 800118a:	00db      	lsls	r3, r3, #3
 800118c:	1a9b      	subs	r3, r3, r2
 800118e:	3350      	adds	r3, #80	@ 0x50
 8001190:	443b      	add	r3, r7
 8001192:	3b4c      	subs	r3, #76	@ 0x4c
 8001194:	f8d3 300b 	ldr.w	r3, [r3, #11]
 8001198:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800119a:	429a      	cmp	r2, r3
 800119c:	f000 8081 	beq.w	80012a2 <load_new_app+0x2fa>
   {
     printf("\r\n[ERROR] App CRC Mismatch! (Cal:0x%X - Cfg:0x%X)\r\n", (unsigned int)cal_data_crc, (unsigned int)cfg.slot_table[slot_num].fw_crc);
 80011a0:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 80011a4:	4613      	mov	r3, r2
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	4413      	add	r3, r2
 80011aa:	00db      	lsls	r3, r3, #3
 80011ac:	1a9b      	subs	r3, r3, r2
 80011ae:	3350      	adds	r3, #80	@ 0x50
 80011b0:	443b      	add	r3, r7
 80011b2:	3b4c      	subs	r3, #76	@ 0x4c
 80011b4:	f8d3 300b 	ldr.w	r3, [r3, #11]
 80011b8:	461a      	mov	r2, r3
 80011ba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80011bc:	4844      	ldr	r0, [pc, #272]	@ (80012d0 <load_new_app+0x328>)
 80011be:	f003 f851 	bl	8004264 <iprintf>
     printf("Attempting ROLLBACK to previous version...\r\n");
 80011c2:	4844      	ldr	r0, [pc, #272]	@ (80012d4 <load_new_app+0x32c>)
 80011c4:	f003 f8b6 	bl	8004334 <puts>

     //rollback
     uint8_t backup_slot = (slot_num == 0) ? 1 : 0;
 80011c8:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	bf0c      	ite	eq
 80011d0:	2301      	moveq	r3, #1
 80011d2:	2300      	movne	r3, #0
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

     if (cfg.slot_table[backup_slot].is_this_slot_not_valid == 0)
 80011da:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80011de:	4613      	mov	r3, r2
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	4413      	add	r3, r2
 80011e4:	00db      	lsls	r3, r3, #3
 80011e6:	1a9b      	subs	r3, r3, r2
 80011e8:	3350      	adds	r3, #80	@ 0x50
 80011ea:	443b      	add	r3, r7
 80011ec:	3b48      	subs	r3, #72	@ 0x48
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d151      	bne.n	8001298 <load_new_app+0x2f0>
     {
         printf(">> Found valid Backup FW at Slot %d. Restoring...\r\n", backup_slot);
 80011f4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80011f8:	4619      	mov	r1, r3
 80011fa:	4837      	ldr	r0, [pc, #220]	@ (80012d8 <load_new_app+0x330>)
 80011fc:	f003 f832 	bl	8004264 <iprintf>
         uint32_t backup_addr = (backup_slot == 0) ? ETX_APP_SLOT0_FLASH_ADDR : ETX_APP_SLOT1_FLASH_ADDR;
 8001200:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001204:	2b00      	cmp	r3, #0
 8001206:	d101      	bne.n	800120c <load_new_app+0x264>
 8001208:	4b2b      	ldr	r3, [pc, #172]	@ (80012b8 <load_new_app+0x310>)
 800120a:	e000      	b.n	800120e <load_new_app+0x266>
 800120c:	4b2b      	ldr	r3, [pc, #172]	@ (80012bc <load_new_app+0x314>)
 800120e:	63bb      	str	r3, [r7, #56]	@ 0x38

         ret = write_data_to_flash_app( (uint8_t*)backup_addr, cfg.slot_table[backup_slot].fw_size );
 8001210:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001212:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001216:	4613      	mov	r3, r2
 8001218:	005b      	lsls	r3, r3, #1
 800121a:	4413      	add	r3, r2
 800121c:	00db      	lsls	r3, r3, #3
 800121e:	1a9b      	subs	r3, r3, r2
 8001220:	3350      	adds	r3, #80	@ 0x50
 8001222:	443b      	add	r3, r7
 8001224:	3b4c      	subs	r3, #76	@ 0x4c
 8001226:	f8d3 3007 	ldr.w	r3, [r3, #7]
 800122a:	4619      	mov	r1, r3
 800122c:	f7ff fe3c 	bl	8000ea8 <write_data_to_flash_app>
 8001230:	4603      	mov	r3, r0
 8001232:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

         if (ret == HAL_OK)
 8001236:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800123a:	2b00      	cmp	r3, #0
 800123c:	d127      	bne.n	800128e <load_new_app+0x2e6>
         {
             printf(">> Rollback OK. Updating Config...\r\n");
 800123e:	4827      	ldr	r0, [pc, #156]	@ (80012dc <load_new_app+0x334>)
 8001240:	f003 f878 	bl	8004334 <puts>
             cfg.slot_table[slot_num].is_this_slot_active = 0u;
 8001244:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8001248:	4613      	mov	r3, r2
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	4413      	add	r3, r2
 800124e:	00db      	lsls	r3, r3, #3
 8001250:	1a9b      	subs	r3, r3, r2
 8001252:	3350      	adds	r3, #80	@ 0x50
 8001254:	443b      	add	r3, r7
 8001256:	3b47      	subs	r3, #71	@ 0x47
 8001258:	2200      	movs	r2, #0
 800125a:	701a      	strb	r2, [r3, #0]
             cfg.slot_table[backup_slot].is_this_slot_active = 1u;
 800125c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001260:	4613      	mov	r3, r2
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	4413      	add	r3, r2
 8001266:	00db      	lsls	r3, r3, #3
 8001268:	1a9b      	subs	r3, r3, r2
 800126a:	3350      	adds	r3, #80	@ 0x50
 800126c:	443b      	add	r3, r7
 800126e:	3b47      	subs	r3, #71	@ 0x47
 8001270:	2201      	movs	r2, #1
 8001272:	701a      	strb	r2, [r3, #0]
             write_cfg_to_flash(&cfg);
 8001274:	1d3b      	adds	r3, r7, #4
 8001276:	4618      	mov	r0, r3
 8001278:	f000 f83a 	bl	80012f0 <write_cfg_to_flash>

             printf(">> Resetting system...\r\n");
 800127c:	4818      	ldr	r0, [pc, #96]	@ (80012e0 <load_new_app+0x338>)
 800127e:	f003 f859 	bl	8004334 <puts>
             HAL_Delay(100);
 8001282:	2064      	movs	r0, #100	@ 0x64
 8001284:	f000 fe28 	bl	8001ed8 <HAL_Delay>
             HAL_NVIC_SystemReset();
 8001288:	f000 ff39 	bl	80020fe <HAL_NVIC_SystemReset>
 800128c:	e009      	b.n	80012a2 <load_new_app+0x2fa>
         }
         else
         {
             printf(">> Rollback Failed (Flash Error). HALT.\r\n");
 800128e:	4815      	ldr	r0, [pc, #84]	@ (80012e4 <load_new_app+0x33c>)
 8001290:	f003 f850 	bl	8004334 <puts>
             while(1);
 8001294:	bf00      	nop
 8001296:	e7fd      	b.n	8001294 <load_new_app+0x2ec>
         }
     }
     else
     {
         printf(">> No valid Backup found. HALT.\r\n");
 8001298:	4813      	ldr	r0, [pc, #76]	@ (80012e8 <load_new_app+0x340>)
 800129a:	f003 f84b 	bl	8004334 <puts>
         while(1);
 800129e:	bf00      	nop
 80012a0:	e7fd      	b.n	800129e <load_new_app+0x2f6>
     }
     // end rollback
   }
   printf("Done!!!\r\n");
 80012a2:	4812      	ldr	r0, [pc, #72]	@ (80012ec <load_new_app+0x344>)
 80012a4:	f003 f846 	bl	8004334 <puts>
}
 80012a8:	bf00      	nop
 80012aa:	3754      	adds	r7, #84	@ 0x54
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012b0:	20000000 	.word	0x20000000
 80012b4:	08005288 	.word	0x08005288
 80012b8:	08040000 	.word	0x08040000
 80012bc:	08060000 	.word	0x08060000
 80012c0:	080052bc 	.word	0x080052bc
 80012c4:	080052d4 	.word	0x080052d4
 80012c8:	080052f0 	.word	0x080052f0
 80012cc:	08020000 	.word	0x08020000
 80012d0:	08005310 	.word	0x08005310
 80012d4:	08005344 	.word	0x08005344
 80012d8:	08005370 	.word	0x08005370
 80012dc:	080053a4 	.word	0x080053a4
 80012e0:	080053c8 	.word	0x080053c8
 80012e4:	080053e0 	.word	0x080053e0
 80012e8:	0800540c 	.word	0x0800540c
 80012ec:	08005430 	.word	0x08005430

080012f0 <write_cfg_to_flash>:

static HAL_StatusTypeDef write_cfg_to_flash( ETX_GNRL_CFG_ *cfg )
{
 80012f0:	b5b0      	push	{r4, r5, r7, lr}
 80012f2:	b08c      	sub	sp, #48	@ 0x30
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret;

  do
  {
    if( cfg == NULL )
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d103      	bne.n	8001306 <write_cfg_to_flash+0x16>
    {
      ret = HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 8001304:	e064      	b.n	80013d0 <write_cfg_to_flash+0xe0>
    }

    ret = HAL_FLASH_Unlock();
 8001306:	f000 ffa5 	bl	8002254 <HAL_FLASH_Unlock>
 800130a:	4603      	mov	r3, r0
 800130c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if( ret != HAL_OK )
 8001310:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001314:	2b00      	cmp	r3, #0
 8001316:	d156      	bne.n	80013c6 <write_cfg_to_flash+0xd6>
    {
      break;
    }

    //Check if the FLASH_FLAG_BSY.
    FLASH_WaitForLastOperation( HAL_MAX_DELAY );
 8001318:	f04f 30ff 	mov.w	r0, #4294967295
 800131c:	f000 ffcc 	bl	80022b8 <FLASH_WaitForLastOperation>

    //Erase the Flash
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError;

    EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 8001320:	2300      	movs	r3, #0
 8001322:	613b      	str	r3, [r7, #16]
    EraseInitStruct.Sector        = FLASH_SECTOR_4;
 8001324:	2304      	movs	r3, #4
 8001326:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors     = 1;                    //erase only sector 4
 8001328:	2301      	movs	r3, #1
 800132a:	61fb      	str	r3, [r7, #28]
    EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 800132c:	2302      	movs	r3, #2
 800132e:	623b      	str	r3, [r7, #32]

    // clear all flags before you write it to flash
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR |
 8001330:	4b2a      	ldr	r3, [pc, #168]	@ (80013dc <write_cfg_to_flash+0xec>)
 8001332:	2273      	movs	r2, #115	@ 0x73
 8001334:	60da      	str	r2, [r3, #12]
                FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR);

    ret = HAL_FLASHEx_Erase( &EraseInitStruct, &SectorError );
 8001336:	f107 020c 	add.w	r2, r7, #12
 800133a:	f107 0310 	add.w	r3, r7, #16
 800133e:	4611      	mov	r1, r2
 8001340:	4618      	mov	r0, r3
 8001342:	f001 f8e9 	bl	8002518 <HAL_FLASHEx_Erase>
 8001346:	4603      	mov	r3, r0
 8001348:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if( ret != HAL_OK )
 800134c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001350:	2b00      	cmp	r3, #0
 8001352:	d13a      	bne.n	80013ca <write_cfg_to_flash+0xda>
    {
      break;
    }

    //write the configuration
    uint8_t *data = (uint8_t *) cfg;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	627b      	str	r3, [r7, #36]	@ 0x24
    for( uint32_t i = 0u; i < sizeof(ETX_GNRL_CFG_); i++ )
 8001358:	2300      	movs	r3, #0
 800135a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800135c:	e01f      	b.n	800139e <write_cfg_to_flash+0xae>
    {
      ret = HAL_FLASH_Program( FLASH_TYPEPROGRAM_BYTE,
 800135e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001360:	f103 6100 	add.w	r1, r3, #134217728	@ 0x8000000
 8001364:	f501 3180 	add.w	r1, r1, #65536	@ 0x10000
                               ETX_CONFIG_FLASH_ADDR + i,
                               data[i]
 8001368:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800136a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800136c:	4413      	add	r3, r2
 800136e:	781b      	ldrb	r3, [r3, #0]
      ret = HAL_FLASH_Program( FLASH_TYPEPROGRAM_BYTE,
 8001370:	b2db      	uxtb	r3, r3
 8001372:	2200      	movs	r2, #0
 8001374:	461c      	mov	r4, r3
 8001376:	4615      	mov	r5, r2
 8001378:	4622      	mov	r2, r4
 800137a:	462b      	mov	r3, r5
 800137c:	2000      	movs	r0, #0
 800137e:	f000 ff17 	bl	80021b0 <HAL_FLASH_Program>
 8001382:	4603      	mov	r3, r0
 8001384:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                             );
      if( ret != HAL_OK )
 8001388:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800138c:	2b00      	cmp	r3, #0
 800138e:	d003      	beq.n	8001398 <write_cfg_to_flash+0xa8>
      {
        printf("Slot table Flash Write Error\r\n");
 8001390:	4813      	ldr	r0, [pc, #76]	@ (80013e0 <write_cfg_to_flash+0xf0>)
 8001392:	f002 ffcf 	bl	8004334 <puts>
        break;
 8001396:	e005      	b.n	80013a4 <write_cfg_to_flash+0xb4>
    for( uint32_t i = 0u; i < sizeof(ETX_GNRL_CFG_); i++ )
 8001398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800139a:	3301      	adds	r3, #1
 800139c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800139e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013a0:	2b31      	cmp	r3, #49	@ 0x31
 80013a2:	d9dc      	bls.n	800135e <write_cfg_to_flash+0x6e>
      }
    }

    //Check if the FLASH_FLAG_BSY.
    FLASH_WaitForLastOperation( HAL_MAX_DELAY );
 80013a4:	f04f 30ff 	mov.w	r0, #4294967295
 80013a8:	f000 ff86 	bl	80022b8 <FLASH_WaitForLastOperation>

    if( ret != HAL_OK )
 80013ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d10c      	bne.n	80013ce <write_cfg_to_flash+0xde>
    {
      break;
    }

    ret = HAL_FLASH_Lock();
 80013b4:	f000 ff70 	bl	8002298 <HAL_FLASH_Lock>
 80013b8:	4603      	mov	r3, r0
 80013ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if( ret != HAL_OK )
 80013be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	e004      	b.n	80013d0 <write_cfg_to_flash+0xe0>
      break;
 80013c6:	bf00      	nop
 80013c8:	e002      	b.n	80013d0 <write_cfg_to_flash+0xe0>
      break;
 80013ca:	bf00      	nop
 80013cc:	e000      	b.n	80013d0 <write_cfg_to_flash+0xe0>
      break;
 80013ce:	bf00      	nop
    {
      break;
    }
  }while( false );

  return ret;
 80013d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3730      	adds	r7, #48	@ 0x30
 80013d8:	46bd      	mov	sp, r7
 80013da:	bdb0      	pop	{r4, r5, r7, pc}
 80013dc:	40023c00 	.word	0x40023c00
 80013e0:	0800543c 	.word	0x0800543c

080013e4 <_write>:
static void Enter_App_Mode(bool is_factory_reset);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int fd, char *ptr, int len) {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60f8      	str	r0, [r7, #12]
 80013ec:	60b9      	str	r1, [r7, #8]
 80013ee:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	f04f 33ff 	mov.w	r3, #4294967295
 80013f8:	68b9      	ldr	r1, [r7, #8]
 80013fa:	4804      	ldr	r0, [pc, #16]	@ (800140c <_write+0x28>)
 80013fc:	f002 fa1e 	bl	800383c <HAL_UART_Transmit>
    return len;
 8001400:	687b      	ldr	r3, [r7, #4]
}
 8001402:	4618      	mov	r0, r3
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	20000514 	.word	0x20000514

08001410 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8001416:	f000 fcb7 	bl	8001d88 <HAL_Init>
  SystemClock_Config();
 800141a:	f000 f985 	bl	8001728 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800141e:	f000 fa49 	bl	80018b4 <MX_GPIO_Init>
  MX_USART3_UART_Init(); // Debug
 8001422:	f000 fa1d 	bl	8001860 <MX_USART3_UART_Init>
  MX_USART2_UART_Init(); // ESP32
 8001426:	f000 f9f1 	bl	800180c <MX_USART2_UART_Init>
  MX_CRC_Init();
 800142a:	f000 f9db 	bl	80017e4 <MX_CRC_Init>

  /* USER CODE BEGIN 2 */

  Print_Banner();
 800142e:	f000 f82b 	bl	8001488 <Print_Banner>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); // LED ON indicating Bootloader
 8001432:	2200      	movs	r2, #0
 8001434:	2140      	movs	r1, #64	@ 0x40
 8001436:	4813      	ldr	r0, [pc, #76]	@ (8001484 <main+0x74>)
 8001438:	f001 fc3e 	bl	8002cb8 <HAL_GPIO_WritePin>
  bool goto_ota_mode = false;
 800143c:	2300      	movs	r3, #0
 800143e:	71fb      	strb	r3, [r7, #7]
  bool is_factory_reset = false;
 8001440:	2300      	movs	r3, #0
 8001442:	71bb      	strb	r3, [r7, #6]

  Check_Boot_Reason(&goto_ota_mode, &is_factory_reset);
 8001444:	1dba      	adds	r2, r7, #6
 8001446:	1dfb      	adds	r3, r7, #7
 8001448:	4611      	mov	r1, r2
 800144a:	4618      	mov	r0, r3
 800144c:	f000 f832 	bl	80014b4 <Check_Boot_Reason>

  if (!goto_ota_mode)
 8001450:	79fb      	ldrb	r3, [r7, #7]
 8001452:	f083 0301 	eor.w	r3, r3, #1
 8001456:	b2db      	uxtb	r3, r3
 8001458:	2b00      	cmp	r3, #0
 800145a:	d006      	beq.n	800146a <main+0x5a>
  {
      if (Check_Hardware_Trigger())
 800145c:	f000 f8b2 	bl	80015c4 <Check_Hardware_Trigger>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <main+0x5a>
      {
          goto_ota_mode = true;
 8001466:	2301      	movs	r3, #1
 8001468:	71fb      	strb	r3, [r7, #7]
      }
  }

  if (goto_ota_mode)
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d002      	beq.n	8001476 <main+0x66>
  {
      Enter_OTA_Mode();
 8001470:	f000 f8d2 	bl	8001618 <Enter_OTA_Mode>
 8001474:	e004      	b.n	8001480 <main+0x70>
  }
  else
  {
      Enter_App_Mode(is_factory_reset);
 8001476:	79bb      	ldrb	r3, [r7, #6]
 8001478:	4618      	mov	r0, r3
 800147a:	f000 f8f3 	bl	8001664 <Enter_App_Mode>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800147e:	bf00      	nop
 8001480:	bf00      	nop
 8001482:	e7fd      	b.n	8001480 <main+0x70>
 8001484:	40020000 	.word	0x40020000

08001488 <Print_Banner>:
/* ============================================================================
   HELPER FUNCTIONS IMPLEMENTATION
   ============================================================================ */

static void Print_Banner(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
    printf("\r\n=========================================\r\n");
 800148c:	4806      	ldr	r0, [pc, #24]	@ (80014a8 <Print_Banner+0x20>)
 800148e:	f002 ff51 	bl	8004334 <puts>
    printf("Starting Bootloader (v%d.%d)\r\n", BL_Version[0], BL_Version[1]);
 8001492:	2300      	movs	r3, #0
 8001494:	2201      	movs	r2, #1
 8001496:	4619      	mov	r1, r3
 8001498:	4804      	ldr	r0, [pc, #16]	@ (80014ac <Print_Banner+0x24>)
 800149a:	f002 fee3 	bl	8004264 <iprintf>
    printf("=========================================\r\n");
 800149e:	4804      	ldr	r0, [pc, #16]	@ (80014b0 <Print_Banner+0x28>)
 80014a0:	f002 ff48 	bl	8004334 <puts>
}
 80014a4:	bf00      	nop
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	0800545c 	.word	0x0800545c
 80014ac:	0800548c 	.word	0x0800548c
 80014b0:	080054ac 	.word	0x080054ac

080014b4 <Check_Boot_Reason>:

static void Check_Boot_Reason(bool *goto_ota, bool *is_factory_reset)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	6039      	str	r1, [r7, #0]
    ETX_GNRL_CFG_ *cfg = (ETX_GNRL_CFG_*) (ETX_CONFIG_FLASH_ADDR);
 80014be:	4b32      	ldr	r3, [pc, #200]	@ (8001588 <Check_Boot_Reason+0xd4>)
 80014c0:	60fb      	str	r3, [r7, #12]

    printf("Reading Reboot Cause at 0x%X: 0x%lX\r\n", ETX_CONFIG_FLASH_ADDR, cfg->reboot_cause);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	461a      	mov	r2, r3
 80014c8:	492f      	ldr	r1, [pc, #188]	@ (8001588 <Check_Boot_Reason+0xd4>)
 80014ca:	4830      	ldr	r0, [pc, #192]	@ (800158c <Check_Boot_Reason+0xd8>)
 80014cc:	f002 feca 	bl	8004264 <iprintf>

    if (cfg->reboot_cause == 0xFFFFFFFF)
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014d8:	d127      	bne.n	800152a <Check_Boot_Reason+0x76>
    {
        // --- Trường hợp 1: Config bị trống (Chip mới hoặc vừa nạp dây) ---
        printf("Config is Empty (0xFFFFFFFF). Checking for Factory App...\r\n");
 80014da:	482d      	ldr	r0, [pc, #180]	@ (8001590 <Check_Boot_Reason+0xdc>)
 80014dc:	f002 ff2a 	bl	8004334 <puts>

        // Kiểm tra tính hợp lệ của App qua MSP
        uint32_t app_msp = *(__IO uint32_t*)ETX_APP_FLASH_ADDR;
 80014e0:	4b2c      	ldr	r3, [pc, #176]	@ (8001594 <Check_Boot_Reason+0xe0>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	60bb      	str	r3, [r7, #8]

        if (app_msp >= RAM_START && app_msp <= RAM_END)
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80014ec:	d312      	bcc.n	8001514 <Check_Boot_Reason+0x60>
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	4a29      	ldr	r2, [pc, #164]	@ (8001598 <Check_Boot_Reason+0xe4>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d80e      	bhi.n	8001514 <Check_Boot_Reason+0x60>
        {
            printf(">> Valid App found at 0x%X (MSP: 0x%lX).\r\n", ETX_APP_FLASH_ADDR, app_msp);
 80014f6:	68ba      	ldr	r2, [r7, #8]
 80014f8:	4926      	ldr	r1, [pc, #152]	@ (8001594 <Check_Boot_Reason+0xe0>)
 80014fa:	4828      	ldr	r0, [pc, #160]	@ (800159c <Check_Boot_Reason+0xe8>)
 80014fc:	f002 feb2 	bl	8004264 <iprintf>
            printf(">> Assuming Factory Flashed Device. Skipping OTA.\r\n");
 8001500:	4827      	ldr	r0, [pc, #156]	@ (80015a0 <Check_Boot_Reason+0xec>)
 8001502:	f002 ff17 	bl	8004334 <puts>
            *is_factory_reset = true;
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	2201      	movs	r2, #1
 800150a:	701a      	strb	r2, [r3, #0]
            *goto_ota = false;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2200      	movs	r2, #0
 8001510:	701a      	strb	r2, [r3, #0]
 8001512:	e035      	b.n	8001580 <Check_Boot_Reason+0xcc>
        }
        else
        {
            printf(">> No Valid App found (MSP: 0x%lX). Flash is empty.\r\n", app_msp);
 8001514:	68b9      	ldr	r1, [r7, #8]
 8001516:	4823      	ldr	r0, [pc, #140]	@ (80015a4 <Check_Boot_Reason+0xf0>)
 8001518:	f002 fea4 	bl	8004264 <iprintf>
            printf(">> Forcing OTA Mode (Rescue).\r\n");
 800151c:	4822      	ldr	r0, [pc, #136]	@ (80015a8 <Check_Boot_Reason+0xf4>)
 800151e:	f002 ff09 	bl	8004334 <puts>
            *goto_ota = true;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2201      	movs	r2, #1
 8001526:	701a      	strb	r2, [r3, #0]
                printf("Cause: Unknown (0x%lX), assuming Normal Boot\r\n", cfg->reboot_cause);
                *goto_ota = false;
                break;
        };
    }
}
 8001528:	e02a      	b.n	8001580 <Check_Boot_Reason+0xcc>
        switch( cfg->reboot_cause )
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001532:	d014      	beq.n	800155e <Check_Boot_Reason+0xaa>
 8001534:	4a1d      	ldr	r2, [pc, #116]	@ (80015ac <Check_Boot_Reason+0xf8>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d003      	beq.n	8001542 <Check_Boot_Reason+0x8e>
 800153a:	4a1d      	ldr	r2, [pc, #116]	@ (80015b0 <Check_Boot_Reason+0xfc>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d007      	beq.n	8001550 <Check_Boot_Reason+0x9c>
 8001540:	e014      	b.n	800156c <Check_Boot_Reason+0xb8>
                printf("Cause: Normal Boot\r\n");
 8001542:	481c      	ldr	r0, [pc, #112]	@ (80015b4 <Check_Boot_Reason+0x100>)
 8001544:	f002 fef6 	bl	8004334 <puts>
                *goto_ota = false;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2200      	movs	r2, #0
 800154c:	701a      	strb	r2, [r3, #0]
                break;
 800154e:	e017      	b.n	8001580 <Check_Boot_Reason+0xcc>
                printf("Cause: OTA Request from App\r\n");
 8001550:	4819      	ldr	r0, [pc, #100]	@ (80015b8 <Check_Boot_Reason+0x104>)
 8001552:	f002 feef 	bl	8004334 <puts>
                *goto_ota = true;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2201      	movs	r2, #1
 800155a:	701a      	strb	r2, [r3, #0]
                break;
 800155c:	e010      	b.n	8001580 <Check_Boot_Reason+0xcc>
                printf("Cause: First Time Boot Flag\r\n");
 800155e:	4817      	ldr	r0, [pc, #92]	@ (80015bc <Check_Boot_Reason+0x108>)
 8001560:	f002 fee8 	bl	8004334 <puts>
                *goto_ota = true;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2201      	movs	r2, #1
 8001568:	701a      	strb	r2, [r3, #0]
                break;
 800156a:	e009      	b.n	8001580 <Check_Boot_Reason+0xcc>
                printf("Cause: Unknown (0x%lX), assuming Normal Boot\r\n", cfg->reboot_cause);
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4619      	mov	r1, r3
 8001572:	4813      	ldr	r0, [pc, #76]	@ (80015c0 <Check_Boot_Reason+0x10c>)
 8001574:	f002 fe76 	bl	8004264 <iprintf>
                *goto_ota = false;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2200      	movs	r2, #0
 800157c:	701a      	strb	r2, [r3, #0]
                break;
 800157e:	bf00      	nop
}
 8001580:	bf00      	nop
 8001582:	3710      	adds	r7, #16
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	08010000 	.word	0x08010000
 800158c:	080054d8 	.word	0x080054d8
 8001590:	08005500 	.word	0x08005500
 8001594:	08020000 	.word	0x08020000
 8001598:	20030000 	.word	0x20030000
 800159c:	0800553c 	.word	0x0800553c
 80015a0:	08005568 	.word	0x08005568
 80015a4:	0800559c 	.word	0x0800559c
 80015a8:	080055d4 	.word	0x080055d4
 80015ac:	beeffeed 	.word	0xbeeffeed
 80015b0:	deadbeef 	.word	0xdeadbeef
 80015b4:	080055f4 	.word	0x080055f4
 80015b8:	08005608 	.word	0x08005608
 80015bc:	08005628 	.word	0x08005628
 80015c0:	08005648 	.word	0x08005648

080015c4 <Check_Hardware_Trigger>:

static bool Check_Hardware_Trigger(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
    printf("Press KEY0 (PE4) within 1s to Force OTA...\r\n");
 80015ca:	4810      	ldr	r0, [pc, #64]	@ (800160c <Check_Hardware_Trigger+0x48>)
 80015cc:	f002 feb2 	bl	8004334 <puts>
    uint32_t start_tick = HAL_GetTick();
 80015d0:	f000 fc76 	bl	8001ec0 <HAL_GetTick>
 80015d4:	6078      	str	r0, [r7, #4]

    while ((HAL_GetTick() - start_tick) < 1000)
 80015d6:	e00b      	b.n	80015f0 <Check_Hardware_Trigger+0x2c>
    {
        // Nút bấm Active LOW (Nhấn = 0)
        if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4) == GPIO_PIN_RESET)
 80015d8:	2110      	movs	r1, #16
 80015da:	480d      	ldr	r0, [pc, #52]	@ (8001610 <Check_Hardware_Trigger+0x4c>)
 80015dc:	f001 fb54 	bl	8002c88 <HAL_GPIO_ReadPin>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d104      	bne.n	80015f0 <Check_Hardware_Trigger+0x2c>
        {
            printf(">> Button Pressed! Forcing OTA Mode.\r\n");
 80015e6:	480b      	ldr	r0, [pc, #44]	@ (8001614 <Check_Hardware_Trigger+0x50>)
 80015e8:	f002 fea4 	bl	8004334 <puts>
            return true;
 80015ec:	2301      	movs	r3, #1
 80015ee:	e008      	b.n	8001602 <Check_Hardware_Trigger+0x3e>
    while ((HAL_GetTick() - start_tick) < 1000)
 80015f0:	f000 fc66 	bl	8001ec0 <HAL_GetTick>
 80015f4:	4602      	mov	r2, r0
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80015fe:	d3eb      	bcc.n	80015d8 <Check_Hardware_Trigger+0x14>
        }
    }
    return false;
 8001600:	2300      	movs	r3, #0
}
 8001602:	4618      	mov	r0, r3
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	08005678 	.word	0x08005678
 8001610:	40021000 	.word	0x40021000
 8001614:	080056a4 	.word	0x080056a4

08001618 <Enter_OTA_Mode>:

static void Enter_OTA_Mode(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
    printf(">>> ENTERING OTA MODE <<<\r\n");
 800161e:	480e      	ldr	r0, [pc, #56]	@ (8001658 <Enter_OTA_Mode+0x40>)
 8001620:	f002 fe88 	bl	8004334 <puts>


    while(1)
    {
        // Gọi hàm nhận file từ thư viện OTA
        ETX_OTA_EX_ status = etx_ota_download_and_flash();
 8001624:	f7fe fff4 	bl	8000610 <etx_ota_download_and_flash>
 8001628:	4603      	mov	r3, r0
 800162a:	71fb      	strb	r3, [r7, #7]

        if( status == ETX_OTA_EX_OK )
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d109      	bne.n	8001646 <Enter_OTA_Mode+0x2e>
        {
            printf("OTA Update SUCCESS! System Resetting...\r\n");
 8001632:	480a      	ldr	r0, [pc, #40]	@ (800165c <Enter_OTA_Mode+0x44>)
 8001634:	f002 fe7e 	bl	8004334 <puts>
            HAL_Delay(500);
 8001638:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800163c:	f000 fc4c 	bl	8001ed8 <HAL_Delay>
            HAL_NVIC_SystemReset();
 8001640:	f000 fd5d 	bl	80020fe <HAL_NVIC_SystemReset>
 8001644:	e7ee      	b.n	8001624 <Enter_OTA_Mode+0xc>
        }
        else
        {
            printf("OTA Failed/Timeout. Retrying...\r\n");
 8001646:	4806      	ldr	r0, [pc, #24]	@ (8001660 <Enter_OTA_Mode+0x48>)
 8001648:	f002 fe74 	bl	8004334 <puts>
            HAL_Delay(1000);
 800164c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001650:	f000 fc42 	bl	8001ed8 <HAL_Delay>
    {
 8001654:	e7e6      	b.n	8001624 <Enter_OTA_Mode+0xc>
 8001656:	bf00      	nop
 8001658:	080056cc 	.word	0x080056cc
 800165c:	080056e8 	.word	0x080056e8
 8001660:	08005714 	.word	0x08005714

08001664 <Enter_App_Mode>:
        }
    }
}

static void Enter_App_Mode(bool is_factory_reset)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	71fb      	strb	r3, [r7, #7]
    if (is_factory_reset)
 800166e:	79fb      	ldrb	r3, [r7, #7]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d003      	beq.n	800167c <Enter_App_Mode+0x18>
    {
        printf("Factory Reset detected. Skipping Load/Verify Logic.\r\n");
 8001674:	4807      	ldr	r0, [pc, #28]	@ (8001694 <Enter_App_Mode+0x30>)
 8001676:	f002 fe5d 	bl	8004334 <puts>
 800167a:	e004      	b.n	8001686 <Enter_App_Mode+0x22>
    }
    else
    {
        printf("Checking for pending updates...\r\n");
 800167c:	4806      	ldr	r0, [pc, #24]	@ (8001698 <Enter_App_Mode+0x34>)
 800167e:	f002 fe59 	bl	8004334 <puts>
        // Hàm này kiểm tra Slot mới, Copy, Verify CRC, và Rollback nếu lỗi
        load_new_app();
 8001682:	f7ff fc91 	bl	8000fa8 <load_new_app>
    }

    // 2. Nhảy vào App
    goto_application();
 8001686:	f000 f809 	bl	800169c <goto_application>
}
 800168a:	bf00      	nop
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	08005738 	.word	0x08005738
 8001698:	08005770 	.word	0x08005770

0800169c <goto_application>:

/* SYSTEM CONFIGURATION */

static void goto_application(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
    printf("Jumping to Application at 0x%X...\r\n", ETX_APP_FLASH_ADDR);
 80016a2:	4919      	ldr	r1, [pc, #100]	@ (8001708 <goto_application+0x6c>)
 80016a4:	4819      	ldr	r0, [pc, #100]	@ (800170c <goto_application+0x70>)
 80016a6:	f002 fddd 	bl	8004264 <iprintf>

    uint32_t main_stack_pointer = *(__IO uint32_t*)ETX_APP_FLASH_ADDR;
 80016aa:	4b17      	ldr	r3, [pc, #92]	@ (8001708 <goto_application+0x6c>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	60fb      	str	r3, [r7, #12]
    uint32_t reset_handler_addr = *(__IO uint32_t*)(ETX_APP_FLASH_ADDR + 4);
 80016b0:	4b17      	ldr	r3, [pc, #92]	@ (8001710 <goto_application+0x74>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	60bb      	str	r3, [r7, #8]

    pFunction jump_to_app = (pFunction)reset_handler_addr;
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	607b      	str	r3, [r7, #4]

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET); // LED OFF
 80016ba:	2201      	movs	r2, #1
 80016bc:	2140      	movs	r1, #64	@ 0x40
 80016be:	4815      	ldr	r0, [pc, #84]	@ (8001714 <goto_application+0x78>)
 80016c0:	f001 fafa 	bl	8002cb8 <HAL_GPIO_WritePin>

    // De-init Peripherals
    HAL_CRC_DeInit(&hcrc);
 80016c4:	4814      	ldr	r0, [pc, #80]	@ (8001718 <goto_application+0x7c>)
 80016c6:	f000 fd46 	bl	8002156 <HAL_CRC_DeInit>
    HAL_UART_DeInit(&huart2);
 80016ca:	4814      	ldr	r0, [pc, #80]	@ (800171c <goto_application+0x80>)
 80016cc:	f002 f884 	bl	80037d8 <HAL_UART_DeInit>
    HAL_UART_DeInit(&huart3);
 80016d0:	4813      	ldr	r0, [pc, #76]	@ (8001720 <goto_application+0x84>)
 80016d2:	f002 f881 	bl	80037d8 <HAL_UART_DeInit>
    HAL_RCC_DeInit();
 80016d6:	f001 ff61 	bl	800359c <HAL_RCC_DeInit>
    HAL_DeInit();
 80016da:	f000 fb77 	bl	8001dcc <HAL_DeInit>

    SysTick->CTRL = 0;
 80016de:	4b11      	ldr	r3, [pc, #68]	@ (8001724 <goto_application+0x88>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 80016e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001724 <goto_application+0x88>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	605a      	str	r2, [r3, #4]
    SysTick->VAL = 0;
 80016ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001724 <goto_application+0x88>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	f383 8808 	msr	MSP, r3
}
 80016fa:	bf00      	nop

    __set_MSP(main_stack_pointer);

    jump_to_app();
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4798      	blx	r3
}
 8001700:	bf00      	nop
 8001702:	3710      	adds	r7, #16
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	08020000 	.word	0x08020000
 800170c:	08005794 	.word	0x08005794
 8001710:	08020004 	.word	0x08020004
 8001714:	40020000 	.word	0x40020000
 8001718:	200004c4 	.word	0x200004c4
 800171c:	200004cc 	.word	0x200004cc
 8001720:	20000514 	.word	0x20000514
 8001724:	e000e010 	.word	0xe000e010

08001728 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b094      	sub	sp, #80	@ 0x50
 800172c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800172e:	f107 0320 	add.w	r3, r7, #32
 8001732:	2230      	movs	r2, #48	@ 0x30
 8001734:	2100      	movs	r1, #0
 8001736:	4618      	mov	r0, r3
 8001738:	f002 fedc 	bl	80044f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800173c:	f107 030c 	add.w	r3, r7, #12
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 800174c:	2300      	movs	r3, #0
 800174e:	60bb      	str	r3, [r7, #8]
 8001750:	4b22      	ldr	r3, [pc, #136]	@ (80017dc <SystemClock_Config+0xb4>)
 8001752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001754:	4a21      	ldr	r2, [pc, #132]	@ (80017dc <SystemClock_Config+0xb4>)
 8001756:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800175a:	6413      	str	r3, [r2, #64]	@ 0x40
 800175c:	4b1f      	ldr	r3, [pc, #124]	@ (80017dc <SystemClock_Config+0xb4>)
 800175e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001760:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001764:	60bb      	str	r3, [r7, #8]
 8001766:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001768:	2300      	movs	r3, #0
 800176a:	607b      	str	r3, [r7, #4]
 800176c:	4b1c      	ldr	r3, [pc, #112]	@ (80017e0 <SystemClock_Config+0xb8>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a1b      	ldr	r2, [pc, #108]	@ (80017e0 <SystemClock_Config+0xb8>)
 8001772:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001776:	6013      	str	r3, [r2, #0]
 8001778:	4b19      	ldr	r3, [pc, #100]	@ (80017e0 <SystemClock_Config+0xb8>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001780:	607b      	str	r3, [r7, #4]
 8001782:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001784:	2302      	movs	r3, #2
 8001786:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001788:	2301      	movs	r3, #1
 800178a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800178c:	2310      	movs	r3, #16
 800178e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001790:	2300      	movs	r3, #0
 8001792:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001794:	f107 0320 	add.w	r3, r7, #32
 8001798:	4618      	mov	r0, r3
 800179a:	f001 faa7 	bl	8002cec <HAL_RCC_OscConfig>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80017a4:	f000 f8e4 	bl	8001970 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017a8:	230f      	movs	r3, #15
 80017aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80017ac:	2300      	movs	r3, #0
 80017ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017b0:	2300      	movs	r3, #0
 80017b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017b4:	2300      	movs	r3, #0
 80017b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017b8:	2300      	movs	r3, #0
 80017ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80017bc:	f107 030c 	add.w	r3, r7, #12
 80017c0:	2100      	movs	r1, #0
 80017c2:	4618      	mov	r0, r3
 80017c4:	f001 fd0a 	bl	80031dc <HAL_RCC_ClockConfig>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80017ce:	f000 f8cf 	bl	8001970 <Error_Handler>
  }
}
 80017d2:	bf00      	nop
 80017d4:	3750      	adds	r7, #80	@ 0x50
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40007000 	.word	0x40007000

080017e4 <MX_CRC_Init>:

static void MX_CRC_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  hcrc.Instance = CRC;
 80017e8:	4b06      	ldr	r3, [pc, #24]	@ (8001804 <MX_CRC_Init+0x20>)
 80017ea:	4a07      	ldr	r2, [pc, #28]	@ (8001808 <MX_CRC_Init+0x24>)
 80017ec:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80017ee:	4805      	ldr	r0, [pc, #20]	@ (8001804 <MX_CRC_Init+0x20>)
 80017f0:	f000 fc95 	bl	800211e <HAL_CRC_Init>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80017fa:	f000 f8b9 	bl	8001970 <Error_Handler>
  }
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	200004c4 	.word	0x200004c4
 8001808:	40023000 	.word	0x40023000

0800180c <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001810:	4b11      	ldr	r3, [pc, #68]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 8001812:	4a12      	ldr	r2, [pc, #72]	@ (800185c <MX_USART2_UART_Init+0x50>)
 8001814:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001816:	4b10      	ldr	r3, [pc, #64]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 8001818:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800181c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800181e:	4b0e      	ldr	r3, [pc, #56]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001824:	4b0c      	ldr	r3, [pc, #48]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 8001826:	2200      	movs	r2, #0
 8001828:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800182a:	4b0b      	ldr	r3, [pc, #44]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001830:	4b09      	ldr	r3, [pc, #36]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 8001832:	220c      	movs	r2, #12
 8001834:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001836:	4b08      	ldr	r3, [pc, #32]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 8001838:	2200      	movs	r2, #0
 800183a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800183c:	4b06      	ldr	r3, [pc, #24]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 800183e:	2200      	movs	r2, #0
 8001840:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001842:	4805      	ldr	r0, [pc, #20]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 8001844:	f001 ff78 	bl	8003738 <HAL_UART_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800184e:	f000 f88f 	bl	8001970 <Error_Handler>
  }
}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	200004cc 	.word	0x200004cc
 800185c:	40004400 	.word	0x40004400

08001860 <MX_USART3_UART_Init>:

static void MX_USART3_UART_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8001864:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 8001866:	4a12      	ldr	r2, [pc, #72]	@ (80018b0 <MX_USART3_UART_Init+0x50>)
 8001868:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800186a:	4b10      	ldr	r3, [pc, #64]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 800186c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001870:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001872:	4b0e      	ldr	r3, [pc, #56]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001878:	4b0c      	ldr	r3, [pc, #48]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 800187a:	2200      	movs	r2, #0
 800187c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800187e:	4b0b      	ldr	r3, [pc, #44]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001884:	4b09      	ldr	r3, [pc, #36]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 8001886:	220c      	movs	r2, #12
 8001888:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800188a:	4b08      	ldr	r3, [pc, #32]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 800188c:	2200      	movs	r2, #0
 800188e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001890:	4b06      	ldr	r3, [pc, #24]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 8001892:	2200      	movs	r2, #0
 8001894:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001896:	4805      	ldr	r0, [pc, #20]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 8001898:	f001 ff4e 	bl	8003738 <HAL_UART_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80018a2:	f000 f865 	bl	8001970 <Error_Handler>
  }
}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	20000514 	.word	0x20000514
 80018b0:	40004800 	.word	0x40004800

080018b4 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b088      	sub	sp, #32
 80018b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ba:	f107 030c 	add.w	r3, r7, #12
 80018be:	2200      	movs	r2, #0
 80018c0:	601a      	str	r2, [r3, #0]
 80018c2:	605a      	str	r2, [r3, #4]
 80018c4:	609a      	str	r2, [r3, #8]
 80018c6:	60da      	str	r2, [r3, #12]
 80018c8:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	4b25      	ldr	r3, [pc, #148]	@ (8001964 <MX_GPIO_Init+0xb0>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	4a24      	ldr	r2, [pc, #144]	@ (8001964 <MX_GPIO_Init+0xb0>)
 80018d4:	f043 0310 	orr.w	r3, r3, #16
 80018d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018da:	4b22      	ldr	r3, [pc, #136]	@ (8001964 <MX_GPIO_Init+0xb0>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	f003 0310 	and.w	r3, r3, #16
 80018e2:	60bb      	str	r3, [r7, #8]
 80018e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	607b      	str	r3, [r7, #4]
 80018ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001964 <MX_GPIO_Init+0xb0>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ee:	4a1d      	ldr	r2, [pc, #116]	@ (8001964 <MX_GPIO_Init+0xb0>)
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001964 <MX_GPIO_Init+0xb0>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	607b      	str	r3, [r7, #4]
 8001900:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	603b      	str	r3, [r7, #0]
 8001906:	4b17      	ldr	r3, [pc, #92]	@ (8001964 <MX_GPIO_Init+0xb0>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190a:	4a16      	ldr	r2, [pc, #88]	@ (8001964 <MX_GPIO_Init+0xb0>)
 800190c:	f043 0302 	orr.w	r3, r3, #2
 8001910:	6313      	str	r3, [r2, #48]	@ 0x30
 8001912:	4b14      	ldr	r3, [pc, #80]	@ (8001964 <MX_GPIO_Init+0xb0>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001916:	f003 0302 	and.w	r3, r3, #2
 800191a:	603b      	str	r3, [r7, #0]
 800191c:	683b      	ldr	r3, [r7, #0]

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800191e:	2200      	movs	r2, #0
 8001920:	2140      	movs	r1, #64	@ 0x40
 8001922:	4811      	ldr	r0, [pc, #68]	@ (8001968 <MX_GPIO_Init+0xb4>)
 8001924:	f001 f9c8 	bl	8002cb8 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001928:	2310      	movs	r3, #16
 800192a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800192c:	2300      	movs	r3, #0
 800192e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001930:	2301      	movs	r3, #1
 8001932:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001934:	f107 030c 	add.w	r3, r7, #12
 8001938:	4619      	mov	r1, r3
 800193a:	480c      	ldr	r0, [pc, #48]	@ (800196c <MX_GPIO_Init+0xb8>)
 800193c:	f000 ff0c 	bl	8002758 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001940:	2340      	movs	r3, #64	@ 0x40
 8001942:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001944:	2301      	movs	r3, #1
 8001946:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194c:	2300      	movs	r3, #0
 800194e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001950:	f107 030c 	add.w	r3, r7, #12
 8001954:	4619      	mov	r1, r3
 8001956:	4804      	ldr	r0, [pc, #16]	@ (8001968 <MX_GPIO_Init+0xb4>)
 8001958:	f000 fefe 	bl	8002758 <HAL_GPIO_Init>
}
 800195c:	bf00      	nop
 800195e:	3720      	adds	r7, #32
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40023800 	.word	0x40023800
 8001968:	40020000 	.word	0x40020000
 800196c:	40021000 	.word	0x40021000

08001970 <Error_Handler>:

void Error_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001974:	b672      	cpsid	i
}
 8001976:	bf00      	nop
  __disable_irq();
  while (1)
 8001978:	bf00      	nop
 800197a:	e7fd      	b.n	8001978 <Error_Handler+0x8>

0800197c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	607b      	str	r3, [r7, #4]
 8001986:	4b10      	ldr	r3, [pc, #64]	@ (80019c8 <HAL_MspInit+0x4c>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198a:	4a0f      	ldr	r2, [pc, #60]	@ (80019c8 <HAL_MspInit+0x4c>)
 800198c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001990:	6453      	str	r3, [r2, #68]	@ 0x44
 8001992:	4b0d      	ldr	r3, [pc, #52]	@ (80019c8 <HAL_MspInit+0x4c>)
 8001994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001996:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800199a:	607b      	str	r3, [r7, #4]
 800199c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	603b      	str	r3, [r7, #0]
 80019a2:	4b09      	ldr	r3, [pc, #36]	@ (80019c8 <HAL_MspInit+0x4c>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a6:	4a08      	ldr	r2, [pc, #32]	@ (80019c8 <HAL_MspInit+0x4c>)
 80019a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80019ae:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <HAL_MspInit+0x4c>)
 80019b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019b6:	603b      	str	r3, [r7, #0]
 80019b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ba:	bf00      	nop
 80019bc:	370c      	adds	r7, #12
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	40023800 	.word	0x40023800

080019cc <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b085      	sub	sp, #20
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a0b      	ldr	r2, [pc, #44]	@ (8001a08 <HAL_CRC_MspInit+0x3c>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d10d      	bne.n	80019fa <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	60fb      	str	r3, [r7, #12]
 80019e2:	4b0a      	ldr	r3, [pc, #40]	@ (8001a0c <HAL_CRC_MspInit+0x40>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	4a09      	ldr	r2, [pc, #36]	@ (8001a0c <HAL_CRC_MspInit+0x40>)
 80019e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ee:	4b07      	ldr	r3, [pc, #28]	@ (8001a0c <HAL_CRC_MspInit+0x40>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80019fa:	bf00      	nop
 80019fc:	3714      	adds	r7, #20
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	40023000 	.word	0x40023000
 8001a0c:	40023800 	.word	0x40023800

08001a10 <HAL_CRC_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a07      	ldr	r2, [pc, #28]	@ (8001a3c <HAL_CRC_MspDeInit+0x2c>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d105      	bne.n	8001a2e <HAL_CRC_MspDeInit+0x1e>
  {
    /* USER CODE BEGIN CRC_MspDeInit 0 */

    /* USER CODE END CRC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CRC_CLK_DISABLE();
 8001a22:	4b07      	ldr	r3, [pc, #28]	@ (8001a40 <HAL_CRC_MspDeInit+0x30>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	4a06      	ldr	r2, [pc, #24]	@ (8001a40 <HAL_CRC_MspDeInit+0x30>)
 8001a28:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001a2c:	6313      	str	r3, [r2, #48]	@ 0x30
    /* USER CODE BEGIN CRC_MspDeInit 1 */

    /* USER CODE END CRC_MspDeInit 1 */
  }

}
 8001a2e:	bf00      	nop
 8001a30:	370c      	adds	r7, #12
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	40023000 	.word	0x40023000
 8001a40:	40023800 	.word	0x40023800

08001a44 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08c      	sub	sp, #48	@ 0x30
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4c:	f107 031c 	add.w	r3, r7, #28
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a32      	ldr	r2, [pc, #200]	@ (8001b2c <HAL_UART_MspInit+0xe8>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d12c      	bne.n	8001ac0 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	61bb      	str	r3, [r7, #24]
 8001a6a:	4b31      	ldr	r3, [pc, #196]	@ (8001b30 <HAL_UART_MspInit+0xec>)
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6e:	4a30      	ldr	r2, [pc, #192]	@ (8001b30 <HAL_UART_MspInit+0xec>)
 8001a70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a74:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a76:	4b2e      	ldr	r3, [pc, #184]	@ (8001b30 <HAL_UART_MspInit+0xec>)
 8001a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a7e:	61bb      	str	r3, [r7, #24]
 8001a80:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	617b      	str	r3, [r7, #20]
 8001a86:	4b2a      	ldr	r3, [pc, #168]	@ (8001b30 <HAL_UART_MspInit+0xec>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8a:	4a29      	ldr	r2, [pc, #164]	@ (8001b30 <HAL_UART_MspInit+0xec>)
 8001a8c:	f043 0301 	orr.w	r3, r3, #1
 8001a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a92:	4b27      	ldr	r3, [pc, #156]	@ (8001b30 <HAL_UART_MspInit+0xec>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a96:	f003 0301 	and.w	r3, r3, #1
 8001a9a:	617b      	str	r3, [r7, #20]
 8001a9c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a9e:	230c      	movs	r3, #12
 8001aa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001aae:	2307      	movs	r3, #7
 8001ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab2:	f107 031c 	add.w	r3, r7, #28
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	481e      	ldr	r0, [pc, #120]	@ (8001b34 <HAL_UART_MspInit+0xf0>)
 8001aba:	f000 fe4d 	bl	8002758 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001abe:	e031      	b.n	8001b24 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a1c      	ldr	r2, [pc, #112]	@ (8001b38 <HAL_UART_MspInit+0xf4>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d12c      	bne.n	8001b24 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	613b      	str	r3, [r7, #16]
 8001ace:	4b18      	ldr	r3, [pc, #96]	@ (8001b30 <HAL_UART_MspInit+0xec>)
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad2:	4a17      	ldr	r2, [pc, #92]	@ (8001b30 <HAL_UART_MspInit+0xec>)
 8001ad4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ad8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ada:	4b15      	ldr	r3, [pc, #84]	@ (8001b30 <HAL_UART_MspInit+0xec>)
 8001adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ade:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ae2:	613b      	str	r3, [r7, #16]
 8001ae4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]
 8001aea:	4b11      	ldr	r3, [pc, #68]	@ (8001b30 <HAL_UART_MspInit+0xec>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aee:	4a10      	ldr	r2, [pc, #64]	@ (8001b30 <HAL_UART_MspInit+0xec>)
 8001af0:	f043 0302 	orr.w	r3, r3, #2
 8001af4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af6:	4b0e      	ldr	r3, [pc, #56]	@ (8001b30 <HAL_UART_MspInit+0xec>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afa:	f003 0302 	and.w	r3, r3, #2
 8001afe:	60fb      	str	r3, [r7, #12]
 8001b00:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001b02:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001b06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b08:	2302      	movs	r3, #2
 8001b0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b10:	2303      	movs	r3, #3
 8001b12:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b14:	2307      	movs	r3, #7
 8001b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b18:	f107 031c 	add.w	r3, r7, #28
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4807      	ldr	r0, [pc, #28]	@ (8001b3c <HAL_UART_MspInit+0xf8>)
 8001b20:	f000 fe1a 	bl	8002758 <HAL_GPIO_Init>
}
 8001b24:	bf00      	nop
 8001b26:	3730      	adds	r7, #48	@ 0x30
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40004400 	.word	0x40004400
 8001b30:	40023800 	.word	0x40023800
 8001b34:	40020000 	.word	0x40020000
 8001b38:	40004800 	.word	0x40004800
 8001b3c:	40020400 	.word	0x40020400

08001b40 <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a10      	ldr	r2, [pc, #64]	@ (8001b90 <HAL_UART_MspDeInit+0x50>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d10a      	bne.n	8001b68 <HAL_UART_MspDeInit+0x28>
  {
    /* USER CODE BEGIN USART2_MspDeInit 0 */

    /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8001b52:	4b10      	ldr	r3, [pc, #64]	@ (8001b94 <HAL_UART_MspDeInit+0x54>)
 8001b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b56:	4a0f      	ldr	r2, [pc, #60]	@ (8001b94 <HAL_UART_MspDeInit+0x54>)
 8001b58:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8001b5c:	6413      	str	r3, [r2, #64]	@ 0x40

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8001b5e:	210c      	movs	r1, #12
 8001b60:	480d      	ldr	r0, [pc, #52]	@ (8001b98 <HAL_UART_MspDeInit+0x58>)
 8001b62:	f000 ff95 	bl	8002a90 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN USART3_MspDeInit 1 */

    /* USER CODE END USART3_MspDeInit 1 */
  }

}
 8001b66:	e00f      	b.n	8001b88 <HAL_UART_MspDeInit+0x48>
  else if(huart->Instance==USART3)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a0b      	ldr	r2, [pc, #44]	@ (8001b9c <HAL_UART_MspDeInit+0x5c>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d10a      	bne.n	8001b88 <HAL_UART_MspDeInit+0x48>
    __HAL_RCC_USART3_CLK_DISABLE();
 8001b72:	4b08      	ldr	r3, [pc, #32]	@ (8001b94 <HAL_UART_MspDeInit+0x54>)
 8001b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b76:	4a07      	ldr	r2, [pc, #28]	@ (8001b94 <HAL_UART_MspDeInit+0x54>)
 8001b78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b7c:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 8001b7e:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8001b82:	4807      	ldr	r0, [pc, #28]	@ (8001ba0 <HAL_UART_MspDeInit+0x60>)
 8001b84:	f000 ff84 	bl	8002a90 <HAL_GPIO_DeInit>
}
 8001b88:	bf00      	nop
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40004400 	.word	0x40004400
 8001b94:	40023800 	.word	0x40023800
 8001b98:	40020000 	.word	0x40020000
 8001b9c:	40004800 	.word	0x40004800
 8001ba0:	40020400 	.word	0x40020400

08001ba4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ba8:	bf00      	nop
 8001baa:	e7fd      	b.n	8001ba8 <NMI_Handler+0x4>

08001bac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bb0:	bf00      	nop
 8001bb2:	e7fd      	b.n	8001bb0 <HardFault_Handler+0x4>

08001bb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bb8:	bf00      	nop
 8001bba:	e7fd      	b.n	8001bb8 <MemManage_Handler+0x4>

08001bbc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bc0:	bf00      	nop
 8001bc2:	e7fd      	b.n	8001bc0 <BusFault_Handler+0x4>

08001bc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bc8:	bf00      	nop
 8001bca:	e7fd      	b.n	8001bc8 <UsageFault_Handler+0x4>

08001bcc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr

08001bda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bde:	bf00      	nop
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bec:	bf00      	nop
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr

08001bf6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bfa:	f000 f94d 	bl	8001e98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b086      	sub	sp, #24
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	60f8      	str	r0, [r7, #12]
 8001c0a:	60b9      	str	r1, [r7, #8]
 8001c0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]
 8001c12:	e00a      	b.n	8001c2a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c14:	f3af 8000 	nop.w
 8001c18:	4601      	mov	r1, r0
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	1c5a      	adds	r2, r3, #1
 8001c1e:	60ba      	str	r2, [r7, #8]
 8001c20:	b2ca      	uxtb	r2, r1
 8001c22:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	3301      	adds	r3, #1
 8001c28:	617b      	str	r3, [r7, #20]
 8001c2a:	697a      	ldr	r2, [r7, #20]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	dbf0      	blt.n	8001c14 <_read+0x12>
  }

  return len;
 8001c32:	687b      	ldr	r3, [r7, #4]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3718      	adds	r7, #24
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}

08001c3c <_close>:
  }
  return len;
}

int _close(int file)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	370c      	adds	r7, #12
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c64:	605a      	str	r2, [r3, #4]
  return 0;
 8001c66:	2300      	movs	r3, #0
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <_isatty>:

int _isatty(int file)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c7c:	2301      	movs	r3, #1
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b085      	sub	sp, #20
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	60f8      	str	r0, [r7, #12]
 8001c92:	60b9      	str	r1, [r7, #8]
 8001c94:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c96:	2300      	movs	r3, #0
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3714      	adds	r7, #20
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b086      	sub	sp, #24
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cac:	4a14      	ldr	r2, [pc, #80]	@ (8001d00 <_sbrk+0x5c>)
 8001cae:	4b15      	ldr	r3, [pc, #84]	@ (8001d04 <_sbrk+0x60>)
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cb8:	4b13      	ldr	r3, [pc, #76]	@ (8001d08 <_sbrk+0x64>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d102      	bne.n	8001cc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cc0:	4b11      	ldr	r3, [pc, #68]	@ (8001d08 <_sbrk+0x64>)
 8001cc2:	4a12      	ldr	r2, [pc, #72]	@ (8001d0c <_sbrk+0x68>)
 8001cc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cc6:	4b10      	ldr	r3, [pc, #64]	@ (8001d08 <_sbrk+0x64>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4413      	add	r3, r2
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d207      	bcs.n	8001ce4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cd4:	f002 fc5c 	bl	8004590 <__errno>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	220c      	movs	r2, #12
 8001cdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cde:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce2:	e009      	b.n	8001cf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ce4:	4b08      	ldr	r3, [pc, #32]	@ (8001d08 <_sbrk+0x64>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cea:	4b07      	ldr	r3, [pc, #28]	@ (8001d08 <_sbrk+0x64>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4413      	add	r3, r2
 8001cf2:	4a05      	ldr	r2, [pc, #20]	@ (8001d08 <_sbrk+0x64>)
 8001cf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3718      	adds	r7, #24
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	20020000 	.word	0x20020000
 8001d04:	00000400 	.word	0x00000400
 8001d08:	2000055c 	.word	0x2000055c
 8001d0c:	200006b0 	.word	0x200006b0

08001d10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d14:	4b06      	ldr	r3, [pc, #24]	@ (8001d30 <SystemInit+0x20>)
 8001d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d1a:	4a05      	ldr	r2, [pc, #20]	@ (8001d30 <SystemInit+0x20>)
 8001d1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001d34:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d6c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d38:	f7ff ffea 	bl	8001d10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d3c:	480c      	ldr	r0, [pc, #48]	@ (8001d70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d3e:	490d      	ldr	r1, [pc, #52]	@ (8001d74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d40:	4a0d      	ldr	r2, [pc, #52]	@ (8001d78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d44:	e002      	b.n	8001d4c <LoopCopyDataInit>

08001d46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d4a:	3304      	adds	r3, #4

08001d4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d50:	d3f9      	bcc.n	8001d46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d52:	4a0a      	ldr	r2, [pc, #40]	@ (8001d7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d54:	4c0a      	ldr	r4, [pc, #40]	@ (8001d80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d58:	e001      	b.n	8001d5e <LoopFillZerobss>

08001d5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d5c:	3204      	adds	r2, #4

08001d5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d60:	d3fb      	bcc.n	8001d5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d62:	f002 fc1b 	bl	800459c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d66:	f7ff fb53 	bl	8001410 <main>
  bx  lr    
 8001d6a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001d6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d74:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001d78:	08005814 	.word	0x08005814
  ldr r2, =_sbss
 8001d7c:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8001d80:	200006b0 	.word	0x200006b0

08001d84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d84:	e7fe      	b.n	8001d84 <ADC_IRQHandler>
	...

08001d88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc8 <HAL_Init+0x40>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc8 <HAL_Init+0x40>)
 8001d92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d98:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc8 <HAL_Init+0x40>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc8 <HAL_Init+0x40>)
 8001d9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001da2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001da4:	4b08      	ldr	r3, [pc, #32]	@ (8001dc8 <HAL_Init+0x40>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a07      	ldr	r2, [pc, #28]	@ (8001dc8 <HAL_Init+0x40>)
 8001daa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001db0:	2003      	movs	r0, #3
 8001db2:	f000 f97d 	bl	80020b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001db6:	200f      	movs	r0, #15
 8001db8:	f000 f83e 	bl	8001e38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dbc:	f7ff fdde 	bl	800197c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	40023c00 	.word	0x40023c00

08001dcc <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8001dd0:	4b11      	ldr	r3, [pc, #68]	@ (8001e18 <HAL_DeInit+0x4c>)
 8001dd2:	4a12      	ldr	r2, [pc, #72]	@ (8001e1c <HAL_DeInit+0x50>)
 8001dd4:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8001dd6:	4b10      	ldr	r3, [pc, #64]	@ (8001e18 <HAL_DeInit+0x4c>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8001ddc:	4b0e      	ldr	r3, [pc, #56]	@ (8001e18 <HAL_DeInit+0x4c>)
 8001dde:	4a10      	ldr	r2, [pc, #64]	@ (8001e20 <HAL_DeInit+0x54>)
 8001de0:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8001de2:	4b0d      	ldr	r3, [pc, #52]	@ (8001e18 <HAL_DeInit+0x4c>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8001de8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e18 <HAL_DeInit+0x4c>)
 8001dea:	4a0e      	ldr	r2, [pc, #56]	@ (8001e24 <HAL_DeInit+0x58>)
 8001dec:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8001dee:	4b0a      	ldr	r3, [pc, #40]	@ (8001e18 <HAL_DeInit+0x4c>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8001df4:	4b08      	ldr	r3, [pc, #32]	@ (8001e18 <HAL_DeInit+0x4c>)
 8001df6:	22c1      	movs	r2, #193	@ 0xc1
 8001df8:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8001dfa:	4b07      	ldr	r3, [pc, #28]	@ (8001e18 <HAL_DeInit+0x4c>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8001e00:	4b05      	ldr	r3, [pc, #20]	@ (8001e18 <HAL_DeInit+0x4c>)
 8001e02:	2201      	movs	r2, #1
 8001e04:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8001e06:	4b04      	ldr	r3, [pc, #16]	@ (8001e18 <HAL_DeInit+0x4c>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8001e0c:	f000 f80c 	bl	8001e28 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	40023800 	.word	0x40023800
 8001e1c:	f6fec9ff 	.word	0xf6fec9ff
 8001e20:	04777933 	.word	0x04777933
 8001e24:	226011ff 	.word	0x226011ff

08001e28 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8001e2c:	bf00      	nop
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
	...

08001e38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e40:	4b12      	ldr	r3, [pc, #72]	@ (8001e8c <HAL_InitTick+0x54>)
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	4b12      	ldr	r3, [pc, #72]	@ (8001e90 <HAL_InitTick+0x58>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	4619      	mov	r1, r3
 8001e4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e56:	4618      	mov	r0, r3
 8001e58:	f000 f955 	bl	8002106 <HAL_SYSTICK_Config>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e00e      	b.n	8001e84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2b0f      	cmp	r3, #15
 8001e6a:	d80a      	bhi.n	8001e82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	6879      	ldr	r1, [r7, #4]
 8001e70:	f04f 30ff 	mov.w	r0, #4294967295
 8001e74:	f000 f927 	bl	80020c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e78:	4a06      	ldr	r2, [pc, #24]	@ (8001e94 <HAL_InitTick+0x5c>)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	e000      	b.n	8001e84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	20000004 	.word	0x20000004
 8001e90:	2000000c 	.word	0x2000000c
 8001e94:	20000008 	.word	0x20000008

08001e98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e9c:	4b06      	ldr	r3, [pc, #24]	@ (8001eb8 <HAL_IncTick+0x20>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	4b06      	ldr	r3, [pc, #24]	@ (8001ebc <HAL_IncTick+0x24>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	4a04      	ldr	r2, [pc, #16]	@ (8001ebc <HAL_IncTick+0x24>)
 8001eaa:	6013      	str	r3, [r2, #0]
}
 8001eac:	bf00      	nop
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	2000000c 	.word	0x2000000c
 8001ebc:	20000560 	.word	0x20000560

08001ec0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ec4:	4b03      	ldr	r3, [pc, #12]	@ (8001ed4 <HAL_GetTick+0x14>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	20000560 	.word	0x20000560

08001ed8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ee0:	f7ff ffee 	bl	8001ec0 <HAL_GetTick>
 8001ee4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef0:	d005      	beq.n	8001efe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8001f1c <HAL_Delay+0x44>)
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	4413      	add	r3, r2
 8001efc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001efe:	bf00      	nop
 8001f00:	f7ff ffde 	bl	8001ec0 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	68fa      	ldr	r2, [r7, #12]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d8f7      	bhi.n	8001f00 <HAL_Delay+0x28>
  {
  }
}
 8001f10:	bf00      	nop
 8001f12:	bf00      	nop
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	2000000c 	.word	0x2000000c

08001f20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f003 0307 	and.w	r3, r3, #7
 8001f2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f30:	4b0c      	ldr	r3, [pc, #48]	@ (8001f64 <__NVIC_SetPriorityGrouping+0x44>)
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f36:	68ba      	ldr	r2, [r7, #8]
 8001f38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f52:	4a04      	ldr	r2, [pc, #16]	@ (8001f64 <__NVIC_SetPriorityGrouping+0x44>)
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	60d3      	str	r3, [r2, #12]
}
 8001f58:	bf00      	nop
 8001f5a:	3714      	adds	r7, #20
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr
 8001f64:	e000ed00 	.word	0xe000ed00

08001f68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f6c:	4b04      	ldr	r3, [pc, #16]	@ (8001f80 <__NVIC_GetPriorityGrouping+0x18>)
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	0a1b      	lsrs	r3, r3, #8
 8001f72:	f003 0307 	and.w	r3, r3, #7
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	e000ed00 	.word	0xe000ed00

08001f84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	6039      	str	r1, [r7, #0]
 8001f8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	db0a      	blt.n	8001fae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	b2da      	uxtb	r2, r3
 8001f9c:	490c      	ldr	r1, [pc, #48]	@ (8001fd0 <__NVIC_SetPriority+0x4c>)
 8001f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa2:	0112      	lsls	r2, r2, #4
 8001fa4:	b2d2      	uxtb	r2, r2
 8001fa6:	440b      	add	r3, r1
 8001fa8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fac:	e00a      	b.n	8001fc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	b2da      	uxtb	r2, r3
 8001fb2:	4908      	ldr	r1, [pc, #32]	@ (8001fd4 <__NVIC_SetPriority+0x50>)
 8001fb4:	79fb      	ldrb	r3, [r7, #7]
 8001fb6:	f003 030f 	and.w	r3, r3, #15
 8001fba:	3b04      	subs	r3, #4
 8001fbc:	0112      	lsls	r2, r2, #4
 8001fbe:	b2d2      	uxtb	r2, r2
 8001fc0:	440b      	add	r3, r1
 8001fc2:	761a      	strb	r2, [r3, #24]
}
 8001fc4:	bf00      	nop
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	e000e100 	.word	0xe000e100
 8001fd4:	e000ed00 	.word	0xe000ed00

08001fd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b089      	sub	sp, #36	@ 0x24
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f003 0307 	and.w	r3, r3, #7
 8001fea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	f1c3 0307 	rsb	r3, r3, #7
 8001ff2:	2b04      	cmp	r3, #4
 8001ff4:	bf28      	it	cs
 8001ff6:	2304      	movcs	r3, #4
 8001ff8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	3304      	adds	r3, #4
 8001ffe:	2b06      	cmp	r3, #6
 8002000:	d902      	bls.n	8002008 <NVIC_EncodePriority+0x30>
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	3b03      	subs	r3, #3
 8002006:	e000      	b.n	800200a <NVIC_EncodePriority+0x32>
 8002008:	2300      	movs	r3, #0
 800200a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800200c:	f04f 32ff 	mov.w	r2, #4294967295
 8002010:	69bb      	ldr	r3, [r7, #24]
 8002012:	fa02 f303 	lsl.w	r3, r2, r3
 8002016:	43da      	mvns	r2, r3
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	401a      	ands	r2, r3
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002020:	f04f 31ff 	mov.w	r1, #4294967295
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	fa01 f303 	lsl.w	r3, r1, r3
 800202a:	43d9      	mvns	r1, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002030:	4313      	orrs	r3, r2
         );
}
 8002032:	4618      	mov	r0, r3
 8002034:	3724      	adds	r7, #36	@ 0x24
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
	...

08002040 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002044:	f3bf 8f4f 	dsb	sy
}
 8002048:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800204a:	4b06      	ldr	r3, [pc, #24]	@ (8002064 <__NVIC_SystemReset+0x24>)
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002052:	4904      	ldr	r1, [pc, #16]	@ (8002064 <__NVIC_SystemReset+0x24>)
 8002054:	4b04      	ldr	r3, [pc, #16]	@ (8002068 <__NVIC_SystemReset+0x28>)
 8002056:	4313      	orrs	r3, r2
 8002058:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800205a:	f3bf 8f4f 	dsb	sy
}
 800205e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002060:	bf00      	nop
 8002062:	e7fd      	b.n	8002060 <__NVIC_SystemReset+0x20>
 8002064:	e000ed00 	.word	0xe000ed00
 8002068:	05fa0004 	.word	0x05fa0004

0800206c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	3b01      	subs	r3, #1
 8002078:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800207c:	d301      	bcc.n	8002082 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800207e:	2301      	movs	r3, #1
 8002080:	e00f      	b.n	80020a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002082:	4a0a      	ldr	r2, [pc, #40]	@ (80020ac <SysTick_Config+0x40>)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3b01      	subs	r3, #1
 8002088:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800208a:	210f      	movs	r1, #15
 800208c:	f04f 30ff 	mov.w	r0, #4294967295
 8002090:	f7ff ff78 	bl	8001f84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002094:	4b05      	ldr	r3, [pc, #20]	@ (80020ac <SysTick_Config+0x40>)
 8002096:	2200      	movs	r2, #0
 8002098:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800209a:	4b04      	ldr	r3, [pc, #16]	@ (80020ac <SysTick_Config+0x40>)
 800209c:	2207      	movs	r2, #7
 800209e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	e000e010 	.word	0xe000e010

080020b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020b8:	6878      	ldr	r0, [r7, #4]
 80020ba:	f7ff ff31 	bl	8001f20 <__NVIC_SetPriorityGrouping>
}
 80020be:	bf00      	nop
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b086      	sub	sp, #24
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	4603      	mov	r3, r0
 80020ce:	60b9      	str	r1, [r7, #8]
 80020d0:	607a      	str	r2, [r7, #4]
 80020d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020d4:	2300      	movs	r3, #0
 80020d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020d8:	f7ff ff46 	bl	8001f68 <__NVIC_GetPriorityGrouping>
 80020dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	68b9      	ldr	r1, [r7, #8]
 80020e2:	6978      	ldr	r0, [r7, #20]
 80020e4:	f7ff ff78 	bl	8001fd8 <NVIC_EncodePriority>
 80020e8:	4602      	mov	r2, r0
 80020ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020ee:	4611      	mov	r1, r2
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff ff47 	bl	8001f84 <__NVIC_SetPriority>
}
 80020f6:	bf00      	nop
 80020f8:	3718      	adds	r7, #24
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}

080020fe <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8002102:	f7ff ff9d 	bl	8002040 <__NVIC_SystemReset>

08002106 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002106:	b580      	push	{r7, lr}
 8002108:	b082      	sub	sp, #8
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f7ff ffac 	bl	800206c <SysTick_Config>
 8002114:	4603      	mov	r3, r0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	b082      	sub	sp, #8
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d101      	bne.n	8002130 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	e00e      	b.n	800214e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	795b      	ldrb	r3, [r3, #5]
 8002134:	b2db      	uxtb	r3, r3
 8002136:	2b00      	cmp	r3, #0
 8002138:	d105      	bne.n	8002146 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	f7ff fc43 	bl	80019cc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2201      	movs	r2, #1
 800214a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}

08002156 <HAL_CRC_DeInit>:
  * @brief  DeInitialize the CRC peripheral.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_DeInit(CRC_HandleTypeDef *hcrc)
{
 8002156:	b580      	push	{r7, lr}
 8002158:	b082      	sub	sp, #8
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d101      	bne.n	8002168 <HAL_CRC_DeInit+0x12>
  {
    return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e01f      	b.n	80021a8 <HAL_CRC_DeInit+0x52>

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  /* Check the CRC peripheral state */
  if (hcrc->State == HAL_CRC_STATE_BUSY)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	795b      	ldrb	r3, [r3, #5]
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b02      	cmp	r3, #2
 8002170:	d101      	bne.n	8002176 <HAL_CRC_DeInit+0x20>
  {
    return HAL_BUSY;
 8002172:	2302      	movs	r3, #2
 8002174:	e018      	b.n	80021a8 <HAL_CRC_DeInit+0x52>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2202      	movs	r2, #2
 800217a:	715a      	strb	r2, [r3, #5]

  /* Reset CRC calculation unit */
  __HAL_CRC_DR_RESET(hcrc);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f042 0201 	orr.w	r2, r2, #1
 800218a:	609a      	str	r2, [r3, #8]

  /* Reset IDR register content */
  __HAL_CRC_SET_IDR(hcrc, 0);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2200      	movs	r2, #0
 8002192:	711a      	strb	r2, [r3, #4]

  /* DeInit the low level hardware */
  HAL_CRC_MspDeInit(hcrc);
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f7ff fc3b 	bl	8001a10 <HAL_CRC_MspDeInit>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_RESET;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	715a      	strb	r2, [r3, #5]

  /* Process unlocked */
  __HAL_UNLOCK(hcrc);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80021a6:	2300      	movs	r3, #0
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3708      	adds	r7, #8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	60f8      	str	r0, [r7, #12]
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80021be:	4b23      	ldr	r3, [pc, #140]	@ (800224c <HAL_FLASH_Program+0x9c>)
 80021c0:	7e1b      	ldrb	r3, [r3, #24]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d101      	bne.n	80021ca <HAL_FLASH_Program+0x1a>
 80021c6:	2302      	movs	r3, #2
 80021c8:	e03b      	b.n	8002242 <HAL_FLASH_Program+0x92>
 80021ca:	4b20      	ldr	r3, [pc, #128]	@ (800224c <HAL_FLASH_Program+0x9c>)
 80021cc:	2201      	movs	r2, #1
 80021ce:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80021d0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80021d4:	f000 f870 	bl	80022b8 <FLASH_WaitForLastOperation>
 80021d8:	4603      	mov	r3, r0
 80021da:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80021dc:	7dfb      	ldrb	r3, [r7, #23]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d12b      	bne.n	800223a <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d105      	bne.n	80021f4 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80021e8:	783b      	ldrb	r3, [r7, #0]
 80021ea:	4619      	mov	r1, r3
 80021ec:	68b8      	ldr	r0, [r7, #8]
 80021ee:	f000 f91b 	bl	8002428 <FLASH_Program_Byte>
 80021f2:	e016      	b.n	8002222 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d105      	bne.n	8002206 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80021fa:	883b      	ldrh	r3, [r7, #0]
 80021fc:	4619      	mov	r1, r3
 80021fe:	68b8      	ldr	r0, [r7, #8]
 8002200:	f000 f8ee 	bl	80023e0 <FLASH_Program_HalfWord>
 8002204:	e00d      	b.n	8002222 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2b02      	cmp	r3, #2
 800220a:	d105      	bne.n	8002218 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	4619      	mov	r1, r3
 8002210:	68b8      	ldr	r0, [r7, #8]
 8002212:	f000 f8c3 	bl	800239c <FLASH_Program_Word>
 8002216:	e004      	b.n	8002222 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8002218:	e9d7 2300 	ldrd	r2, r3, [r7]
 800221c:	68b8      	ldr	r0, [r7, #8]
 800221e:	f000 f88b 	bl	8002338 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002222:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002226:	f000 f847 	bl	80022b8 <FLASH_WaitForLastOperation>
 800222a:	4603      	mov	r3, r0
 800222c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800222e:	4b08      	ldr	r3, [pc, #32]	@ (8002250 <HAL_FLASH_Program+0xa0>)
 8002230:	691b      	ldr	r3, [r3, #16]
 8002232:	4a07      	ldr	r2, [pc, #28]	@ (8002250 <HAL_FLASH_Program+0xa0>)
 8002234:	f023 0301 	bic.w	r3, r3, #1
 8002238:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800223a:	4b04      	ldr	r3, [pc, #16]	@ (800224c <HAL_FLASH_Program+0x9c>)
 800223c:	2200      	movs	r2, #0
 800223e:	761a      	strb	r2, [r3, #24]

  return status;
 8002240:	7dfb      	ldrb	r3, [r7, #23]
}
 8002242:	4618      	mov	r0, r3
 8002244:	3718      	adds	r7, #24
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20000010 	.word	0x20000010
 8002250:	40023c00 	.word	0x40023c00

08002254 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800225a:	2300      	movs	r3, #0
 800225c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800225e:	4b0b      	ldr	r3, [pc, #44]	@ (800228c <HAL_FLASH_Unlock+0x38>)
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	2b00      	cmp	r3, #0
 8002264:	da0b      	bge.n	800227e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002266:	4b09      	ldr	r3, [pc, #36]	@ (800228c <HAL_FLASH_Unlock+0x38>)
 8002268:	4a09      	ldr	r2, [pc, #36]	@ (8002290 <HAL_FLASH_Unlock+0x3c>)
 800226a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800226c:	4b07      	ldr	r3, [pc, #28]	@ (800228c <HAL_FLASH_Unlock+0x38>)
 800226e:	4a09      	ldr	r2, [pc, #36]	@ (8002294 <HAL_FLASH_Unlock+0x40>)
 8002270:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002272:	4b06      	ldr	r3, [pc, #24]	@ (800228c <HAL_FLASH_Unlock+0x38>)
 8002274:	691b      	ldr	r3, [r3, #16]
 8002276:	2b00      	cmp	r3, #0
 8002278:	da01      	bge.n	800227e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800227e:	79fb      	ldrb	r3, [r7, #7]
}
 8002280:	4618      	mov	r0, r3
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr
 800228c:	40023c00 	.word	0x40023c00
 8002290:	45670123 	.word	0x45670123
 8002294:	cdef89ab 	.word	0xcdef89ab

08002298 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800229c:	4b05      	ldr	r3, [pc, #20]	@ (80022b4 <HAL_FLASH_Lock+0x1c>)
 800229e:	691b      	ldr	r3, [r3, #16]
 80022a0:	4a04      	ldr	r2, [pc, #16]	@ (80022b4 <HAL_FLASH_Lock+0x1c>)
 80022a2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80022a6:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr
 80022b4:	40023c00 	.word	0x40023c00

080022b8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022c0:	2300      	movs	r3, #0
 80022c2:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80022c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002330 <FLASH_WaitForLastOperation+0x78>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80022ca:	f7ff fdf9 	bl	8001ec0 <HAL_GetTick>
 80022ce:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80022d0:	e010      	b.n	80022f4 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022d8:	d00c      	beq.n	80022f4 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d007      	beq.n	80022f0 <FLASH_WaitForLastOperation+0x38>
 80022e0:	f7ff fdee 	bl	8001ec0 <HAL_GetTick>
 80022e4:	4602      	mov	r2, r0
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d201      	bcs.n	80022f4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80022f0:	2303      	movs	r3, #3
 80022f2:	e019      	b.n	8002328 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80022f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002334 <FLASH_WaitForLastOperation+0x7c>)
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d1e8      	bne.n	80022d2 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002300:	4b0c      	ldr	r3, [pc, #48]	@ (8002334 <FLASH_WaitForLastOperation+0x7c>)
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	f003 0301 	and.w	r3, r3, #1
 8002308:	2b00      	cmp	r3, #0
 800230a:	d002      	beq.n	8002312 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800230c:	4b09      	ldr	r3, [pc, #36]	@ (8002334 <FLASH_WaitForLastOperation+0x7c>)
 800230e:	2201      	movs	r2, #1
 8002310:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002312:	4b08      	ldr	r3, [pc, #32]	@ (8002334 <FLASH_WaitForLastOperation+0x7c>)
 8002314:	68db      	ldr	r3, [r3, #12]
 8002316:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 800231a:	2b00      	cmp	r3, #0
 800231c:	d003      	beq.n	8002326 <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800231e:	f000 f8a5 	bl	800246c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e000      	b.n	8002328 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002326:	2300      	movs	r3, #0

}
 8002328:	4618      	mov	r0, r3
 800232a:	3710      	adds	r7, #16
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	20000010 	.word	0x20000010
 8002334:	40023c00 	.word	0x40023c00

08002338 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002338:	b480      	push	{r7}
 800233a:	b085      	sub	sp, #20
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002344:	4b14      	ldr	r3, [pc, #80]	@ (8002398 <FLASH_Program_DoubleWord+0x60>)
 8002346:	691b      	ldr	r3, [r3, #16]
 8002348:	4a13      	ldr	r2, [pc, #76]	@ (8002398 <FLASH_Program_DoubleWord+0x60>)
 800234a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800234e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8002350:	4b11      	ldr	r3, [pc, #68]	@ (8002398 <FLASH_Program_DoubleWord+0x60>)
 8002352:	691b      	ldr	r3, [r3, #16]
 8002354:	4a10      	ldr	r2, [pc, #64]	@ (8002398 <FLASH_Program_DoubleWord+0x60>)
 8002356:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800235a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800235c:	4b0e      	ldr	r3, [pc, #56]	@ (8002398 <FLASH_Program_DoubleWord+0x60>)
 800235e:	691b      	ldr	r3, [r3, #16]
 8002360:	4a0d      	ldr	r2, [pc, #52]	@ (8002398 <FLASH_Program_DoubleWord+0x60>)
 8002362:	f043 0301 	orr.w	r3, r3, #1
 8002366:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	683a      	ldr	r2, [r7, #0]
 800236c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800236e:	f3bf 8f6f 	isb	sy
}
 8002372:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8002374:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002378:	f04f 0200 	mov.w	r2, #0
 800237c:	f04f 0300 	mov.w	r3, #0
 8002380:	000a      	movs	r2, r1
 8002382:	2300      	movs	r3, #0
 8002384:	68f9      	ldr	r1, [r7, #12]
 8002386:	3104      	adds	r1, #4
 8002388:	4613      	mov	r3, r2
 800238a:	600b      	str	r3, [r1, #0]
}
 800238c:	bf00      	nop
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	40023c00 	.word	0x40023c00

0800239c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80023a6:	4b0d      	ldr	r3, [pc, #52]	@ (80023dc <FLASH_Program_Word+0x40>)
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	4a0c      	ldr	r2, [pc, #48]	@ (80023dc <FLASH_Program_Word+0x40>)
 80023ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023b0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80023b2:	4b0a      	ldr	r3, [pc, #40]	@ (80023dc <FLASH_Program_Word+0x40>)
 80023b4:	691b      	ldr	r3, [r3, #16]
 80023b6:	4a09      	ldr	r2, [pc, #36]	@ (80023dc <FLASH_Program_Word+0x40>)
 80023b8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023bc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80023be:	4b07      	ldr	r3, [pc, #28]	@ (80023dc <FLASH_Program_Word+0x40>)
 80023c0:	691b      	ldr	r3, [r3, #16]
 80023c2:	4a06      	ldr	r2, [pc, #24]	@ (80023dc <FLASH_Program_Word+0x40>)
 80023c4:	f043 0301 	orr.w	r3, r3, #1
 80023c8:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	683a      	ldr	r2, [r7, #0]
 80023ce:	601a      	str	r2, [r3, #0]
}
 80023d0:	bf00      	nop
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr
 80023dc:	40023c00 	.word	0x40023c00

080023e0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	460b      	mov	r3, r1
 80023ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80023ec:	4b0d      	ldr	r3, [pc, #52]	@ (8002424 <FLASH_Program_HalfWord+0x44>)
 80023ee:	691b      	ldr	r3, [r3, #16]
 80023f0:	4a0c      	ldr	r2, [pc, #48]	@ (8002424 <FLASH_Program_HalfWord+0x44>)
 80023f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023f6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80023f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002424 <FLASH_Program_HalfWord+0x44>)
 80023fa:	691b      	ldr	r3, [r3, #16]
 80023fc:	4a09      	ldr	r2, [pc, #36]	@ (8002424 <FLASH_Program_HalfWord+0x44>)
 80023fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002402:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002404:	4b07      	ldr	r3, [pc, #28]	@ (8002424 <FLASH_Program_HalfWord+0x44>)
 8002406:	691b      	ldr	r3, [r3, #16]
 8002408:	4a06      	ldr	r2, [pc, #24]	@ (8002424 <FLASH_Program_HalfWord+0x44>)
 800240a:	f043 0301 	orr.w	r3, r3, #1
 800240e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	887a      	ldrh	r2, [r7, #2]
 8002414:	801a      	strh	r2, [r3, #0]
}
 8002416:	bf00      	nop
 8002418:	370c      	adds	r7, #12
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	40023c00 	.word	0x40023c00

08002428 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	460b      	mov	r3, r1
 8002432:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002434:	4b0c      	ldr	r3, [pc, #48]	@ (8002468 <FLASH_Program_Byte+0x40>)
 8002436:	691b      	ldr	r3, [r3, #16]
 8002438:	4a0b      	ldr	r2, [pc, #44]	@ (8002468 <FLASH_Program_Byte+0x40>)
 800243a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800243e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002440:	4b09      	ldr	r3, [pc, #36]	@ (8002468 <FLASH_Program_Byte+0x40>)
 8002442:	4a09      	ldr	r2, [pc, #36]	@ (8002468 <FLASH_Program_Byte+0x40>)
 8002444:	691b      	ldr	r3, [r3, #16]
 8002446:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002448:	4b07      	ldr	r3, [pc, #28]	@ (8002468 <FLASH_Program_Byte+0x40>)
 800244a:	691b      	ldr	r3, [r3, #16]
 800244c:	4a06      	ldr	r2, [pc, #24]	@ (8002468 <FLASH_Program_Byte+0x40>)
 800244e:	f043 0301 	orr.w	r3, r3, #1
 8002452:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	78fa      	ldrb	r2, [r7, #3]
 8002458:	701a      	strb	r2, [r3, #0]
}
 800245a:	bf00      	nop
 800245c:	370c      	adds	r7, #12
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	40023c00 	.word	0x40023c00

0800246c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002470:	4b27      	ldr	r3, [pc, #156]	@ (8002510 <FLASH_SetErrorCode+0xa4>)
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	f003 0310 	and.w	r3, r3, #16
 8002478:	2b00      	cmp	r3, #0
 800247a:	d008      	beq.n	800248e <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800247c:	4b25      	ldr	r3, [pc, #148]	@ (8002514 <FLASH_SetErrorCode+0xa8>)
 800247e:	69db      	ldr	r3, [r3, #28]
 8002480:	f043 0310 	orr.w	r3, r3, #16
 8002484:	4a23      	ldr	r2, [pc, #140]	@ (8002514 <FLASH_SetErrorCode+0xa8>)
 8002486:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002488:	4b21      	ldr	r3, [pc, #132]	@ (8002510 <FLASH_SetErrorCode+0xa4>)
 800248a:	2210      	movs	r2, #16
 800248c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800248e:	4b20      	ldr	r3, [pc, #128]	@ (8002510 <FLASH_SetErrorCode+0xa4>)
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	f003 0320 	and.w	r3, r3, #32
 8002496:	2b00      	cmp	r3, #0
 8002498:	d008      	beq.n	80024ac <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800249a:	4b1e      	ldr	r3, [pc, #120]	@ (8002514 <FLASH_SetErrorCode+0xa8>)
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	f043 0308 	orr.w	r3, r3, #8
 80024a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002514 <FLASH_SetErrorCode+0xa8>)
 80024a4:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80024a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002510 <FLASH_SetErrorCode+0xa4>)
 80024a8:	2220      	movs	r2, #32
 80024aa:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80024ac:	4b18      	ldr	r3, [pc, #96]	@ (8002510 <FLASH_SetErrorCode+0xa4>)
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d008      	beq.n	80024ca <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80024b8:	4b16      	ldr	r3, [pc, #88]	@ (8002514 <FLASH_SetErrorCode+0xa8>)
 80024ba:	69db      	ldr	r3, [r3, #28]
 80024bc:	f043 0304 	orr.w	r3, r3, #4
 80024c0:	4a14      	ldr	r2, [pc, #80]	@ (8002514 <FLASH_SetErrorCode+0xa8>)
 80024c2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80024c4:	4b12      	ldr	r3, [pc, #72]	@ (8002510 <FLASH_SetErrorCode+0xa4>)
 80024c6:	2240      	movs	r2, #64	@ 0x40
 80024c8:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80024ca:	4b11      	ldr	r3, [pc, #68]	@ (8002510 <FLASH_SetErrorCode+0xa4>)
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d008      	beq.n	80024e8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80024d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002514 <FLASH_SetErrorCode+0xa8>)
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	f043 0302 	orr.w	r3, r3, #2
 80024de:	4a0d      	ldr	r2, [pc, #52]	@ (8002514 <FLASH_SetErrorCode+0xa8>)
 80024e0:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80024e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002510 <FLASH_SetErrorCode+0xa4>)
 80024e4:	2280      	movs	r2, #128	@ 0x80
 80024e6:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80024e8:	4b09      	ldr	r3, [pc, #36]	@ (8002510 <FLASH_SetErrorCode+0xa4>)
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d008      	beq.n	8002506 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80024f4:	4b07      	ldr	r3, [pc, #28]	@ (8002514 <FLASH_SetErrorCode+0xa8>)
 80024f6:	69db      	ldr	r3, [r3, #28]
 80024f8:	f043 0320 	orr.w	r3, r3, #32
 80024fc:	4a05      	ldr	r2, [pc, #20]	@ (8002514 <FLASH_SetErrorCode+0xa8>)
 80024fe:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002500:	4b03      	ldr	r3, [pc, #12]	@ (8002510 <FLASH_SetErrorCode+0xa4>)
 8002502:	2202      	movs	r2, #2
 8002504:	60da      	str	r2, [r3, #12]
  }
}
 8002506:	bf00      	nop
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr
 8002510:	40023c00 	.word	0x40023c00
 8002514:	20000010 	.word	0x20000010

08002518 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8002522:	2300      	movs	r3, #0
 8002524:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002526:	4b31      	ldr	r3, [pc, #196]	@ (80025ec <HAL_FLASHEx_Erase+0xd4>)
 8002528:	7e1b      	ldrb	r3, [r3, #24]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d101      	bne.n	8002532 <HAL_FLASHEx_Erase+0x1a>
 800252e:	2302      	movs	r3, #2
 8002530:	e058      	b.n	80025e4 <HAL_FLASHEx_Erase+0xcc>
 8002532:	4b2e      	ldr	r3, [pc, #184]	@ (80025ec <HAL_FLASHEx_Erase+0xd4>)
 8002534:	2201      	movs	r2, #1
 8002536:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002538:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800253c:	f7ff febc 	bl	80022b8 <FLASH_WaitForLastOperation>
 8002540:	4603      	mov	r3, r0
 8002542:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002544:	7bfb      	ldrb	r3, [r7, #15]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d148      	bne.n	80025dc <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	f04f 32ff 	mov.w	r2, #4294967295
 8002550:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d115      	bne.n	8002586 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	691b      	ldr	r3, [r3, #16]
 800255e:	b2da      	uxtb	r2, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	4619      	mov	r1, r3
 8002566:	4610      	mov	r0, r2
 8002568:	f000 f844 	bl	80025f4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800256c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002570:	f7ff fea2 	bl	80022b8 <FLASH_WaitForLastOperation>
 8002574:	4603      	mov	r3, r0
 8002576:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002578:	4b1d      	ldr	r3, [pc, #116]	@ (80025f0 <HAL_FLASHEx_Erase+0xd8>)
 800257a:	691b      	ldr	r3, [r3, #16]
 800257c:	4a1c      	ldr	r2, [pc, #112]	@ (80025f0 <HAL_FLASHEx_Erase+0xd8>)
 800257e:	f023 0304 	bic.w	r3, r3, #4
 8002582:	6113      	str	r3, [r2, #16]
 8002584:	e028      	b.n	80025d8 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	60bb      	str	r3, [r7, #8]
 800258c:	e01c      	b.n	80025c8 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	691b      	ldr	r3, [r3, #16]
 8002592:	b2db      	uxtb	r3, r3
 8002594:	4619      	mov	r1, r3
 8002596:	68b8      	ldr	r0, [r7, #8]
 8002598:	f000 f850 	bl	800263c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800259c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80025a0:	f7ff fe8a 	bl	80022b8 <FLASH_WaitForLastOperation>
 80025a4:	4603      	mov	r3, r0
 80025a6:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80025a8:	4b11      	ldr	r3, [pc, #68]	@ (80025f0 <HAL_FLASHEx_Erase+0xd8>)
 80025aa:	691b      	ldr	r3, [r3, #16]
 80025ac:	4a10      	ldr	r2, [pc, #64]	@ (80025f0 <HAL_FLASHEx_Erase+0xd8>)
 80025ae:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 80025b2:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80025b4:	7bfb      	ldrb	r3, [r7, #15]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d003      	beq.n	80025c2 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	68ba      	ldr	r2, [r7, #8]
 80025be:	601a      	str	r2, [r3, #0]
          break;
 80025c0:	e00a      	b.n	80025d8 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	3301      	adds	r3, #1
 80025c6:	60bb      	str	r3, [r7, #8]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	68da      	ldr	r2, [r3, #12]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	4413      	add	r3, r2
 80025d2:	68ba      	ldr	r2, [r7, #8]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d3da      	bcc.n	800258e <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80025d8:	f000 f878 	bl	80026cc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80025dc:	4b03      	ldr	r3, [pc, #12]	@ (80025ec <HAL_FLASHEx_Erase+0xd4>)
 80025de:	2200      	movs	r2, #0
 80025e0:	761a      	strb	r2, [r3, #24]

  return status;
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3710      	adds	r7, #16
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	20000010 	.word	0x20000010
 80025f0:	40023c00 	.word	0x40023c00

080025f4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	6039      	str	r1, [r7, #0]
 80025fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002600:	4b0d      	ldr	r3, [pc, #52]	@ (8002638 <FLASH_MassErase+0x44>)
 8002602:	691b      	ldr	r3, [r3, #16]
 8002604:	4a0c      	ldr	r2, [pc, #48]	@ (8002638 <FLASH_MassErase+0x44>)
 8002606:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800260a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800260c:	4b0a      	ldr	r3, [pc, #40]	@ (8002638 <FLASH_MassErase+0x44>)
 800260e:	691b      	ldr	r3, [r3, #16]
 8002610:	4a09      	ldr	r2, [pc, #36]	@ (8002638 <FLASH_MassErase+0x44>)
 8002612:	f043 0304 	orr.w	r3, r3, #4
 8002616:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8002618:	4b07      	ldr	r3, [pc, #28]	@ (8002638 <FLASH_MassErase+0x44>)
 800261a:	691a      	ldr	r2, [r3, #16]
 800261c:	79fb      	ldrb	r3, [r7, #7]
 800261e:	021b      	lsls	r3, r3, #8
 8002620:	4313      	orrs	r3, r2
 8002622:	4a05      	ldr	r2, [pc, #20]	@ (8002638 <FLASH_MassErase+0x44>)
 8002624:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002628:	6113      	str	r3, [r2, #16]
}
 800262a:	bf00      	nop
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	40023c00 	.word	0x40023c00

0800263c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	460b      	mov	r3, r1
 8002646:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002648:	2300      	movs	r3, #0
 800264a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800264c:	78fb      	ldrb	r3, [r7, #3]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d102      	bne.n	8002658 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8002652:	2300      	movs	r3, #0
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	e010      	b.n	800267a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002658:	78fb      	ldrb	r3, [r7, #3]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d103      	bne.n	8002666 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800265e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	e009      	b.n	800267a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8002666:	78fb      	ldrb	r3, [r7, #3]
 8002668:	2b02      	cmp	r3, #2
 800266a:	d103      	bne.n	8002674 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800266c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002670:	60fb      	str	r3, [r7, #12]
 8002672:	e002      	b.n	800267a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002674:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002678:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800267a:	4b13      	ldr	r3, [pc, #76]	@ (80026c8 <FLASH_Erase_Sector+0x8c>)
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	4a12      	ldr	r2, [pc, #72]	@ (80026c8 <FLASH_Erase_Sector+0x8c>)
 8002680:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002684:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8002686:	4b10      	ldr	r3, [pc, #64]	@ (80026c8 <FLASH_Erase_Sector+0x8c>)
 8002688:	691a      	ldr	r2, [r3, #16]
 800268a:	490f      	ldr	r1, [pc, #60]	@ (80026c8 <FLASH_Erase_Sector+0x8c>)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	4313      	orrs	r3, r2
 8002690:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002692:	4b0d      	ldr	r3, [pc, #52]	@ (80026c8 <FLASH_Erase_Sector+0x8c>)
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	4a0c      	ldr	r2, [pc, #48]	@ (80026c8 <FLASH_Erase_Sector+0x8c>)
 8002698:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 800269c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800269e:	4b0a      	ldr	r3, [pc, #40]	@ (80026c8 <FLASH_Erase_Sector+0x8c>)
 80026a0:	691a      	ldr	r2, [r3, #16]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	00db      	lsls	r3, r3, #3
 80026a6:	4313      	orrs	r3, r2
 80026a8:	4a07      	ldr	r2, [pc, #28]	@ (80026c8 <FLASH_Erase_Sector+0x8c>)
 80026aa:	f043 0302 	orr.w	r3, r3, #2
 80026ae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80026b0:	4b05      	ldr	r3, [pc, #20]	@ (80026c8 <FLASH_Erase_Sector+0x8c>)
 80026b2:	691b      	ldr	r3, [r3, #16]
 80026b4:	4a04      	ldr	r2, [pc, #16]	@ (80026c8 <FLASH_Erase_Sector+0x8c>)
 80026b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026ba:	6113      	str	r3, [r2, #16]
}
 80026bc:	bf00      	nop
 80026be:	3714      	adds	r7, #20
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr
 80026c8:	40023c00 	.word	0x40023c00

080026cc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80026d0:	4b20      	ldr	r3, [pc, #128]	@ (8002754 <FLASH_FlushCaches+0x88>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d017      	beq.n	800270c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80026dc:	4b1d      	ldr	r3, [pc, #116]	@ (8002754 <FLASH_FlushCaches+0x88>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a1c      	ldr	r2, [pc, #112]	@ (8002754 <FLASH_FlushCaches+0x88>)
 80026e2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80026e6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80026e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002754 <FLASH_FlushCaches+0x88>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a19      	ldr	r2, [pc, #100]	@ (8002754 <FLASH_FlushCaches+0x88>)
 80026ee:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80026f2:	6013      	str	r3, [r2, #0]
 80026f4:	4b17      	ldr	r3, [pc, #92]	@ (8002754 <FLASH_FlushCaches+0x88>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a16      	ldr	r2, [pc, #88]	@ (8002754 <FLASH_FlushCaches+0x88>)
 80026fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80026fe:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002700:	4b14      	ldr	r3, [pc, #80]	@ (8002754 <FLASH_FlushCaches+0x88>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a13      	ldr	r2, [pc, #76]	@ (8002754 <FLASH_FlushCaches+0x88>)
 8002706:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800270a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800270c:	4b11      	ldr	r3, [pc, #68]	@ (8002754 <FLASH_FlushCaches+0x88>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002714:	2b00      	cmp	r3, #0
 8002716:	d017      	beq.n	8002748 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002718:	4b0e      	ldr	r3, [pc, #56]	@ (8002754 <FLASH_FlushCaches+0x88>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a0d      	ldr	r2, [pc, #52]	@ (8002754 <FLASH_FlushCaches+0x88>)
 800271e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002722:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002724:	4b0b      	ldr	r3, [pc, #44]	@ (8002754 <FLASH_FlushCaches+0x88>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a0a      	ldr	r2, [pc, #40]	@ (8002754 <FLASH_FlushCaches+0x88>)
 800272a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800272e:	6013      	str	r3, [r2, #0]
 8002730:	4b08      	ldr	r3, [pc, #32]	@ (8002754 <FLASH_FlushCaches+0x88>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a07      	ldr	r2, [pc, #28]	@ (8002754 <FLASH_FlushCaches+0x88>)
 8002736:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800273a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800273c:	4b05      	ldr	r3, [pc, #20]	@ (8002754 <FLASH_FlushCaches+0x88>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a04      	ldr	r2, [pc, #16]	@ (8002754 <FLASH_FlushCaches+0x88>)
 8002742:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002746:	6013      	str	r3, [r2, #0]
  }
}
 8002748:	bf00      	nop
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	40023c00 	.word	0x40023c00

08002758 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002758:	b480      	push	{r7}
 800275a:	b089      	sub	sp, #36	@ 0x24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002762:	2300      	movs	r3, #0
 8002764:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002766:	2300      	movs	r3, #0
 8002768:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800276a:	2300      	movs	r3, #0
 800276c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800276e:	2300      	movs	r3, #0
 8002770:	61fb      	str	r3, [r7, #28]
 8002772:	e16b      	b.n	8002a4c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002774:	2201      	movs	r2, #1
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	fa02 f303 	lsl.w	r3, r2, r3
 800277c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	697a      	ldr	r2, [r7, #20]
 8002784:	4013      	ands	r3, r2
 8002786:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002788:	693a      	ldr	r2, [r7, #16]
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	429a      	cmp	r2, r3
 800278e:	f040 815a 	bne.w	8002a46 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f003 0303 	and.w	r3, r3, #3
 800279a:	2b01      	cmp	r3, #1
 800279c:	d005      	beq.n	80027aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d130      	bne.n	800280c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	005b      	lsls	r3, r3, #1
 80027b4:	2203      	movs	r2, #3
 80027b6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ba:	43db      	mvns	r3, r3
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	4013      	ands	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	fa02 f303 	lsl.w	r3, r2, r3
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027e0:	2201      	movs	r2, #1
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	43db      	mvns	r3, r3
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	4013      	ands	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	091b      	lsrs	r3, r3, #4
 80027f6:	f003 0201 	and.w	r2, r3, #1
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	4313      	orrs	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f003 0303 	and.w	r3, r3, #3
 8002814:	2b03      	cmp	r3, #3
 8002816:	d017      	beq.n	8002848 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	2203      	movs	r2, #3
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	43db      	mvns	r3, r3
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	4013      	ands	r3, r2
 800282e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	4313      	orrs	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 0303 	and.w	r3, r3, #3
 8002850:	2b02      	cmp	r3, #2
 8002852:	d123      	bne.n	800289c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	08da      	lsrs	r2, r3, #3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	3208      	adds	r2, #8
 800285c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002860:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	f003 0307 	and.w	r3, r3, #7
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	220f      	movs	r2, #15
 800286c:	fa02 f303 	lsl.w	r3, r2, r3
 8002870:	43db      	mvns	r3, r3
 8002872:	69ba      	ldr	r2, [r7, #24]
 8002874:	4013      	ands	r3, r2
 8002876:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	691a      	ldr	r2, [r3, #16]
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	f003 0307 	and.w	r3, r3, #7
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	fa02 f303 	lsl.w	r3, r2, r3
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	4313      	orrs	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	08da      	lsrs	r2, r3, #3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	3208      	adds	r2, #8
 8002896:	69b9      	ldr	r1, [r7, #24]
 8002898:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	2203      	movs	r2, #3
 80028a8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ac:	43db      	mvns	r3, r3
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	4013      	ands	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f003 0203 	and.w	r2, r3, #3
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	005b      	lsls	r3, r3, #1
 80028c0:	fa02 f303 	lsl.w	r3, r2, r3
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	69ba      	ldr	r2, [r7, #24]
 80028ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	f000 80b4 	beq.w	8002a46 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028de:	2300      	movs	r3, #0
 80028e0:	60fb      	str	r3, [r7, #12]
 80028e2:	4b60      	ldr	r3, [pc, #384]	@ (8002a64 <HAL_GPIO_Init+0x30c>)
 80028e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e6:	4a5f      	ldr	r2, [pc, #380]	@ (8002a64 <HAL_GPIO_Init+0x30c>)
 80028e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80028ee:	4b5d      	ldr	r3, [pc, #372]	@ (8002a64 <HAL_GPIO_Init+0x30c>)
 80028f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028fa:	4a5b      	ldr	r2, [pc, #364]	@ (8002a68 <HAL_GPIO_Init+0x310>)
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	089b      	lsrs	r3, r3, #2
 8002900:	3302      	adds	r3, #2
 8002902:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002906:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	f003 0303 	and.w	r3, r3, #3
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	220f      	movs	r2, #15
 8002912:	fa02 f303 	lsl.w	r3, r2, r3
 8002916:	43db      	mvns	r3, r3
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	4013      	ands	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a52      	ldr	r2, [pc, #328]	@ (8002a6c <HAL_GPIO_Init+0x314>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d02b      	beq.n	800297e <HAL_GPIO_Init+0x226>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a51      	ldr	r2, [pc, #324]	@ (8002a70 <HAL_GPIO_Init+0x318>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d025      	beq.n	800297a <HAL_GPIO_Init+0x222>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a50      	ldr	r2, [pc, #320]	@ (8002a74 <HAL_GPIO_Init+0x31c>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d01f      	beq.n	8002976 <HAL_GPIO_Init+0x21e>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a4f      	ldr	r2, [pc, #316]	@ (8002a78 <HAL_GPIO_Init+0x320>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d019      	beq.n	8002972 <HAL_GPIO_Init+0x21a>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a4e      	ldr	r2, [pc, #312]	@ (8002a7c <HAL_GPIO_Init+0x324>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d013      	beq.n	800296e <HAL_GPIO_Init+0x216>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a4d      	ldr	r2, [pc, #308]	@ (8002a80 <HAL_GPIO_Init+0x328>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d00d      	beq.n	800296a <HAL_GPIO_Init+0x212>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a4c      	ldr	r2, [pc, #304]	@ (8002a84 <HAL_GPIO_Init+0x32c>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d007      	beq.n	8002966 <HAL_GPIO_Init+0x20e>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a4b      	ldr	r2, [pc, #300]	@ (8002a88 <HAL_GPIO_Init+0x330>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d101      	bne.n	8002962 <HAL_GPIO_Init+0x20a>
 800295e:	2307      	movs	r3, #7
 8002960:	e00e      	b.n	8002980 <HAL_GPIO_Init+0x228>
 8002962:	2308      	movs	r3, #8
 8002964:	e00c      	b.n	8002980 <HAL_GPIO_Init+0x228>
 8002966:	2306      	movs	r3, #6
 8002968:	e00a      	b.n	8002980 <HAL_GPIO_Init+0x228>
 800296a:	2305      	movs	r3, #5
 800296c:	e008      	b.n	8002980 <HAL_GPIO_Init+0x228>
 800296e:	2304      	movs	r3, #4
 8002970:	e006      	b.n	8002980 <HAL_GPIO_Init+0x228>
 8002972:	2303      	movs	r3, #3
 8002974:	e004      	b.n	8002980 <HAL_GPIO_Init+0x228>
 8002976:	2302      	movs	r3, #2
 8002978:	e002      	b.n	8002980 <HAL_GPIO_Init+0x228>
 800297a:	2301      	movs	r3, #1
 800297c:	e000      	b.n	8002980 <HAL_GPIO_Init+0x228>
 800297e:	2300      	movs	r3, #0
 8002980:	69fa      	ldr	r2, [r7, #28]
 8002982:	f002 0203 	and.w	r2, r2, #3
 8002986:	0092      	lsls	r2, r2, #2
 8002988:	4093      	lsls	r3, r2
 800298a:	69ba      	ldr	r2, [r7, #24]
 800298c:	4313      	orrs	r3, r2
 800298e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002990:	4935      	ldr	r1, [pc, #212]	@ (8002a68 <HAL_GPIO_Init+0x310>)
 8002992:	69fb      	ldr	r3, [r7, #28]
 8002994:	089b      	lsrs	r3, r3, #2
 8002996:	3302      	adds	r3, #2
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800299e:	4b3b      	ldr	r3, [pc, #236]	@ (8002a8c <HAL_GPIO_Init+0x334>)
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	43db      	mvns	r3, r3
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	4013      	ands	r3, r2
 80029ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d003      	beq.n	80029c2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80029ba:	69ba      	ldr	r2, [r7, #24]
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	4313      	orrs	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029c2:	4a32      	ldr	r2, [pc, #200]	@ (8002a8c <HAL_GPIO_Init+0x334>)
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029c8:	4b30      	ldr	r3, [pc, #192]	@ (8002a8c <HAL_GPIO_Init+0x334>)
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	43db      	mvns	r3, r3
 80029d2:	69ba      	ldr	r2, [r7, #24]
 80029d4:	4013      	ands	r3, r2
 80029d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029ec:	4a27      	ldr	r2, [pc, #156]	@ (8002a8c <HAL_GPIO_Init+0x334>)
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029f2:	4b26      	ldr	r3, [pc, #152]	@ (8002a8c <HAL_GPIO_Init+0x334>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	43db      	mvns	r3, r3
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	4013      	ands	r3, r2
 8002a00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d003      	beq.n	8002a16 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002a0e:	69ba      	ldr	r2, [r7, #24]
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a16:	4a1d      	ldr	r2, [pc, #116]	@ (8002a8c <HAL_GPIO_Init+0x334>)
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a1c:	4b1b      	ldr	r3, [pc, #108]	@ (8002a8c <HAL_GPIO_Init+0x334>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	43db      	mvns	r3, r3
 8002a26:	69ba      	ldr	r2, [r7, #24]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d003      	beq.n	8002a40 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002a38:	69ba      	ldr	r2, [r7, #24]
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a40:	4a12      	ldr	r2, [pc, #72]	@ (8002a8c <HAL_GPIO_Init+0x334>)
 8002a42:	69bb      	ldr	r3, [r7, #24]
 8002a44:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	3301      	adds	r3, #1
 8002a4a:	61fb      	str	r3, [r7, #28]
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	2b0f      	cmp	r3, #15
 8002a50:	f67f ae90 	bls.w	8002774 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a54:	bf00      	nop
 8002a56:	bf00      	nop
 8002a58:	3724      	adds	r7, #36	@ 0x24
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop
 8002a64:	40023800 	.word	0x40023800
 8002a68:	40013800 	.word	0x40013800
 8002a6c:	40020000 	.word	0x40020000
 8002a70:	40020400 	.word	0x40020400
 8002a74:	40020800 	.word	0x40020800
 8002a78:	40020c00 	.word	0x40020c00
 8002a7c:	40021000 	.word	0x40021000
 8002a80:	40021400 	.word	0x40021400
 8002a84:	40021800 	.word	0x40021800
 8002a88:	40021c00 	.word	0x40021c00
 8002a8c:	40013c00 	.word	0x40013c00

08002a90 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b087      	sub	sp, #28
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	617b      	str	r3, [r7, #20]
 8002aaa:	e0cd      	b.n	8002c48 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002aac:	2201      	movs	r2, #1
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002ab6:	683a      	ldr	r2, [r7, #0]
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	4013      	ands	r3, r2
 8002abc:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002abe:	68fa      	ldr	r2, [r7, #12]
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	f040 80bd 	bne.w	8002c42 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002ac8:	4a65      	ldr	r2, [pc, #404]	@ (8002c60 <HAL_GPIO_DeInit+0x1d0>)
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	089b      	lsrs	r3, r3, #2
 8002ace:	3302      	adds	r3, #2
 8002ad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ad4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	f003 0303 	and.w	r3, r3, #3
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	220f      	movs	r2, #15
 8002ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae4:	68ba      	ldr	r2, [r7, #8]
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a5d      	ldr	r2, [pc, #372]	@ (8002c64 <HAL_GPIO_DeInit+0x1d4>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d02b      	beq.n	8002b4a <HAL_GPIO_DeInit+0xba>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a5c      	ldr	r2, [pc, #368]	@ (8002c68 <HAL_GPIO_DeInit+0x1d8>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d025      	beq.n	8002b46 <HAL_GPIO_DeInit+0xb6>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a5b      	ldr	r2, [pc, #364]	@ (8002c6c <HAL_GPIO_DeInit+0x1dc>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d01f      	beq.n	8002b42 <HAL_GPIO_DeInit+0xb2>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a5a      	ldr	r2, [pc, #360]	@ (8002c70 <HAL_GPIO_DeInit+0x1e0>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d019      	beq.n	8002b3e <HAL_GPIO_DeInit+0xae>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a59      	ldr	r2, [pc, #356]	@ (8002c74 <HAL_GPIO_DeInit+0x1e4>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d013      	beq.n	8002b3a <HAL_GPIO_DeInit+0xaa>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a58      	ldr	r2, [pc, #352]	@ (8002c78 <HAL_GPIO_DeInit+0x1e8>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d00d      	beq.n	8002b36 <HAL_GPIO_DeInit+0xa6>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a57      	ldr	r2, [pc, #348]	@ (8002c7c <HAL_GPIO_DeInit+0x1ec>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d007      	beq.n	8002b32 <HAL_GPIO_DeInit+0xa2>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a56      	ldr	r2, [pc, #344]	@ (8002c80 <HAL_GPIO_DeInit+0x1f0>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d101      	bne.n	8002b2e <HAL_GPIO_DeInit+0x9e>
 8002b2a:	2307      	movs	r3, #7
 8002b2c:	e00e      	b.n	8002b4c <HAL_GPIO_DeInit+0xbc>
 8002b2e:	2308      	movs	r3, #8
 8002b30:	e00c      	b.n	8002b4c <HAL_GPIO_DeInit+0xbc>
 8002b32:	2306      	movs	r3, #6
 8002b34:	e00a      	b.n	8002b4c <HAL_GPIO_DeInit+0xbc>
 8002b36:	2305      	movs	r3, #5
 8002b38:	e008      	b.n	8002b4c <HAL_GPIO_DeInit+0xbc>
 8002b3a:	2304      	movs	r3, #4
 8002b3c:	e006      	b.n	8002b4c <HAL_GPIO_DeInit+0xbc>
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e004      	b.n	8002b4c <HAL_GPIO_DeInit+0xbc>
 8002b42:	2302      	movs	r3, #2
 8002b44:	e002      	b.n	8002b4c <HAL_GPIO_DeInit+0xbc>
 8002b46:	2301      	movs	r3, #1
 8002b48:	e000      	b.n	8002b4c <HAL_GPIO_DeInit+0xbc>
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	697a      	ldr	r2, [r7, #20]
 8002b4e:	f002 0203 	and.w	r2, r2, #3
 8002b52:	0092      	lsls	r2, r2, #2
 8002b54:	4093      	lsls	r3, r2
 8002b56:	68ba      	ldr	r2, [r7, #8]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d132      	bne.n	8002bc2 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002b5c:	4b49      	ldr	r3, [pc, #292]	@ (8002c84 <HAL_GPIO_DeInit+0x1f4>)
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	43db      	mvns	r3, r3
 8002b64:	4947      	ldr	r1, [pc, #284]	@ (8002c84 <HAL_GPIO_DeInit+0x1f4>)
 8002b66:	4013      	ands	r3, r2
 8002b68:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002b6a:	4b46      	ldr	r3, [pc, #280]	@ (8002c84 <HAL_GPIO_DeInit+0x1f4>)
 8002b6c:	685a      	ldr	r2, [r3, #4]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	43db      	mvns	r3, r3
 8002b72:	4944      	ldr	r1, [pc, #272]	@ (8002c84 <HAL_GPIO_DeInit+0x1f4>)
 8002b74:	4013      	ands	r3, r2
 8002b76:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002b78:	4b42      	ldr	r3, [pc, #264]	@ (8002c84 <HAL_GPIO_DeInit+0x1f4>)
 8002b7a:	68da      	ldr	r2, [r3, #12]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	43db      	mvns	r3, r3
 8002b80:	4940      	ldr	r1, [pc, #256]	@ (8002c84 <HAL_GPIO_DeInit+0x1f4>)
 8002b82:	4013      	ands	r3, r2
 8002b84:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002b86:	4b3f      	ldr	r3, [pc, #252]	@ (8002c84 <HAL_GPIO_DeInit+0x1f4>)
 8002b88:	689a      	ldr	r2, [r3, #8]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	493d      	ldr	r1, [pc, #244]	@ (8002c84 <HAL_GPIO_DeInit+0x1f4>)
 8002b90:	4013      	ands	r3, r2
 8002b92:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	f003 0303 	and.w	r3, r3, #3
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	220f      	movs	r2, #15
 8002b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002ba4:	4a2e      	ldr	r2, [pc, #184]	@ (8002c60 <HAL_GPIO_DeInit+0x1d0>)
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	089b      	lsrs	r3, r3, #2
 8002baa:	3302      	adds	r3, #2
 8002bac:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	43da      	mvns	r2, r3
 8002bb4:	482a      	ldr	r0, [pc, #168]	@ (8002c60 <HAL_GPIO_DeInit+0x1d0>)
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	089b      	lsrs	r3, r3, #2
 8002bba:	400a      	ands	r2, r1
 8002bbc:	3302      	adds	r3, #2
 8002bbe:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	2103      	movs	r1, #3
 8002bcc:	fa01 f303 	lsl.w	r3, r1, r3
 8002bd0:	43db      	mvns	r3, r3
 8002bd2:	401a      	ands	r2, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	08da      	lsrs	r2, r3, #3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	3208      	adds	r2, #8
 8002be0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	f003 0307 	and.w	r3, r3, #7
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	220f      	movs	r2, #15
 8002bee:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf2:	43db      	mvns	r3, r3
 8002bf4:	697a      	ldr	r2, [r7, #20]
 8002bf6:	08d2      	lsrs	r2, r2, #3
 8002bf8:	4019      	ands	r1, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	3208      	adds	r2, #8
 8002bfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	68da      	ldr	r2, [r3, #12]
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	2103      	movs	r1, #3
 8002c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c10:	43db      	mvns	r3, r3
 8002c12:	401a      	ands	r2, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	685a      	ldr	r2, [r3, #4]
 8002c1c:	2101      	movs	r1, #1
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	fa01 f303 	lsl.w	r3, r1, r3
 8002c24:	43db      	mvns	r3, r3
 8002c26:	401a      	ands	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	2103      	movs	r1, #3
 8002c36:	fa01 f303 	lsl.w	r3, r1, r3
 8002c3a:	43db      	mvns	r3, r3
 8002c3c:	401a      	ands	r2, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	3301      	adds	r3, #1
 8002c46:	617b      	str	r3, [r7, #20]
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	2b0f      	cmp	r3, #15
 8002c4c:	f67f af2e 	bls.w	8002aac <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002c50:	bf00      	nop
 8002c52:	bf00      	nop
 8002c54:	371c      	adds	r7, #28
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	40013800 	.word	0x40013800
 8002c64:	40020000 	.word	0x40020000
 8002c68:	40020400 	.word	0x40020400
 8002c6c:	40020800 	.word	0x40020800
 8002c70:	40020c00 	.word	0x40020c00
 8002c74:	40021000 	.word	0x40021000
 8002c78:	40021400 	.word	0x40021400
 8002c7c:	40021800 	.word	0x40021800
 8002c80:	40021c00 	.word	0x40021c00
 8002c84:	40013c00 	.word	0x40013c00

08002c88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	460b      	mov	r3, r1
 8002c92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	691a      	ldr	r2, [r3, #16]
 8002c98:	887b      	ldrh	r3, [r7, #2]
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d002      	beq.n	8002ca6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	73fb      	strb	r3, [r7, #15]
 8002ca4:	e001      	b.n	8002caa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002caa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3714      	adds	r7, #20
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	807b      	strh	r3, [r7, #2]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002cc8:	787b      	ldrb	r3, [r7, #1]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d003      	beq.n	8002cd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cce:	887a      	ldrh	r2, [r7, #2]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002cd4:	e003      	b.n	8002cde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002cd6:	887b      	ldrh	r3, [r7, #2]
 8002cd8:	041a      	lsls	r2, r3, #16
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	619a      	str	r2, [r3, #24]
}
 8002cde:	bf00      	nop
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
	...

08002cec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b086      	sub	sp, #24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d101      	bne.n	8002cfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e267      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0301 	and.w	r3, r3, #1
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d075      	beq.n	8002df6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002d0a:	4b88      	ldr	r3, [pc, #544]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f003 030c 	and.w	r3, r3, #12
 8002d12:	2b04      	cmp	r3, #4
 8002d14:	d00c      	beq.n	8002d30 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d16:	4b85      	ldr	r3, [pc, #532]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002d1e:	2b08      	cmp	r3, #8
 8002d20:	d112      	bne.n	8002d48 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d22:	4b82      	ldr	r3, [pc, #520]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d2e:	d10b      	bne.n	8002d48 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d30:	4b7e      	ldr	r3, [pc, #504]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d05b      	beq.n	8002df4 <HAL_RCC_OscConfig+0x108>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d157      	bne.n	8002df4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e242      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d50:	d106      	bne.n	8002d60 <HAL_RCC_OscConfig+0x74>
 8002d52:	4b76      	ldr	r3, [pc, #472]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a75      	ldr	r2, [pc, #468]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002d58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d5c:	6013      	str	r3, [r2, #0]
 8002d5e:	e01d      	b.n	8002d9c <HAL_RCC_OscConfig+0xb0>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d68:	d10c      	bne.n	8002d84 <HAL_RCC_OscConfig+0x98>
 8002d6a:	4b70      	ldr	r3, [pc, #448]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a6f      	ldr	r2, [pc, #444]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002d70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d74:	6013      	str	r3, [r2, #0]
 8002d76:	4b6d      	ldr	r3, [pc, #436]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a6c      	ldr	r2, [pc, #432]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002d7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d80:	6013      	str	r3, [r2, #0]
 8002d82:	e00b      	b.n	8002d9c <HAL_RCC_OscConfig+0xb0>
 8002d84:	4b69      	ldr	r3, [pc, #420]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a68      	ldr	r2, [pc, #416]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002d8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d8e:	6013      	str	r3, [r2, #0]
 8002d90:	4b66      	ldr	r3, [pc, #408]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a65      	ldr	r2, [pc, #404]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002d96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d013      	beq.n	8002dcc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da4:	f7ff f88c 	bl	8001ec0 <HAL_GetTick>
 8002da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002daa:	e008      	b.n	8002dbe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dac:	f7ff f888 	bl	8001ec0 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	2b64      	cmp	r3, #100	@ 0x64
 8002db8:	d901      	bls.n	8002dbe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e207      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dbe:	4b5b      	ldr	r3, [pc, #364]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d0f0      	beq.n	8002dac <HAL_RCC_OscConfig+0xc0>
 8002dca:	e014      	b.n	8002df6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dcc:	f7ff f878 	bl	8001ec0 <HAL_GetTick>
 8002dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dd2:	e008      	b.n	8002de6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dd4:	f7ff f874 	bl	8001ec0 <HAL_GetTick>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	2b64      	cmp	r3, #100	@ 0x64
 8002de0:	d901      	bls.n	8002de6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e1f3      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002de6:	4b51      	ldr	r3, [pc, #324]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d1f0      	bne.n	8002dd4 <HAL_RCC_OscConfig+0xe8>
 8002df2:	e000      	b.n	8002df6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002df4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d063      	beq.n	8002eca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002e02:	4b4a      	ldr	r3, [pc, #296]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	f003 030c 	and.w	r3, r3, #12
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00b      	beq.n	8002e26 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e0e:	4b47      	ldr	r3, [pc, #284]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002e16:	2b08      	cmp	r3, #8
 8002e18:	d11c      	bne.n	8002e54 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e1a:	4b44      	ldr	r3, [pc, #272]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d116      	bne.n	8002e54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e26:	4b41      	ldr	r3, [pc, #260]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 0302 	and.w	r3, r3, #2
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d005      	beq.n	8002e3e <HAL_RCC_OscConfig+0x152>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d001      	beq.n	8002e3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e1c7      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e3e:	4b3b      	ldr	r3, [pc, #236]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	691b      	ldr	r3, [r3, #16]
 8002e4a:	00db      	lsls	r3, r3, #3
 8002e4c:	4937      	ldr	r1, [pc, #220]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e52:	e03a      	b.n	8002eca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d020      	beq.n	8002e9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e5c:	4b34      	ldr	r3, [pc, #208]	@ (8002f30 <HAL_RCC_OscConfig+0x244>)
 8002e5e:	2201      	movs	r2, #1
 8002e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e62:	f7ff f82d 	bl	8001ec0 <HAL_GetTick>
 8002e66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e68:	e008      	b.n	8002e7c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e6a:	f7ff f829 	bl	8001ec0 <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d901      	bls.n	8002e7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e78:	2303      	movs	r3, #3
 8002e7a:	e1a8      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e7c:	4b2b      	ldr	r3, [pc, #172]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0302 	and.w	r3, r3, #2
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d0f0      	beq.n	8002e6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e88:	4b28      	ldr	r3, [pc, #160]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	00db      	lsls	r3, r3, #3
 8002e96:	4925      	ldr	r1, [pc, #148]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	600b      	str	r3, [r1, #0]
 8002e9c:	e015      	b.n	8002eca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e9e:	4b24      	ldr	r3, [pc, #144]	@ (8002f30 <HAL_RCC_OscConfig+0x244>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea4:	f7ff f80c 	bl	8001ec0 <HAL_GetTick>
 8002ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eaa:	e008      	b.n	8002ebe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eac:	f7ff f808 	bl	8001ec0 <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d901      	bls.n	8002ebe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e187      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ebe:	4b1b      	ldr	r3, [pc, #108]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0302 	and.w	r3, r3, #2
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d1f0      	bne.n	8002eac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0308 	and.w	r3, r3, #8
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d036      	beq.n	8002f44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	695b      	ldr	r3, [r3, #20]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d016      	beq.n	8002f0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ede:	4b15      	ldr	r3, [pc, #84]	@ (8002f34 <HAL_RCC_OscConfig+0x248>)
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ee4:	f7fe ffec 	bl	8001ec0 <HAL_GetTick>
 8002ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eea:	e008      	b.n	8002efe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eec:	f7fe ffe8 	bl	8001ec0 <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e167      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002efe:	4b0b      	ldr	r3, [pc, #44]	@ (8002f2c <HAL_RCC_OscConfig+0x240>)
 8002f00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d0f0      	beq.n	8002eec <HAL_RCC_OscConfig+0x200>
 8002f0a:	e01b      	b.n	8002f44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f0c:	4b09      	ldr	r3, [pc, #36]	@ (8002f34 <HAL_RCC_OscConfig+0x248>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f12:	f7fe ffd5 	bl	8001ec0 <HAL_GetTick>
 8002f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f18:	e00e      	b.n	8002f38 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f1a:	f7fe ffd1 	bl	8001ec0 <HAL_GetTick>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	2b02      	cmp	r3, #2
 8002f26:	d907      	bls.n	8002f38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	e150      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
 8002f2c:	40023800 	.word	0x40023800
 8002f30:	42470000 	.word	0x42470000
 8002f34:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f38:	4b88      	ldr	r3, [pc, #544]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8002f3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d1ea      	bne.n	8002f1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0304 	and.w	r3, r3, #4
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	f000 8097 	beq.w	8003080 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f52:	2300      	movs	r3, #0
 8002f54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f56:	4b81      	ldr	r3, [pc, #516]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8002f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d10f      	bne.n	8002f82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f62:	2300      	movs	r3, #0
 8002f64:	60bb      	str	r3, [r7, #8]
 8002f66:	4b7d      	ldr	r3, [pc, #500]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8002f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6a:	4a7c      	ldr	r2, [pc, #496]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8002f6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f70:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f72:	4b7a      	ldr	r3, [pc, #488]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8002f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f7a:	60bb      	str	r3, [r7, #8]
 8002f7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f82:	4b77      	ldr	r3, [pc, #476]	@ (8003160 <HAL_RCC_OscConfig+0x474>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d118      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f8e:	4b74      	ldr	r3, [pc, #464]	@ (8003160 <HAL_RCC_OscConfig+0x474>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a73      	ldr	r2, [pc, #460]	@ (8003160 <HAL_RCC_OscConfig+0x474>)
 8002f94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f9a:	f7fe ff91 	bl	8001ec0 <HAL_GetTick>
 8002f9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fa0:	e008      	b.n	8002fb4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fa2:	f7fe ff8d 	bl	8001ec0 <HAL_GetTick>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d901      	bls.n	8002fb4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e10c      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fb4:	4b6a      	ldr	r3, [pc, #424]	@ (8003160 <HAL_RCC_OscConfig+0x474>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d0f0      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d106      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x2ea>
 8002fc8:	4b64      	ldr	r3, [pc, #400]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8002fca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fcc:	4a63      	ldr	r2, [pc, #396]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8002fce:	f043 0301 	orr.w	r3, r3, #1
 8002fd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fd4:	e01c      	b.n	8003010 <HAL_RCC_OscConfig+0x324>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	2b05      	cmp	r3, #5
 8002fdc:	d10c      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x30c>
 8002fde:	4b5f      	ldr	r3, [pc, #380]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8002fe0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fe2:	4a5e      	ldr	r2, [pc, #376]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8002fe4:	f043 0304 	orr.w	r3, r3, #4
 8002fe8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fea:	4b5c      	ldr	r3, [pc, #368]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8002fec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fee:	4a5b      	ldr	r2, [pc, #364]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8002ff0:	f043 0301 	orr.w	r3, r3, #1
 8002ff4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ff6:	e00b      	b.n	8003010 <HAL_RCC_OscConfig+0x324>
 8002ff8:	4b58      	ldr	r3, [pc, #352]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8002ffa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ffc:	4a57      	ldr	r2, [pc, #348]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8002ffe:	f023 0301 	bic.w	r3, r3, #1
 8003002:	6713      	str	r3, [r2, #112]	@ 0x70
 8003004:	4b55      	ldr	r3, [pc, #340]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8003006:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003008:	4a54      	ldr	r2, [pc, #336]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 800300a:	f023 0304 	bic.w	r3, r3, #4
 800300e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d015      	beq.n	8003044 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003018:	f7fe ff52 	bl	8001ec0 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800301e:	e00a      	b.n	8003036 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003020:	f7fe ff4e 	bl	8001ec0 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800302e:	4293      	cmp	r3, r2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e0cb      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003036:	4b49      	ldr	r3, [pc, #292]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8003038:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d0ee      	beq.n	8003020 <HAL_RCC_OscConfig+0x334>
 8003042:	e014      	b.n	800306e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003044:	f7fe ff3c 	bl	8001ec0 <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800304a:	e00a      	b.n	8003062 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800304c:	f7fe ff38 	bl	8001ec0 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	f241 3288 	movw	r2, #5000	@ 0x1388
 800305a:	4293      	cmp	r3, r2
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e0b5      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003062:	4b3e      	ldr	r3, [pc, #248]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8003064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1ee      	bne.n	800304c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800306e:	7dfb      	ldrb	r3, [r7, #23]
 8003070:	2b01      	cmp	r3, #1
 8003072:	d105      	bne.n	8003080 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003074:	4b39      	ldr	r3, [pc, #228]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8003076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003078:	4a38      	ldr	r2, [pc, #224]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 800307a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800307e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	699b      	ldr	r3, [r3, #24]
 8003084:	2b00      	cmp	r3, #0
 8003086:	f000 80a1 	beq.w	80031cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800308a:	4b34      	ldr	r3, [pc, #208]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	f003 030c 	and.w	r3, r3, #12
 8003092:	2b08      	cmp	r3, #8
 8003094:	d05c      	beq.n	8003150 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	2b02      	cmp	r3, #2
 800309c:	d141      	bne.n	8003122 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800309e:	4b31      	ldr	r3, [pc, #196]	@ (8003164 <HAL_RCC_OscConfig+0x478>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a4:	f7fe ff0c 	bl	8001ec0 <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030aa:	e008      	b.n	80030be <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030ac:	f7fe ff08 	bl	8001ec0 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e087      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030be:	4b27      	ldr	r3, [pc, #156]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d1f0      	bne.n	80030ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	69da      	ldr	r2, [r3, #28]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a1b      	ldr	r3, [r3, #32]
 80030d2:	431a      	orrs	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d8:	019b      	lsls	r3, r3, #6
 80030da:	431a      	orrs	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e0:	085b      	lsrs	r3, r3, #1
 80030e2:	3b01      	subs	r3, #1
 80030e4:	041b      	lsls	r3, r3, #16
 80030e6:	431a      	orrs	r2, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ec:	061b      	lsls	r3, r3, #24
 80030ee:	491b      	ldr	r1, [pc, #108]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 80030f0:	4313      	orrs	r3, r2
 80030f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003164 <HAL_RCC_OscConfig+0x478>)
 80030f6:	2201      	movs	r2, #1
 80030f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030fa:	f7fe fee1 	bl	8001ec0 <HAL_GetTick>
 80030fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003100:	e008      	b.n	8003114 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003102:	f7fe fedd 	bl	8001ec0 <HAL_GetTick>
 8003106:	4602      	mov	r2, r0
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	2b02      	cmp	r3, #2
 800310e:	d901      	bls.n	8003114 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e05c      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003114:	4b11      	ldr	r3, [pc, #68]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d0f0      	beq.n	8003102 <HAL_RCC_OscConfig+0x416>
 8003120:	e054      	b.n	80031cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003122:	4b10      	ldr	r3, [pc, #64]	@ (8003164 <HAL_RCC_OscConfig+0x478>)
 8003124:	2200      	movs	r2, #0
 8003126:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003128:	f7fe feca 	bl	8001ec0 <HAL_GetTick>
 800312c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800312e:	e008      	b.n	8003142 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003130:	f7fe fec6 	bl	8001ec0 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e045      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003142:	4b06      	ldr	r3, [pc, #24]	@ (800315c <HAL_RCC_OscConfig+0x470>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1f0      	bne.n	8003130 <HAL_RCC_OscConfig+0x444>
 800314e:	e03d      	b.n	80031cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	2b01      	cmp	r3, #1
 8003156:	d107      	bne.n	8003168 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e038      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
 800315c:	40023800 	.word	0x40023800
 8003160:	40007000 	.word	0x40007000
 8003164:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003168:	4b1b      	ldr	r3, [pc, #108]	@ (80031d8 <HAL_RCC_OscConfig+0x4ec>)
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	699b      	ldr	r3, [r3, #24]
 8003172:	2b01      	cmp	r3, #1
 8003174:	d028      	beq.n	80031c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003180:	429a      	cmp	r2, r3
 8003182:	d121      	bne.n	80031c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800318e:	429a      	cmp	r2, r3
 8003190:	d11a      	bne.n	80031c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003192:	68fa      	ldr	r2, [r7, #12]
 8003194:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003198:	4013      	ands	r3, r2
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800319e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d111      	bne.n	80031c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ae:	085b      	lsrs	r3, r3, #1
 80031b0:	3b01      	subs	r3, #1
 80031b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d107      	bne.n	80031c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d001      	beq.n	80031cc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e000      	b.n	80031ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3718      	adds	r7, #24
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	40023800 	.word	0x40023800

080031dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d101      	bne.n	80031f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e0cc      	b.n	800338a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031f0:	4b68      	ldr	r3, [pc, #416]	@ (8003394 <HAL_RCC_ClockConfig+0x1b8>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0307 	and.w	r3, r3, #7
 80031f8:	683a      	ldr	r2, [r7, #0]
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d90c      	bls.n	8003218 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031fe:	4b65      	ldr	r3, [pc, #404]	@ (8003394 <HAL_RCC_ClockConfig+0x1b8>)
 8003200:	683a      	ldr	r2, [r7, #0]
 8003202:	b2d2      	uxtb	r2, r2
 8003204:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003206:	4b63      	ldr	r3, [pc, #396]	@ (8003394 <HAL_RCC_ClockConfig+0x1b8>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0307 	and.w	r3, r3, #7
 800320e:	683a      	ldr	r2, [r7, #0]
 8003210:	429a      	cmp	r2, r3
 8003212:	d001      	beq.n	8003218 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e0b8      	b.n	800338a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0302 	and.w	r3, r3, #2
 8003220:	2b00      	cmp	r3, #0
 8003222:	d020      	beq.n	8003266 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 0304 	and.w	r3, r3, #4
 800322c:	2b00      	cmp	r3, #0
 800322e:	d005      	beq.n	800323c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003230:	4b59      	ldr	r3, [pc, #356]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	4a58      	ldr	r2, [pc, #352]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 8003236:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800323a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0308 	and.w	r3, r3, #8
 8003244:	2b00      	cmp	r3, #0
 8003246:	d005      	beq.n	8003254 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003248:	4b53      	ldr	r3, [pc, #332]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	4a52      	ldr	r2, [pc, #328]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 800324e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003252:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003254:	4b50      	ldr	r3, [pc, #320]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	494d      	ldr	r1, [pc, #308]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 8003262:	4313      	orrs	r3, r2
 8003264:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b00      	cmp	r3, #0
 8003270:	d044      	beq.n	80032fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d107      	bne.n	800328a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800327a:	4b47      	ldr	r3, [pc, #284]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d119      	bne.n	80032ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e07f      	b.n	800338a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	2b02      	cmp	r3, #2
 8003290:	d003      	beq.n	800329a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003296:	2b03      	cmp	r3, #3
 8003298:	d107      	bne.n	80032aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800329a:	4b3f      	ldr	r3, [pc, #252]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d109      	bne.n	80032ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e06f      	b.n	800338a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032aa:	4b3b      	ldr	r3, [pc, #236]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0302 	and.w	r3, r3, #2
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e067      	b.n	800338a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032ba:	4b37      	ldr	r3, [pc, #220]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f023 0203 	bic.w	r2, r3, #3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	4934      	ldr	r1, [pc, #208]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032cc:	f7fe fdf8 	bl	8001ec0 <HAL_GetTick>
 80032d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032d2:	e00a      	b.n	80032ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032d4:	f7fe fdf4 	bl	8001ec0 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d901      	bls.n	80032ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	e04f      	b.n	800338a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ea:	4b2b      	ldr	r3, [pc, #172]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	f003 020c 	and.w	r2, r3, #12
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d1eb      	bne.n	80032d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032fc:	4b25      	ldr	r3, [pc, #148]	@ (8003394 <HAL_RCC_ClockConfig+0x1b8>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0307 	and.w	r3, r3, #7
 8003304:	683a      	ldr	r2, [r7, #0]
 8003306:	429a      	cmp	r2, r3
 8003308:	d20c      	bcs.n	8003324 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800330a:	4b22      	ldr	r3, [pc, #136]	@ (8003394 <HAL_RCC_ClockConfig+0x1b8>)
 800330c:	683a      	ldr	r2, [r7, #0]
 800330e:	b2d2      	uxtb	r2, r2
 8003310:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003312:	4b20      	ldr	r3, [pc, #128]	@ (8003394 <HAL_RCC_ClockConfig+0x1b8>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0307 	and.w	r3, r3, #7
 800331a:	683a      	ldr	r2, [r7, #0]
 800331c:	429a      	cmp	r2, r3
 800331e:	d001      	beq.n	8003324 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e032      	b.n	800338a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 0304 	and.w	r3, r3, #4
 800332c:	2b00      	cmp	r3, #0
 800332e:	d008      	beq.n	8003342 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003330:	4b19      	ldr	r3, [pc, #100]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	4916      	ldr	r1, [pc, #88]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 800333e:	4313      	orrs	r3, r2
 8003340:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0308 	and.w	r3, r3, #8
 800334a:	2b00      	cmp	r3, #0
 800334c:	d009      	beq.n	8003362 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800334e:	4b12      	ldr	r3, [pc, #72]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	691b      	ldr	r3, [r3, #16]
 800335a:	00db      	lsls	r3, r3, #3
 800335c:	490e      	ldr	r1, [pc, #56]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 800335e:	4313      	orrs	r3, r2
 8003360:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003362:	f000 f821 	bl	80033a8 <HAL_RCC_GetSysClockFreq>
 8003366:	4602      	mov	r2, r0
 8003368:	4b0b      	ldr	r3, [pc, #44]	@ (8003398 <HAL_RCC_ClockConfig+0x1bc>)
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	091b      	lsrs	r3, r3, #4
 800336e:	f003 030f 	and.w	r3, r3, #15
 8003372:	490a      	ldr	r1, [pc, #40]	@ (800339c <HAL_RCC_ClockConfig+0x1c0>)
 8003374:	5ccb      	ldrb	r3, [r1, r3]
 8003376:	fa22 f303 	lsr.w	r3, r2, r3
 800337a:	4a09      	ldr	r2, [pc, #36]	@ (80033a0 <HAL_RCC_ClockConfig+0x1c4>)
 800337c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800337e:	4b09      	ldr	r3, [pc, #36]	@ (80033a4 <HAL_RCC_ClockConfig+0x1c8>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4618      	mov	r0, r3
 8003384:	f7fe fd58 	bl	8001e38 <HAL_InitTick>

  return HAL_OK;
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	3710      	adds	r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	40023c00 	.word	0x40023c00
 8003398:	40023800 	.word	0x40023800
 800339c:	080057b8 	.word	0x080057b8
 80033a0:	20000004 	.word	0x20000004
 80033a4:	20000008 	.word	0x20000008

080033a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033ac:	b090      	sub	sp, #64	@ 0x40
 80033ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80033b0:	2300      	movs	r3, #0
 80033b2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80033b4:	2300      	movs	r3, #0
 80033b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80033b8:	2300      	movs	r3, #0
 80033ba:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80033bc:	2300      	movs	r3, #0
 80033be:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033c0:	4b59      	ldr	r3, [pc, #356]	@ (8003528 <HAL_RCC_GetSysClockFreq+0x180>)
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	f003 030c 	and.w	r3, r3, #12
 80033c8:	2b08      	cmp	r3, #8
 80033ca:	d00d      	beq.n	80033e8 <HAL_RCC_GetSysClockFreq+0x40>
 80033cc:	2b08      	cmp	r3, #8
 80033ce:	f200 80a1 	bhi.w	8003514 <HAL_RCC_GetSysClockFreq+0x16c>
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d002      	beq.n	80033dc <HAL_RCC_GetSysClockFreq+0x34>
 80033d6:	2b04      	cmp	r3, #4
 80033d8:	d003      	beq.n	80033e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80033da:	e09b      	b.n	8003514 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033dc:	4b53      	ldr	r3, [pc, #332]	@ (800352c <HAL_RCC_GetSysClockFreq+0x184>)
 80033de:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80033e0:	e09b      	b.n	800351a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033e2:	4b53      	ldr	r3, [pc, #332]	@ (8003530 <HAL_RCC_GetSysClockFreq+0x188>)
 80033e4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80033e6:	e098      	b.n	800351a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033e8:	4b4f      	ldr	r3, [pc, #316]	@ (8003528 <HAL_RCC_GetSysClockFreq+0x180>)
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033f0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033f2:	4b4d      	ldr	r3, [pc, #308]	@ (8003528 <HAL_RCC_GetSysClockFreq+0x180>)
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d028      	beq.n	8003450 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033fe:	4b4a      	ldr	r3, [pc, #296]	@ (8003528 <HAL_RCC_GetSysClockFreq+0x180>)
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	099b      	lsrs	r3, r3, #6
 8003404:	2200      	movs	r2, #0
 8003406:	623b      	str	r3, [r7, #32]
 8003408:	627a      	str	r2, [r7, #36]	@ 0x24
 800340a:	6a3b      	ldr	r3, [r7, #32]
 800340c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003410:	2100      	movs	r1, #0
 8003412:	4b47      	ldr	r3, [pc, #284]	@ (8003530 <HAL_RCC_GetSysClockFreq+0x188>)
 8003414:	fb03 f201 	mul.w	r2, r3, r1
 8003418:	2300      	movs	r3, #0
 800341a:	fb00 f303 	mul.w	r3, r0, r3
 800341e:	4413      	add	r3, r2
 8003420:	4a43      	ldr	r2, [pc, #268]	@ (8003530 <HAL_RCC_GetSysClockFreq+0x188>)
 8003422:	fba0 1202 	umull	r1, r2, r0, r2
 8003426:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003428:	460a      	mov	r2, r1
 800342a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800342c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800342e:	4413      	add	r3, r2
 8003430:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003432:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003434:	2200      	movs	r2, #0
 8003436:	61bb      	str	r3, [r7, #24]
 8003438:	61fa      	str	r2, [r7, #28]
 800343a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800343e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003442:	f7fc ff15 	bl	8000270 <__aeabi_uldivmod>
 8003446:	4602      	mov	r2, r0
 8003448:	460b      	mov	r3, r1
 800344a:	4613      	mov	r3, r2
 800344c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800344e:	e053      	b.n	80034f8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003450:	4b35      	ldr	r3, [pc, #212]	@ (8003528 <HAL_RCC_GetSysClockFreq+0x180>)
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	099b      	lsrs	r3, r3, #6
 8003456:	2200      	movs	r2, #0
 8003458:	613b      	str	r3, [r7, #16]
 800345a:	617a      	str	r2, [r7, #20]
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003462:	f04f 0b00 	mov.w	fp, #0
 8003466:	4652      	mov	r2, sl
 8003468:	465b      	mov	r3, fp
 800346a:	f04f 0000 	mov.w	r0, #0
 800346e:	f04f 0100 	mov.w	r1, #0
 8003472:	0159      	lsls	r1, r3, #5
 8003474:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003478:	0150      	lsls	r0, r2, #5
 800347a:	4602      	mov	r2, r0
 800347c:	460b      	mov	r3, r1
 800347e:	ebb2 080a 	subs.w	r8, r2, sl
 8003482:	eb63 090b 	sbc.w	r9, r3, fp
 8003486:	f04f 0200 	mov.w	r2, #0
 800348a:	f04f 0300 	mov.w	r3, #0
 800348e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003492:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003496:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800349a:	ebb2 0408 	subs.w	r4, r2, r8
 800349e:	eb63 0509 	sbc.w	r5, r3, r9
 80034a2:	f04f 0200 	mov.w	r2, #0
 80034a6:	f04f 0300 	mov.w	r3, #0
 80034aa:	00eb      	lsls	r3, r5, #3
 80034ac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034b0:	00e2      	lsls	r2, r4, #3
 80034b2:	4614      	mov	r4, r2
 80034b4:	461d      	mov	r5, r3
 80034b6:	eb14 030a 	adds.w	r3, r4, sl
 80034ba:	603b      	str	r3, [r7, #0]
 80034bc:	eb45 030b 	adc.w	r3, r5, fp
 80034c0:	607b      	str	r3, [r7, #4]
 80034c2:	f04f 0200 	mov.w	r2, #0
 80034c6:	f04f 0300 	mov.w	r3, #0
 80034ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034ce:	4629      	mov	r1, r5
 80034d0:	028b      	lsls	r3, r1, #10
 80034d2:	4621      	mov	r1, r4
 80034d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034d8:	4621      	mov	r1, r4
 80034da:	028a      	lsls	r2, r1, #10
 80034dc:	4610      	mov	r0, r2
 80034de:	4619      	mov	r1, r3
 80034e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034e2:	2200      	movs	r2, #0
 80034e4:	60bb      	str	r3, [r7, #8]
 80034e6:	60fa      	str	r2, [r7, #12]
 80034e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80034ec:	f7fc fec0 	bl	8000270 <__aeabi_uldivmod>
 80034f0:	4602      	mov	r2, r0
 80034f2:	460b      	mov	r3, r1
 80034f4:	4613      	mov	r3, r2
 80034f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80034f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003528 <HAL_RCC_GetSysClockFreq+0x180>)
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	0c1b      	lsrs	r3, r3, #16
 80034fe:	f003 0303 	and.w	r3, r3, #3
 8003502:	3301      	adds	r3, #1
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003508:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800350a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800350c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003510:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003512:	e002      	b.n	800351a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003514:	4b05      	ldr	r3, [pc, #20]	@ (800352c <HAL_RCC_GetSysClockFreq+0x184>)
 8003516:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003518:	bf00      	nop
    }
  }
  return sysclockfreq;
 800351a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800351c:	4618      	mov	r0, r3
 800351e:	3740      	adds	r7, #64	@ 0x40
 8003520:	46bd      	mov	sp, r7
 8003522:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003526:	bf00      	nop
 8003528:	40023800 	.word	0x40023800
 800352c:	00f42400 	.word	0x00f42400
 8003530:	017d7840 	.word	0x017d7840

08003534 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003534:	b480      	push	{r7}
 8003536:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003538:	4b03      	ldr	r3, [pc, #12]	@ (8003548 <HAL_RCC_GetHCLKFreq+0x14>)
 800353a:	681b      	ldr	r3, [r3, #0]
}
 800353c:	4618      	mov	r0, r3
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	20000004 	.word	0x20000004

0800354c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003550:	f7ff fff0 	bl	8003534 <HAL_RCC_GetHCLKFreq>
 8003554:	4602      	mov	r2, r0
 8003556:	4b05      	ldr	r3, [pc, #20]	@ (800356c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	0a9b      	lsrs	r3, r3, #10
 800355c:	f003 0307 	and.w	r3, r3, #7
 8003560:	4903      	ldr	r1, [pc, #12]	@ (8003570 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003562:	5ccb      	ldrb	r3, [r1, r3]
 8003564:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003568:	4618      	mov	r0, r3
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40023800 	.word	0x40023800
 8003570:	080057c8 	.word	0x080057c8

08003574 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003578:	f7ff ffdc 	bl	8003534 <HAL_RCC_GetHCLKFreq>
 800357c:	4602      	mov	r2, r0
 800357e:	4b05      	ldr	r3, [pc, #20]	@ (8003594 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	0b5b      	lsrs	r3, r3, #13
 8003584:	f003 0307 	and.w	r3, r3, #7
 8003588:	4903      	ldr	r1, [pc, #12]	@ (8003598 <HAL_RCC_GetPCLK2Freq+0x24>)
 800358a:	5ccb      	ldrb	r3, [r1, r3]
 800358c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003590:	4618      	mov	r0, r3
 8003592:	bd80      	pop	{r7, pc}
 8003594:	40023800 	.word	0x40023800
 8003598:	080057c8 	.word	0x080057c8

0800359c <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80035a2:	f7fe fc8d 	bl	8001ec0 <HAL_GetTick>
 80035a6:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80035a8:	4b5d      	ldr	r3, [pc, #372]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a5c      	ldr	r2, [pc, #368]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80035ae:	f043 0301 	orr.w	r3, r3, #1
 80035b2:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80035b4:	e008      	b.n	80035c8 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035b6:	f7fe fc83 	bl	8001ec0 <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d901      	bls.n	80035c8 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e0a7      	b.n	8003718 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80035c8:	4b55      	ldr	r3, [pc, #340]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0302 	and.w	r3, r3, #2
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d0f0      	beq.n	80035b6 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 80035d4:	4b52      	ldr	r3, [pc, #328]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a51      	ldr	r2, [pc, #324]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80035da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035de:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80035e0:	f7fe fc6e 	bl	8001ec0 <HAL_GetTick>
 80035e4:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 80035e6:	4b4e      	ldr	r3, [pc, #312]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80035ec:	e00a      	b.n	8003604 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035ee:	f7fe fc67 	bl	8001ec0 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d901      	bls.n	8003604 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	e089      	b.n	8003718 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8003604:	4b46      	ldr	r3, [pc, #280]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f003 030c 	and.w	r3, r3, #12
 800360c:	2b00      	cmp	r3, #0
 800360e:	d1ee      	bne.n	80035ee <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003610:	f7fe fc56 	bl	8001ec0 <HAL_GetTick>
 8003614:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8003616:	4b42      	ldr	r3, [pc, #264]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a41      	ldr	r2, [pc, #260]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 800361c:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 8003620:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8003622:	e008      	b.n	8003636 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003624:	f7fe fc4c 	bl	8001ec0 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b64      	cmp	r3, #100	@ 0x64
 8003630:	d901      	bls.n	8003636 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e070      	b.n	8003718 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8003636:	4b3a      	ldr	r3, [pc, #232]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d1f0      	bne.n	8003624 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003642:	f7fe fc3d 	bl	8001ec0 <HAL_GetTick>
 8003646:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003648:	4b35      	ldr	r3, [pc, #212]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a34      	ldr	r2, [pc, #208]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 800364e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003652:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003654:	e008      	b.n	8003668 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003656:	f7fe fc33 	bl	8001ec0 <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	2b02      	cmp	r3, #2
 8003662:	d901      	bls.n	8003668 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	e057      	b.n	8003718 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003668:	4b2d      	ldr	r3, [pc, #180]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d1f0      	bne.n	8003656 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003674:	f7fe fc24 	bl	8001ec0 <HAL_GetTick>
 8003678:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 800367a:	4b29      	ldr	r3, [pc, #164]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a28      	ldr	r2, [pc, #160]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 8003680:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003684:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8003686:	e008      	b.n	800369a <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003688:	f7fe fc1a 	bl	8001ec0 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	2b02      	cmp	r3, #2
 8003694:	d901      	bls.n	800369a <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e03e      	b.n	8003718 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800369a:	4b21      	ldr	r3, [pc, #132]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d1f0      	bne.n	8003688 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 80036a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80036a8:	4a1e      	ldr	r2, [pc, #120]	@ (8003724 <HAL_RCC_DeInit+0x188>)
 80036aa:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 80036ac:	4b1c      	ldr	r3, [pc, #112]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80036ae:	4a1e      	ldr	r2, [pc, #120]	@ (8003728 <HAL_RCC_DeInit+0x18c>)
 80036b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 80036b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	4a19      	ldr	r2, [pc, #100]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80036ba:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 80036be:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 80036c0:	4b17      	ldr	r3, [pc, #92]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	4a16      	ldr	r2, [pc, #88]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80036c6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80036ca:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
 80036cc:	4b14      	ldr	r3, [pc, #80]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	4a13      	ldr	r2, [pc, #76]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80036d2:	f443 031f 	orr.w	r3, r3, #10420224	@ 0x9f0000
 80036d6:	60d3      	str	r3, [r2, #12]
          RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 80036d8:	4b11      	ldr	r3, [pc, #68]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	4a10      	ldr	r2, [pc, #64]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80036de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80036e2:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80036e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80036e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036e8:	4a0d      	ldr	r2, [pc, #52]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80036ea:	f023 0301 	bic.w	r3, r3, #1
 80036ee:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 80036f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80036f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036f4:	4a0a      	ldr	r2, [pc, #40]	@ (8003720 <HAL_RCC_DeInit+0x184>)
 80036f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036fa:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 80036fc:	4b0b      	ldr	r3, [pc, #44]	@ (800372c <HAL_RCC_DeInit+0x190>)
 80036fe:	4a0c      	ldr	r2, [pc, #48]	@ (8003730 <HAL_RCC_DeInit+0x194>)
 8003700:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003702:	4b0c      	ldr	r3, [pc, #48]	@ (8003734 <HAL_RCC_DeInit+0x198>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4618      	mov	r0, r3
 8003708:	f7fe fb96 	bl	8001e38 <HAL_InitTick>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d001      	beq.n	8003716 <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e000      	b.n	8003718 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 8003716:	2300      	movs	r3, #0
  }
}
 8003718:	4618      	mov	r0, r3
 800371a:	3708      	adds	r7, #8
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	40023800 	.word	0x40023800
 8003724:	04003010 	.word	0x04003010
 8003728:	20003000 	.word	0x20003000
 800372c:	20000004 	.word	0x20000004
 8003730:	00f42400 	.word	0x00f42400
 8003734:	20000008 	.word	0x20000008

08003738 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d101      	bne.n	800374a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e042      	b.n	80037d0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003750:	b2db      	uxtb	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d106      	bne.n	8003764 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f7fe f970 	bl	8001a44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2224      	movs	r2, #36	@ 0x24
 8003768:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	68da      	ldr	r2, [r3, #12]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800377a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	f000 fa3b 	bl	8003bf8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	691a      	ldr	r2, [r3, #16]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003790:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	695a      	ldr	r2, [r3, #20]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80037a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	68da      	ldr	r2, [r3, #12]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80037b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2220      	movs	r2, #32
 80037bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2220      	movs	r2, #32
 80037c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80037ce:	2300      	movs	r3, #0
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3708      	adds	r7, #8
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d101      	bne.n	80037ea <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e024      	b.n	8003834 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2224      	movs	r2, #36	@ 0x24
 80037ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	68da      	ldr	r2, [r3, #12]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003800:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f7fe f99c 	bl	8001b40 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2200      	movs	r2, #0
 8003828:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003832:	2300      	movs	r3, #0
}
 8003834:	4618      	mov	r0, r3
 8003836:	3708      	adds	r7, #8
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}

0800383c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b08a      	sub	sp, #40	@ 0x28
 8003840:	af02      	add	r7, sp, #8
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	603b      	str	r3, [r7, #0]
 8003848:	4613      	mov	r3, r2
 800384a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800384c:	2300      	movs	r3, #0
 800384e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003856:	b2db      	uxtb	r3, r3
 8003858:	2b20      	cmp	r3, #32
 800385a:	d175      	bne.n	8003948 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d002      	beq.n	8003868 <HAL_UART_Transmit+0x2c>
 8003862:	88fb      	ldrh	r3, [r7, #6]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d101      	bne.n	800386c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e06e      	b.n	800394a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2200      	movs	r2, #0
 8003870:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2221      	movs	r2, #33	@ 0x21
 8003876:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800387a:	f7fe fb21 	bl	8001ec0 <HAL_GetTick>
 800387e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	88fa      	ldrh	r2, [r7, #6]
 8003884:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	88fa      	ldrh	r2, [r7, #6]
 800388a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003894:	d108      	bne.n	80038a8 <HAL_UART_Transmit+0x6c>
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	691b      	ldr	r3, [r3, #16]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d104      	bne.n	80038a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800389e:	2300      	movs	r3, #0
 80038a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	61bb      	str	r3, [r7, #24]
 80038a6:	e003      	b.n	80038b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038ac:	2300      	movs	r3, #0
 80038ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80038b0:	e02e      	b.n	8003910 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	9300      	str	r3, [sp, #0]
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	2200      	movs	r2, #0
 80038ba:	2180      	movs	r1, #128	@ 0x80
 80038bc:	68f8      	ldr	r0, [r7, #12]
 80038be:	f000 f8df 	bl	8003a80 <UART_WaitOnFlagUntilTimeout>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d005      	beq.n	80038d4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2220      	movs	r2, #32
 80038cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	e03a      	b.n	800394a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d10b      	bne.n	80038f2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	881b      	ldrh	r3, [r3, #0]
 80038de:	461a      	mov	r2, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	3302      	adds	r3, #2
 80038ee:	61bb      	str	r3, [r7, #24]
 80038f0:	e007      	b.n	8003902 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	781a      	ldrb	r2, [r3, #0]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	3301      	adds	r3, #1
 8003900:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003906:	b29b      	uxth	r3, r3
 8003908:	3b01      	subs	r3, #1
 800390a:	b29a      	uxth	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003914:	b29b      	uxth	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d1cb      	bne.n	80038b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	9300      	str	r3, [sp, #0]
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	2200      	movs	r2, #0
 8003922:	2140      	movs	r1, #64	@ 0x40
 8003924:	68f8      	ldr	r0, [r7, #12]
 8003926:	f000 f8ab 	bl	8003a80 <UART_WaitOnFlagUntilTimeout>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d005      	beq.n	800393c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2220      	movs	r2, #32
 8003934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003938:	2303      	movs	r3, #3
 800393a:	e006      	b.n	800394a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2220      	movs	r2, #32
 8003940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003944:	2300      	movs	r3, #0
 8003946:	e000      	b.n	800394a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003948:	2302      	movs	r3, #2
  }
}
 800394a:	4618      	mov	r0, r3
 800394c:	3720      	adds	r7, #32
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}

08003952 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003952:	b580      	push	{r7, lr}
 8003954:	b08a      	sub	sp, #40	@ 0x28
 8003956:	af02      	add	r7, sp, #8
 8003958:	60f8      	str	r0, [r7, #12]
 800395a:	60b9      	str	r1, [r7, #8]
 800395c:	603b      	str	r3, [r7, #0]
 800395e:	4613      	mov	r3, r2
 8003960:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003962:	2300      	movs	r3, #0
 8003964:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2b20      	cmp	r3, #32
 8003970:	f040 8081 	bne.w	8003a76 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d002      	beq.n	8003980 <HAL_UART_Receive+0x2e>
 800397a:	88fb      	ldrh	r3, [r7, #6]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d101      	bne.n	8003984 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e079      	b.n	8003a78 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2200      	movs	r2, #0
 8003988:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2222      	movs	r2, #34	@ 0x22
 800398e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2200      	movs	r2, #0
 8003996:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003998:	f7fe fa92 	bl	8001ec0 <HAL_GetTick>
 800399c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	88fa      	ldrh	r2, [r7, #6]
 80039a2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	88fa      	ldrh	r2, [r7, #6]
 80039a8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039b2:	d108      	bne.n	80039c6 <HAL_UART_Receive+0x74>
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	691b      	ldr	r3, [r3, #16]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d104      	bne.n	80039c6 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80039bc:	2300      	movs	r3, #0
 80039be:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	61bb      	str	r3, [r7, #24]
 80039c4:	e003      	b.n	80039ce <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039ca:	2300      	movs	r3, #0
 80039cc:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80039ce:	e047      	b.n	8003a60 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	9300      	str	r3, [sp, #0]
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	2200      	movs	r2, #0
 80039d8:	2120      	movs	r1, #32
 80039da:	68f8      	ldr	r0, [r7, #12]
 80039dc:	f000 f850 	bl	8003a80 <UART_WaitOnFlagUntilTimeout>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d005      	beq.n	80039f2 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2220      	movs	r2, #32
 80039ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e042      	b.n	8003a78 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d10c      	bne.n	8003a12 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	69bb      	ldr	r3, [r7, #24]
 8003a08:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	3302      	adds	r3, #2
 8003a0e:	61bb      	str	r3, [r7, #24]
 8003a10:	e01f      	b.n	8003a52 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a1a:	d007      	beq.n	8003a2c <HAL_UART_Receive+0xda>
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d10a      	bne.n	8003a3a <HAL_UART_Receive+0xe8>
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	691b      	ldr	r3, [r3, #16]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d106      	bne.n	8003a3a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	b2da      	uxtb	r2, r3
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	701a      	strb	r2, [r3, #0]
 8003a38:	e008      	b.n	8003a4c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a46:	b2da      	uxtb	r2, r3
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	3301      	adds	r3, #1
 8003a50:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	3b01      	subs	r3, #1
 8003a5a:	b29a      	uxth	r2, r3
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1b2      	bne.n	80039d0 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2220      	movs	r2, #32
 8003a6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8003a72:	2300      	movs	r3, #0
 8003a74:	e000      	b.n	8003a78 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8003a76:	2302      	movs	r3, #2
  }
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3720      	adds	r7, #32
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b086      	sub	sp, #24
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	60b9      	str	r1, [r7, #8]
 8003a8a:	603b      	str	r3, [r7, #0]
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a90:	e03b      	b.n	8003b0a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a92:	6a3b      	ldr	r3, [r7, #32]
 8003a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a98:	d037      	beq.n	8003b0a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a9a:	f7fe fa11 	bl	8001ec0 <HAL_GetTick>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	6a3a      	ldr	r2, [r7, #32]
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d302      	bcc.n	8003ab0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003aaa:	6a3b      	ldr	r3, [r7, #32]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e03a      	b.n	8003b2a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	f003 0304 	and.w	r3, r3, #4
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d023      	beq.n	8003b0a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	2b80      	cmp	r3, #128	@ 0x80
 8003ac6:	d020      	beq.n	8003b0a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	2b40      	cmp	r3, #64	@ 0x40
 8003acc:	d01d      	beq.n	8003b0a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0308 	and.w	r3, r3, #8
 8003ad8:	2b08      	cmp	r3, #8
 8003ada:	d116      	bne.n	8003b0a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003adc:	2300      	movs	r3, #0
 8003ade:	617b      	str	r3, [r7, #20]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	617b      	str	r3, [r7, #20]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	617b      	str	r3, [r7, #20]
 8003af0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003af2:	68f8      	ldr	r0, [r7, #12]
 8003af4:	f000 f81d 	bl	8003b32 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2208      	movs	r2, #8
 8003afc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e00f      	b.n	8003b2a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	4013      	ands	r3, r2
 8003b14:	68ba      	ldr	r2, [r7, #8]
 8003b16:	429a      	cmp	r2, r3
 8003b18:	bf0c      	ite	eq
 8003b1a:	2301      	moveq	r3, #1
 8003b1c:	2300      	movne	r3, #0
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	461a      	mov	r2, r3
 8003b22:	79fb      	ldrb	r3, [r7, #7]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d0b4      	beq.n	8003a92 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b28:	2300      	movs	r3, #0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3718      	adds	r7, #24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}

08003b32 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b32:	b480      	push	{r7}
 8003b34:	b095      	sub	sp, #84	@ 0x54
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	330c      	adds	r3, #12
 8003b40:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b44:	e853 3f00 	ldrex	r3, [r3]
 8003b48:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	330c      	adds	r3, #12
 8003b58:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b5a:	643a      	str	r2, [r7, #64]	@ 0x40
 8003b5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b5e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b60:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b62:	e841 2300 	strex	r3, r2, [r1]
 8003b66:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1e5      	bne.n	8003b3a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	3314      	adds	r3, #20
 8003b74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b76:	6a3b      	ldr	r3, [r7, #32]
 8003b78:	e853 3f00 	ldrex	r3, [r3]
 8003b7c:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	f023 0301 	bic.w	r3, r3, #1
 8003b84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	3314      	adds	r3, #20
 8003b8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b90:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b96:	e841 2300 	strex	r3, r2, [r1]
 8003b9a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1e5      	bne.n	8003b6e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d119      	bne.n	8003bde <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	330c      	adds	r3, #12
 8003bb0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	e853 3f00 	ldrex	r3, [r3]
 8003bb8:	60bb      	str	r3, [r7, #8]
   return(result);
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	f023 0310 	bic.w	r3, r3, #16
 8003bc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	330c      	adds	r3, #12
 8003bc8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003bca:	61ba      	str	r2, [r7, #24]
 8003bcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bce:	6979      	ldr	r1, [r7, #20]
 8003bd0:	69ba      	ldr	r2, [r7, #24]
 8003bd2:	e841 2300 	strex	r3, r2, [r1]
 8003bd6:	613b      	str	r3, [r7, #16]
   return(result);
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d1e5      	bne.n	8003baa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2220      	movs	r2, #32
 8003be2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003bec:	bf00      	nop
 8003bee:	3754      	adds	r7, #84	@ 0x54
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr

08003bf8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003bf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bfc:	b0c0      	sub	sp, #256	@ 0x100
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	691b      	ldr	r3, [r3, #16]
 8003c0c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c14:	68d9      	ldr	r1, [r3, #12]
 8003c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	ea40 0301 	orr.w	r3, r0, r1
 8003c20:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c26:	689a      	ldr	r2, [r3, #8]
 8003c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	431a      	orrs	r2, r3
 8003c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c34:	695b      	ldr	r3, [r3, #20]
 8003c36:	431a      	orrs	r2, r3
 8003c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c3c:	69db      	ldr	r3, [r3, #28]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003c50:	f021 010c 	bic.w	r1, r1, #12
 8003c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003c5e:	430b      	orrs	r3, r1
 8003c60:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c72:	6999      	ldr	r1, [r3, #24]
 8003c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	ea40 0301 	orr.w	r3, r0, r1
 8003c7e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	4b8f      	ldr	r3, [pc, #572]	@ (8003ec4 <UART_SetConfig+0x2cc>)
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d005      	beq.n	8003c98 <UART_SetConfig+0xa0>
 8003c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	4b8d      	ldr	r3, [pc, #564]	@ (8003ec8 <UART_SetConfig+0x2d0>)
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d104      	bne.n	8003ca2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003c98:	f7ff fc6c 	bl	8003574 <HAL_RCC_GetPCLK2Freq>
 8003c9c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003ca0:	e003      	b.n	8003caa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ca2:	f7ff fc53 	bl	800354c <HAL_RCC_GetPCLK1Freq>
 8003ca6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003caa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cae:	69db      	ldr	r3, [r3, #28]
 8003cb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cb4:	f040 810c 	bne.w	8003ed0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003cb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003cc2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003cc6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003cca:	4622      	mov	r2, r4
 8003ccc:	462b      	mov	r3, r5
 8003cce:	1891      	adds	r1, r2, r2
 8003cd0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003cd2:	415b      	adcs	r3, r3
 8003cd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003cd6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003cda:	4621      	mov	r1, r4
 8003cdc:	eb12 0801 	adds.w	r8, r2, r1
 8003ce0:	4629      	mov	r1, r5
 8003ce2:	eb43 0901 	adc.w	r9, r3, r1
 8003ce6:	f04f 0200 	mov.w	r2, #0
 8003cea:	f04f 0300 	mov.w	r3, #0
 8003cee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003cf2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003cf6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003cfa:	4690      	mov	r8, r2
 8003cfc:	4699      	mov	r9, r3
 8003cfe:	4623      	mov	r3, r4
 8003d00:	eb18 0303 	adds.w	r3, r8, r3
 8003d04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003d08:	462b      	mov	r3, r5
 8003d0a:	eb49 0303 	adc.w	r3, r9, r3
 8003d0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003d12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003d1e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003d22:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003d26:	460b      	mov	r3, r1
 8003d28:	18db      	adds	r3, r3, r3
 8003d2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d2c:	4613      	mov	r3, r2
 8003d2e:	eb42 0303 	adc.w	r3, r2, r3
 8003d32:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d34:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003d38:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003d3c:	f7fc fa98 	bl	8000270 <__aeabi_uldivmod>
 8003d40:	4602      	mov	r2, r0
 8003d42:	460b      	mov	r3, r1
 8003d44:	4b61      	ldr	r3, [pc, #388]	@ (8003ecc <UART_SetConfig+0x2d4>)
 8003d46:	fba3 2302 	umull	r2, r3, r3, r2
 8003d4a:	095b      	lsrs	r3, r3, #5
 8003d4c:	011c      	lsls	r4, r3, #4
 8003d4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d52:	2200      	movs	r2, #0
 8003d54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d58:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003d5c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003d60:	4642      	mov	r2, r8
 8003d62:	464b      	mov	r3, r9
 8003d64:	1891      	adds	r1, r2, r2
 8003d66:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003d68:	415b      	adcs	r3, r3
 8003d6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d6c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003d70:	4641      	mov	r1, r8
 8003d72:	eb12 0a01 	adds.w	sl, r2, r1
 8003d76:	4649      	mov	r1, r9
 8003d78:	eb43 0b01 	adc.w	fp, r3, r1
 8003d7c:	f04f 0200 	mov.w	r2, #0
 8003d80:	f04f 0300 	mov.w	r3, #0
 8003d84:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d88:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d8c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d90:	4692      	mov	sl, r2
 8003d92:	469b      	mov	fp, r3
 8003d94:	4643      	mov	r3, r8
 8003d96:	eb1a 0303 	adds.w	r3, sl, r3
 8003d9a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d9e:	464b      	mov	r3, r9
 8003da0:	eb4b 0303 	adc.w	r3, fp, r3
 8003da4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003db4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003db8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	18db      	adds	r3, r3, r3
 8003dc0:	643b      	str	r3, [r7, #64]	@ 0x40
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	eb42 0303 	adc.w	r3, r2, r3
 8003dc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003dca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003dce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003dd2:	f7fc fa4d 	bl	8000270 <__aeabi_uldivmod>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	460b      	mov	r3, r1
 8003dda:	4611      	mov	r1, r2
 8003ddc:	4b3b      	ldr	r3, [pc, #236]	@ (8003ecc <UART_SetConfig+0x2d4>)
 8003dde:	fba3 2301 	umull	r2, r3, r3, r1
 8003de2:	095b      	lsrs	r3, r3, #5
 8003de4:	2264      	movs	r2, #100	@ 0x64
 8003de6:	fb02 f303 	mul.w	r3, r2, r3
 8003dea:	1acb      	subs	r3, r1, r3
 8003dec:	00db      	lsls	r3, r3, #3
 8003dee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003df2:	4b36      	ldr	r3, [pc, #216]	@ (8003ecc <UART_SetConfig+0x2d4>)
 8003df4:	fba3 2302 	umull	r2, r3, r3, r2
 8003df8:	095b      	lsrs	r3, r3, #5
 8003dfa:	005b      	lsls	r3, r3, #1
 8003dfc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003e00:	441c      	add	r4, r3
 8003e02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e06:	2200      	movs	r2, #0
 8003e08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e0c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003e10:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003e14:	4642      	mov	r2, r8
 8003e16:	464b      	mov	r3, r9
 8003e18:	1891      	adds	r1, r2, r2
 8003e1a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003e1c:	415b      	adcs	r3, r3
 8003e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e20:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003e24:	4641      	mov	r1, r8
 8003e26:	1851      	adds	r1, r2, r1
 8003e28:	6339      	str	r1, [r7, #48]	@ 0x30
 8003e2a:	4649      	mov	r1, r9
 8003e2c:	414b      	adcs	r3, r1
 8003e2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e30:	f04f 0200 	mov.w	r2, #0
 8003e34:	f04f 0300 	mov.w	r3, #0
 8003e38:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003e3c:	4659      	mov	r1, fp
 8003e3e:	00cb      	lsls	r3, r1, #3
 8003e40:	4651      	mov	r1, sl
 8003e42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e46:	4651      	mov	r1, sl
 8003e48:	00ca      	lsls	r2, r1, #3
 8003e4a:	4610      	mov	r0, r2
 8003e4c:	4619      	mov	r1, r3
 8003e4e:	4603      	mov	r3, r0
 8003e50:	4642      	mov	r2, r8
 8003e52:	189b      	adds	r3, r3, r2
 8003e54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e58:	464b      	mov	r3, r9
 8003e5a:	460a      	mov	r2, r1
 8003e5c:	eb42 0303 	adc.w	r3, r2, r3
 8003e60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e70:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003e74:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003e78:	460b      	mov	r3, r1
 8003e7a:	18db      	adds	r3, r3, r3
 8003e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e7e:	4613      	mov	r3, r2
 8003e80:	eb42 0303 	adc.w	r3, r2, r3
 8003e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e86:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e8a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003e8e:	f7fc f9ef 	bl	8000270 <__aeabi_uldivmod>
 8003e92:	4602      	mov	r2, r0
 8003e94:	460b      	mov	r3, r1
 8003e96:	4b0d      	ldr	r3, [pc, #52]	@ (8003ecc <UART_SetConfig+0x2d4>)
 8003e98:	fba3 1302 	umull	r1, r3, r3, r2
 8003e9c:	095b      	lsrs	r3, r3, #5
 8003e9e:	2164      	movs	r1, #100	@ 0x64
 8003ea0:	fb01 f303 	mul.w	r3, r1, r3
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	00db      	lsls	r3, r3, #3
 8003ea8:	3332      	adds	r3, #50	@ 0x32
 8003eaa:	4a08      	ldr	r2, [pc, #32]	@ (8003ecc <UART_SetConfig+0x2d4>)
 8003eac:	fba2 2303 	umull	r2, r3, r2, r3
 8003eb0:	095b      	lsrs	r3, r3, #5
 8003eb2:	f003 0207 	and.w	r2, r3, #7
 8003eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4422      	add	r2, r4
 8003ebe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ec0:	e106      	b.n	80040d0 <UART_SetConfig+0x4d8>
 8003ec2:	bf00      	nop
 8003ec4:	40011000 	.word	0x40011000
 8003ec8:	40011400 	.word	0x40011400
 8003ecc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ed0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003eda:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003ede:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003ee2:	4642      	mov	r2, r8
 8003ee4:	464b      	mov	r3, r9
 8003ee6:	1891      	adds	r1, r2, r2
 8003ee8:	6239      	str	r1, [r7, #32]
 8003eea:	415b      	adcs	r3, r3
 8003eec:	627b      	str	r3, [r7, #36]	@ 0x24
 8003eee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003ef2:	4641      	mov	r1, r8
 8003ef4:	1854      	adds	r4, r2, r1
 8003ef6:	4649      	mov	r1, r9
 8003ef8:	eb43 0501 	adc.w	r5, r3, r1
 8003efc:	f04f 0200 	mov.w	r2, #0
 8003f00:	f04f 0300 	mov.w	r3, #0
 8003f04:	00eb      	lsls	r3, r5, #3
 8003f06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f0a:	00e2      	lsls	r2, r4, #3
 8003f0c:	4614      	mov	r4, r2
 8003f0e:	461d      	mov	r5, r3
 8003f10:	4643      	mov	r3, r8
 8003f12:	18e3      	adds	r3, r4, r3
 8003f14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003f18:	464b      	mov	r3, r9
 8003f1a:	eb45 0303 	adc.w	r3, r5, r3
 8003f1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003f2e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003f32:	f04f 0200 	mov.w	r2, #0
 8003f36:	f04f 0300 	mov.w	r3, #0
 8003f3a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003f3e:	4629      	mov	r1, r5
 8003f40:	008b      	lsls	r3, r1, #2
 8003f42:	4621      	mov	r1, r4
 8003f44:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f48:	4621      	mov	r1, r4
 8003f4a:	008a      	lsls	r2, r1, #2
 8003f4c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003f50:	f7fc f98e 	bl	8000270 <__aeabi_uldivmod>
 8003f54:	4602      	mov	r2, r0
 8003f56:	460b      	mov	r3, r1
 8003f58:	4b60      	ldr	r3, [pc, #384]	@ (80040dc <UART_SetConfig+0x4e4>)
 8003f5a:	fba3 2302 	umull	r2, r3, r3, r2
 8003f5e:	095b      	lsrs	r3, r3, #5
 8003f60:	011c      	lsls	r4, r3, #4
 8003f62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f66:	2200      	movs	r2, #0
 8003f68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003f6c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003f70:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003f74:	4642      	mov	r2, r8
 8003f76:	464b      	mov	r3, r9
 8003f78:	1891      	adds	r1, r2, r2
 8003f7a:	61b9      	str	r1, [r7, #24]
 8003f7c:	415b      	adcs	r3, r3
 8003f7e:	61fb      	str	r3, [r7, #28]
 8003f80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f84:	4641      	mov	r1, r8
 8003f86:	1851      	adds	r1, r2, r1
 8003f88:	6139      	str	r1, [r7, #16]
 8003f8a:	4649      	mov	r1, r9
 8003f8c:	414b      	adcs	r3, r1
 8003f8e:	617b      	str	r3, [r7, #20]
 8003f90:	f04f 0200 	mov.w	r2, #0
 8003f94:	f04f 0300 	mov.w	r3, #0
 8003f98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f9c:	4659      	mov	r1, fp
 8003f9e:	00cb      	lsls	r3, r1, #3
 8003fa0:	4651      	mov	r1, sl
 8003fa2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003fa6:	4651      	mov	r1, sl
 8003fa8:	00ca      	lsls	r2, r1, #3
 8003faa:	4610      	mov	r0, r2
 8003fac:	4619      	mov	r1, r3
 8003fae:	4603      	mov	r3, r0
 8003fb0:	4642      	mov	r2, r8
 8003fb2:	189b      	adds	r3, r3, r2
 8003fb4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003fb8:	464b      	mov	r3, r9
 8003fba:	460a      	mov	r2, r1
 8003fbc:	eb42 0303 	adc.w	r3, r2, r3
 8003fc0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003fce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003fd0:	f04f 0200 	mov.w	r2, #0
 8003fd4:	f04f 0300 	mov.w	r3, #0
 8003fd8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003fdc:	4649      	mov	r1, r9
 8003fde:	008b      	lsls	r3, r1, #2
 8003fe0:	4641      	mov	r1, r8
 8003fe2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fe6:	4641      	mov	r1, r8
 8003fe8:	008a      	lsls	r2, r1, #2
 8003fea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003fee:	f7fc f93f 	bl	8000270 <__aeabi_uldivmod>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	4611      	mov	r1, r2
 8003ff8:	4b38      	ldr	r3, [pc, #224]	@ (80040dc <UART_SetConfig+0x4e4>)
 8003ffa:	fba3 2301 	umull	r2, r3, r3, r1
 8003ffe:	095b      	lsrs	r3, r3, #5
 8004000:	2264      	movs	r2, #100	@ 0x64
 8004002:	fb02 f303 	mul.w	r3, r2, r3
 8004006:	1acb      	subs	r3, r1, r3
 8004008:	011b      	lsls	r3, r3, #4
 800400a:	3332      	adds	r3, #50	@ 0x32
 800400c:	4a33      	ldr	r2, [pc, #204]	@ (80040dc <UART_SetConfig+0x4e4>)
 800400e:	fba2 2303 	umull	r2, r3, r2, r3
 8004012:	095b      	lsrs	r3, r3, #5
 8004014:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004018:	441c      	add	r4, r3
 800401a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800401e:	2200      	movs	r2, #0
 8004020:	673b      	str	r3, [r7, #112]	@ 0x70
 8004022:	677a      	str	r2, [r7, #116]	@ 0x74
 8004024:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004028:	4642      	mov	r2, r8
 800402a:	464b      	mov	r3, r9
 800402c:	1891      	adds	r1, r2, r2
 800402e:	60b9      	str	r1, [r7, #8]
 8004030:	415b      	adcs	r3, r3
 8004032:	60fb      	str	r3, [r7, #12]
 8004034:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004038:	4641      	mov	r1, r8
 800403a:	1851      	adds	r1, r2, r1
 800403c:	6039      	str	r1, [r7, #0]
 800403e:	4649      	mov	r1, r9
 8004040:	414b      	adcs	r3, r1
 8004042:	607b      	str	r3, [r7, #4]
 8004044:	f04f 0200 	mov.w	r2, #0
 8004048:	f04f 0300 	mov.w	r3, #0
 800404c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004050:	4659      	mov	r1, fp
 8004052:	00cb      	lsls	r3, r1, #3
 8004054:	4651      	mov	r1, sl
 8004056:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800405a:	4651      	mov	r1, sl
 800405c:	00ca      	lsls	r2, r1, #3
 800405e:	4610      	mov	r0, r2
 8004060:	4619      	mov	r1, r3
 8004062:	4603      	mov	r3, r0
 8004064:	4642      	mov	r2, r8
 8004066:	189b      	adds	r3, r3, r2
 8004068:	66bb      	str	r3, [r7, #104]	@ 0x68
 800406a:	464b      	mov	r3, r9
 800406c:	460a      	mov	r2, r1
 800406e:	eb42 0303 	adc.w	r3, r2, r3
 8004072:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	663b      	str	r3, [r7, #96]	@ 0x60
 800407e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004080:	f04f 0200 	mov.w	r2, #0
 8004084:	f04f 0300 	mov.w	r3, #0
 8004088:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800408c:	4649      	mov	r1, r9
 800408e:	008b      	lsls	r3, r1, #2
 8004090:	4641      	mov	r1, r8
 8004092:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004096:	4641      	mov	r1, r8
 8004098:	008a      	lsls	r2, r1, #2
 800409a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800409e:	f7fc f8e7 	bl	8000270 <__aeabi_uldivmod>
 80040a2:	4602      	mov	r2, r0
 80040a4:	460b      	mov	r3, r1
 80040a6:	4b0d      	ldr	r3, [pc, #52]	@ (80040dc <UART_SetConfig+0x4e4>)
 80040a8:	fba3 1302 	umull	r1, r3, r3, r2
 80040ac:	095b      	lsrs	r3, r3, #5
 80040ae:	2164      	movs	r1, #100	@ 0x64
 80040b0:	fb01 f303 	mul.w	r3, r1, r3
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	011b      	lsls	r3, r3, #4
 80040b8:	3332      	adds	r3, #50	@ 0x32
 80040ba:	4a08      	ldr	r2, [pc, #32]	@ (80040dc <UART_SetConfig+0x4e4>)
 80040bc:	fba2 2303 	umull	r2, r3, r2, r3
 80040c0:	095b      	lsrs	r3, r3, #5
 80040c2:	f003 020f 	and.w	r2, r3, #15
 80040c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4422      	add	r2, r4
 80040ce:	609a      	str	r2, [r3, #8]
}
 80040d0:	bf00      	nop
 80040d2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80040d6:	46bd      	mov	sp, r7
 80040d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040dc:	51eb851f 	.word	0x51eb851f

080040e0 <std>:
 80040e0:	2300      	movs	r3, #0
 80040e2:	b510      	push	{r4, lr}
 80040e4:	4604      	mov	r4, r0
 80040e6:	e9c0 3300 	strd	r3, r3, [r0]
 80040ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80040ee:	6083      	str	r3, [r0, #8]
 80040f0:	8181      	strh	r1, [r0, #12]
 80040f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80040f4:	81c2      	strh	r2, [r0, #14]
 80040f6:	6183      	str	r3, [r0, #24]
 80040f8:	4619      	mov	r1, r3
 80040fa:	2208      	movs	r2, #8
 80040fc:	305c      	adds	r0, #92	@ 0x5c
 80040fe:	f000 f9f9 	bl	80044f4 <memset>
 8004102:	4b0d      	ldr	r3, [pc, #52]	@ (8004138 <std+0x58>)
 8004104:	6263      	str	r3, [r4, #36]	@ 0x24
 8004106:	4b0d      	ldr	r3, [pc, #52]	@ (800413c <std+0x5c>)
 8004108:	62a3      	str	r3, [r4, #40]	@ 0x28
 800410a:	4b0d      	ldr	r3, [pc, #52]	@ (8004140 <std+0x60>)
 800410c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800410e:	4b0d      	ldr	r3, [pc, #52]	@ (8004144 <std+0x64>)
 8004110:	6323      	str	r3, [r4, #48]	@ 0x30
 8004112:	4b0d      	ldr	r3, [pc, #52]	@ (8004148 <std+0x68>)
 8004114:	6224      	str	r4, [r4, #32]
 8004116:	429c      	cmp	r4, r3
 8004118:	d006      	beq.n	8004128 <std+0x48>
 800411a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800411e:	4294      	cmp	r4, r2
 8004120:	d002      	beq.n	8004128 <std+0x48>
 8004122:	33d0      	adds	r3, #208	@ 0xd0
 8004124:	429c      	cmp	r4, r3
 8004126:	d105      	bne.n	8004134 <std+0x54>
 8004128:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800412c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004130:	f000 ba58 	b.w	80045e4 <__retarget_lock_init_recursive>
 8004134:	bd10      	pop	{r4, pc}
 8004136:	bf00      	nop
 8004138:	08004345 	.word	0x08004345
 800413c:	08004367 	.word	0x08004367
 8004140:	0800439f 	.word	0x0800439f
 8004144:	080043c3 	.word	0x080043c3
 8004148:	20000564 	.word	0x20000564

0800414c <stdio_exit_handler>:
 800414c:	4a02      	ldr	r2, [pc, #8]	@ (8004158 <stdio_exit_handler+0xc>)
 800414e:	4903      	ldr	r1, [pc, #12]	@ (800415c <stdio_exit_handler+0x10>)
 8004150:	4803      	ldr	r0, [pc, #12]	@ (8004160 <stdio_exit_handler+0x14>)
 8004152:	f000 b869 	b.w	8004228 <_fwalk_sglue>
 8004156:	bf00      	nop
 8004158:	20000030 	.word	0x20000030
 800415c:	08004e81 	.word	0x08004e81
 8004160:	20000040 	.word	0x20000040

08004164 <cleanup_stdio>:
 8004164:	6841      	ldr	r1, [r0, #4]
 8004166:	4b0c      	ldr	r3, [pc, #48]	@ (8004198 <cleanup_stdio+0x34>)
 8004168:	4299      	cmp	r1, r3
 800416a:	b510      	push	{r4, lr}
 800416c:	4604      	mov	r4, r0
 800416e:	d001      	beq.n	8004174 <cleanup_stdio+0x10>
 8004170:	f000 fe86 	bl	8004e80 <_fflush_r>
 8004174:	68a1      	ldr	r1, [r4, #8]
 8004176:	4b09      	ldr	r3, [pc, #36]	@ (800419c <cleanup_stdio+0x38>)
 8004178:	4299      	cmp	r1, r3
 800417a:	d002      	beq.n	8004182 <cleanup_stdio+0x1e>
 800417c:	4620      	mov	r0, r4
 800417e:	f000 fe7f 	bl	8004e80 <_fflush_r>
 8004182:	68e1      	ldr	r1, [r4, #12]
 8004184:	4b06      	ldr	r3, [pc, #24]	@ (80041a0 <cleanup_stdio+0x3c>)
 8004186:	4299      	cmp	r1, r3
 8004188:	d004      	beq.n	8004194 <cleanup_stdio+0x30>
 800418a:	4620      	mov	r0, r4
 800418c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004190:	f000 be76 	b.w	8004e80 <_fflush_r>
 8004194:	bd10      	pop	{r4, pc}
 8004196:	bf00      	nop
 8004198:	20000564 	.word	0x20000564
 800419c:	200005cc 	.word	0x200005cc
 80041a0:	20000634 	.word	0x20000634

080041a4 <global_stdio_init.part.0>:
 80041a4:	b510      	push	{r4, lr}
 80041a6:	4b0b      	ldr	r3, [pc, #44]	@ (80041d4 <global_stdio_init.part.0+0x30>)
 80041a8:	4c0b      	ldr	r4, [pc, #44]	@ (80041d8 <global_stdio_init.part.0+0x34>)
 80041aa:	4a0c      	ldr	r2, [pc, #48]	@ (80041dc <global_stdio_init.part.0+0x38>)
 80041ac:	601a      	str	r2, [r3, #0]
 80041ae:	4620      	mov	r0, r4
 80041b0:	2200      	movs	r2, #0
 80041b2:	2104      	movs	r1, #4
 80041b4:	f7ff ff94 	bl	80040e0 <std>
 80041b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80041bc:	2201      	movs	r2, #1
 80041be:	2109      	movs	r1, #9
 80041c0:	f7ff ff8e 	bl	80040e0 <std>
 80041c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80041c8:	2202      	movs	r2, #2
 80041ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041ce:	2112      	movs	r1, #18
 80041d0:	f7ff bf86 	b.w	80040e0 <std>
 80041d4:	2000069c 	.word	0x2000069c
 80041d8:	20000564 	.word	0x20000564
 80041dc:	0800414d 	.word	0x0800414d

080041e0 <__sfp_lock_acquire>:
 80041e0:	4801      	ldr	r0, [pc, #4]	@ (80041e8 <__sfp_lock_acquire+0x8>)
 80041e2:	f000 ba00 	b.w	80045e6 <__retarget_lock_acquire_recursive>
 80041e6:	bf00      	nop
 80041e8:	200006a5 	.word	0x200006a5

080041ec <__sfp_lock_release>:
 80041ec:	4801      	ldr	r0, [pc, #4]	@ (80041f4 <__sfp_lock_release+0x8>)
 80041ee:	f000 b9fb 	b.w	80045e8 <__retarget_lock_release_recursive>
 80041f2:	bf00      	nop
 80041f4:	200006a5 	.word	0x200006a5

080041f8 <__sinit>:
 80041f8:	b510      	push	{r4, lr}
 80041fa:	4604      	mov	r4, r0
 80041fc:	f7ff fff0 	bl	80041e0 <__sfp_lock_acquire>
 8004200:	6a23      	ldr	r3, [r4, #32]
 8004202:	b11b      	cbz	r3, 800420c <__sinit+0x14>
 8004204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004208:	f7ff bff0 	b.w	80041ec <__sfp_lock_release>
 800420c:	4b04      	ldr	r3, [pc, #16]	@ (8004220 <__sinit+0x28>)
 800420e:	6223      	str	r3, [r4, #32]
 8004210:	4b04      	ldr	r3, [pc, #16]	@ (8004224 <__sinit+0x2c>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d1f5      	bne.n	8004204 <__sinit+0xc>
 8004218:	f7ff ffc4 	bl	80041a4 <global_stdio_init.part.0>
 800421c:	e7f2      	b.n	8004204 <__sinit+0xc>
 800421e:	bf00      	nop
 8004220:	08004165 	.word	0x08004165
 8004224:	2000069c 	.word	0x2000069c

08004228 <_fwalk_sglue>:
 8004228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800422c:	4607      	mov	r7, r0
 800422e:	4688      	mov	r8, r1
 8004230:	4614      	mov	r4, r2
 8004232:	2600      	movs	r6, #0
 8004234:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004238:	f1b9 0901 	subs.w	r9, r9, #1
 800423c:	d505      	bpl.n	800424a <_fwalk_sglue+0x22>
 800423e:	6824      	ldr	r4, [r4, #0]
 8004240:	2c00      	cmp	r4, #0
 8004242:	d1f7      	bne.n	8004234 <_fwalk_sglue+0xc>
 8004244:	4630      	mov	r0, r6
 8004246:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800424a:	89ab      	ldrh	r3, [r5, #12]
 800424c:	2b01      	cmp	r3, #1
 800424e:	d907      	bls.n	8004260 <_fwalk_sglue+0x38>
 8004250:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004254:	3301      	adds	r3, #1
 8004256:	d003      	beq.n	8004260 <_fwalk_sglue+0x38>
 8004258:	4629      	mov	r1, r5
 800425a:	4638      	mov	r0, r7
 800425c:	47c0      	blx	r8
 800425e:	4306      	orrs	r6, r0
 8004260:	3568      	adds	r5, #104	@ 0x68
 8004262:	e7e9      	b.n	8004238 <_fwalk_sglue+0x10>

08004264 <iprintf>:
 8004264:	b40f      	push	{r0, r1, r2, r3}
 8004266:	b507      	push	{r0, r1, r2, lr}
 8004268:	4906      	ldr	r1, [pc, #24]	@ (8004284 <iprintf+0x20>)
 800426a:	ab04      	add	r3, sp, #16
 800426c:	6808      	ldr	r0, [r1, #0]
 800426e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004272:	6881      	ldr	r1, [r0, #8]
 8004274:	9301      	str	r3, [sp, #4]
 8004276:	f000 fadb 	bl	8004830 <_vfiprintf_r>
 800427a:	b003      	add	sp, #12
 800427c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004280:	b004      	add	sp, #16
 8004282:	4770      	bx	lr
 8004284:	2000003c 	.word	0x2000003c

08004288 <_puts_r>:
 8004288:	6a03      	ldr	r3, [r0, #32]
 800428a:	b570      	push	{r4, r5, r6, lr}
 800428c:	6884      	ldr	r4, [r0, #8]
 800428e:	4605      	mov	r5, r0
 8004290:	460e      	mov	r6, r1
 8004292:	b90b      	cbnz	r3, 8004298 <_puts_r+0x10>
 8004294:	f7ff ffb0 	bl	80041f8 <__sinit>
 8004298:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800429a:	07db      	lsls	r3, r3, #31
 800429c:	d405      	bmi.n	80042aa <_puts_r+0x22>
 800429e:	89a3      	ldrh	r3, [r4, #12]
 80042a0:	0598      	lsls	r0, r3, #22
 80042a2:	d402      	bmi.n	80042aa <_puts_r+0x22>
 80042a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80042a6:	f000 f99e 	bl	80045e6 <__retarget_lock_acquire_recursive>
 80042aa:	89a3      	ldrh	r3, [r4, #12]
 80042ac:	0719      	lsls	r1, r3, #28
 80042ae:	d502      	bpl.n	80042b6 <_puts_r+0x2e>
 80042b0:	6923      	ldr	r3, [r4, #16]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d135      	bne.n	8004322 <_puts_r+0x9a>
 80042b6:	4621      	mov	r1, r4
 80042b8:	4628      	mov	r0, r5
 80042ba:	f000 f8c5 	bl	8004448 <__swsetup_r>
 80042be:	b380      	cbz	r0, 8004322 <_puts_r+0x9a>
 80042c0:	f04f 35ff 	mov.w	r5, #4294967295
 80042c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80042c6:	07da      	lsls	r2, r3, #31
 80042c8:	d405      	bmi.n	80042d6 <_puts_r+0x4e>
 80042ca:	89a3      	ldrh	r3, [r4, #12]
 80042cc:	059b      	lsls	r3, r3, #22
 80042ce:	d402      	bmi.n	80042d6 <_puts_r+0x4e>
 80042d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80042d2:	f000 f989 	bl	80045e8 <__retarget_lock_release_recursive>
 80042d6:	4628      	mov	r0, r5
 80042d8:	bd70      	pop	{r4, r5, r6, pc}
 80042da:	2b00      	cmp	r3, #0
 80042dc:	da04      	bge.n	80042e8 <_puts_r+0x60>
 80042de:	69a2      	ldr	r2, [r4, #24]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	dc17      	bgt.n	8004314 <_puts_r+0x8c>
 80042e4:	290a      	cmp	r1, #10
 80042e6:	d015      	beq.n	8004314 <_puts_r+0x8c>
 80042e8:	6823      	ldr	r3, [r4, #0]
 80042ea:	1c5a      	adds	r2, r3, #1
 80042ec:	6022      	str	r2, [r4, #0]
 80042ee:	7019      	strb	r1, [r3, #0]
 80042f0:	68a3      	ldr	r3, [r4, #8]
 80042f2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80042f6:	3b01      	subs	r3, #1
 80042f8:	60a3      	str	r3, [r4, #8]
 80042fa:	2900      	cmp	r1, #0
 80042fc:	d1ed      	bne.n	80042da <_puts_r+0x52>
 80042fe:	2b00      	cmp	r3, #0
 8004300:	da11      	bge.n	8004326 <_puts_r+0x9e>
 8004302:	4622      	mov	r2, r4
 8004304:	210a      	movs	r1, #10
 8004306:	4628      	mov	r0, r5
 8004308:	f000 f85f 	bl	80043ca <__swbuf_r>
 800430c:	3001      	adds	r0, #1
 800430e:	d0d7      	beq.n	80042c0 <_puts_r+0x38>
 8004310:	250a      	movs	r5, #10
 8004312:	e7d7      	b.n	80042c4 <_puts_r+0x3c>
 8004314:	4622      	mov	r2, r4
 8004316:	4628      	mov	r0, r5
 8004318:	f000 f857 	bl	80043ca <__swbuf_r>
 800431c:	3001      	adds	r0, #1
 800431e:	d1e7      	bne.n	80042f0 <_puts_r+0x68>
 8004320:	e7ce      	b.n	80042c0 <_puts_r+0x38>
 8004322:	3e01      	subs	r6, #1
 8004324:	e7e4      	b.n	80042f0 <_puts_r+0x68>
 8004326:	6823      	ldr	r3, [r4, #0]
 8004328:	1c5a      	adds	r2, r3, #1
 800432a:	6022      	str	r2, [r4, #0]
 800432c:	220a      	movs	r2, #10
 800432e:	701a      	strb	r2, [r3, #0]
 8004330:	e7ee      	b.n	8004310 <_puts_r+0x88>
	...

08004334 <puts>:
 8004334:	4b02      	ldr	r3, [pc, #8]	@ (8004340 <puts+0xc>)
 8004336:	4601      	mov	r1, r0
 8004338:	6818      	ldr	r0, [r3, #0]
 800433a:	f7ff bfa5 	b.w	8004288 <_puts_r>
 800433e:	bf00      	nop
 8004340:	2000003c 	.word	0x2000003c

08004344 <__sread>:
 8004344:	b510      	push	{r4, lr}
 8004346:	460c      	mov	r4, r1
 8004348:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800434c:	f000 f8fc 	bl	8004548 <_read_r>
 8004350:	2800      	cmp	r0, #0
 8004352:	bfab      	itete	ge
 8004354:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004356:	89a3      	ldrhlt	r3, [r4, #12]
 8004358:	181b      	addge	r3, r3, r0
 800435a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800435e:	bfac      	ite	ge
 8004360:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004362:	81a3      	strhlt	r3, [r4, #12]
 8004364:	bd10      	pop	{r4, pc}

08004366 <__swrite>:
 8004366:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800436a:	461f      	mov	r7, r3
 800436c:	898b      	ldrh	r3, [r1, #12]
 800436e:	05db      	lsls	r3, r3, #23
 8004370:	4605      	mov	r5, r0
 8004372:	460c      	mov	r4, r1
 8004374:	4616      	mov	r6, r2
 8004376:	d505      	bpl.n	8004384 <__swrite+0x1e>
 8004378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800437c:	2302      	movs	r3, #2
 800437e:	2200      	movs	r2, #0
 8004380:	f000 f8d0 	bl	8004524 <_lseek_r>
 8004384:	89a3      	ldrh	r3, [r4, #12]
 8004386:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800438a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800438e:	81a3      	strh	r3, [r4, #12]
 8004390:	4632      	mov	r2, r6
 8004392:	463b      	mov	r3, r7
 8004394:	4628      	mov	r0, r5
 8004396:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800439a:	f000 b8e7 	b.w	800456c <_write_r>

0800439e <__sseek>:
 800439e:	b510      	push	{r4, lr}
 80043a0:	460c      	mov	r4, r1
 80043a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043a6:	f000 f8bd 	bl	8004524 <_lseek_r>
 80043aa:	1c43      	adds	r3, r0, #1
 80043ac:	89a3      	ldrh	r3, [r4, #12]
 80043ae:	bf15      	itete	ne
 80043b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80043b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80043b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80043ba:	81a3      	strheq	r3, [r4, #12]
 80043bc:	bf18      	it	ne
 80043be:	81a3      	strhne	r3, [r4, #12]
 80043c0:	bd10      	pop	{r4, pc}

080043c2 <__sclose>:
 80043c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043c6:	f000 b89d 	b.w	8004504 <_close_r>

080043ca <__swbuf_r>:
 80043ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043cc:	460e      	mov	r6, r1
 80043ce:	4614      	mov	r4, r2
 80043d0:	4605      	mov	r5, r0
 80043d2:	b118      	cbz	r0, 80043dc <__swbuf_r+0x12>
 80043d4:	6a03      	ldr	r3, [r0, #32]
 80043d6:	b90b      	cbnz	r3, 80043dc <__swbuf_r+0x12>
 80043d8:	f7ff ff0e 	bl	80041f8 <__sinit>
 80043dc:	69a3      	ldr	r3, [r4, #24]
 80043de:	60a3      	str	r3, [r4, #8]
 80043e0:	89a3      	ldrh	r3, [r4, #12]
 80043e2:	071a      	lsls	r2, r3, #28
 80043e4:	d501      	bpl.n	80043ea <__swbuf_r+0x20>
 80043e6:	6923      	ldr	r3, [r4, #16]
 80043e8:	b943      	cbnz	r3, 80043fc <__swbuf_r+0x32>
 80043ea:	4621      	mov	r1, r4
 80043ec:	4628      	mov	r0, r5
 80043ee:	f000 f82b 	bl	8004448 <__swsetup_r>
 80043f2:	b118      	cbz	r0, 80043fc <__swbuf_r+0x32>
 80043f4:	f04f 37ff 	mov.w	r7, #4294967295
 80043f8:	4638      	mov	r0, r7
 80043fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043fc:	6823      	ldr	r3, [r4, #0]
 80043fe:	6922      	ldr	r2, [r4, #16]
 8004400:	1a98      	subs	r0, r3, r2
 8004402:	6963      	ldr	r3, [r4, #20]
 8004404:	b2f6      	uxtb	r6, r6
 8004406:	4283      	cmp	r3, r0
 8004408:	4637      	mov	r7, r6
 800440a:	dc05      	bgt.n	8004418 <__swbuf_r+0x4e>
 800440c:	4621      	mov	r1, r4
 800440e:	4628      	mov	r0, r5
 8004410:	f000 fd36 	bl	8004e80 <_fflush_r>
 8004414:	2800      	cmp	r0, #0
 8004416:	d1ed      	bne.n	80043f4 <__swbuf_r+0x2a>
 8004418:	68a3      	ldr	r3, [r4, #8]
 800441a:	3b01      	subs	r3, #1
 800441c:	60a3      	str	r3, [r4, #8]
 800441e:	6823      	ldr	r3, [r4, #0]
 8004420:	1c5a      	adds	r2, r3, #1
 8004422:	6022      	str	r2, [r4, #0]
 8004424:	701e      	strb	r6, [r3, #0]
 8004426:	6962      	ldr	r2, [r4, #20]
 8004428:	1c43      	adds	r3, r0, #1
 800442a:	429a      	cmp	r2, r3
 800442c:	d004      	beq.n	8004438 <__swbuf_r+0x6e>
 800442e:	89a3      	ldrh	r3, [r4, #12]
 8004430:	07db      	lsls	r3, r3, #31
 8004432:	d5e1      	bpl.n	80043f8 <__swbuf_r+0x2e>
 8004434:	2e0a      	cmp	r6, #10
 8004436:	d1df      	bne.n	80043f8 <__swbuf_r+0x2e>
 8004438:	4621      	mov	r1, r4
 800443a:	4628      	mov	r0, r5
 800443c:	f000 fd20 	bl	8004e80 <_fflush_r>
 8004440:	2800      	cmp	r0, #0
 8004442:	d0d9      	beq.n	80043f8 <__swbuf_r+0x2e>
 8004444:	e7d6      	b.n	80043f4 <__swbuf_r+0x2a>
	...

08004448 <__swsetup_r>:
 8004448:	b538      	push	{r3, r4, r5, lr}
 800444a:	4b29      	ldr	r3, [pc, #164]	@ (80044f0 <__swsetup_r+0xa8>)
 800444c:	4605      	mov	r5, r0
 800444e:	6818      	ldr	r0, [r3, #0]
 8004450:	460c      	mov	r4, r1
 8004452:	b118      	cbz	r0, 800445c <__swsetup_r+0x14>
 8004454:	6a03      	ldr	r3, [r0, #32]
 8004456:	b90b      	cbnz	r3, 800445c <__swsetup_r+0x14>
 8004458:	f7ff fece 	bl	80041f8 <__sinit>
 800445c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004460:	0719      	lsls	r1, r3, #28
 8004462:	d422      	bmi.n	80044aa <__swsetup_r+0x62>
 8004464:	06da      	lsls	r2, r3, #27
 8004466:	d407      	bmi.n	8004478 <__swsetup_r+0x30>
 8004468:	2209      	movs	r2, #9
 800446a:	602a      	str	r2, [r5, #0]
 800446c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004470:	81a3      	strh	r3, [r4, #12]
 8004472:	f04f 30ff 	mov.w	r0, #4294967295
 8004476:	e033      	b.n	80044e0 <__swsetup_r+0x98>
 8004478:	0758      	lsls	r0, r3, #29
 800447a:	d512      	bpl.n	80044a2 <__swsetup_r+0x5a>
 800447c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800447e:	b141      	cbz	r1, 8004492 <__swsetup_r+0x4a>
 8004480:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004484:	4299      	cmp	r1, r3
 8004486:	d002      	beq.n	800448e <__swsetup_r+0x46>
 8004488:	4628      	mov	r0, r5
 800448a:	f000 f8af 	bl	80045ec <_free_r>
 800448e:	2300      	movs	r3, #0
 8004490:	6363      	str	r3, [r4, #52]	@ 0x34
 8004492:	89a3      	ldrh	r3, [r4, #12]
 8004494:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004498:	81a3      	strh	r3, [r4, #12]
 800449a:	2300      	movs	r3, #0
 800449c:	6063      	str	r3, [r4, #4]
 800449e:	6923      	ldr	r3, [r4, #16]
 80044a0:	6023      	str	r3, [r4, #0]
 80044a2:	89a3      	ldrh	r3, [r4, #12]
 80044a4:	f043 0308 	orr.w	r3, r3, #8
 80044a8:	81a3      	strh	r3, [r4, #12]
 80044aa:	6923      	ldr	r3, [r4, #16]
 80044ac:	b94b      	cbnz	r3, 80044c2 <__swsetup_r+0x7a>
 80044ae:	89a3      	ldrh	r3, [r4, #12]
 80044b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80044b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044b8:	d003      	beq.n	80044c2 <__swsetup_r+0x7a>
 80044ba:	4621      	mov	r1, r4
 80044bc:	4628      	mov	r0, r5
 80044be:	f000 fd2d 	bl	8004f1c <__smakebuf_r>
 80044c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044c6:	f013 0201 	ands.w	r2, r3, #1
 80044ca:	d00a      	beq.n	80044e2 <__swsetup_r+0x9a>
 80044cc:	2200      	movs	r2, #0
 80044ce:	60a2      	str	r2, [r4, #8]
 80044d0:	6962      	ldr	r2, [r4, #20]
 80044d2:	4252      	negs	r2, r2
 80044d4:	61a2      	str	r2, [r4, #24]
 80044d6:	6922      	ldr	r2, [r4, #16]
 80044d8:	b942      	cbnz	r2, 80044ec <__swsetup_r+0xa4>
 80044da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80044de:	d1c5      	bne.n	800446c <__swsetup_r+0x24>
 80044e0:	bd38      	pop	{r3, r4, r5, pc}
 80044e2:	0799      	lsls	r1, r3, #30
 80044e4:	bf58      	it	pl
 80044e6:	6962      	ldrpl	r2, [r4, #20]
 80044e8:	60a2      	str	r2, [r4, #8]
 80044ea:	e7f4      	b.n	80044d6 <__swsetup_r+0x8e>
 80044ec:	2000      	movs	r0, #0
 80044ee:	e7f7      	b.n	80044e0 <__swsetup_r+0x98>
 80044f0:	2000003c 	.word	0x2000003c

080044f4 <memset>:
 80044f4:	4402      	add	r2, r0
 80044f6:	4603      	mov	r3, r0
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d100      	bne.n	80044fe <memset+0xa>
 80044fc:	4770      	bx	lr
 80044fe:	f803 1b01 	strb.w	r1, [r3], #1
 8004502:	e7f9      	b.n	80044f8 <memset+0x4>

08004504 <_close_r>:
 8004504:	b538      	push	{r3, r4, r5, lr}
 8004506:	4d06      	ldr	r5, [pc, #24]	@ (8004520 <_close_r+0x1c>)
 8004508:	2300      	movs	r3, #0
 800450a:	4604      	mov	r4, r0
 800450c:	4608      	mov	r0, r1
 800450e:	602b      	str	r3, [r5, #0]
 8004510:	f7fd fb94 	bl	8001c3c <_close>
 8004514:	1c43      	adds	r3, r0, #1
 8004516:	d102      	bne.n	800451e <_close_r+0x1a>
 8004518:	682b      	ldr	r3, [r5, #0]
 800451a:	b103      	cbz	r3, 800451e <_close_r+0x1a>
 800451c:	6023      	str	r3, [r4, #0]
 800451e:	bd38      	pop	{r3, r4, r5, pc}
 8004520:	200006a0 	.word	0x200006a0

08004524 <_lseek_r>:
 8004524:	b538      	push	{r3, r4, r5, lr}
 8004526:	4d07      	ldr	r5, [pc, #28]	@ (8004544 <_lseek_r+0x20>)
 8004528:	4604      	mov	r4, r0
 800452a:	4608      	mov	r0, r1
 800452c:	4611      	mov	r1, r2
 800452e:	2200      	movs	r2, #0
 8004530:	602a      	str	r2, [r5, #0]
 8004532:	461a      	mov	r2, r3
 8004534:	f7fd fba9 	bl	8001c8a <_lseek>
 8004538:	1c43      	adds	r3, r0, #1
 800453a:	d102      	bne.n	8004542 <_lseek_r+0x1e>
 800453c:	682b      	ldr	r3, [r5, #0]
 800453e:	b103      	cbz	r3, 8004542 <_lseek_r+0x1e>
 8004540:	6023      	str	r3, [r4, #0]
 8004542:	bd38      	pop	{r3, r4, r5, pc}
 8004544:	200006a0 	.word	0x200006a0

08004548 <_read_r>:
 8004548:	b538      	push	{r3, r4, r5, lr}
 800454a:	4d07      	ldr	r5, [pc, #28]	@ (8004568 <_read_r+0x20>)
 800454c:	4604      	mov	r4, r0
 800454e:	4608      	mov	r0, r1
 8004550:	4611      	mov	r1, r2
 8004552:	2200      	movs	r2, #0
 8004554:	602a      	str	r2, [r5, #0]
 8004556:	461a      	mov	r2, r3
 8004558:	f7fd fb53 	bl	8001c02 <_read>
 800455c:	1c43      	adds	r3, r0, #1
 800455e:	d102      	bne.n	8004566 <_read_r+0x1e>
 8004560:	682b      	ldr	r3, [r5, #0]
 8004562:	b103      	cbz	r3, 8004566 <_read_r+0x1e>
 8004564:	6023      	str	r3, [r4, #0]
 8004566:	bd38      	pop	{r3, r4, r5, pc}
 8004568:	200006a0 	.word	0x200006a0

0800456c <_write_r>:
 800456c:	b538      	push	{r3, r4, r5, lr}
 800456e:	4d07      	ldr	r5, [pc, #28]	@ (800458c <_write_r+0x20>)
 8004570:	4604      	mov	r4, r0
 8004572:	4608      	mov	r0, r1
 8004574:	4611      	mov	r1, r2
 8004576:	2200      	movs	r2, #0
 8004578:	602a      	str	r2, [r5, #0]
 800457a:	461a      	mov	r2, r3
 800457c:	f7fc ff32 	bl	80013e4 <_write>
 8004580:	1c43      	adds	r3, r0, #1
 8004582:	d102      	bne.n	800458a <_write_r+0x1e>
 8004584:	682b      	ldr	r3, [r5, #0]
 8004586:	b103      	cbz	r3, 800458a <_write_r+0x1e>
 8004588:	6023      	str	r3, [r4, #0]
 800458a:	bd38      	pop	{r3, r4, r5, pc}
 800458c:	200006a0 	.word	0x200006a0

08004590 <__errno>:
 8004590:	4b01      	ldr	r3, [pc, #4]	@ (8004598 <__errno+0x8>)
 8004592:	6818      	ldr	r0, [r3, #0]
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	2000003c 	.word	0x2000003c

0800459c <__libc_init_array>:
 800459c:	b570      	push	{r4, r5, r6, lr}
 800459e:	4d0d      	ldr	r5, [pc, #52]	@ (80045d4 <__libc_init_array+0x38>)
 80045a0:	4c0d      	ldr	r4, [pc, #52]	@ (80045d8 <__libc_init_array+0x3c>)
 80045a2:	1b64      	subs	r4, r4, r5
 80045a4:	10a4      	asrs	r4, r4, #2
 80045a6:	2600      	movs	r6, #0
 80045a8:	42a6      	cmp	r6, r4
 80045aa:	d109      	bne.n	80045c0 <__libc_init_array+0x24>
 80045ac:	4d0b      	ldr	r5, [pc, #44]	@ (80045dc <__libc_init_array+0x40>)
 80045ae:	4c0c      	ldr	r4, [pc, #48]	@ (80045e0 <__libc_init_array+0x44>)
 80045b0:	f000 fd22 	bl	8004ff8 <_init>
 80045b4:	1b64      	subs	r4, r4, r5
 80045b6:	10a4      	asrs	r4, r4, #2
 80045b8:	2600      	movs	r6, #0
 80045ba:	42a6      	cmp	r6, r4
 80045bc:	d105      	bne.n	80045ca <__libc_init_array+0x2e>
 80045be:	bd70      	pop	{r4, r5, r6, pc}
 80045c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80045c4:	4798      	blx	r3
 80045c6:	3601      	adds	r6, #1
 80045c8:	e7ee      	b.n	80045a8 <__libc_init_array+0xc>
 80045ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80045ce:	4798      	blx	r3
 80045d0:	3601      	adds	r6, #1
 80045d2:	e7f2      	b.n	80045ba <__libc_init_array+0x1e>
 80045d4:	0800580c 	.word	0x0800580c
 80045d8:	0800580c 	.word	0x0800580c
 80045dc:	0800580c 	.word	0x0800580c
 80045e0:	08005810 	.word	0x08005810

080045e4 <__retarget_lock_init_recursive>:
 80045e4:	4770      	bx	lr

080045e6 <__retarget_lock_acquire_recursive>:
 80045e6:	4770      	bx	lr

080045e8 <__retarget_lock_release_recursive>:
 80045e8:	4770      	bx	lr
	...

080045ec <_free_r>:
 80045ec:	b538      	push	{r3, r4, r5, lr}
 80045ee:	4605      	mov	r5, r0
 80045f0:	2900      	cmp	r1, #0
 80045f2:	d041      	beq.n	8004678 <_free_r+0x8c>
 80045f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045f8:	1f0c      	subs	r4, r1, #4
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	bfb8      	it	lt
 80045fe:	18e4      	addlt	r4, r4, r3
 8004600:	f000 f8e0 	bl	80047c4 <__malloc_lock>
 8004604:	4a1d      	ldr	r2, [pc, #116]	@ (800467c <_free_r+0x90>)
 8004606:	6813      	ldr	r3, [r2, #0]
 8004608:	b933      	cbnz	r3, 8004618 <_free_r+0x2c>
 800460a:	6063      	str	r3, [r4, #4]
 800460c:	6014      	str	r4, [r2, #0]
 800460e:	4628      	mov	r0, r5
 8004610:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004614:	f000 b8dc 	b.w	80047d0 <__malloc_unlock>
 8004618:	42a3      	cmp	r3, r4
 800461a:	d908      	bls.n	800462e <_free_r+0x42>
 800461c:	6820      	ldr	r0, [r4, #0]
 800461e:	1821      	adds	r1, r4, r0
 8004620:	428b      	cmp	r3, r1
 8004622:	bf01      	itttt	eq
 8004624:	6819      	ldreq	r1, [r3, #0]
 8004626:	685b      	ldreq	r3, [r3, #4]
 8004628:	1809      	addeq	r1, r1, r0
 800462a:	6021      	streq	r1, [r4, #0]
 800462c:	e7ed      	b.n	800460a <_free_r+0x1e>
 800462e:	461a      	mov	r2, r3
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	b10b      	cbz	r3, 8004638 <_free_r+0x4c>
 8004634:	42a3      	cmp	r3, r4
 8004636:	d9fa      	bls.n	800462e <_free_r+0x42>
 8004638:	6811      	ldr	r1, [r2, #0]
 800463a:	1850      	adds	r0, r2, r1
 800463c:	42a0      	cmp	r0, r4
 800463e:	d10b      	bne.n	8004658 <_free_r+0x6c>
 8004640:	6820      	ldr	r0, [r4, #0]
 8004642:	4401      	add	r1, r0
 8004644:	1850      	adds	r0, r2, r1
 8004646:	4283      	cmp	r3, r0
 8004648:	6011      	str	r1, [r2, #0]
 800464a:	d1e0      	bne.n	800460e <_free_r+0x22>
 800464c:	6818      	ldr	r0, [r3, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	6053      	str	r3, [r2, #4]
 8004652:	4408      	add	r0, r1
 8004654:	6010      	str	r0, [r2, #0]
 8004656:	e7da      	b.n	800460e <_free_r+0x22>
 8004658:	d902      	bls.n	8004660 <_free_r+0x74>
 800465a:	230c      	movs	r3, #12
 800465c:	602b      	str	r3, [r5, #0]
 800465e:	e7d6      	b.n	800460e <_free_r+0x22>
 8004660:	6820      	ldr	r0, [r4, #0]
 8004662:	1821      	adds	r1, r4, r0
 8004664:	428b      	cmp	r3, r1
 8004666:	bf04      	itt	eq
 8004668:	6819      	ldreq	r1, [r3, #0]
 800466a:	685b      	ldreq	r3, [r3, #4]
 800466c:	6063      	str	r3, [r4, #4]
 800466e:	bf04      	itt	eq
 8004670:	1809      	addeq	r1, r1, r0
 8004672:	6021      	streq	r1, [r4, #0]
 8004674:	6054      	str	r4, [r2, #4]
 8004676:	e7ca      	b.n	800460e <_free_r+0x22>
 8004678:	bd38      	pop	{r3, r4, r5, pc}
 800467a:	bf00      	nop
 800467c:	200006ac 	.word	0x200006ac

08004680 <sbrk_aligned>:
 8004680:	b570      	push	{r4, r5, r6, lr}
 8004682:	4e0f      	ldr	r6, [pc, #60]	@ (80046c0 <sbrk_aligned+0x40>)
 8004684:	460c      	mov	r4, r1
 8004686:	6831      	ldr	r1, [r6, #0]
 8004688:	4605      	mov	r5, r0
 800468a:	b911      	cbnz	r1, 8004692 <sbrk_aligned+0x12>
 800468c:	f000 fca4 	bl	8004fd8 <_sbrk_r>
 8004690:	6030      	str	r0, [r6, #0]
 8004692:	4621      	mov	r1, r4
 8004694:	4628      	mov	r0, r5
 8004696:	f000 fc9f 	bl	8004fd8 <_sbrk_r>
 800469a:	1c43      	adds	r3, r0, #1
 800469c:	d103      	bne.n	80046a6 <sbrk_aligned+0x26>
 800469e:	f04f 34ff 	mov.w	r4, #4294967295
 80046a2:	4620      	mov	r0, r4
 80046a4:	bd70      	pop	{r4, r5, r6, pc}
 80046a6:	1cc4      	adds	r4, r0, #3
 80046a8:	f024 0403 	bic.w	r4, r4, #3
 80046ac:	42a0      	cmp	r0, r4
 80046ae:	d0f8      	beq.n	80046a2 <sbrk_aligned+0x22>
 80046b0:	1a21      	subs	r1, r4, r0
 80046b2:	4628      	mov	r0, r5
 80046b4:	f000 fc90 	bl	8004fd8 <_sbrk_r>
 80046b8:	3001      	adds	r0, #1
 80046ba:	d1f2      	bne.n	80046a2 <sbrk_aligned+0x22>
 80046bc:	e7ef      	b.n	800469e <sbrk_aligned+0x1e>
 80046be:	bf00      	nop
 80046c0:	200006a8 	.word	0x200006a8

080046c4 <_malloc_r>:
 80046c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046c8:	1ccd      	adds	r5, r1, #3
 80046ca:	f025 0503 	bic.w	r5, r5, #3
 80046ce:	3508      	adds	r5, #8
 80046d0:	2d0c      	cmp	r5, #12
 80046d2:	bf38      	it	cc
 80046d4:	250c      	movcc	r5, #12
 80046d6:	2d00      	cmp	r5, #0
 80046d8:	4606      	mov	r6, r0
 80046da:	db01      	blt.n	80046e0 <_malloc_r+0x1c>
 80046dc:	42a9      	cmp	r1, r5
 80046de:	d904      	bls.n	80046ea <_malloc_r+0x26>
 80046e0:	230c      	movs	r3, #12
 80046e2:	6033      	str	r3, [r6, #0]
 80046e4:	2000      	movs	r0, #0
 80046e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80047c0 <_malloc_r+0xfc>
 80046ee:	f000 f869 	bl	80047c4 <__malloc_lock>
 80046f2:	f8d8 3000 	ldr.w	r3, [r8]
 80046f6:	461c      	mov	r4, r3
 80046f8:	bb44      	cbnz	r4, 800474c <_malloc_r+0x88>
 80046fa:	4629      	mov	r1, r5
 80046fc:	4630      	mov	r0, r6
 80046fe:	f7ff ffbf 	bl	8004680 <sbrk_aligned>
 8004702:	1c43      	adds	r3, r0, #1
 8004704:	4604      	mov	r4, r0
 8004706:	d158      	bne.n	80047ba <_malloc_r+0xf6>
 8004708:	f8d8 4000 	ldr.w	r4, [r8]
 800470c:	4627      	mov	r7, r4
 800470e:	2f00      	cmp	r7, #0
 8004710:	d143      	bne.n	800479a <_malloc_r+0xd6>
 8004712:	2c00      	cmp	r4, #0
 8004714:	d04b      	beq.n	80047ae <_malloc_r+0xea>
 8004716:	6823      	ldr	r3, [r4, #0]
 8004718:	4639      	mov	r1, r7
 800471a:	4630      	mov	r0, r6
 800471c:	eb04 0903 	add.w	r9, r4, r3
 8004720:	f000 fc5a 	bl	8004fd8 <_sbrk_r>
 8004724:	4581      	cmp	r9, r0
 8004726:	d142      	bne.n	80047ae <_malloc_r+0xea>
 8004728:	6821      	ldr	r1, [r4, #0]
 800472a:	1a6d      	subs	r5, r5, r1
 800472c:	4629      	mov	r1, r5
 800472e:	4630      	mov	r0, r6
 8004730:	f7ff ffa6 	bl	8004680 <sbrk_aligned>
 8004734:	3001      	adds	r0, #1
 8004736:	d03a      	beq.n	80047ae <_malloc_r+0xea>
 8004738:	6823      	ldr	r3, [r4, #0]
 800473a:	442b      	add	r3, r5
 800473c:	6023      	str	r3, [r4, #0]
 800473e:	f8d8 3000 	ldr.w	r3, [r8]
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	bb62      	cbnz	r2, 80047a0 <_malloc_r+0xdc>
 8004746:	f8c8 7000 	str.w	r7, [r8]
 800474a:	e00f      	b.n	800476c <_malloc_r+0xa8>
 800474c:	6822      	ldr	r2, [r4, #0]
 800474e:	1b52      	subs	r2, r2, r5
 8004750:	d420      	bmi.n	8004794 <_malloc_r+0xd0>
 8004752:	2a0b      	cmp	r2, #11
 8004754:	d917      	bls.n	8004786 <_malloc_r+0xc2>
 8004756:	1961      	adds	r1, r4, r5
 8004758:	42a3      	cmp	r3, r4
 800475a:	6025      	str	r5, [r4, #0]
 800475c:	bf18      	it	ne
 800475e:	6059      	strne	r1, [r3, #4]
 8004760:	6863      	ldr	r3, [r4, #4]
 8004762:	bf08      	it	eq
 8004764:	f8c8 1000 	streq.w	r1, [r8]
 8004768:	5162      	str	r2, [r4, r5]
 800476a:	604b      	str	r3, [r1, #4]
 800476c:	4630      	mov	r0, r6
 800476e:	f000 f82f 	bl	80047d0 <__malloc_unlock>
 8004772:	f104 000b 	add.w	r0, r4, #11
 8004776:	1d23      	adds	r3, r4, #4
 8004778:	f020 0007 	bic.w	r0, r0, #7
 800477c:	1ac2      	subs	r2, r0, r3
 800477e:	bf1c      	itt	ne
 8004780:	1a1b      	subne	r3, r3, r0
 8004782:	50a3      	strne	r3, [r4, r2]
 8004784:	e7af      	b.n	80046e6 <_malloc_r+0x22>
 8004786:	6862      	ldr	r2, [r4, #4]
 8004788:	42a3      	cmp	r3, r4
 800478a:	bf0c      	ite	eq
 800478c:	f8c8 2000 	streq.w	r2, [r8]
 8004790:	605a      	strne	r2, [r3, #4]
 8004792:	e7eb      	b.n	800476c <_malloc_r+0xa8>
 8004794:	4623      	mov	r3, r4
 8004796:	6864      	ldr	r4, [r4, #4]
 8004798:	e7ae      	b.n	80046f8 <_malloc_r+0x34>
 800479a:	463c      	mov	r4, r7
 800479c:	687f      	ldr	r7, [r7, #4]
 800479e:	e7b6      	b.n	800470e <_malloc_r+0x4a>
 80047a0:	461a      	mov	r2, r3
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	42a3      	cmp	r3, r4
 80047a6:	d1fb      	bne.n	80047a0 <_malloc_r+0xdc>
 80047a8:	2300      	movs	r3, #0
 80047aa:	6053      	str	r3, [r2, #4]
 80047ac:	e7de      	b.n	800476c <_malloc_r+0xa8>
 80047ae:	230c      	movs	r3, #12
 80047b0:	6033      	str	r3, [r6, #0]
 80047b2:	4630      	mov	r0, r6
 80047b4:	f000 f80c 	bl	80047d0 <__malloc_unlock>
 80047b8:	e794      	b.n	80046e4 <_malloc_r+0x20>
 80047ba:	6005      	str	r5, [r0, #0]
 80047bc:	e7d6      	b.n	800476c <_malloc_r+0xa8>
 80047be:	bf00      	nop
 80047c0:	200006ac 	.word	0x200006ac

080047c4 <__malloc_lock>:
 80047c4:	4801      	ldr	r0, [pc, #4]	@ (80047cc <__malloc_lock+0x8>)
 80047c6:	f7ff bf0e 	b.w	80045e6 <__retarget_lock_acquire_recursive>
 80047ca:	bf00      	nop
 80047cc:	200006a4 	.word	0x200006a4

080047d0 <__malloc_unlock>:
 80047d0:	4801      	ldr	r0, [pc, #4]	@ (80047d8 <__malloc_unlock+0x8>)
 80047d2:	f7ff bf09 	b.w	80045e8 <__retarget_lock_release_recursive>
 80047d6:	bf00      	nop
 80047d8:	200006a4 	.word	0x200006a4

080047dc <__sfputc_r>:
 80047dc:	6893      	ldr	r3, [r2, #8]
 80047de:	3b01      	subs	r3, #1
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	b410      	push	{r4}
 80047e4:	6093      	str	r3, [r2, #8]
 80047e6:	da08      	bge.n	80047fa <__sfputc_r+0x1e>
 80047e8:	6994      	ldr	r4, [r2, #24]
 80047ea:	42a3      	cmp	r3, r4
 80047ec:	db01      	blt.n	80047f2 <__sfputc_r+0x16>
 80047ee:	290a      	cmp	r1, #10
 80047f0:	d103      	bne.n	80047fa <__sfputc_r+0x1e>
 80047f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047f6:	f7ff bde8 	b.w	80043ca <__swbuf_r>
 80047fa:	6813      	ldr	r3, [r2, #0]
 80047fc:	1c58      	adds	r0, r3, #1
 80047fe:	6010      	str	r0, [r2, #0]
 8004800:	7019      	strb	r1, [r3, #0]
 8004802:	4608      	mov	r0, r1
 8004804:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004808:	4770      	bx	lr

0800480a <__sfputs_r>:
 800480a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800480c:	4606      	mov	r6, r0
 800480e:	460f      	mov	r7, r1
 8004810:	4614      	mov	r4, r2
 8004812:	18d5      	adds	r5, r2, r3
 8004814:	42ac      	cmp	r4, r5
 8004816:	d101      	bne.n	800481c <__sfputs_r+0x12>
 8004818:	2000      	movs	r0, #0
 800481a:	e007      	b.n	800482c <__sfputs_r+0x22>
 800481c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004820:	463a      	mov	r2, r7
 8004822:	4630      	mov	r0, r6
 8004824:	f7ff ffda 	bl	80047dc <__sfputc_r>
 8004828:	1c43      	adds	r3, r0, #1
 800482a:	d1f3      	bne.n	8004814 <__sfputs_r+0xa>
 800482c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004830 <_vfiprintf_r>:
 8004830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004834:	460d      	mov	r5, r1
 8004836:	b09d      	sub	sp, #116	@ 0x74
 8004838:	4614      	mov	r4, r2
 800483a:	4698      	mov	r8, r3
 800483c:	4606      	mov	r6, r0
 800483e:	b118      	cbz	r0, 8004848 <_vfiprintf_r+0x18>
 8004840:	6a03      	ldr	r3, [r0, #32]
 8004842:	b90b      	cbnz	r3, 8004848 <_vfiprintf_r+0x18>
 8004844:	f7ff fcd8 	bl	80041f8 <__sinit>
 8004848:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800484a:	07d9      	lsls	r1, r3, #31
 800484c:	d405      	bmi.n	800485a <_vfiprintf_r+0x2a>
 800484e:	89ab      	ldrh	r3, [r5, #12]
 8004850:	059a      	lsls	r2, r3, #22
 8004852:	d402      	bmi.n	800485a <_vfiprintf_r+0x2a>
 8004854:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004856:	f7ff fec6 	bl	80045e6 <__retarget_lock_acquire_recursive>
 800485a:	89ab      	ldrh	r3, [r5, #12]
 800485c:	071b      	lsls	r3, r3, #28
 800485e:	d501      	bpl.n	8004864 <_vfiprintf_r+0x34>
 8004860:	692b      	ldr	r3, [r5, #16]
 8004862:	b99b      	cbnz	r3, 800488c <_vfiprintf_r+0x5c>
 8004864:	4629      	mov	r1, r5
 8004866:	4630      	mov	r0, r6
 8004868:	f7ff fdee 	bl	8004448 <__swsetup_r>
 800486c:	b170      	cbz	r0, 800488c <_vfiprintf_r+0x5c>
 800486e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004870:	07dc      	lsls	r4, r3, #31
 8004872:	d504      	bpl.n	800487e <_vfiprintf_r+0x4e>
 8004874:	f04f 30ff 	mov.w	r0, #4294967295
 8004878:	b01d      	add	sp, #116	@ 0x74
 800487a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800487e:	89ab      	ldrh	r3, [r5, #12]
 8004880:	0598      	lsls	r0, r3, #22
 8004882:	d4f7      	bmi.n	8004874 <_vfiprintf_r+0x44>
 8004884:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004886:	f7ff feaf 	bl	80045e8 <__retarget_lock_release_recursive>
 800488a:	e7f3      	b.n	8004874 <_vfiprintf_r+0x44>
 800488c:	2300      	movs	r3, #0
 800488e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004890:	2320      	movs	r3, #32
 8004892:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004896:	f8cd 800c 	str.w	r8, [sp, #12]
 800489a:	2330      	movs	r3, #48	@ 0x30
 800489c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004a4c <_vfiprintf_r+0x21c>
 80048a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80048a4:	f04f 0901 	mov.w	r9, #1
 80048a8:	4623      	mov	r3, r4
 80048aa:	469a      	mov	sl, r3
 80048ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80048b0:	b10a      	cbz	r2, 80048b6 <_vfiprintf_r+0x86>
 80048b2:	2a25      	cmp	r2, #37	@ 0x25
 80048b4:	d1f9      	bne.n	80048aa <_vfiprintf_r+0x7a>
 80048b6:	ebba 0b04 	subs.w	fp, sl, r4
 80048ba:	d00b      	beq.n	80048d4 <_vfiprintf_r+0xa4>
 80048bc:	465b      	mov	r3, fp
 80048be:	4622      	mov	r2, r4
 80048c0:	4629      	mov	r1, r5
 80048c2:	4630      	mov	r0, r6
 80048c4:	f7ff ffa1 	bl	800480a <__sfputs_r>
 80048c8:	3001      	adds	r0, #1
 80048ca:	f000 80a7 	beq.w	8004a1c <_vfiprintf_r+0x1ec>
 80048ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80048d0:	445a      	add	r2, fp
 80048d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80048d4:	f89a 3000 	ldrb.w	r3, [sl]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	f000 809f 	beq.w	8004a1c <_vfiprintf_r+0x1ec>
 80048de:	2300      	movs	r3, #0
 80048e0:	f04f 32ff 	mov.w	r2, #4294967295
 80048e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80048e8:	f10a 0a01 	add.w	sl, sl, #1
 80048ec:	9304      	str	r3, [sp, #16]
 80048ee:	9307      	str	r3, [sp, #28]
 80048f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80048f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80048f6:	4654      	mov	r4, sl
 80048f8:	2205      	movs	r2, #5
 80048fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048fe:	4853      	ldr	r0, [pc, #332]	@ (8004a4c <_vfiprintf_r+0x21c>)
 8004900:	f7fb fc66 	bl	80001d0 <memchr>
 8004904:	9a04      	ldr	r2, [sp, #16]
 8004906:	b9d8      	cbnz	r0, 8004940 <_vfiprintf_r+0x110>
 8004908:	06d1      	lsls	r1, r2, #27
 800490a:	bf44      	itt	mi
 800490c:	2320      	movmi	r3, #32
 800490e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004912:	0713      	lsls	r3, r2, #28
 8004914:	bf44      	itt	mi
 8004916:	232b      	movmi	r3, #43	@ 0x2b
 8004918:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800491c:	f89a 3000 	ldrb.w	r3, [sl]
 8004920:	2b2a      	cmp	r3, #42	@ 0x2a
 8004922:	d015      	beq.n	8004950 <_vfiprintf_r+0x120>
 8004924:	9a07      	ldr	r2, [sp, #28]
 8004926:	4654      	mov	r4, sl
 8004928:	2000      	movs	r0, #0
 800492a:	f04f 0c0a 	mov.w	ip, #10
 800492e:	4621      	mov	r1, r4
 8004930:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004934:	3b30      	subs	r3, #48	@ 0x30
 8004936:	2b09      	cmp	r3, #9
 8004938:	d94b      	bls.n	80049d2 <_vfiprintf_r+0x1a2>
 800493a:	b1b0      	cbz	r0, 800496a <_vfiprintf_r+0x13a>
 800493c:	9207      	str	r2, [sp, #28]
 800493e:	e014      	b.n	800496a <_vfiprintf_r+0x13a>
 8004940:	eba0 0308 	sub.w	r3, r0, r8
 8004944:	fa09 f303 	lsl.w	r3, r9, r3
 8004948:	4313      	orrs	r3, r2
 800494a:	9304      	str	r3, [sp, #16]
 800494c:	46a2      	mov	sl, r4
 800494e:	e7d2      	b.n	80048f6 <_vfiprintf_r+0xc6>
 8004950:	9b03      	ldr	r3, [sp, #12]
 8004952:	1d19      	adds	r1, r3, #4
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	9103      	str	r1, [sp, #12]
 8004958:	2b00      	cmp	r3, #0
 800495a:	bfbb      	ittet	lt
 800495c:	425b      	neglt	r3, r3
 800495e:	f042 0202 	orrlt.w	r2, r2, #2
 8004962:	9307      	strge	r3, [sp, #28]
 8004964:	9307      	strlt	r3, [sp, #28]
 8004966:	bfb8      	it	lt
 8004968:	9204      	strlt	r2, [sp, #16]
 800496a:	7823      	ldrb	r3, [r4, #0]
 800496c:	2b2e      	cmp	r3, #46	@ 0x2e
 800496e:	d10a      	bne.n	8004986 <_vfiprintf_r+0x156>
 8004970:	7863      	ldrb	r3, [r4, #1]
 8004972:	2b2a      	cmp	r3, #42	@ 0x2a
 8004974:	d132      	bne.n	80049dc <_vfiprintf_r+0x1ac>
 8004976:	9b03      	ldr	r3, [sp, #12]
 8004978:	1d1a      	adds	r2, r3, #4
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	9203      	str	r2, [sp, #12]
 800497e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004982:	3402      	adds	r4, #2
 8004984:	9305      	str	r3, [sp, #20]
 8004986:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004a5c <_vfiprintf_r+0x22c>
 800498a:	7821      	ldrb	r1, [r4, #0]
 800498c:	2203      	movs	r2, #3
 800498e:	4650      	mov	r0, sl
 8004990:	f7fb fc1e 	bl	80001d0 <memchr>
 8004994:	b138      	cbz	r0, 80049a6 <_vfiprintf_r+0x176>
 8004996:	9b04      	ldr	r3, [sp, #16]
 8004998:	eba0 000a 	sub.w	r0, r0, sl
 800499c:	2240      	movs	r2, #64	@ 0x40
 800499e:	4082      	lsls	r2, r0
 80049a0:	4313      	orrs	r3, r2
 80049a2:	3401      	adds	r4, #1
 80049a4:	9304      	str	r3, [sp, #16]
 80049a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049aa:	4829      	ldr	r0, [pc, #164]	@ (8004a50 <_vfiprintf_r+0x220>)
 80049ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80049b0:	2206      	movs	r2, #6
 80049b2:	f7fb fc0d 	bl	80001d0 <memchr>
 80049b6:	2800      	cmp	r0, #0
 80049b8:	d03f      	beq.n	8004a3a <_vfiprintf_r+0x20a>
 80049ba:	4b26      	ldr	r3, [pc, #152]	@ (8004a54 <_vfiprintf_r+0x224>)
 80049bc:	bb1b      	cbnz	r3, 8004a06 <_vfiprintf_r+0x1d6>
 80049be:	9b03      	ldr	r3, [sp, #12]
 80049c0:	3307      	adds	r3, #7
 80049c2:	f023 0307 	bic.w	r3, r3, #7
 80049c6:	3308      	adds	r3, #8
 80049c8:	9303      	str	r3, [sp, #12]
 80049ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049cc:	443b      	add	r3, r7
 80049ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80049d0:	e76a      	b.n	80048a8 <_vfiprintf_r+0x78>
 80049d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80049d6:	460c      	mov	r4, r1
 80049d8:	2001      	movs	r0, #1
 80049da:	e7a8      	b.n	800492e <_vfiprintf_r+0xfe>
 80049dc:	2300      	movs	r3, #0
 80049de:	3401      	adds	r4, #1
 80049e0:	9305      	str	r3, [sp, #20]
 80049e2:	4619      	mov	r1, r3
 80049e4:	f04f 0c0a 	mov.w	ip, #10
 80049e8:	4620      	mov	r0, r4
 80049ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80049ee:	3a30      	subs	r2, #48	@ 0x30
 80049f0:	2a09      	cmp	r2, #9
 80049f2:	d903      	bls.n	80049fc <_vfiprintf_r+0x1cc>
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d0c6      	beq.n	8004986 <_vfiprintf_r+0x156>
 80049f8:	9105      	str	r1, [sp, #20]
 80049fa:	e7c4      	b.n	8004986 <_vfiprintf_r+0x156>
 80049fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8004a00:	4604      	mov	r4, r0
 8004a02:	2301      	movs	r3, #1
 8004a04:	e7f0      	b.n	80049e8 <_vfiprintf_r+0x1b8>
 8004a06:	ab03      	add	r3, sp, #12
 8004a08:	9300      	str	r3, [sp, #0]
 8004a0a:	462a      	mov	r2, r5
 8004a0c:	4b12      	ldr	r3, [pc, #72]	@ (8004a58 <_vfiprintf_r+0x228>)
 8004a0e:	a904      	add	r1, sp, #16
 8004a10:	4630      	mov	r0, r6
 8004a12:	f3af 8000 	nop.w
 8004a16:	4607      	mov	r7, r0
 8004a18:	1c78      	adds	r0, r7, #1
 8004a1a:	d1d6      	bne.n	80049ca <_vfiprintf_r+0x19a>
 8004a1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004a1e:	07d9      	lsls	r1, r3, #31
 8004a20:	d405      	bmi.n	8004a2e <_vfiprintf_r+0x1fe>
 8004a22:	89ab      	ldrh	r3, [r5, #12]
 8004a24:	059a      	lsls	r2, r3, #22
 8004a26:	d402      	bmi.n	8004a2e <_vfiprintf_r+0x1fe>
 8004a28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004a2a:	f7ff fddd 	bl	80045e8 <__retarget_lock_release_recursive>
 8004a2e:	89ab      	ldrh	r3, [r5, #12]
 8004a30:	065b      	lsls	r3, r3, #25
 8004a32:	f53f af1f 	bmi.w	8004874 <_vfiprintf_r+0x44>
 8004a36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004a38:	e71e      	b.n	8004878 <_vfiprintf_r+0x48>
 8004a3a:	ab03      	add	r3, sp, #12
 8004a3c:	9300      	str	r3, [sp, #0]
 8004a3e:	462a      	mov	r2, r5
 8004a40:	4b05      	ldr	r3, [pc, #20]	@ (8004a58 <_vfiprintf_r+0x228>)
 8004a42:	a904      	add	r1, sp, #16
 8004a44:	4630      	mov	r0, r6
 8004a46:	f000 f879 	bl	8004b3c <_printf_i>
 8004a4a:	e7e4      	b.n	8004a16 <_vfiprintf_r+0x1e6>
 8004a4c:	080057d0 	.word	0x080057d0
 8004a50:	080057da 	.word	0x080057da
 8004a54:	00000000 	.word	0x00000000
 8004a58:	0800480b 	.word	0x0800480b
 8004a5c:	080057d6 	.word	0x080057d6

08004a60 <_printf_common>:
 8004a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a64:	4616      	mov	r6, r2
 8004a66:	4698      	mov	r8, r3
 8004a68:	688a      	ldr	r2, [r1, #8]
 8004a6a:	690b      	ldr	r3, [r1, #16]
 8004a6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004a70:	4293      	cmp	r3, r2
 8004a72:	bfb8      	it	lt
 8004a74:	4613      	movlt	r3, r2
 8004a76:	6033      	str	r3, [r6, #0]
 8004a78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004a7c:	4607      	mov	r7, r0
 8004a7e:	460c      	mov	r4, r1
 8004a80:	b10a      	cbz	r2, 8004a86 <_printf_common+0x26>
 8004a82:	3301      	adds	r3, #1
 8004a84:	6033      	str	r3, [r6, #0]
 8004a86:	6823      	ldr	r3, [r4, #0]
 8004a88:	0699      	lsls	r1, r3, #26
 8004a8a:	bf42      	ittt	mi
 8004a8c:	6833      	ldrmi	r3, [r6, #0]
 8004a8e:	3302      	addmi	r3, #2
 8004a90:	6033      	strmi	r3, [r6, #0]
 8004a92:	6825      	ldr	r5, [r4, #0]
 8004a94:	f015 0506 	ands.w	r5, r5, #6
 8004a98:	d106      	bne.n	8004aa8 <_printf_common+0x48>
 8004a9a:	f104 0a19 	add.w	sl, r4, #25
 8004a9e:	68e3      	ldr	r3, [r4, #12]
 8004aa0:	6832      	ldr	r2, [r6, #0]
 8004aa2:	1a9b      	subs	r3, r3, r2
 8004aa4:	42ab      	cmp	r3, r5
 8004aa6:	dc26      	bgt.n	8004af6 <_printf_common+0x96>
 8004aa8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004aac:	6822      	ldr	r2, [r4, #0]
 8004aae:	3b00      	subs	r3, #0
 8004ab0:	bf18      	it	ne
 8004ab2:	2301      	movne	r3, #1
 8004ab4:	0692      	lsls	r2, r2, #26
 8004ab6:	d42b      	bmi.n	8004b10 <_printf_common+0xb0>
 8004ab8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004abc:	4641      	mov	r1, r8
 8004abe:	4638      	mov	r0, r7
 8004ac0:	47c8      	blx	r9
 8004ac2:	3001      	adds	r0, #1
 8004ac4:	d01e      	beq.n	8004b04 <_printf_common+0xa4>
 8004ac6:	6823      	ldr	r3, [r4, #0]
 8004ac8:	6922      	ldr	r2, [r4, #16]
 8004aca:	f003 0306 	and.w	r3, r3, #6
 8004ace:	2b04      	cmp	r3, #4
 8004ad0:	bf02      	ittt	eq
 8004ad2:	68e5      	ldreq	r5, [r4, #12]
 8004ad4:	6833      	ldreq	r3, [r6, #0]
 8004ad6:	1aed      	subeq	r5, r5, r3
 8004ad8:	68a3      	ldr	r3, [r4, #8]
 8004ada:	bf0c      	ite	eq
 8004adc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ae0:	2500      	movne	r5, #0
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	bfc4      	itt	gt
 8004ae6:	1a9b      	subgt	r3, r3, r2
 8004ae8:	18ed      	addgt	r5, r5, r3
 8004aea:	2600      	movs	r6, #0
 8004aec:	341a      	adds	r4, #26
 8004aee:	42b5      	cmp	r5, r6
 8004af0:	d11a      	bne.n	8004b28 <_printf_common+0xc8>
 8004af2:	2000      	movs	r0, #0
 8004af4:	e008      	b.n	8004b08 <_printf_common+0xa8>
 8004af6:	2301      	movs	r3, #1
 8004af8:	4652      	mov	r2, sl
 8004afa:	4641      	mov	r1, r8
 8004afc:	4638      	mov	r0, r7
 8004afe:	47c8      	blx	r9
 8004b00:	3001      	adds	r0, #1
 8004b02:	d103      	bne.n	8004b0c <_printf_common+0xac>
 8004b04:	f04f 30ff 	mov.w	r0, #4294967295
 8004b08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b0c:	3501      	adds	r5, #1
 8004b0e:	e7c6      	b.n	8004a9e <_printf_common+0x3e>
 8004b10:	18e1      	adds	r1, r4, r3
 8004b12:	1c5a      	adds	r2, r3, #1
 8004b14:	2030      	movs	r0, #48	@ 0x30
 8004b16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004b1a:	4422      	add	r2, r4
 8004b1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004b20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004b24:	3302      	adds	r3, #2
 8004b26:	e7c7      	b.n	8004ab8 <_printf_common+0x58>
 8004b28:	2301      	movs	r3, #1
 8004b2a:	4622      	mov	r2, r4
 8004b2c:	4641      	mov	r1, r8
 8004b2e:	4638      	mov	r0, r7
 8004b30:	47c8      	blx	r9
 8004b32:	3001      	adds	r0, #1
 8004b34:	d0e6      	beq.n	8004b04 <_printf_common+0xa4>
 8004b36:	3601      	adds	r6, #1
 8004b38:	e7d9      	b.n	8004aee <_printf_common+0x8e>
	...

08004b3c <_printf_i>:
 8004b3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b40:	7e0f      	ldrb	r7, [r1, #24]
 8004b42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004b44:	2f78      	cmp	r7, #120	@ 0x78
 8004b46:	4691      	mov	r9, r2
 8004b48:	4680      	mov	r8, r0
 8004b4a:	460c      	mov	r4, r1
 8004b4c:	469a      	mov	sl, r3
 8004b4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004b52:	d807      	bhi.n	8004b64 <_printf_i+0x28>
 8004b54:	2f62      	cmp	r7, #98	@ 0x62
 8004b56:	d80a      	bhi.n	8004b6e <_printf_i+0x32>
 8004b58:	2f00      	cmp	r7, #0
 8004b5a:	f000 80d1 	beq.w	8004d00 <_printf_i+0x1c4>
 8004b5e:	2f58      	cmp	r7, #88	@ 0x58
 8004b60:	f000 80b8 	beq.w	8004cd4 <_printf_i+0x198>
 8004b64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004b6c:	e03a      	b.n	8004be4 <_printf_i+0xa8>
 8004b6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004b72:	2b15      	cmp	r3, #21
 8004b74:	d8f6      	bhi.n	8004b64 <_printf_i+0x28>
 8004b76:	a101      	add	r1, pc, #4	@ (adr r1, 8004b7c <_printf_i+0x40>)
 8004b78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b7c:	08004bd5 	.word	0x08004bd5
 8004b80:	08004be9 	.word	0x08004be9
 8004b84:	08004b65 	.word	0x08004b65
 8004b88:	08004b65 	.word	0x08004b65
 8004b8c:	08004b65 	.word	0x08004b65
 8004b90:	08004b65 	.word	0x08004b65
 8004b94:	08004be9 	.word	0x08004be9
 8004b98:	08004b65 	.word	0x08004b65
 8004b9c:	08004b65 	.word	0x08004b65
 8004ba0:	08004b65 	.word	0x08004b65
 8004ba4:	08004b65 	.word	0x08004b65
 8004ba8:	08004ce7 	.word	0x08004ce7
 8004bac:	08004c13 	.word	0x08004c13
 8004bb0:	08004ca1 	.word	0x08004ca1
 8004bb4:	08004b65 	.word	0x08004b65
 8004bb8:	08004b65 	.word	0x08004b65
 8004bbc:	08004d09 	.word	0x08004d09
 8004bc0:	08004b65 	.word	0x08004b65
 8004bc4:	08004c13 	.word	0x08004c13
 8004bc8:	08004b65 	.word	0x08004b65
 8004bcc:	08004b65 	.word	0x08004b65
 8004bd0:	08004ca9 	.word	0x08004ca9
 8004bd4:	6833      	ldr	r3, [r6, #0]
 8004bd6:	1d1a      	adds	r2, r3, #4
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	6032      	str	r2, [r6, #0]
 8004bdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004be0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004be4:	2301      	movs	r3, #1
 8004be6:	e09c      	b.n	8004d22 <_printf_i+0x1e6>
 8004be8:	6833      	ldr	r3, [r6, #0]
 8004bea:	6820      	ldr	r0, [r4, #0]
 8004bec:	1d19      	adds	r1, r3, #4
 8004bee:	6031      	str	r1, [r6, #0]
 8004bf0:	0606      	lsls	r6, r0, #24
 8004bf2:	d501      	bpl.n	8004bf8 <_printf_i+0xbc>
 8004bf4:	681d      	ldr	r5, [r3, #0]
 8004bf6:	e003      	b.n	8004c00 <_printf_i+0xc4>
 8004bf8:	0645      	lsls	r5, r0, #25
 8004bfa:	d5fb      	bpl.n	8004bf4 <_printf_i+0xb8>
 8004bfc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004c00:	2d00      	cmp	r5, #0
 8004c02:	da03      	bge.n	8004c0c <_printf_i+0xd0>
 8004c04:	232d      	movs	r3, #45	@ 0x2d
 8004c06:	426d      	negs	r5, r5
 8004c08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c0c:	4858      	ldr	r0, [pc, #352]	@ (8004d70 <_printf_i+0x234>)
 8004c0e:	230a      	movs	r3, #10
 8004c10:	e011      	b.n	8004c36 <_printf_i+0xfa>
 8004c12:	6821      	ldr	r1, [r4, #0]
 8004c14:	6833      	ldr	r3, [r6, #0]
 8004c16:	0608      	lsls	r0, r1, #24
 8004c18:	f853 5b04 	ldr.w	r5, [r3], #4
 8004c1c:	d402      	bmi.n	8004c24 <_printf_i+0xe8>
 8004c1e:	0649      	lsls	r1, r1, #25
 8004c20:	bf48      	it	mi
 8004c22:	b2ad      	uxthmi	r5, r5
 8004c24:	2f6f      	cmp	r7, #111	@ 0x6f
 8004c26:	4852      	ldr	r0, [pc, #328]	@ (8004d70 <_printf_i+0x234>)
 8004c28:	6033      	str	r3, [r6, #0]
 8004c2a:	bf14      	ite	ne
 8004c2c:	230a      	movne	r3, #10
 8004c2e:	2308      	moveq	r3, #8
 8004c30:	2100      	movs	r1, #0
 8004c32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004c36:	6866      	ldr	r6, [r4, #4]
 8004c38:	60a6      	str	r6, [r4, #8]
 8004c3a:	2e00      	cmp	r6, #0
 8004c3c:	db05      	blt.n	8004c4a <_printf_i+0x10e>
 8004c3e:	6821      	ldr	r1, [r4, #0]
 8004c40:	432e      	orrs	r6, r5
 8004c42:	f021 0104 	bic.w	r1, r1, #4
 8004c46:	6021      	str	r1, [r4, #0]
 8004c48:	d04b      	beq.n	8004ce2 <_printf_i+0x1a6>
 8004c4a:	4616      	mov	r6, r2
 8004c4c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004c50:	fb03 5711 	mls	r7, r3, r1, r5
 8004c54:	5dc7      	ldrb	r7, [r0, r7]
 8004c56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004c5a:	462f      	mov	r7, r5
 8004c5c:	42bb      	cmp	r3, r7
 8004c5e:	460d      	mov	r5, r1
 8004c60:	d9f4      	bls.n	8004c4c <_printf_i+0x110>
 8004c62:	2b08      	cmp	r3, #8
 8004c64:	d10b      	bne.n	8004c7e <_printf_i+0x142>
 8004c66:	6823      	ldr	r3, [r4, #0]
 8004c68:	07df      	lsls	r7, r3, #31
 8004c6a:	d508      	bpl.n	8004c7e <_printf_i+0x142>
 8004c6c:	6923      	ldr	r3, [r4, #16]
 8004c6e:	6861      	ldr	r1, [r4, #4]
 8004c70:	4299      	cmp	r1, r3
 8004c72:	bfde      	ittt	le
 8004c74:	2330      	movle	r3, #48	@ 0x30
 8004c76:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004c7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004c7e:	1b92      	subs	r2, r2, r6
 8004c80:	6122      	str	r2, [r4, #16]
 8004c82:	f8cd a000 	str.w	sl, [sp]
 8004c86:	464b      	mov	r3, r9
 8004c88:	aa03      	add	r2, sp, #12
 8004c8a:	4621      	mov	r1, r4
 8004c8c:	4640      	mov	r0, r8
 8004c8e:	f7ff fee7 	bl	8004a60 <_printf_common>
 8004c92:	3001      	adds	r0, #1
 8004c94:	d14a      	bne.n	8004d2c <_printf_i+0x1f0>
 8004c96:	f04f 30ff 	mov.w	r0, #4294967295
 8004c9a:	b004      	add	sp, #16
 8004c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ca0:	6823      	ldr	r3, [r4, #0]
 8004ca2:	f043 0320 	orr.w	r3, r3, #32
 8004ca6:	6023      	str	r3, [r4, #0]
 8004ca8:	4832      	ldr	r0, [pc, #200]	@ (8004d74 <_printf_i+0x238>)
 8004caa:	2778      	movs	r7, #120	@ 0x78
 8004cac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004cb0:	6823      	ldr	r3, [r4, #0]
 8004cb2:	6831      	ldr	r1, [r6, #0]
 8004cb4:	061f      	lsls	r7, r3, #24
 8004cb6:	f851 5b04 	ldr.w	r5, [r1], #4
 8004cba:	d402      	bmi.n	8004cc2 <_printf_i+0x186>
 8004cbc:	065f      	lsls	r7, r3, #25
 8004cbe:	bf48      	it	mi
 8004cc0:	b2ad      	uxthmi	r5, r5
 8004cc2:	6031      	str	r1, [r6, #0]
 8004cc4:	07d9      	lsls	r1, r3, #31
 8004cc6:	bf44      	itt	mi
 8004cc8:	f043 0320 	orrmi.w	r3, r3, #32
 8004ccc:	6023      	strmi	r3, [r4, #0]
 8004cce:	b11d      	cbz	r5, 8004cd8 <_printf_i+0x19c>
 8004cd0:	2310      	movs	r3, #16
 8004cd2:	e7ad      	b.n	8004c30 <_printf_i+0xf4>
 8004cd4:	4826      	ldr	r0, [pc, #152]	@ (8004d70 <_printf_i+0x234>)
 8004cd6:	e7e9      	b.n	8004cac <_printf_i+0x170>
 8004cd8:	6823      	ldr	r3, [r4, #0]
 8004cda:	f023 0320 	bic.w	r3, r3, #32
 8004cde:	6023      	str	r3, [r4, #0]
 8004ce0:	e7f6      	b.n	8004cd0 <_printf_i+0x194>
 8004ce2:	4616      	mov	r6, r2
 8004ce4:	e7bd      	b.n	8004c62 <_printf_i+0x126>
 8004ce6:	6833      	ldr	r3, [r6, #0]
 8004ce8:	6825      	ldr	r5, [r4, #0]
 8004cea:	6961      	ldr	r1, [r4, #20]
 8004cec:	1d18      	adds	r0, r3, #4
 8004cee:	6030      	str	r0, [r6, #0]
 8004cf0:	062e      	lsls	r6, r5, #24
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	d501      	bpl.n	8004cfa <_printf_i+0x1be>
 8004cf6:	6019      	str	r1, [r3, #0]
 8004cf8:	e002      	b.n	8004d00 <_printf_i+0x1c4>
 8004cfa:	0668      	lsls	r0, r5, #25
 8004cfc:	d5fb      	bpl.n	8004cf6 <_printf_i+0x1ba>
 8004cfe:	8019      	strh	r1, [r3, #0]
 8004d00:	2300      	movs	r3, #0
 8004d02:	6123      	str	r3, [r4, #16]
 8004d04:	4616      	mov	r6, r2
 8004d06:	e7bc      	b.n	8004c82 <_printf_i+0x146>
 8004d08:	6833      	ldr	r3, [r6, #0]
 8004d0a:	1d1a      	adds	r2, r3, #4
 8004d0c:	6032      	str	r2, [r6, #0]
 8004d0e:	681e      	ldr	r6, [r3, #0]
 8004d10:	6862      	ldr	r2, [r4, #4]
 8004d12:	2100      	movs	r1, #0
 8004d14:	4630      	mov	r0, r6
 8004d16:	f7fb fa5b 	bl	80001d0 <memchr>
 8004d1a:	b108      	cbz	r0, 8004d20 <_printf_i+0x1e4>
 8004d1c:	1b80      	subs	r0, r0, r6
 8004d1e:	6060      	str	r0, [r4, #4]
 8004d20:	6863      	ldr	r3, [r4, #4]
 8004d22:	6123      	str	r3, [r4, #16]
 8004d24:	2300      	movs	r3, #0
 8004d26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d2a:	e7aa      	b.n	8004c82 <_printf_i+0x146>
 8004d2c:	6923      	ldr	r3, [r4, #16]
 8004d2e:	4632      	mov	r2, r6
 8004d30:	4649      	mov	r1, r9
 8004d32:	4640      	mov	r0, r8
 8004d34:	47d0      	blx	sl
 8004d36:	3001      	adds	r0, #1
 8004d38:	d0ad      	beq.n	8004c96 <_printf_i+0x15a>
 8004d3a:	6823      	ldr	r3, [r4, #0]
 8004d3c:	079b      	lsls	r3, r3, #30
 8004d3e:	d413      	bmi.n	8004d68 <_printf_i+0x22c>
 8004d40:	68e0      	ldr	r0, [r4, #12]
 8004d42:	9b03      	ldr	r3, [sp, #12]
 8004d44:	4298      	cmp	r0, r3
 8004d46:	bfb8      	it	lt
 8004d48:	4618      	movlt	r0, r3
 8004d4a:	e7a6      	b.n	8004c9a <_printf_i+0x15e>
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	4632      	mov	r2, r6
 8004d50:	4649      	mov	r1, r9
 8004d52:	4640      	mov	r0, r8
 8004d54:	47d0      	blx	sl
 8004d56:	3001      	adds	r0, #1
 8004d58:	d09d      	beq.n	8004c96 <_printf_i+0x15a>
 8004d5a:	3501      	adds	r5, #1
 8004d5c:	68e3      	ldr	r3, [r4, #12]
 8004d5e:	9903      	ldr	r1, [sp, #12]
 8004d60:	1a5b      	subs	r3, r3, r1
 8004d62:	42ab      	cmp	r3, r5
 8004d64:	dcf2      	bgt.n	8004d4c <_printf_i+0x210>
 8004d66:	e7eb      	b.n	8004d40 <_printf_i+0x204>
 8004d68:	2500      	movs	r5, #0
 8004d6a:	f104 0619 	add.w	r6, r4, #25
 8004d6e:	e7f5      	b.n	8004d5c <_printf_i+0x220>
 8004d70:	080057e1 	.word	0x080057e1
 8004d74:	080057f2 	.word	0x080057f2

08004d78 <__sflush_r>:
 8004d78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d80:	0716      	lsls	r6, r2, #28
 8004d82:	4605      	mov	r5, r0
 8004d84:	460c      	mov	r4, r1
 8004d86:	d454      	bmi.n	8004e32 <__sflush_r+0xba>
 8004d88:	684b      	ldr	r3, [r1, #4]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	dc02      	bgt.n	8004d94 <__sflush_r+0x1c>
 8004d8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	dd48      	ble.n	8004e26 <__sflush_r+0xae>
 8004d94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004d96:	2e00      	cmp	r6, #0
 8004d98:	d045      	beq.n	8004e26 <__sflush_r+0xae>
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004da0:	682f      	ldr	r7, [r5, #0]
 8004da2:	6a21      	ldr	r1, [r4, #32]
 8004da4:	602b      	str	r3, [r5, #0]
 8004da6:	d030      	beq.n	8004e0a <__sflush_r+0x92>
 8004da8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004daa:	89a3      	ldrh	r3, [r4, #12]
 8004dac:	0759      	lsls	r1, r3, #29
 8004dae:	d505      	bpl.n	8004dbc <__sflush_r+0x44>
 8004db0:	6863      	ldr	r3, [r4, #4]
 8004db2:	1ad2      	subs	r2, r2, r3
 8004db4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004db6:	b10b      	cbz	r3, 8004dbc <__sflush_r+0x44>
 8004db8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004dba:	1ad2      	subs	r2, r2, r3
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004dc0:	6a21      	ldr	r1, [r4, #32]
 8004dc2:	4628      	mov	r0, r5
 8004dc4:	47b0      	blx	r6
 8004dc6:	1c43      	adds	r3, r0, #1
 8004dc8:	89a3      	ldrh	r3, [r4, #12]
 8004dca:	d106      	bne.n	8004dda <__sflush_r+0x62>
 8004dcc:	6829      	ldr	r1, [r5, #0]
 8004dce:	291d      	cmp	r1, #29
 8004dd0:	d82b      	bhi.n	8004e2a <__sflush_r+0xb2>
 8004dd2:	4a2a      	ldr	r2, [pc, #168]	@ (8004e7c <__sflush_r+0x104>)
 8004dd4:	40ca      	lsrs	r2, r1
 8004dd6:	07d6      	lsls	r6, r2, #31
 8004dd8:	d527      	bpl.n	8004e2a <__sflush_r+0xb2>
 8004dda:	2200      	movs	r2, #0
 8004ddc:	6062      	str	r2, [r4, #4]
 8004dde:	04d9      	lsls	r1, r3, #19
 8004de0:	6922      	ldr	r2, [r4, #16]
 8004de2:	6022      	str	r2, [r4, #0]
 8004de4:	d504      	bpl.n	8004df0 <__sflush_r+0x78>
 8004de6:	1c42      	adds	r2, r0, #1
 8004de8:	d101      	bne.n	8004dee <__sflush_r+0x76>
 8004dea:	682b      	ldr	r3, [r5, #0]
 8004dec:	b903      	cbnz	r3, 8004df0 <__sflush_r+0x78>
 8004dee:	6560      	str	r0, [r4, #84]	@ 0x54
 8004df0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004df2:	602f      	str	r7, [r5, #0]
 8004df4:	b1b9      	cbz	r1, 8004e26 <__sflush_r+0xae>
 8004df6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004dfa:	4299      	cmp	r1, r3
 8004dfc:	d002      	beq.n	8004e04 <__sflush_r+0x8c>
 8004dfe:	4628      	mov	r0, r5
 8004e00:	f7ff fbf4 	bl	80045ec <_free_r>
 8004e04:	2300      	movs	r3, #0
 8004e06:	6363      	str	r3, [r4, #52]	@ 0x34
 8004e08:	e00d      	b.n	8004e26 <__sflush_r+0xae>
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	4628      	mov	r0, r5
 8004e0e:	47b0      	blx	r6
 8004e10:	4602      	mov	r2, r0
 8004e12:	1c50      	adds	r0, r2, #1
 8004e14:	d1c9      	bne.n	8004daa <__sflush_r+0x32>
 8004e16:	682b      	ldr	r3, [r5, #0]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d0c6      	beq.n	8004daa <__sflush_r+0x32>
 8004e1c:	2b1d      	cmp	r3, #29
 8004e1e:	d001      	beq.n	8004e24 <__sflush_r+0xac>
 8004e20:	2b16      	cmp	r3, #22
 8004e22:	d11e      	bne.n	8004e62 <__sflush_r+0xea>
 8004e24:	602f      	str	r7, [r5, #0]
 8004e26:	2000      	movs	r0, #0
 8004e28:	e022      	b.n	8004e70 <__sflush_r+0xf8>
 8004e2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e2e:	b21b      	sxth	r3, r3
 8004e30:	e01b      	b.n	8004e6a <__sflush_r+0xf2>
 8004e32:	690f      	ldr	r7, [r1, #16]
 8004e34:	2f00      	cmp	r7, #0
 8004e36:	d0f6      	beq.n	8004e26 <__sflush_r+0xae>
 8004e38:	0793      	lsls	r3, r2, #30
 8004e3a:	680e      	ldr	r6, [r1, #0]
 8004e3c:	bf08      	it	eq
 8004e3e:	694b      	ldreq	r3, [r1, #20]
 8004e40:	600f      	str	r7, [r1, #0]
 8004e42:	bf18      	it	ne
 8004e44:	2300      	movne	r3, #0
 8004e46:	eba6 0807 	sub.w	r8, r6, r7
 8004e4a:	608b      	str	r3, [r1, #8]
 8004e4c:	f1b8 0f00 	cmp.w	r8, #0
 8004e50:	dde9      	ble.n	8004e26 <__sflush_r+0xae>
 8004e52:	6a21      	ldr	r1, [r4, #32]
 8004e54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004e56:	4643      	mov	r3, r8
 8004e58:	463a      	mov	r2, r7
 8004e5a:	4628      	mov	r0, r5
 8004e5c:	47b0      	blx	r6
 8004e5e:	2800      	cmp	r0, #0
 8004e60:	dc08      	bgt.n	8004e74 <__sflush_r+0xfc>
 8004e62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e6a:	81a3      	strh	r3, [r4, #12]
 8004e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e74:	4407      	add	r7, r0
 8004e76:	eba8 0800 	sub.w	r8, r8, r0
 8004e7a:	e7e7      	b.n	8004e4c <__sflush_r+0xd4>
 8004e7c:	20400001 	.word	0x20400001

08004e80 <_fflush_r>:
 8004e80:	b538      	push	{r3, r4, r5, lr}
 8004e82:	690b      	ldr	r3, [r1, #16]
 8004e84:	4605      	mov	r5, r0
 8004e86:	460c      	mov	r4, r1
 8004e88:	b913      	cbnz	r3, 8004e90 <_fflush_r+0x10>
 8004e8a:	2500      	movs	r5, #0
 8004e8c:	4628      	mov	r0, r5
 8004e8e:	bd38      	pop	{r3, r4, r5, pc}
 8004e90:	b118      	cbz	r0, 8004e9a <_fflush_r+0x1a>
 8004e92:	6a03      	ldr	r3, [r0, #32]
 8004e94:	b90b      	cbnz	r3, 8004e9a <_fflush_r+0x1a>
 8004e96:	f7ff f9af 	bl	80041f8 <__sinit>
 8004e9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d0f3      	beq.n	8004e8a <_fflush_r+0xa>
 8004ea2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004ea4:	07d0      	lsls	r0, r2, #31
 8004ea6:	d404      	bmi.n	8004eb2 <_fflush_r+0x32>
 8004ea8:	0599      	lsls	r1, r3, #22
 8004eaa:	d402      	bmi.n	8004eb2 <_fflush_r+0x32>
 8004eac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004eae:	f7ff fb9a 	bl	80045e6 <__retarget_lock_acquire_recursive>
 8004eb2:	4628      	mov	r0, r5
 8004eb4:	4621      	mov	r1, r4
 8004eb6:	f7ff ff5f 	bl	8004d78 <__sflush_r>
 8004eba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ebc:	07da      	lsls	r2, r3, #31
 8004ebe:	4605      	mov	r5, r0
 8004ec0:	d4e4      	bmi.n	8004e8c <_fflush_r+0xc>
 8004ec2:	89a3      	ldrh	r3, [r4, #12]
 8004ec4:	059b      	lsls	r3, r3, #22
 8004ec6:	d4e1      	bmi.n	8004e8c <_fflush_r+0xc>
 8004ec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004eca:	f7ff fb8d 	bl	80045e8 <__retarget_lock_release_recursive>
 8004ece:	e7dd      	b.n	8004e8c <_fflush_r+0xc>

08004ed0 <__swhatbuf_r>:
 8004ed0:	b570      	push	{r4, r5, r6, lr}
 8004ed2:	460c      	mov	r4, r1
 8004ed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ed8:	2900      	cmp	r1, #0
 8004eda:	b096      	sub	sp, #88	@ 0x58
 8004edc:	4615      	mov	r5, r2
 8004ede:	461e      	mov	r6, r3
 8004ee0:	da0d      	bge.n	8004efe <__swhatbuf_r+0x2e>
 8004ee2:	89a3      	ldrh	r3, [r4, #12]
 8004ee4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004ee8:	f04f 0100 	mov.w	r1, #0
 8004eec:	bf14      	ite	ne
 8004eee:	2340      	movne	r3, #64	@ 0x40
 8004ef0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004ef4:	2000      	movs	r0, #0
 8004ef6:	6031      	str	r1, [r6, #0]
 8004ef8:	602b      	str	r3, [r5, #0]
 8004efa:	b016      	add	sp, #88	@ 0x58
 8004efc:	bd70      	pop	{r4, r5, r6, pc}
 8004efe:	466a      	mov	r2, sp
 8004f00:	f000 f848 	bl	8004f94 <_fstat_r>
 8004f04:	2800      	cmp	r0, #0
 8004f06:	dbec      	blt.n	8004ee2 <__swhatbuf_r+0x12>
 8004f08:	9901      	ldr	r1, [sp, #4]
 8004f0a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004f0e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004f12:	4259      	negs	r1, r3
 8004f14:	4159      	adcs	r1, r3
 8004f16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f1a:	e7eb      	b.n	8004ef4 <__swhatbuf_r+0x24>

08004f1c <__smakebuf_r>:
 8004f1c:	898b      	ldrh	r3, [r1, #12]
 8004f1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f20:	079d      	lsls	r5, r3, #30
 8004f22:	4606      	mov	r6, r0
 8004f24:	460c      	mov	r4, r1
 8004f26:	d507      	bpl.n	8004f38 <__smakebuf_r+0x1c>
 8004f28:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004f2c:	6023      	str	r3, [r4, #0]
 8004f2e:	6123      	str	r3, [r4, #16]
 8004f30:	2301      	movs	r3, #1
 8004f32:	6163      	str	r3, [r4, #20]
 8004f34:	b003      	add	sp, #12
 8004f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f38:	ab01      	add	r3, sp, #4
 8004f3a:	466a      	mov	r2, sp
 8004f3c:	f7ff ffc8 	bl	8004ed0 <__swhatbuf_r>
 8004f40:	9f00      	ldr	r7, [sp, #0]
 8004f42:	4605      	mov	r5, r0
 8004f44:	4639      	mov	r1, r7
 8004f46:	4630      	mov	r0, r6
 8004f48:	f7ff fbbc 	bl	80046c4 <_malloc_r>
 8004f4c:	b948      	cbnz	r0, 8004f62 <__smakebuf_r+0x46>
 8004f4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f52:	059a      	lsls	r2, r3, #22
 8004f54:	d4ee      	bmi.n	8004f34 <__smakebuf_r+0x18>
 8004f56:	f023 0303 	bic.w	r3, r3, #3
 8004f5a:	f043 0302 	orr.w	r3, r3, #2
 8004f5e:	81a3      	strh	r3, [r4, #12]
 8004f60:	e7e2      	b.n	8004f28 <__smakebuf_r+0xc>
 8004f62:	89a3      	ldrh	r3, [r4, #12]
 8004f64:	6020      	str	r0, [r4, #0]
 8004f66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f6a:	81a3      	strh	r3, [r4, #12]
 8004f6c:	9b01      	ldr	r3, [sp, #4]
 8004f6e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004f72:	b15b      	cbz	r3, 8004f8c <__smakebuf_r+0x70>
 8004f74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f78:	4630      	mov	r0, r6
 8004f7a:	f000 f81d 	bl	8004fb8 <_isatty_r>
 8004f7e:	b128      	cbz	r0, 8004f8c <__smakebuf_r+0x70>
 8004f80:	89a3      	ldrh	r3, [r4, #12]
 8004f82:	f023 0303 	bic.w	r3, r3, #3
 8004f86:	f043 0301 	orr.w	r3, r3, #1
 8004f8a:	81a3      	strh	r3, [r4, #12]
 8004f8c:	89a3      	ldrh	r3, [r4, #12]
 8004f8e:	431d      	orrs	r5, r3
 8004f90:	81a5      	strh	r5, [r4, #12]
 8004f92:	e7cf      	b.n	8004f34 <__smakebuf_r+0x18>

08004f94 <_fstat_r>:
 8004f94:	b538      	push	{r3, r4, r5, lr}
 8004f96:	4d07      	ldr	r5, [pc, #28]	@ (8004fb4 <_fstat_r+0x20>)
 8004f98:	2300      	movs	r3, #0
 8004f9a:	4604      	mov	r4, r0
 8004f9c:	4608      	mov	r0, r1
 8004f9e:	4611      	mov	r1, r2
 8004fa0:	602b      	str	r3, [r5, #0]
 8004fa2:	f7fc fe57 	bl	8001c54 <_fstat>
 8004fa6:	1c43      	adds	r3, r0, #1
 8004fa8:	d102      	bne.n	8004fb0 <_fstat_r+0x1c>
 8004faa:	682b      	ldr	r3, [r5, #0]
 8004fac:	b103      	cbz	r3, 8004fb0 <_fstat_r+0x1c>
 8004fae:	6023      	str	r3, [r4, #0]
 8004fb0:	bd38      	pop	{r3, r4, r5, pc}
 8004fb2:	bf00      	nop
 8004fb4:	200006a0 	.word	0x200006a0

08004fb8 <_isatty_r>:
 8004fb8:	b538      	push	{r3, r4, r5, lr}
 8004fba:	4d06      	ldr	r5, [pc, #24]	@ (8004fd4 <_isatty_r+0x1c>)
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	4604      	mov	r4, r0
 8004fc0:	4608      	mov	r0, r1
 8004fc2:	602b      	str	r3, [r5, #0]
 8004fc4:	f7fc fe56 	bl	8001c74 <_isatty>
 8004fc8:	1c43      	adds	r3, r0, #1
 8004fca:	d102      	bne.n	8004fd2 <_isatty_r+0x1a>
 8004fcc:	682b      	ldr	r3, [r5, #0]
 8004fce:	b103      	cbz	r3, 8004fd2 <_isatty_r+0x1a>
 8004fd0:	6023      	str	r3, [r4, #0]
 8004fd2:	bd38      	pop	{r3, r4, r5, pc}
 8004fd4:	200006a0 	.word	0x200006a0

08004fd8 <_sbrk_r>:
 8004fd8:	b538      	push	{r3, r4, r5, lr}
 8004fda:	4d06      	ldr	r5, [pc, #24]	@ (8004ff4 <_sbrk_r+0x1c>)
 8004fdc:	2300      	movs	r3, #0
 8004fde:	4604      	mov	r4, r0
 8004fe0:	4608      	mov	r0, r1
 8004fe2:	602b      	str	r3, [r5, #0]
 8004fe4:	f7fc fe5e 	bl	8001ca4 <_sbrk>
 8004fe8:	1c43      	adds	r3, r0, #1
 8004fea:	d102      	bne.n	8004ff2 <_sbrk_r+0x1a>
 8004fec:	682b      	ldr	r3, [r5, #0]
 8004fee:	b103      	cbz	r3, 8004ff2 <_sbrk_r+0x1a>
 8004ff0:	6023      	str	r3, [r4, #0]
 8004ff2:	bd38      	pop	{r3, r4, r5, pc}
 8004ff4:	200006a0 	.word	0x200006a0

08004ff8 <_init>:
 8004ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ffa:	bf00      	nop
 8004ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ffe:	bc08      	pop	{r3}
 8005000:	469e      	mov	lr, r3
 8005002:	4770      	bx	lr

08005004 <_fini>:
 8005004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005006:	bf00      	nop
 8005008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800500a:	bc08      	pop	{r3}
 800500c:	469e      	mov	lr, r3
 800500e:	4770      	bx	lr
