<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="DMA with separate read and write masters"><meta name="keywords" content="rust, rustlang, rust-lang, dma"><title>rp2040_pac::dma - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"><a href="#">Module dma</a></h2><div class="sidebar-elems"><section><div class="block"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Definitions</a></li></ul></div></section></div></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../rp2040_pac/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="main-heading"><h1 class="fqn"><span class="in-band">Module <a href="../index.html">rp2040_pac</a>::<wbr><a class="mod" href="#">dma</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></span></h1><span class="out-of-band"><a class="srclink" href="../../src/rp2040_pac/dma.rs.html#1-334">source</a> · <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>DMA with separate read and write masters</p>
</div></details><h2 id="modules" class="small-section-header"><a href="#modules">Modules</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch/index.html" title="rp2040_pac::dma::ch mod">ch</a></div><div class="item-right docblock-short"><p>Register block
Cluster CH%s, containing CH?_READ_ADDR,CH??_READ_ADDR, CH?_WRITE_ADDR,CH??_WRITE_ADDR, CH?_TRANS_COUNT,CH??_TRANS_COUNT, CH?_CTRL_TRIG,CH??_CTRL_TRIG, CH?_AL1_CTRL,CH??_AL1_CTRL, CH?_AL1_READ_ADDR,CH??_AL1_READ_ADDR, CH?_AL1_WRITE_ADDR,CH??_AL1_WRITE_ADDR, CH?_AL1_TRANS_COUNT_TRIG,CH??_AL1_TRANS_COUNT_TRIG, CH?_AL2_CTRL,CH??_AL2_CTRL, CH?_AL2_TRANS_COUNT,CH??_AL2_TRANS_COUNT, CH?_AL2_READ_ADDR,CH??_AL2_READ_ADDR, CH?_AL2_WRITE_ADDR_TRIG,CH??_AL2_WRITE_ADDR_TRIG, CH?_AL3_CTRL,CH??_AL3_CTRL, CH?_AL3_WRITE_ADDR,CH??_AL3_WRITE_ADDR, CH?_AL3_TRANS_COUNT,CH??_AL3_TRANS_COUNT, CH?_AL3_READ_ADDR_TRIG,CH??_AL3_READ_ADDR_TRIG</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch0_dbg_ctdreq/index.html" title="rp2040_pac::dma::ch0_dbg_ctdreq mod">ch0_dbg_ctdreq</a></div><div class="item-right docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch0_dbg_tcr/index.html" title="rp2040_pac::dma::ch0_dbg_tcr mod">ch0_dbg_tcr</a></div><div class="item-right docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch1_dbg_ctdreq/index.html" title="rp2040_pac::dma::ch1_dbg_ctdreq mod">ch1_dbg_ctdreq</a></div><div class="item-right docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch1_dbg_tcr/index.html" title="rp2040_pac::dma::ch1_dbg_tcr mod">ch1_dbg_tcr</a></div><div class="item-right docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch2_dbg_ctdreq/index.html" title="rp2040_pac::dma::ch2_dbg_ctdreq mod">ch2_dbg_ctdreq</a></div><div class="item-right docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch2_dbg_tcr/index.html" title="rp2040_pac::dma::ch2_dbg_tcr mod">ch2_dbg_tcr</a></div><div class="item-right docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch3_dbg_ctdreq/index.html" title="rp2040_pac::dma::ch3_dbg_ctdreq mod">ch3_dbg_ctdreq</a></div><div class="item-right docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch3_dbg_tcr/index.html" title="rp2040_pac::dma::ch3_dbg_tcr mod">ch3_dbg_tcr</a></div><div class="item-right docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch4_dbg_ctdreq/index.html" title="rp2040_pac::dma::ch4_dbg_ctdreq mod">ch4_dbg_ctdreq</a></div><div class="item-right docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch4_dbg_tcr/index.html" title="rp2040_pac::dma::ch4_dbg_tcr mod">ch4_dbg_tcr</a></div><div class="item-right docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch5_dbg_ctdreq/index.html" title="rp2040_pac::dma::ch5_dbg_ctdreq mod">ch5_dbg_ctdreq</a></div><div class="item-right docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch5_dbg_tcr/index.html" title="rp2040_pac::dma::ch5_dbg_tcr mod">ch5_dbg_tcr</a></div><div class="item-right docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch6_dbg_ctdreq/index.html" title="rp2040_pac::dma::ch6_dbg_ctdreq mod">ch6_dbg_ctdreq</a></div><div class="item-right docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch6_dbg_tcr/index.html" title="rp2040_pac::dma::ch6_dbg_tcr mod">ch6_dbg_tcr</a></div><div class="item-right docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch7_dbg_ctdreq/index.html" title="rp2040_pac::dma::ch7_dbg_ctdreq mod">ch7_dbg_ctdreq</a></div><div class="item-right docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch7_dbg_tcr/index.html" title="rp2040_pac::dma::ch7_dbg_tcr mod">ch7_dbg_tcr</a></div><div class="item-right docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch8_dbg_ctdreq/index.html" title="rp2040_pac::dma::ch8_dbg_ctdreq mod">ch8_dbg_ctdreq</a></div><div class="item-right docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch8_dbg_tcr/index.html" title="rp2040_pac::dma::ch8_dbg_tcr mod">ch8_dbg_tcr</a></div><div class="item-right docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch9_dbg_ctdreq/index.html" title="rp2040_pac::dma::ch9_dbg_ctdreq mod">ch9_dbg_ctdreq</a></div><div class="item-right docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch9_dbg_tcr/index.html" title="rp2040_pac::dma::ch9_dbg_tcr mod">ch9_dbg_tcr</a></div><div class="item-right docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch10_dbg_ctdreq/index.html" title="rp2040_pac::dma::ch10_dbg_ctdreq mod">ch10_dbg_ctdreq</a></div><div class="item-right docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch10_dbg_tcr/index.html" title="rp2040_pac::dma::ch10_dbg_tcr mod">ch10_dbg_tcr</a></div><div class="item-right docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch11_dbg_ctdreq/index.html" title="rp2040_pac::dma::ch11_dbg_ctdreq mod">ch11_dbg_ctdreq</a></div><div class="item-right docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ch11_dbg_tcr/index.html" title="rp2040_pac::dma::ch11_dbg_tcr mod">ch11_dbg_tcr</a></div><div class="item-right docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="chan_abort/index.html" title="rp2040_pac::dma::chan_abort mod">chan_abort</a></div><div class="item-right docblock-short"><p>Abort an in-progress transfer sequence on one or more channels</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="fifo_levels/index.html" title="rp2040_pac::dma::fifo_levels mod">fifo_levels</a></div><div class="item-right docblock-short"><p>Debug RAF, WAF, TDF levels</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="inte0/index.html" title="rp2040_pac::dma::inte0 mod">inte0</a></div><div class="item-right docblock-short"><p>Interrupt Enables for IRQ 0</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="inte1/index.html" title="rp2040_pac::dma::inte1 mod">inte1</a></div><div class="item-right docblock-short"><p>Interrupt Enables for IRQ 1</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="intf0/index.html" title="rp2040_pac::dma::intf0 mod">intf0</a></div><div class="item-right docblock-short"><p>Force Interrupts</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="intf1/index.html" title="rp2040_pac::dma::intf1 mod">intf1</a></div><div class="item-right docblock-short"><p>Force Interrupts for IRQ 1</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="intr/index.html" title="rp2040_pac::dma::intr mod">intr</a></div><div class="item-right docblock-short"><p>Interrupt Status (raw)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ints0/index.html" title="rp2040_pac::dma::ints0 mod">ints0</a></div><div class="item-right docblock-short"><p>Interrupt Status for IRQ 0</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ints1/index.html" title="rp2040_pac::dma::ints1 mod">ints1</a></div><div class="item-right docblock-short"><p>Interrupt Status (masked) for IRQ 1</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="multi_chan_trigger/index.html" title="rp2040_pac::dma::multi_chan_trigger mod">multi_chan_trigger</a></div><div class="item-right docblock-short"><p>Trigger one or more channels simultaneously</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="n_channels/index.html" title="rp2040_pac::dma::n_channels mod">n_channels</a></div><div class="item-right docblock-short"><p>The number of channels this DMA instance is equipped with. This DMA supports up to 16 hardware channels, but can be configured with as few as one, to minimise silicon area.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="sniff_ctrl/index.html" title="rp2040_pac::dma::sniff_ctrl mod">sniff_ctrl</a></div><div class="item-right docblock-short"><p>Sniffer Control</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="sniff_data/index.html" title="rp2040_pac::dma::sniff_data mod">sniff_data</a></div><div class="item-right docblock-short"><p>Data accumulator for sniff hardware<br />
Write an initial seed value here before starting a DMA transfer on the channel indicated by SNIFF_CTRL_DMACH. The hardware will update this register each time it observes a read from the indicated channel. Once the channel completes, the final result can be read from this register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="timer0/index.html" title="rp2040_pac::dma::timer0 mod">timer0</a></div><div class="item-right docblock-short"><p>Pacing (X/Y) Fractional Timer<br />
The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="timer1/index.html" title="rp2040_pac::dma::timer1 mod">timer1</a></div><div class="item-right docblock-short"><p>Pacing (X/Y) Fractional Timer<br />
The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="timer2/index.html" title="rp2040_pac::dma::timer2 mod">timer2</a></div><div class="item-right docblock-short"><p>Pacing (X/Y) Fractional Timer<br />
The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="timer3/index.html" title="rp2040_pac::dma::timer3 mod">timer3</a></div><div class="item-right docblock-short"><p>Pacing (X/Y) Fractional Timer<br />
The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</div></div></div><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CH.html" title="rp2040_pac::dma::CH struct">CH</a></div><div class="item-right docblock-short"><p>Register block</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.RegisterBlock.html" title="rp2040_pac::dma::RegisterBlock struct">RegisterBlock</a></div><div class="item-right docblock-short"><p>Register block</p>
</div></div></div><h2 id="types" class="small-section-header"><a href="#types">Type Definitions</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH0_DBG_CTDREQ.html" title="rp2040_pac::dma::CH0_DBG_CTDREQ type">CH0_DBG_CTDREQ</a></div><div class="item-right docblock-short"><p>CH0_DBG_CTDREQ register accessor: an alias for <code>Reg&lt;CH0_DBG_CTDREQ_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH0_DBG_TCR.html" title="rp2040_pac::dma::CH0_DBG_TCR type">CH0_DBG_TCR</a></div><div class="item-right docblock-short"><p>CH0_DBG_TCR register accessor: an alias for <code>Reg&lt;CH0_DBG_TCR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH1_DBG_CTDREQ.html" title="rp2040_pac::dma::CH1_DBG_CTDREQ type">CH1_DBG_CTDREQ</a></div><div class="item-right docblock-short"><p>CH1_DBG_CTDREQ register accessor: an alias for <code>Reg&lt;CH1_DBG_CTDREQ_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH1_DBG_TCR.html" title="rp2040_pac::dma::CH1_DBG_TCR type">CH1_DBG_TCR</a></div><div class="item-right docblock-short"><p>CH1_DBG_TCR register accessor: an alias for <code>Reg&lt;CH1_DBG_TCR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH2_DBG_CTDREQ.html" title="rp2040_pac::dma::CH2_DBG_CTDREQ type">CH2_DBG_CTDREQ</a></div><div class="item-right docblock-short"><p>CH2_DBG_CTDREQ register accessor: an alias for <code>Reg&lt;CH2_DBG_CTDREQ_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH2_DBG_TCR.html" title="rp2040_pac::dma::CH2_DBG_TCR type">CH2_DBG_TCR</a></div><div class="item-right docblock-short"><p>CH2_DBG_TCR register accessor: an alias for <code>Reg&lt;CH2_DBG_TCR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH3_DBG_CTDREQ.html" title="rp2040_pac::dma::CH3_DBG_CTDREQ type">CH3_DBG_CTDREQ</a></div><div class="item-right docblock-short"><p>CH3_DBG_CTDREQ register accessor: an alias for <code>Reg&lt;CH3_DBG_CTDREQ_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH3_DBG_TCR.html" title="rp2040_pac::dma::CH3_DBG_TCR type">CH3_DBG_TCR</a></div><div class="item-right docblock-short"><p>CH3_DBG_TCR register accessor: an alias for <code>Reg&lt;CH3_DBG_TCR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH4_DBG_CTDREQ.html" title="rp2040_pac::dma::CH4_DBG_CTDREQ type">CH4_DBG_CTDREQ</a></div><div class="item-right docblock-short"><p>CH4_DBG_CTDREQ register accessor: an alias for <code>Reg&lt;CH4_DBG_CTDREQ_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH4_DBG_TCR.html" title="rp2040_pac::dma::CH4_DBG_TCR type">CH4_DBG_TCR</a></div><div class="item-right docblock-short"><p>CH4_DBG_TCR register accessor: an alias for <code>Reg&lt;CH4_DBG_TCR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH5_DBG_CTDREQ.html" title="rp2040_pac::dma::CH5_DBG_CTDREQ type">CH5_DBG_CTDREQ</a></div><div class="item-right docblock-short"><p>CH5_DBG_CTDREQ register accessor: an alias for <code>Reg&lt;CH5_DBG_CTDREQ_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH5_DBG_TCR.html" title="rp2040_pac::dma::CH5_DBG_TCR type">CH5_DBG_TCR</a></div><div class="item-right docblock-short"><p>CH5_DBG_TCR register accessor: an alias for <code>Reg&lt;CH5_DBG_TCR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH6_DBG_CTDREQ.html" title="rp2040_pac::dma::CH6_DBG_CTDREQ type">CH6_DBG_CTDREQ</a></div><div class="item-right docblock-short"><p>CH6_DBG_CTDREQ register accessor: an alias for <code>Reg&lt;CH6_DBG_CTDREQ_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH6_DBG_TCR.html" title="rp2040_pac::dma::CH6_DBG_TCR type">CH6_DBG_TCR</a></div><div class="item-right docblock-short"><p>CH6_DBG_TCR register accessor: an alias for <code>Reg&lt;CH6_DBG_TCR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH7_DBG_CTDREQ.html" title="rp2040_pac::dma::CH7_DBG_CTDREQ type">CH7_DBG_CTDREQ</a></div><div class="item-right docblock-short"><p>CH7_DBG_CTDREQ register accessor: an alias for <code>Reg&lt;CH7_DBG_CTDREQ_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH7_DBG_TCR.html" title="rp2040_pac::dma::CH7_DBG_TCR type">CH7_DBG_TCR</a></div><div class="item-right docblock-short"><p>CH7_DBG_TCR register accessor: an alias for <code>Reg&lt;CH7_DBG_TCR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH8_DBG_CTDREQ.html" title="rp2040_pac::dma::CH8_DBG_CTDREQ type">CH8_DBG_CTDREQ</a></div><div class="item-right docblock-short"><p>CH8_DBG_CTDREQ register accessor: an alias for <code>Reg&lt;CH8_DBG_CTDREQ_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH8_DBG_TCR.html" title="rp2040_pac::dma::CH8_DBG_TCR type">CH8_DBG_TCR</a></div><div class="item-right docblock-short"><p>CH8_DBG_TCR register accessor: an alias for <code>Reg&lt;CH8_DBG_TCR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH9_DBG_CTDREQ.html" title="rp2040_pac::dma::CH9_DBG_CTDREQ type">CH9_DBG_CTDREQ</a></div><div class="item-right docblock-short"><p>CH9_DBG_CTDREQ register accessor: an alias for <code>Reg&lt;CH9_DBG_CTDREQ_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH9_DBG_TCR.html" title="rp2040_pac::dma::CH9_DBG_TCR type">CH9_DBG_TCR</a></div><div class="item-right docblock-short"><p>CH9_DBG_TCR register accessor: an alias for <code>Reg&lt;CH9_DBG_TCR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH10_DBG_CTDREQ.html" title="rp2040_pac::dma::CH10_DBG_CTDREQ type">CH10_DBG_CTDREQ</a></div><div class="item-right docblock-short"><p>CH10_DBG_CTDREQ register accessor: an alias for <code>Reg&lt;CH10_DBG_CTDREQ_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH10_DBG_TCR.html" title="rp2040_pac::dma::CH10_DBG_TCR type">CH10_DBG_TCR</a></div><div class="item-right docblock-short"><p>CH10_DBG_TCR register accessor: an alias for <code>Reg&lt;CH10_DBG_TCR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH11_DBG_CTDREQ.html" title="rp2040_pac::dma::CH11_DBG_CTDREQ type">CH11_DBG_CTDREQ</a></div><div class="item-right docblock-short"><p>CH11_DBG_CTDREQ register accessor: an alias for <code>Reg&lt;CH11_DBG_CTDREQ_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CH11_DBG_TCR.html" title="rp2040_pac::dma::CH11_DBG_TCR type">CH11_DBG_TCR</a></div><div class="item-right docblock-short"><p>CH11_DBG_TCR register accessor: an alias for <code>Reg&lt;CH11_DBG_TCR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CHAN_ABORT.html" title="rp2040_pac::dma::CHAN_ABORT type">CHAN_ABORT</a></div><div class="item-right docblock-short"><p>CHAN_ABORT register accessor: an alias for <code>Reg&lt;CHAN_ABORT_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.FIFO_LEVELS.html" title="rp2040_pac::dma::FIFO_LEVELS type">FIFO_LEVELS</a></div><div class="item-right docblock-short"><p>FIFO_LEVELS register accessor: an alias for <code>Reg&lt;FIFO_LEVELS_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTE0.html" title="rp2040_pac::dma::INTE0 type">INTE0</a></div><div class="item-right docblock-short"><p>INTE0 register accessor: an alias for <code>Reg&lt;INTE0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTE1.html" title="rp2040_pac::dma::INTE1 type">INTE1</a></div><div class="item-right docblock-short"><p>INTE1 register accessor: an alias for <code>Reg&lt;INTE1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTF0.html" title="rp2040_pac::dma::INTF0 type">INTF0</a></div><div class="item-right docblock-short"><p>INTF0 register accessor: an alias for <code>Reg&lt;INTF0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTF1.html" title="rp2040_pac::dma::INTF1 type">INTF1</a></div><div class="item-right docblock-short"><p>INTF1 register accessor: an alias for <code>Reg&lt;INTF1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTR.html" title="rp2040_pac::dma::INTR type">INTR</a></div><div class="item-right docblock-short"><p>INTR register accessor: an alias for <code>Reg&lt;INTR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTS0.html" title="rp2040_pac::dma::INTS0 type">INTS0</a></div><div class="item-right docblock-short"><p>INTS0 register accessor: an alias for <code>Reg&lt;INTS0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTS1.html" title="rp2040_pac::dma::INTS1 type">INTS1</a></div><div class="item-right docblock-short"><p>INTS1 register accessor: an alias for <code>Reg&lt;INTS1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.MULTI_CHAN_TRIGGER.html" title="rp2040_pac::dma::MULTI_CHAN_TRIGGER type">MULTI_CHAN_TRIGGER</a></div><div class="item-right docblock-short"><p>MULTI_CHAN_TRIGGER register accessor: an alias for <code>Reg&lt;MULTI_CHAN_TRIGGER_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.N_CHANNELS.html" title="rp2040_pac::dma::N_CHANNELS type">N_CHANNELS</a></div><div class="item-right docblock-short"><p>N_CHANNELS register accessor: an alias for <code>Reg&lt;N_CHANNELS_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.SNIFF_CTRL.html" title="rp2040_pac::dma::SNIFF_CTRL type">SNIFF_CTRL</a></div><div class="item-right docblock-short"><p>SNIFF_CTRL register accessor: an alias for <code>Reg&lt;SNIFF_CTRL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.SNIFF_DATA.html" title="rp2040_pac::dma::SNIFF_DATA type">SNIFF_DATA</a></div><div class="item-right docblock-short"><p>SNIFF_DATA register accessor: an alias for <code>Reg&lt;SNIFF_DATA_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.TIMER0.html" title="rp2040_pac::dma::TIMER0 type">TIMER0</a></div><div class="item-right docblock-short"><p>TIMER0 register accessor: an alias for <code>Reg&lt;TIMER0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.TIMER1.html" title="rp2040_pac::dma::TIMER1 type">TIMER1</a></div><div class="item-right docblock-short"><p>TIMER1 register accessor: an alias for <code>Reg&lt;TIMER1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.TIMER2.html" title="rp2040_pac::dma::TIMER2 type">TIMER2</a></div><div class="item-right docblock-short"><p>TIMER2 register accessor: an alias for <code>Reg&lt;TIMER2_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.TIMER3.html" title="rp2040_pac::dma::TIMER3 type">TIMER3</a></div><div class="item-right docblock-short"><p>TIMER3 register accessor: an alias for <code>Reg&lt;TIMER3_SPEC&gt;</code></p>
</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="rp2040_pac" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.64.0" ></div></body></html>