//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24817639
// Cuda compilation tools, release 10.0, V10.0.130
// Based on LLVM 3.4svn
//

.version 6.3
.target sm_70
.address_size 64

	// .globl	_Z24do_computation_2_105_gpuP2L0iid

.visible .entry _Z24do_computation_2_105_gpuP2L0iid(
	.param .u32 _Z24do_computation_2_105_gpuP2L0iid_param_0,
	.param .u64 _Z24do_computation_2_105_gpuP2L0iid_param_1,
	.param .f64 _Z24do_computation_2_105_gpuP2L0iid_param_2,
	.param .u32 _Z24do_computation_2_105_gpuP2L0iid_param_3,
	.param .u32 _Z24do_computation_2_105_gpuP2L0iid_param_4,
	.param .u32 _Z24do_computation_2_105_gpuP2L0iid_param_5
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<17>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<19>;


	ld.param.u32 	%r5, [_Z24do_computation_2_105_gpuP2L0iid_param_0];
	ld.param.u64 	%rd1, [_Z24do_computation_2_105_gpuP2L0iid_param_1];
	ld.param.f64 	%fd1, [_Z24do_computation_2_105_gpuP2L0iid_param_2];
	ld.param.u32 	%r6, [_Z24do_computation_2_105_gpuP2L0iid_param_3];
	ld.param.u32 	%r7, [_Z24do_computation_2_105_gpuP2L0iid_param_4];
	ld.param.u32 	%r8, [_Z24do_computation_2_105_gpuP2L0iid_param_5];
	mov.u32 	%r10, %nctaid.x;
	shl.b32 	%r1, %r10, 7;
	mov.u32 	%r16, 0;
	cvta.to.global.u64 	%rd2, %rd1;

BB0_1:
	mov.u32 	%r11, %tid.x;
	add.s32 	%r12, %r11, %r16;
	mov.u32 	%r13, %ctaid.x;
	shl.b32 	%r14, %r13, 7;
	add.s32 	%r3, %r12, %r14;
	add.s32 	%r15, %r5, -1;
	setp.gt.s32	%p1, %r3, %r15;
	@%p1 bra 	BB0_3;

	ld.global.nc.u64 	%rd3, [%rd2+16];
	cvta.to.global.u64 	%rd4, %rd3;
	mul.wide.s32 	%rd5, %r6, 32;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u64 	%rd7, [%rd6+16];
	cvta.to.global.u64 	%rd8, %rd7;
	mul.wide.s32 	%rd9, %r7, 32;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.u64 	%rd11, [%rd10+16];
	cvta.to.global.u64 	%rd12, %rd11;
	mul.wide.s32 	%rd13, %r8, 16;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.u64 	%rd15, [%rd14];
	cvta.to.global.u64 	%rd16, %rd15;
	mul.wide.s32 	%rd17, %r3, 8;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f64 	%fd2, [%rd18];
	mul.f64 	%fd3, %fd2, %fd1;
	st.global.f64 	[%rd18], %fd3;

BB0_3:
	add.s32 	%r16, %r1, %r16;
	setp.lt.s32	%p2, %r16, %r5;
	@%p2 bra 	BB0_1;

	ret;
}


