.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000111110000000000
000000111000100010
000000001000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 0
000000000000000010
000100000000000000
000000000000000000
000011010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100010
000011010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011010000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001101111000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000001111000000010
000000001000000000

.io_tile 7 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001111000001100
000000000000001100
001100000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000011110000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000101111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000011110000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000011110000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000001100010000111000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000000000011111000000011111000000000
000000000000000000000010010000111000000011110000000000
000000000000000000000000010101001000000011111000000000
000000000000000001000010000000110000000011110000000000
000000000000000000000000000011101100000011111000000000
000000000000000000000000000000111101000011110000000000
000000000000000101000110000111101011000011111000000000
000000000000000000000010010000001101000011110000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000011010000101111000000000000000000
000000000010000000000000010111000001000000001000000000
000000000000000101000010100000001101000000000000000000
000000000000001000000110100000000000000000001000000000
000000000000000001000011010000001100000000000000000000

.logic_tile 2 1
000010100000000101100110100000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000000000000000000111101100000011111000000000
000000000000001101000000000000111100000011110000000000
000000000000000000000000010111011110000011111000000000
000000000000000000000010100000100000000011110000000000
000000000000001000000110000111100000000000001000000000
000000000000000101000000000000101000000000000000000000
000000000000000001100000010101000000000000001000000000
000000000000000000000011000000100000000000000000000000
000000000000000000000011110111100000000000001000000000
000000000000000000000011010000101001000000000000000000
000000000001000000000000010101100001000000001000000000
000000000000000000000010000000001111000000000000000000
000000000000001000000011100101111101000011111000000000
000000000000000011000000000000111101000011110000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100111100000011110000100000110000000
110000000000000000100100000000010000000000001000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
101000000000001000000000010000000000000000001000000000
100000000000000001000010000000001101000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110110000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000001100000010000001001001100111100000000
000000000000000000000010100000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000001111001010000010000000000000
100000000000000000000000001111111011000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001111000000001100110100000000
000000000000000000000000001111100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000011110000011110100000000
000000000000000000000000000000010000000011110000000000
010000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000000000000000000000000001000000001000000000
100000000000000000000000000000001111000000000000000000
000000000001010000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000100
000000000000000011100000010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000111101000001100111100000100
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000110010101101000001100111100000000
000000000000001011000010000000100000110011000000000000
010000000000001000000110010111101000001100111100000100
110000000000000001000011000000100000110011000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101011000010000000000100
000000000000000000000000000111111000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000010100000001000001011110000000000
000000000000000001000110001011001011000111110010010000
101000000000000000000000001001001000010000000000000000
100000000000000000000000001011011111000000000000000000
000000000001000000000110010111111100000000100000000000
000000000000000000000010000111101111000000000000000000
000000000000001011100000001011111111000000000000000000
000000000000000001000000000101101110000100000000000000
000000000000000001100000010011101110000001000000000000
000000000000000000000010100001111001000000000000000000
000000000000000101000010111111001111100000000000000000
000000000000000101000010100011101111000000000000000000
000000000000000101000010100000001000000100000100000000
000000000000000000000010100000010000000000001000000010
010000000000000001100000000011111100000000000000000001
110000000000000101000010101101101100000000100000000000

.logic_tile 2 2
000000000000000000000000000101001110000011111000000000
000000000000000000000011100000001101000011110000010000
101000000000000000000000000101001010000011111000000000
100000000000000000000000000000010000000011110000000000
010000000000001001100010000000001000111100001000000000
010000000000000001000100000000000000111100000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011110000011110000000000
000000000000000000000011010000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001000000000000111100001000110000100000000
000000000000000011000000000000101011000110000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000011100111100000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000101101000010111110000000000
000000000000000101000000000000100000010111110000000001
000000000000000101100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 5 2
000000000000000000000010100101000000000000001000000000
000000000000000000000100000000100000000000000000001000
101000000000000000000000000000000000000000001000000000
100000000000000000000000000000001001000000000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000010110000100000110011000000000000
000000000000000101000000000000001000001100111100000000
000000000000000000100000000000001101110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000100000110011000000000000
010000000000001001100110010111101000001100111100000000
110000000000000001000010000000100000110011000000000000

.logic_tile 6 2
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000001100000000011100001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000001000000110010101100000000000001000000000
000000000000001001000110010000100000000000000000000000
000000000000001000000000010111100000000000001000000000
000000000000000101000010100000001100000000000000000000
000000000000001000000000000111000001000000001000000000
000000000000001011000000000000001110000000000000000000
000000000000000101100110100111100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000000111000001000000001000000000
000000000000001011000000000000101110000000000000000000

.logic_tile 7 2
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000001100000000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000001000000110000101101000001100111100000000
000000000000000001000000000000100000110011000000000000
010000000000001000000110000111101000001100111100000000
000000000000000001000000000000100000110011000000000000

.logic_tile 8 2
000000000000001101000110110000000000000000000000000000
000000000000000101000010000000000000000000000000000000
101000000000001001100000010000000000000000000000000000
100000000000000001000010000000000000000000000000000000
010000000000000101100000011001011001100000000000000000
010000000000000000000010100111001000000000000000000000
000000000000001101100000001000000000000000000100000001
000000000000000101000000000111000000000010000000000100
000000000000000000000010101011011101000000000000000000
000000000000000000000100001011101001000000010000000000
000000000000001001100110011101111101000000000000000000
000000000000001001100110011011001010010000000000000000
000000000000000000000000000001001010000010000000000000
000000000000000000000000000101111000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
101000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000010100111111000000010000000000000
000000000000000000000100001101001001000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000001000000001001100110100000000
000000000000000000000000000001001110110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001100110011000000010000
101000000000000000000000000000001000001100111100000000
100000000000000000000000000000001100110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001000000000000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000001001100000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000001001100110010000001001001100111100000000
000000000000000011000010000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000000000000000000000001001001100111100000000
010000000000000000000000000000001101110011000000000000

.logic_tile 12 2
000000000000001101100110100000000001000000001000000000
000000000000000101000000000000001100000000000000001000
000000000000000011100000010101000001000000001000000000
000000000000000000100011010000101100000000000000000000
000000000000000000000011110001100001000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000000011100000000111100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001001100000010101100000000000001000000000
000000000000001001100010010000001000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000110000101100000000000001000000000
000000000000000000000100000000001001000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000101100000010110100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
101000000000001000000000001000011000000100101100100000
100000000000000101000010101011011100001000010000000000
010000000000000000000111101111001000010100001100100000
110000000000000000000100001111100000000001010000000000
000000000000000001100110001000001000000100101100100000
000000000000000000000000001011001001001000010000000000
000000000000000001100000001111101000010100001100000000
000000001000000000000000001111000000000001010000100000
000000000000000000000110011101101000010100001100000000
000000001100000000000110001011000000000001010000100000
000000000000000000000000011000001001000100101100000000
000000000000000000000010001111001101001000010000000100
010000000000001000000110001101101000010100001100000000
010000000000000001000100001011100000000001010000100000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000011110001100000000000001000000000
000000000000000000000110000000100000000000000000001000
000000000000000001100110010101011010000011111000000000
000000000000000000000011000000001001000011110000000000
000000000000000001100110000001011010000011111000000000
000010000000000000000000000000111001000011110000000000
000000000000001001100110010101011010000011111000000000
000000000000001001100110010000111001000011110000000000
000010100000000000000000000111101110000011111000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000001101111000011111000000000
000000000000000000000000000000101000000011110000000000
000000000000001101100000000000001000111100001000000000
000000000000000101000000000000000000111100000000000000
000000000000001000000000001000000000010110100000000000
000000000000000001000000000101000000101001010000000000

.logic_tile 5 3
000000000000001000000010100000001000001100111100000000
000000000000000111000010100000001100110011000000010000
101000000000000101000110000000001000001100110100000000
100000000000000000000010100011000000110011000000000000
000000000100000000000000000000000000010110100100000000
000000000000000000000000001011000000101001010000000000
000000000000000000000010110000001100001100110100000000
000000000000000101000010001011010000110011000000000000
000000000000001001100110011001011000000000000000000000
000000000001000001000010001001101100000000010000000000
000000000000001000000000000001000001111001110000000000
000010100000000001000000000000001001111001110011000000
000000000000000000000000000101101101001000000000000000
000010000000000000000000001011001011000000000000000000
110000000000000001100000001001011100100000000000000000
110000000000000000000000001101101101000000000000000000

.logic_tile 6 3
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000001001100110010001100001000000001000000000
000000000000001111100110010000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001001000000000000001001000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000001000000110000000001000001100111100000000
000000000000000001000100000000001000110011000000010000
101000000000000000000000010000001000001100110100000000
100000000000000000000010100011000000110011000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010100001101010111011010000100000
000000000000000000000010100000111001111011010000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011010100000000000000000
000000000000000000000000001101011100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000011100111100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000011100111100001000000001000000000
000000100000000000000100000000101100000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111100010100001000000000000001000000000
000000000000000101100000000000101100000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000001111000000000000001001000000000000000000
000000000000000101000000000111000001000000001000000000
000000000000000000000010100000101100000000000000000000
000000000000001101100110110101000000000000001000000000
000000000000000101000010100000101101000000000000000000

.logic_tile 9 3
000000000000000000000110000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000000000000000000101100000000000001000000000
100000001010000000000000000000000000000000000000000000
000000001000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000101000000010000001000001100111100000000
000000000000000101000010000000001001110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000001
000000000000000000000000000111101000001100111100000100
000000000000000000000000000000000000110011000000000000
000000000000000000000000010101101000001100111100000000
000001000000000000000010000000100000110011000000000001
010000000000001001100110000111101000001100111100000000
100000000000000001000000000000100000110011000000000001

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000010100000001000001100111100000000
000000000000000000000010110000001100110011000000010000
101000000000000000000110000000001000001100110100000000
100000000000000111000011100011000000110011000000000000
000000000000000101000110000011011011000000000000000000
000000000000000111000010101101001100000001000000000000
000000000000001101000000000101011100001100110100100000
000000000000001011000000000000100000110011000000000000
000000000000001001100000011000000000010110100100000000
000000000000000001000010000011000000101001010000100000
000000000000001000000110101001011000100000000000000000
000000000000000001000000001011111010000000000000000000
000000000000000000000000000111011001100000000000000010
000000000000000000000010001011111110000000000000000000
010000000000000001100000000101101010000010000000000000
010000000000000000000000001001001011000000000000000000

.logic_tile 12 3
000000100000001000000000000111100000000000001000000000
000001000000000101000000000000000000000000000000010000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001100000000000000000000
000010000000001101100000000111100000000000001000000000
000001000000000101000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000101000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000001100000000101000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100000000000001000111100001000000000
000000000000000000100000000000000000111100000000000000
000000000000001000000110011001011111100000000000000000
000000000000001001000110011111011110000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000010100000011000000100000100000000
001000000000000000000100000000010000000000000000100000
101000000000000000000110000000011000000100000100000000
100000000000000000000010010000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001001000000000000000000

.logic_tile 2 4
010000000000001001100000001000001000000100101100100000
001000000000000001000000001101001000001000010000010000
101000000000000000000000000101101000010100000100100000
100000000000000000000000000001100000000010100000000010
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000110000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000011101001011001100000000000000000
000000000000001001000000000111001111000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000001100000000101011111000100000000000000
001000000000000000000000001111101001000000000000000000
000000000000000001100010100000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000000000010000011011111000010000000000000
001000000000000000000100001011011101000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000100010100000000000000000000000000000
000000000000000001000010100111011010100000000000000010
001000000000000101100010100011001001000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000011011001100110100000000
101000000000000000000000000000011101110011000010000000

.logic_tile 6 4
010000000000000000000010100000000000000000001000000000
001000000000000000000110110000001001000000000000001000
101000001100000001100000000101001000010100001100000000
100000000000000000000000001001010000000001010000000000
110000000001010001100010100000001000000100101100000000
111000000000000000000100001101001101001000010000000000
000000000000000011100000010000001000000100101100000000
001000000000000000000010001001001101001000010000000000
000000000000000000000110010000001001000100101110000000
001000000000000000000010001101001100001000010000000101
000000000000001000000000000000001001000100101100000010
001000000000000001000000001001001000001000010000000011
000000000000000000000111000101101000010100001100000010
001000000010000000000000001101100000000001010010000011
010000000000000000000110000111101000010100001100000000
111000000000000000000000001001100000000001010010000011

.logic_tile 7 4
010000000000000000000000000000011100000100000110100000
001000000000000000000000000000010000000000000001000000
101000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
001000000000000000000000001111000000000010000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
001000000000000000000000000101000000000010000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000111100000000000001000000000
001000000000000000000000000000000000000000000000010000
101000000000000000000000000111100000000000001000000000
100001000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000001000000000000000111100000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000000111000000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010111000000000000001000000000
001000000000000000000011010000000000000000000000000000
000000000000000101000000000000001000111100001000000000
001000000000000101000011100000000000111100000000000000
000000000000001101100110110000011100000100000100000000
001000000000000101000010100000010000000000000000000000

.logic_tile 9 4
010000000001011000000000000000001000001100111100000000
001000000000100001000000000000001000110011000000010000
101000000000000000000000000000001000001100111100000000
100000000000000000000000000000001100110011000000000000
000000000000000000000000000000001000001100111100000000
001000000000000000000000000000001101110011000000000000
000000000000000000000000000111001000001100111100000000
001000000000000000000000000000100000110011000000000000
000000000000000001100000010000001001001100111100000000
001000000000000000000010000000001100110011000000000000
000000100001001000000110010111101000001100111100000000
001000000000000001000010000000000000110011000000000000
000000000000000000000110000000001001001100111100000000
001000000000000000000000000000001101110011000000000000
010010000000000001100000000000001001001100111100000000
101001000000000000000000000000001101110011000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000001111100000000000000000000000000000000000
100000000000000001100000000000000000000000000000000000
110000000000000000000000001101111000101011110000100000
111000000000000000000000000001100000111101010010100000
000000000000000000000000010000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000000000000000000000000000001100000000000000100000110
001000000000000000000000000000000000000001000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
001100000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000001100000000000001000000000
001000000000000000000000000000100000000000000000001000
101000000000000000000010100011100000000000001000000000
100000000000001101000100000000101110000000000000000000
000000000000000000000010100111000000000000001000000000
001000000000000000000110110000100000000000000000000000
000000000000000000000000000000001000000011110100000000
001000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101011000100000000000000000
001000000000000000000011000111101011000000000000000100
000000000000001000000000000000000000000000000000000000
001000000000000011000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000001000000000000000011000000100000100000000
100000000000000001000000000000000000000000000011000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000001111000000000000
001000000000000000000000000000001110001111000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000001000000000
001000000000000000000000000000001100000000000000001000
000000000000001001100000000111011010000011111000000000
000000000000000001000000000000010000000011110000000000
000000000000000000000110000000001110000011111000000000
001000000000000000000000000000011101000011110000000000
000000000000000000000110000101001110000011111000000000
001000000000001001000100000000110000000011110000000000
000000000000001000000000010101111111000011111000000000
001000000000000111000010000000001000000011110000000000
000000000000000000000110010000011111000011111000000000
001000000000000000000010000000001000000011110000000000
000000000000000001100110110101111111000011111000000000
001000001100000000000010100000011101000011110000000000
000000000000001101100110110000011111000011111000000000
001000000000000101000010100000011101000011110000000000

.logic_tile 5 5
010000000000000000000000000011100000000000001000000000
001000000000000000000000000000100000000000000000001000
101000000000000001100010100000000001000000001000000000
100000000000000000000000000000001001000000000000000000
010000000000000000000000000000001000001100111100000000
001000000000000000000000000000001101110011000000000000
000000000000000000000000010111001000001100111100000000
001000001110000000000010000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
001000000000000000000010000000001100110011000000000000
000000000000001000000111100000001001001100111100000000
001000000000000001000000000000001000110011000010000000
000000000000000000000110000101101000001100111100000000
001000000000000000000000000000100000110011000000000000
110000000000000000000110000111101000001100111100000000
101000000000000000000000000000100000110011000000000000

.logic_tile 6 5
010000000000010101000011110101001000010100001110000000
001000001110100000000010011111000000000001010010010010
101000000000001000000000000111001000000100100110000000
100000000000000111000010100000101100000100100010000010
010000000000001001100010100000001110000010100100000000
011000000000000001000010101111010000000001010000000000
000000000000000101000010100101011101000000000000000000
001000000000000101000000001111001100100000000000000000
000000001000000001100000000101001011000000000000000000
001000000000000000000000001101011011000100000000000000
000010100001011001100000000101111001000010000000000000
001001000000100001000000000001011010000000000000000000
000000000000000111000110010000001000000000110000000100
001000000000001001000010000000011110000000110010000000
010000000000000000000000000000001110110100110000000000
011000000000000000000000001001001110111000110000100000

.logic_tile 7 5
010000000000100101000000010000000000000000001000000000
001000000001000001100011110000001100000000000000001000
000000000000000000000000000101101100001100111000000000
000000000000000000000010110000001011110011000000000001
000000000000000000000010110101001000001100111000000000
001000000000000000000111110000101000110011000000100000
000000000000010001000000000001001000001100111000000000
001000001010100000100000000000101000110011000000000000
000001000000001000000000000101001001001100111000000000
001010100000000101000000000000101001110011000000000000
000000100000000000000000000101001000001100110000000000
001001000000000000000000001101100000110011000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000110000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000001000000111110111011100000011111010000000
001000000000000001000110000000001000000011110000001000
000000000000000000000000010011101100000011111000000000
000000000000000000000010000000111100000011110000000000
000001000000000000000010100001001010000011111000000000
001000100000000000000110110000111001000011110000000000
000000000000000101000111100101101010000011111000000000
001000000000001101100010110000111101000011110000000000
000000000000000001100110000111111010000011111000000000
001000000000001111000010110000001100000011110000000000
000000000000000101000000010111111010000011111000000000
001000000000000000100010010000001111000011110000000000
000000000000000000000000000000011011000011111000000000
001000000000000111000011110000011001000011110000000000
000000000001011001100000000000001000111100001000000010
001000000000000001000000000000000000111100000000000000

.logic_tile 9 5
010000000000000011100010100111001000001100111100000000
001000000000001101000010100000000000110011000000010000
101000000000000101000000000000001000001100110100000000
100000000000000000000010100000001100110011000000000000
000000000000000101000000000000000000000000000000000000
001000000000000101000010110000000000000000000000000000
000000000000000000000010101001011110100000000000000000
001000000000000101000000000111001000000000000000000000
000000000000000001100000001101111000000000010000000000
001000000000000000000000001111001110000000000000000000
000000000000000000000000010101111000100000000000000000
001000001000000111000010010011111110000000000000000000
000000000000001001000000001101000001111111110000000000
001000000000000001000000000011101101110000110010000000
010000000000001001100010000001001010000010000000000000
101000000010000001000000000101101001000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000000000000000000000001000
101000000000001101000000000000000000000000001000000000
100000000000000001100000000000001011000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000010110000001001110011000000000000
000000000000000001100110010000001000001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000000000000111100000000101101000001100111100000000
110000000000000000100000000000100000110011000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100100000
000000000000000000000000000000001110000000000010000000
000000000000000000000010100011000000000000000000000000
000000000000000000000100000000100000000001000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000010101001111000011111000000000
000000000000000000000010000000001011000011110000010000
000000000000000000000011110000001110000011111000000000
000000000000000000000010000000001100000011110000000000
000000000000001000000000000001101110000011111000000000
000000000000000001000000000000111001000011110000000000
000000000000001001100011100101101110000011111000000000
000000000000000001000000000000111101000011110000000000
000000000000000001100110000101111110000011111000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000110000101111111000011111000000000
000000000000000000000000000000001001000011110000000000
000000000000001101100110110000011111000011111000000000
000000000000000101000010100000011001000011110000000000
000000000000001101100110110000011111000011111000000000
000000000000000101000010100000011101000011110000000000

.logic_tile 5 6
000000000000000000000000000000001000001100111100100000
000000000000000000000000000000001100110011000000010000
101000000000001001100000000000001000001100111100000000
100000000000000001000000000000001100110011000000000000
010000000000000000000000000111001000001100111100100000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001000110011000000100000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000110010000001001001100111100000000
000000000000000000000010000000001101110011000000000000
110000000000000000000110000111101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 6 6
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000000101000000010101000000000000001000000000
100000000000001111100010000000100000000000000000000000
000000000010000000000010100000001000001100111100000000
000000000000000000000100000000001101110011000000000000
000000100000000001100000000111001000001100111100000000
000001000000000000000000000000100000110011000000000000
000010000000000000000000010111101000001100111100000100
000001000000000000000010000000000000110011000000000100
000000000000000000000110000101101000001100111110000011
000001000000000000000000000000000000110011000000000000
000000000000000000000110000000001001001100111100000010
000000000000000000000000000000001001110011000010000010
010000000000001000000000000000001001001100111100000010
010000000000000001000000000000001101110011000010000000

.logic_tile 7 6
000000000000000000000000000111111010011111000100000000
000000000000010000000011111101001111001011000010000101
101000000000010000000000000000000000010110100000100000
100000000000000101000000000111000000101001010000000000
010000000000001011100010100101001010001100110000000000
010000000000001001100010110000100000110011000000000000
000000000000001101000000001111011011111001010100000000
000000000000000111000000000011001010010110000000000001
000000000000000000000000010111111010011111000100000001
000000000000000000000010100101001101001011000000000110
000010100000001101100000000000000000000000000100000011
000001000000000101000000000101000000000010000000000001
000000000000001011100110101000000000010110100000000100
000000000000000001100000001111000000101001010000000000
000000000000001000000110001011111001010111100100000011
000000000000000011000000000101001110010010100000000001

.logic_tile 8 6
000000000100000111000000000101000000000000001000000000
000000000000001101100000000000000000000000000000001000
101000000000000000000000010000000000000000001000000000
100000000000100000000010100000001111000000000000000000
000000000000000101100110100000001000001100111000000000
000000000000000101000000000000001000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101000000000000001000111100001000000000
000000000000000000100010110000000000111100000000000000
000010000000000000000000000111000000101001010100000000
000000000000000000000000000001000000111111110000100000

.logic_tile 9 6
000000000000000000000000001101111000000000000000000000
000000000000000000000000001101111100001000000000000000
101000000000000000000010100000000000000000000000000000
100000001000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000110000000
110000000000000000000000000111000000000010000001000000
000000000000000000000111000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000000000000010011100000000000001000000000
100000000000000000000010000000100000000000000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000100
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000001
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110010111101000001100111100000001
000000000000001001000011010000000000110011000000000000
000000000000000000000000010000001001001100111100000001
000000000000000000000011010000001001110011000000000000
110000000000001001100000000000001001001100111100000000
010000000000000001000000000000001101110011000000000000

.logic_tile 12 6
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000001000000000110110101100000000000001000000000
000000000000000111000010100000001011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000011100000101001000000000000000000
000000000000001101100000010000000001000000001000000000
000000000000000101000011010000001001000000000000000000
000000000000000101000000000111000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010100111000001000000001000000000
000000100000001101000110110000101000000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101011000000000000000000

.io_tile 13 6
000000111000000000
000100001000000000
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000001000000000010000001000001100111100100000
000000000000000001000011000000001000110011000000010000
101000000000001101000010100111001000001100110100000000
100000000000001001000000000000000000110011000000100000
000000000000000000000000000000000001001100110100000000
000000000000000000000000001011001010110011000000000000
000000000000000001100000001001001111000000000000000100
000000000000000000000010100001101110100000000000000001
000000000010000000000000010101111001000000000000000000
000000000000000000000010001011111010000000100000000000
000000000000000000000000000101100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001011000000000000001000
000000000000001001100000000101001010000011111000000000
000000000000000001000000000000010000000011110000000000
000000000000000001100010100000001110000011111000000000
000000000000000000000100000000011101000011110000000000
000000000000000000000010110000001110000011111000000000
000000000000000000000110000000011101000011110000000000
000000000000000000000110010000011111000011111000000000
000000000000000000000010000000001000000011110000000000
000000000000000000000110000001011111000011111000000000
000000000000000000000000000000101000000011110000000000
000000000000000000000010100101111110000011111000000000
000000000000000000000110110000111001000011110000000000
000000000000000101000010100001011111000011111000000000
000000000000001101100110110000111101000011110000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000001101110000011111000000000
000000000000000000000000000000101100000011110000010000
000000000000000000000011110000001110000011111000000000
000000000000000000000110000000001100000011110000000000
000000000000000000000110010101001110000011111000000000
000000000000000000000010000000110000000011110000000000
000000000000001001100011100101001111000011111000000000
000000000000000001000100000000111001000011110000000000
000000000100001001100000000101111111000011111000000000
000000000000000001000000000000001011000011110000000000
000000000000000000000110000101111110000011111000000000
000000000000000000000000000000000000000011110000000000
000000000000001101100110110000011111000011111000000000
000000001010000101000010100000011001000011110000000000
000000000000001101100110110000011111000011111000000000
000000000000000101000010100000011101000011110000000000

.logic_tile 5 7
000000000000001000000110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
101000000000000000000110010101001000001100111100100000
100000000000000000000010000000000000110011000000000000
010000000000000001100000000000001000001100111100000000
000000000110000000000000000000001001110011000000000100
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000100000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000100000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001100110011000000000100
000000000000000000000000000000001001001100111100000100
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000

.logic_tile 6 7
000000000000001111000110100101001000001100111110000000
000000000000000101000000000000000000110011000010010000
101000000000000001100110100101001000001100110110000000
100000000000000000000000000000000000110011000010000001
000000000000001001100110001011011001000010000000000000
000000000000000001000000001111011101000000000000000000
000000000000000001000000001101000000001100110100000000
000000000000000000000000000001100000110011000000000000
000000000000001001100011100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000010100001010001100000010000000001001111000100000000
000001000000100000100010010000001000001111000000000000
000000000000000000000110000011101000100000000000000000
000000000000000000000100001111011000000000000000100000
010000000000000000000110000011000000101001010000000100
110000000000000000000100000001001101101111010001000000

.logic_tile 7 7
000000000000100101100110101111111011000000000000000000
000000000001010101000010100001111110000000100000100000
101010000000001101000010100000000000000000100000000000
100000000000000001000100000000001100000000000000000000
110000001111011111000010110011101100110000110100000000
010000000000100101000010000101111001111000100000000010
000000000000000101100010111001011011000010000000000000
000000000000000101000011010101011000000000000000000000
000001000000000101000010011111001001000000000000000000
000000100000000000100011101111111010100000000000000000
000000000000001001000110100011101110100000000000000000
000000000000001001100000000001011010000000000000000000
000000001110000000000110010011111000000001010010000100
000000000000000000000110010000010000000001010000000000
000000000000000001100110010000001010000010100000000100
000000000000000000000110011101010000000001010000000000

.logic_tile 8 7
000000000000000000000111110000011110000011110000100000
000000000000000000000110100000000000000011110000000100
101000000000000000000111110000000000000000000000000000
100000000000000000000111010000000000000000000000000000
110000000000000111100110011111011110010001000000000000
100010100000000000100010011101001010001000100000000000
000000000000000000000111100101000000010110100100000000
000000000000000000000000000000100000010110100000000000
000000000000000000000010101001011000000100010000000000
000000001100000000000000001001111001100010000000000000
000000000000000101000010100111111111100000000000000000
000000000000000000000000001011101111000000000000000001
000000000000001101100000000011111100000000000000000000
000000000000001001000000000111011011001000000000000100
110000000000001101100110110000000000000000100000000000
000000000000001001000010100000001011000000000000000000

.logic_tile 9 7
000000001100000000000110110001000000000000001000000000
000000000000000000000010000000100000000000000000001000
101000000000000001100000000000001010001100111100000000
100000000000000000000000000000011100110011000000000000
110000000000000000000110100000001000001100111100000000
100000000000000000000000000000001001110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000100000000000000000100000110011000000000000
000000000110000001100000000111101000001100111100000100
000000000001000000000000000000000000110011000000000000
000000000000000000000000010000001001001100111100000000
000000001000000000000010000000001000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000110001000000000000101101000001100111100000000
000000000000000001000000000000100000110011000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000001100000010111001000001100111100000000
000000000000000000000010000000000000110011000000010000
101000000000001000000000010000001000001100111100000000
100000000000001011000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000001001001100000000000001001001100111100000000
000000000000100001000000000000001100110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001001110011000000000000
010000000000000000000000000101101000001100111100000000
010000000000000000000000000000100000110011000000000000

.logic_tile 12 7
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000010000
000000000000001000000110110101100001000000001000000000
000000000000000101000010100000001100000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000001101100000000000000001000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000001010001101000000000000001100000000000000000000
000000000000001111100110000111000000000000001000000000
000000000000001001100100000000000000000000000000000000
000010100000000101000000000000001000111100001000000000
000001000000000000100000000000000000111100000000000000
000000000000000000000000001101111101000000000000000000
000000000000000000000000001011001010010000000000000000

.io_tile 13 7
000000011000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000001110000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000010000000000000
000001010000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000000000000010111000000000000001000000000
100000000000000000000010000000100000000000000000000000
010000000000000000000010110101001000001100111100000000
110000000000000000000010000000100000110011000000000000
000000000000001001100000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110100000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000101000000010000001001001100111100000000
110000000000000000000010100000001101110011000000000000

.logic_tile 2 8
000000000001011001100110000101001110000011111000000000
000000000000000001000000000000101000000011110000010000
101000000000000101100110110000001110000011111000000000
100000000000000000000010100000001000000011110000000000
110000000000000101000000011000001000011100000000100000
110000000000000000100011000011001010101100000010000000
000000000000001101000000010000000001001100110100000000
000000000000000101100010001001001011110011000000000000
000001000000000000000000001001111001100000000000000000
000000000000000000000000000111011001000000000000000000
000000000000001000000110011000011100000010000000000000
000000000000000001000010000101011001000001000000000000
000000000000000101000110000011100000000000000100000000
000000000000001101100100000000100000000001000000000000
010000000000000001100000001000000000010110100000000000
110000000000000000000000001101000000101001010000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000001000000000000000001110000011111000000000
000000000000000001000000000000001000000011110000010000
000000000000001001100000010101001110000011111000000000
000000000000000001000010000000000000000011110000000000
000000000000000001100110010101001110000011111000000000
000000000000000000000010000000110000000011110000000000
000000000000000000000000000101001110000011111000000000
000000000000000000000000000000110000000011110000000000
000000000000000000000000000000011111000011111000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000110000000011111000011111000000000
000000000000000000000000000000001000000011110000000000
000000000000001101100110110000011111000011111000000000
000000000000000101000010100000011001000011110000000000
000000000000001101100110110000011111000011111000000000
000000000000000101000010100000011101000011110000000000

.logic_tile 5 8
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
101000000000000000000000000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
010000000000000001100000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000001000000000000101101000001100111100000000
000010000000000001000000000000000000110011000000000000
000000000000000000000110010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000000001100000001000001000001100110100000000
100000000000000000000000001011000000110011000000000000

.logic_tile 6 8
000000000000000000000111100000001010000100000100000000
000000000000000101000110100000010000000000000000000000
101000000000000111000110111101111001100000000100000000
100000000000001101000010100101101100000000000000000000
000000000000001000000011111101011001000010000000000000
000000001100000101000010010101011001000000000000000000
000000000000001101100010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000000001011110110011000000000000
000000000000001101000000000001101011000000000000000000
000000000001011001100000001011011101100010000000000000
000000000000001101000000001111001000000100010000000000
000001000000000000000000010000001110101000000000000000
000010000000000001000010001001010000010100000000000010
000000000000000000000000000000000000000000100100000000
000000000000001101000010110000001110000000000000000000

.logic_tile 7 8
000000000000001111000010100011000000000000001000000000
000000000000000011000000000000000000000000000000001000
000000000000001000000110000001000001000000001000000000
000000000000001111000100000000001010000000000000000000
000000000000001000000011100101000001000000001000000000
000000001010001011000000000000001000000000000000000000
000000000000001000000010100111100001000000001000000000
000000000110001111000011110000101010000000000000000000
000000000000100101100000000011100000000000001000000000
000010000001010000000000000000000000000000000000000000
000000000001010101100010001101101000001000000000000000
000000001100000000000000001111101001010100000000000000
000010100000000000000000000001011101001000100000000000
000000000000000000000000001101011111010001000000000000
000000000000000001100010001111100001000110000000000001
000000000000000000000010001101001001010110100000000000

.logic_tile 8 8
000000000000001011100011110001000000000000001000000000
000000000000000011100010010000101000000000000000001000
000000000000000111100111010111001101000011111010000000
000000000000000101100010100000011000000011110000000000
000000000000000011100110000101100000000000001000000000
000000000000000000000110100000101010000000000000000000
000000000000000001100111000011000000000000001000000000
000000000000000000000110000000001000000000000000000000
000000000000000101100000010001100001000000001000000000
000000000000000001000010010000101111000000000000000000
000000000000000000000000000101111010000011111000000100
000000000000000000000000000000011111000011110000000000
000000000000001001100000001101001001111100010000000000
000000000000000101000010000001101001111100000000000000
000000000000000000000010000001001010000010000000000000
000000000000000000000000000111111100000000000000000000

.logic_tile 9 8
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000000010000
101000000000000001100000000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
110000000000000001100000000000001000001100111100000000
100000000000000000000000000000001001110011000000000000
000000000000001000000000010111001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000001000000110000101101000001100111100000000
000000000000000001000000000000100000110011000000000000
110000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000001000000000000000001000001100111100000000
000000001000000001000000000000001000110011000000010000
101000000000000000000000000000001000001100110100000000
100000000000000000000000000000001100110011000010000000
000000000000000000000000001101111101000010000000000000
000000000000000000000010011111011010000000000000000000
000000000000001001100000000111011110100000000000000000
000000000000001011000000000111001011000000000000000100
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000011010000011110100000000
000000001100000001000000000000000000000011110000100000
000000000000001101100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000001000110000101111110001100110100000000
010000000000000000000000000000010000110011000000100000

.logic_tile 12 8
000000000000000011100111010001001100000010000000000000
000000000000000000100010000111111100000000000000000000
101000000000001111000111100000000000000000000110000000
100000000000000001000000000011000000000010000010000100
110000000000001001100000011111011111010000000000000000
110000000000000101000010100101111011000000000000000000
000000000000000011100010100001011000100000000000000000
000000000000000000000010101101101110000000000000000000
000000000000001111000110011101011001100000000000000000
000000000000001001100111001011011111000000000000000000
000000000001010000000000010101001101001100110000000000
000000000000100000000010010001011000110011000000000000
000001000000001001100110010011011010111111110000000000
000000100000000001100010010101010000111100000010100000
000000000000000000000110010000000000000000000000000000
000000000000000000000110000000000000000000000000000000

.io_tile 13 8
000000000000000010
000000000000100000
000000000000000000
000000000000000001
000000011000100110
000000001000010100
001100000000000000
000000000000000000
000000111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
101000000000000000000000000000001000001100110100000000
100000000000000000000000000011000000110011000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000010000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000001101100000000001001110100000000000000000
000000000000000101000000001011011111000000000000000000
000000000000000000000000000001001110000000000000000000
000000000000000000000000000001011111000001000000000000
000000000000001000000000001101011101000010000000000000
000000000000000101000000001011001111000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000110000000000010000000000000000000000000000000
000000000000000001100000010000011010101000000000000000
000000000000000000100010010111000000010100000000000000
000000000000001000000110010000000000000000000000000000
000000000000000001000110010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000110011101001001100011110000000001
000000000000000000000110011011001110000011110000010100
000000000000001001100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001001100000001101011110000010000000000000
000000000000001111100010000011101010000000000000000000
000000000000000111000000000011011010100011110000000000
000000000000000001000000000000001111100011110000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000010001011001000010000000000000
000000000000000001000010001001101010000000000000000000
000000000000000000000000000001100000100000010000000000
000000000000000000000010000000001101100000010000000000
000000000000000101100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000010000000
101000000000000000000000000111100000000000000100000000
100000000000001111000000000000100000000001001000000000
010000000000000000000110100000000000010110100000000000
110000000000000000000000000111000000101001010011000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000001010000000
000000000000000011100111011000000000000000000100000000
000000000000000000000010001011000000000010000000000010
000000000000000000000000000011000000000000000000000000
000000000000000000000011110000100000000001000000000000
000000000000001001000111000011000000000000000100000000
000000000000000111000100000000100000000001001000000000
010000000000000000000011100000000000000000000100000000
010000000000000000000100000011000000000010001000000000

.logic_tile 6 9
000000000000000101100110111111101011110011000000000000
000000000000000000000010001001001011010010000000000000
000000000000000011100010110101101110101010100000000000
000000001000000000000010100000100000101010100000000000
000001000000000001100110100001011010101010100000000000
000010100000000101000010110000010000101010100000000000
000000000000000111000110110101011101110110100000000000
000000000000000000000011010001111001111000100000000000
000000000000000000000010000101011001100001000000000000
000000000000000000000010000101101111000000000000000000
000000000000001000000000011001111100110110100000000000
000000000000000101000010101001101000111000100000000000
000000000000100101100000000011001001100010000000000000
000000000001010000100010001011111010000100010000000000
000000000000001101100010111001011110100001000000000000
000000000000000101100110001111101111000000000000000000

.logic_tile 7 9
000000000000001011100000001111101110110011000000000000
000000000000000001100000001011101110010010000000000000
101000000000000000000000000000000000000000000100000000
100000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100111010000000000000000000000000000
000000000000010000000111100000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000001000000000000001100000000000000000000
000000000000000000000110001001011011100000000000000000
000000000000000000000011111101001101001000000000000000
000000000000000001100000001000000000000000000100000000
000000000000001111000000001101000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010000001000000000010000000000000

.logic_tile 8 9
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
101000000000001001100010100011111101000010000000000000
100000000000000011000010100111101101000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000001000000110110101111100100000000000000000
000000000000000101000010100111101101000000000000000000
000000000000001101100110110011001001000010000000000000
000000000000000101000010101011011010000000000000000000
000000000000000101100111101101011110001000010100000000
000000000000000101000000001001111111000000000000100000
000000000000000000000000011101011001100000000000000000
000000000000000000000011001001001000000000000000000000

.logic_tile 9 9
000000000000000000000110010000001000001100111100000000
000000000000000000000010000000001100110011000000010000
101000000000000000000000000000001000001100111100000000
100000000000000000000000000000001100110011000000000000
110000000000000000000000000000001000001100111100000000
100000000000000000000000000000001001110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000001001100000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000110010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000100110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000111100110100001000000000000001000000000
000000000000000000100100000000100000000000000000001000
000000000000000111000000000011000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000111000011100000000000000000001000000000
000000000000000000100100000000001010000000000000000000
000000000000000101100011100101000000000000001000000000
000000000000000000100100000000100000000000000000000000
000000000000000101000000000001100000000000001000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000000000000000000000101101000100000000000000000
000000000000000000000000000000001000100000000000100000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000011100011100000000000001000000000
000000000000000000000100000000100000000000000000001000
101000000000001001100000001111111110101101111110000000
100000000000000001000000000111011100110111100010000000
010000000000000000000010001111001001101101111100000000
110000000000000101000011100011101110110111101010000000
000000000000000001100000001111101000000100101100000000
000000000000000000100000000111001101100001000010000000
000000000001000001100110001101001001000100101100000001
000000000000000000000000000011101000100001001010000000
000000000000001000000110101111101001101101110110000000
000000000000000111000000000111001000110111100010000000
000000000000000000000000010101001000101011110010000000
000000000000000000000010000000010000101011110001000000
010000000000001001000110100000000000000000000000000000
110000000000000111000000000000000000000000000000000000

.logic_tile 5 10
000000000000001001100000010111111000000011111001000000
000000000000000001000010000000011000000011110000001000
101000000000001111100110000111001010000011111000000000
100000000000000001000000000000001000000011110001000000
110010100000000101100110110111001010000011111000000000
010001000000000000000010100000111001000011110001000000
000000000100001101100111000111001011000011111000000000
000000000000000101000000000000111101000011110001000000
000000000000000000000110100001111011000011111000000000
000000001110000000000010000000001000000011110001000000
000000000000000001100010110011111011000011111000000000
000000000000001001000010100000101100000011110001000000
000000000000000101000110001011001001000011100000000000
000000000000000000000010101111101110000011110010000000
110000000000000101100110101101100000111111110100000000
010000000000000101000000001001100000101001010000000000

.logic_tile 6 10
000000000000001101000011100101000001001001000000000000
000000000000000001100000001101001111000000000000000000
101000000001011001100110111001001111110100000000000000
100000000000100001100010000001011011111100000000000000
000000000000000000000010101111111111110011000000000000
000000000010000101000010110011011101000000000000000000
000000000000000111000010111001101101100010000000000000
000000000000001101000110100101001001001000100000000000
000000000001011000000000010000001000000100000110000000
000000000000100111000011100000010000000000000000000000
000000000000001000000000001101111100100010000000000000
000000000000001101000011110111111011001000100000000000
000000000000000000000110101000000000000000000100000000
000000001110000000000011110101000000000010000000000000
000000000000000000000010110011011000100010000000000000
000000000000001111000110111111111000001000100000000000

.logic_tile 7 10
000000000000001000000111000111101011000000000100000000
000000000000000001000100001111001010010000001000000000
101000000000001000000000010001111100100000000000000000
100000000000001011000011000011111111000000000000000000
010000000000001101100010011111011011101011010000000000
110000000000000101000010001101001000000010100000000000
000000000000001101000110001001011010000000000011000010
000000000000000001000000000101010000000001010001000000
000000000000000001000000001111011010000000000100000000
000000001100000000000000001101000000111101010000000000
000000000000000000000000011101100000100110010000000000
000000000000000000000010110101101110101001010000000000
000000000000001001100110010001001010000010110000000000
000000000000000001000010110101111110000001010001000000
110000000000001001100000000000001010000100000100000000
110000000000000111000000000000000000000000000000000000

.logic_tile 8 10
000000001110000000000111110001101100101000000000100000
000000000000000000000011000000110000101000000011000000
000000000000000001100010100101011101101010000000000000
000000000000000101000000001111001110000101010000000000
000010100000000001000010001101101101000000000000000000
000001000000000000000000000111001011100000000000000000
000000000000001001000010101111111001100000000000000000
000000000000000001000110000001101011000000000000000000
000000000000000001100110000001011110001000100000000000
000000000000000000000000001101111001010001000000000000
000000000000000101100110111101111101000000000000000000
000000000000001111000010101011011100000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100010100000000000000000000000000000
000000000000000001100010000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000001100110000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
110000000000000001100000000000001000001100111100000000
100000000000000000000000000000001101110011000000000000
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000001000000110000101101000001100111100000000
000000000000000001000000000000100000110011000000000000
110000000000000000000000000000001001001100110100000000
000000000000000000000000000000001001110011000000000000

.ramt_tile 10 10
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000111000000001101001101001011100000000000
100000000000000000000000001101011000101011010000000000
010000000000000111000110000000000000000000000000000000
110000000000000000000010110000000000000000000000000000
000000000000000000000000000000011111010000000000000000
000000000000000000000011100001001110100000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000111000001001100110000000000
000000000000000000000000000000001111110011000000000000
000000000000000101000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000001111100000011011001010010111100100000000
000000000000000111000010000011101100101001000001000010

.logic_tile 12 10
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
101000000000000000000010110101011000001100111000000000
100000000000000000000110100000011000110011000000000000
010000000000000101000110110101101001001100111000000000
110000000000000000100011010000101011110011000000000000
000000000000000101000011100101101001001100111000000000
000000000000000000100010110000101001110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000001100000000000001001001100110000000000
000000000000000000000010110001001111110011000000000000
000000000000000111000000001101011100101000010110000000
000000000000000000100000000101101110011110100000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000001100000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001000000000000101100000000010101010100101
000000000000000001000000000000101000000001010010000001
000000000000000001100000010101001100000011111000000000
000000000000000101000010000000111010000011110000000000
000000000000000000000110000111011100000011111000000000
000000000000000000000000000000101000000011110000000000
000000000000000000000110110000011101000011111000000000
000000000000000000000010100000001000000011110000000000
000000000000001101100000010011101000100011110000000000
000000000000000101000010101111101101000011110000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 2 11
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
101000000000000001100000000101011010001100111110000000
100000000000000000000000000000010000110011000000000000
010000000000000001100111000000001000001100111110000000
110000000000000000000000000000001101110011000000000000
000000000000000101100110000000001000001100111110000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110010111101000001100111100000001
000000000000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100110100000001
000000000000000000000000000000001000110011000000000000
000000000000000000000000001001111110000000000000000000
000000000000000000000000001101001010000100000000000000
010000000000001000000000000000011010000011110100000001
110000000000000001000000000000010000000011110000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000101000000000001000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000010000000000000000001000000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000000000010100000001000110011001000000000
000000000000000000000000000000001011110011000000000000
000000000000000101000000000001101000101010101000000000
000000000000000000000000000000000000101010100000000000
000000001000000000000000000000001001110011001000000000
000000001100000000000000000000001010110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000110110101000001000000001000000000
000000001111000000000010000000001100000000000000001000
000000000000001101100000010111000000000000001000000000
000000000000001001000010010000001100000000000000000000
000010100000000000000000010111001100101010101000000000
000001000000000101000010101011101001010101010000000000
000000000000001000000000010111100000000000001000000000
000000000000000101000010000000101011000000000000000000
000000000001010001100000010001000001000000001000000000
000000000000100000100010010000101000000000000000000000
000000000000001000000000000001100001000000001000000000
000000000000000101000000000000101010000000000000000000
000000000000010101100000010101111000000011111000000000
000000000000100000000010100000100000000011110000000000
000000000000000000000110100000001000111100001000000000
000000000000000000000000000000000000111100000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000100100000000
100000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000001000000100100000000
000000000000000000100000000000001010000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000001000000000
000000000010000000000011100000001110000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000111000010000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000001000000001000000000
000010100000000000000000000000001110000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101100000000000001000111100001000000000
000000000000000000100000000000000000111100000000100000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 8 11
000000000000000111000111100000000000000000001000000000
000000000000000000100100000000001111000000000000001000
000000000000000000000011100101000000000000001000000000
000000000000000000000111110000100000000000000000000000
000000000000000000000110100011100001000000001000000000
000000000000000000000110000000101110000000000000000000
000000000000000001000000000011101001111100000010000000
000000000000000001000000000001101001110100000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000110000000000110100101101011000000000000000000
000000000000000000000000001101011001010000000000000000
000000000000000101100000000101011010000101010000000000
000000000000000000000000001101101001010101000000000000

.logic_tile 9 11
000000000001001101000010100101100000000000001000000000
000000000000000111000010100000000000000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000101100111110111001010000011111000000000
000000000010000000100111000000110000000011110000000000
000000000000001000000111100111001010000011111000000000
000000000000000111000000000000100000000011110000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001100000000000001011000011111000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000110010000001000111100001010000000
000001000000100000000010000000000000111100000000000001
000000000000000000000000000001011000000010000000000000
000000000000000000000000001001101000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000001000000000001101011011001111000101000000
000000000000000001000000000001101100000111010001000000
101000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000001000000000000010100000011010000100000100000000
110000001100000000000011100000010000000000000001000000
000000000000001000000000000000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000
000000000000010000000000000000000000010110100000000000
000000000000100000000000000001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000111100010100111100000000000001000000000
000000000000000000100010100000100000000000000000001000
101000000000100000000000000000011110000011111000000000
100000000000000000000010100000011100000011110000000000
110000000000000000000110010000001001001100111000000000
110000001110000000000010000000001101110011000000000000
000000000000000111000110010101101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000001100000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000010000000000000010001101000001100110000000000
000010000000000000000010000000100000110011000000000000
000000000000000000000110001001001010111100000100000000
000000001100000000000100000101011001111000100001000000
000000000000000000000110010101011010111001010101000000
000000000000000000000110010001101001100001010001000000

.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000101110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 i_Switch_2_SB_LUT4_I3_O[2]_$glb_sr
.sym 2 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]_$glb_ce
.sym 3 i_Switch_1_SB_LUT4_I3_O[2]_$glb_sr
.sym 4 i_Clk$SB_IO_IN_$glb_clk
.sym 5 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]_$glb_sr
.sym 7 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]_$glb_sr
.sym 8 Frogg_Inst.P1_Inst.w_Paddle_Count_En_$glb_ce
.sym 40 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 41 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 42 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 43 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 47 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S
.sym 48 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 49 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 50 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[0]
.sym 51 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 52 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 53 o_VGA_VSync$SB_IO_OUT
.sym 54 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 180 VGA_Sync_Porch_Inst.w_VSync
.sym 181 VGA_Sync_Porch_Inst.UUT.w_Frame_Start
.sym 291 VGA_Sync_Porch_Inst.w_HSync
.sym 292 w_VSync_Frogg
.sym 298 w_HSync_Frogg
.sym 408 Frogg_Inst.w_HSync
.sym 410 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 521 VGA_Sync_Pulses_Inst.o_Col_Count[2]
.sym 522 VGA_Sync_Pulses_Inst.o_Col_Count[3]
.sym 523 VGA_Sync_Pulses_Inst.o_Col_Count[4]
.sym 524 VGA_Sync_Pulses_Inst.o_Col_Count[5]
.sym 525 VGA_Sync_Pulses_Inst.o_Col_Count[6]
.sym 526 VGA_Sync_Pulses_Inst.o_Col_Count[7]
.sym 553 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 601 i_Clk$SB_IO_IN
.sym 633 VGA_Sync_Pulses_Inst.o_Col_Count[8]
.sym 634 VGA_Sync_Pulses_Inst.o_Col_Count[9]
.sym 635 VGA_Sync_Pulses_Inst.o_Col_Count[1]
.sym 636 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 637 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 638 VGA_Sync_Pulses_Inst.o_Col_Count[0]
.sym 691 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 748 VGA_Sync_Pulses_Inst.o_Row_Count[2]
.sym 749 VGA_Sync_Pulses_Inst.o_Row_Count[3]
.sym 750 VGA_Sync_Pulses_Inst.o_Row_Count[4]
.sym 751 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 752 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 753 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 826 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 830 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 836 i_Clk$SB_IO_IN
.sym 856 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 860 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 861 VGA_Sync_Pulses_Inst.o_Row_Count[9]
.sym 944 i_Clk$SB_IO_IN
.sym 968 i_Clk$SB_IO_IN
.sym 974 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 1089 $PACKER_VCC_NET
.sym 1090 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 1091 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 1092 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 1093 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R
.sym 1095 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 1097 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 1235 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 1279 $PACKER_VCC_NET
.sym 1880 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 1881 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 1886 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 1897 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 1902 $PACKER_VCC_NET
.sym 1923 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S
.sym 1970 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 1972 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 1975 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[3]
.sym 1977 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[6]
.sym 1979 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 1986 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 1987 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[5]
.sym 1988 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 1991 $PACKER_VCC_NET
.sym 1993 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 1995 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 1997 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 1999 $PACKER_VCC_NET
.sym 2000 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 2001 $nextpnr_ICESTORM_LC_8$O
.sym 2003 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 2007 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I3[1]
.sym 2009 $PACKER_VCC_NET
.sym 2010 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 2011 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[3]
.sym 2013 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I3[2]
.sym 2015 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 2017 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 2019 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I3[3]
.sym 2021 $PACKER_VCC_NET
.sym 2022 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 2023 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[5]
.sym 2025 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I3[4]
.sym 2027 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 2028 $PACKER_VCC_NET
.sym 2029 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[6]
.sym 2031 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I3[5]
.sym 2033 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 2034 $PACKER_VCC_NET
.sym 2037 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I3[6]
.sym 2039 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 2040 $PACKER_VCC_NET
.sym 2043 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[2]
.sym 2046 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 2063 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 2064 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 2065 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[1]
.sym 2067 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[0]
.sym 2069 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 2077 VGA_Sync_Porch_Inst.w_HSync
.sym 2085 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S
.sym 2087 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[6]
.sym 2090 o_VGA_HSync$SB_IO_OUT
.sym 2104 o_VGA_VSync$SB_IO_OUT
.sym 2106 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[1]
.sym 2108 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[2]
.sym 2111 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[3]
.sym 2112 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_O
.sym 2113 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 2115 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[5]
.sym 2118 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[8]
.sym 2119 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[7]
.sym 2120 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[9]
.sym 2124 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 2129 $PACKER_VCC_NET
.sym 2139 VGA_Sync_Porch_Inst.w_HSync
.sym 2147 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[2]
.sym 2152 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[8]
.sym 2154 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[9]
.sym 2155 VGA_Sync_Porch_Inst.w_VSync
.sym 2162 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 2163 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[0]
.sym 2164 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 2165 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S
.sym 2169 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 2170 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[1]
.sym 2172 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 2173 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[5]
.sym 2174 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 2175 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[7]
.sym 2177 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[1]
.sym 2178 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[2]
.sym 2179 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[3]
.sym 2180 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 2181 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 2182 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[6]
.sym 2185 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[1]
.sym 2187 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[0]
.sym 2188 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[2]
.sym 2191 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[7]
.sym 2192 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[8]
.sym 2193 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[2]
.sym 2194 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[9]
.sym 2197 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[1]
.sym 2198 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[6]
.sym 2199 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[3]
.sym 2200 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[5]
.sym 2203 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 2204 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 2205 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 2206 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 2209 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[8]
.sym 2210 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[7]
.sym 2211 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[9]
.sym 2212 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[2]
.sym 2215 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[5]
.sym 2216 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[3]
.sym 2217 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[6]
.sym 2218 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[1]
.sym 2224 VGA_Sync_Porch_Inst.w_VSync
.sym 2227 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 2228 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 2229 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 2230 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 2232 i_Clk$SB_IO_IN_$glb_clk
.sym 2233 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S
.sym 2235 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[1]
.sym 2236 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[2]
.sym 2237 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[3]
.sym 2238 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 2239 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[5]
.sym 2240 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[6]
.sym 2241 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[7]
.sym 2246 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S
.sym 2263 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[6]
.sym 2290 VGA_Sync_Porch_Inst.w_VSync
.sym 2296 w_VSync_Frogg
.sym 2339 w_VSync_Frogg
.sym 2344 w_VSync_Frogg
.sym 2345 VGA_Sync_Porch_Inst.w_VSync
.sym 2367 i_Clk$SB_IO_IN_$glb_clk
.sym 2369 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[8]
.sym 2370 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[9]
.sym 2389 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_O
.sym 2391 VGA_Sync_Porch_Inst.UUT.w_Frame_Start
.sym 2400 Frogg_Inst.w_VSync
.sym 2406 VGA_Sync_Pulses_Inst.o_Col_Count[8]
.sym 2408 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 2425 Frogg_Inst.w_HSync
.sym 2428 Frogg_Inst.w_VSync
.sym 2429 w_HSync_Frogg
.sym 2458 w_HSync_Frogg
.sym 2464 Frogg_Inst.w_VSync
.sym 2499 Frogg_Inst.w_HSync
.sym 2502 i_Clk$SB_IO_IN_$glb_clk
.sym 2505 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 2508 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D[0]
.sym 2534 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_O
.sym 2546 VGA_Sync_Pulses_Inst.o_Col_Count[9]
.sym 2561 VGA_Sync_Pulses_Inst.o_Col_Count[4]
.sym 2564 VGA_Sync_Pulses_Inst.o_Col_Count[7]
.sym 2567 VGA_Sync_Pulses_Inst.o_Col_Count[2]
.sym 2568 VGA_Sync_Pulses_Inst.o_Col_Count[3]
.sym 2579 $PACKER_VCC_NET
.sym 2581 VGA_Sync_Pulses_Inst.o_Col_Count[8]
.sym 2583 VGA_Sync_Pulses_Inst.o_Col_Count[9]
.sym 2589 $nextpnr_ICESTORM_LC_33$O
.sym 2591 VGA_Sync_Pulses_Inst.o_Col_Count[7]
.sym 2595 Frogg_Inst.Sync_To_Count_Inst.i_HSync_SB_LUT4_O_I3[1]
.sym 2597 $PACKER_VCC_NET
.sym 2598 VGA_Sync_Pulses_Inst.o_Col_Count[8]
.sym 2601 Frogg_Inst.Sync_To_Count_Inst.i_HSync_SB_LUT4_O_I3[2]
.sym 2603 VGA_Sync_Pulses_Inst.o_Col_Count[9]
.sym 2611 Frogg_Inst.Sync_To_Count_Inst.i_HSync_SB_LUT4_O_I3[2]
.sym 2620 VGA_Sync_Pulses_Inst.o_Col_Count[8]
.sym 2621 VGA_Sync_Pulses_Inst.o_Col_Count[3]
.sym 2622 VGA_Sync_Pulses_Inst.o_Col_Count[2]
.sym 2623 VGA_Sync_Pulses_Inst.o_Col_Count[4]
.sym 2637 i_Clk$SB_IO_IN_$glb_clk
.sym 2642 Frogg_Inst.w_VSync
.sym 2643 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 2666 $PACKER_VCC_NET
.sym 2668 w_VSync_VGA
.sym 2694 VGA_Sync_Pulses_Inst.o_Col_Count[2]
.sym 2695 VGA_Sync_Pulses_Inst.o_Col_Count[3]
.sym 2696 VGA_Sync_Pulses_Inst.o_Col_Count[4]
.sym 2697 VGA_Sync_Pulses_Inst.o_Col_Count[0]
.sym 2702 VGA_Sync_Pulses_Inst.o_Col_Count[1]
.sym 2705 VGA_Sync_Pulses_Inst.o_Col_Count[5]
.sym 2706 VGA_Sync_Pulses_Inst.o_Col_Count[6]
.sym 2707 VGA_Sync_Pulses_Inst.o_Col_Count[7]
.sym 2721 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 2724 $nextpnr_ICESTORM_LC_9$O
.sym 2726 VGA_Sync_Pulses_Inst.o_Col_Count[0]
.sym 2730 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 2733 VGA_Sync_Pulses_Inst.o_Col_Count[1]
.sym 2736 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 2739 VGA_Sync_Pulses_Inst.o_Col_Count[2]
.sym 2740 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 2742 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 2745 VGA_Sync_Pulses_Inst.o_Col_Count[3]
.sym 2746 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 2748 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 2751 VGA_Sync_Pulses_Inst.o_Col_Count[4]
.sym 2752 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 2754 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 2756 VGA_Sync_Pulses_Inst.o_Col_Count[5]
.sym 2758 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 2760 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 2762 VGA_Sync_Pulses_Inst.o_Col_Count[6]
.sym 2764 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 2766 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 2768 VGA_Sync_Pulses_Inst.o_Col_Count[7]
.sym 2770 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 2772 i_Clk$SB_IO_IN_$glb_clk
.sym 2773 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 2775 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[1]
.sym 2776 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[2]
.sym 2777 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[3]
.sym 2778 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[4]
.sym 2779 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[5]
.sym 2780 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[6]
.sym 2781 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[7]
.sym 2804 $PACKER_VCC_NET
.sym 2822 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 2827 VGA_Sync_Pulses_Inst.o_Col_Count[8]
.sym 2829 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 2831 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 2832 VGA_Sync_Pulses_Inst.o_Col_Count[5]
.sym 2834 VGA_Sync_Pulses_Inst.o_Col_Count[7]
.sym 2840 VGA_Sync_Pulses_Inst.o_Col_Count[0]
.sym 2841 VGA_Sync_Pulses_Inst.o_Col_Count[6]
.sym 2845 VGA_Sync_Pulses_Inst.o_Col_Count[1]
.sym 2852 VGA_Sync_Pulses_Inst.o_Col_Count[9]
.sym 2855 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 2859 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 2862 VGA_Sync_Pulses_Inst.o_Col_Count[8]
.sym 2863 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 2867 VGA_Sync_Pulses_Inst.o_Col_Count[9]
.sym 2869 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 2872 VGA_Sync_Pulses_Inst.o_Col_Count[1]
.sym 2874 VGA_Sync_Pulses_Inst.o_Col_Count[0]
.sym 2878 VGA_Sync_Pulses_Inst.o_Col_Count[5]
.sym 2879 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 2880 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 2881 VGA_Sync_Pulses_Inst.o_Col_Count[9]
.sym 2884 VGA_Sync_Pulses_Inst.o_Col_Count[1]
.sym 2885 VGA_Sync_Pulses_Inst.o_Col_Count[6]
.sym 2886 VGA_Sync_Pulses_Inst.o_Col_Count[0]
.sym 2887 VGA_Sync_Pulses_Inst.o_Col_Count[7]
.sym 2891 VGA_Sync_Pulses_Inst.o_Col_Count[0]
.sym 2907 i_Clk$SB_IO_IN_$glb_clk
.sym 2908 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 2909 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[8]
.sym 2910 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[9]
.sym 2911 w_VSync_VGA
.sym 2912 VGA_Sync_Pulses_Inst.o_Row_Count[1]
.sym 2913 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1[1]
.sym 2914 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 2915 VGA_Sync_Pulses_Inst.o_Row_Count[0]
.sym 2916 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D[0]
.sym 2930 $PACKER_VCC_NET
.sym 2936 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 2948 $PACKER_VCC_NET
.sym 2968 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 2972 VGA_Sync_Pulses_Inst.o_Row_Count[2]
.sym 2973 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 2974 VGA_Sync_Pulses_Inst.o_Row_Count[4]
.sym 2975 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 2981 VGA_Sync_Pulses_Inst.o_Row_Count[3]
.sym 2985 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 2989 VGA_Sync_Pulses_Inst.o_Row_Count[1]
.sym 2991 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O
.sym 2992 VGA_Sync_Pulses_Inst.o_Row_Count[0]
.sym 2994 $nextpnr_ICESTORM_LC_5$O
.sym 2996 VGA_Sync_Pulses_Inst.o_Row_Count[0]
.sym 3000 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3002 VGA_Sync_Pulses_Inst.o_Row_Count[1]
.sym 3006 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3008 VGA_Sync_Pulses_Inst.o_Row_Count[2]
.sym 3010 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3012 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3015 VGA_Sync_Pulses_Inst.o_Row_Count[3]
.sym 3016 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3018 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 3020 VGA_Sync_Pulses_Inst.o_Row_Count[4]
.sym 3022 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3024 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 3026 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 3028 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 3030 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 3033 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 3034 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 3036 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3039 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 3040 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 3041 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 3042 i_Clk$SB_IO_IN_$glb_clk
.sym 3043 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O
.sym 3044 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_I2[0]
.sym 3045 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1[0]
.sym 3046 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 3049 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O
.sym 3070 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_E
.sym 3092 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3113 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 3114 VGA_Sync_Pulses_Inst.o_Row_Count[9]
.sym 3115 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 3126 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O
.sym 3129 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 3132 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 3133 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3136 VGA_Sync_Pulses_Inst.o_Row_Count[9]
.sym 3139 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 3176 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 3177 i_Clk$SB_IO_IN_$glb_clk
.sym 3178 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O
.sym 3185 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 3186 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_E
.sym 3210 $PACKER_VCC_NET
.sym 3257 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[1]
.sym 3265 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[1]
.sym 3315 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[1]
.sym 3316 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[2]
.sym 3317 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[3]
.sym 3318 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[4]
.sym 3319 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[5]
.sym 3320 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[0]
.sym 3321 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[0]
.sym 3322 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 3327 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 3332 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 3337 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_E
.sym 3348 $PACKER_VCC_NET
.sym 3368 $PACKER_VCC_NET
.sym 3371 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 3375 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 3376 $PACKER_VCC_NET
.sym 3377 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 3382 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 3385 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[2]
.sym 3386 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[3]
.sym 3387 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[4]
.sym 3388 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[5]
.sym 3389 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[0]
.sym 3393 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[2]
.sym 3394 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 3399 $nextpnr_ICESTORM_LC_29$O
.sym 3401 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 3405 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 3407 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 3408 $PACKER_VCC_NET
.sym 3411 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3[2]
.sym 3413 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 3414 $PACKER_VCC_NET
.sym 3415 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[3]
.sym 3417 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3[3]
.sym 3419 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 3420 $PACKER_VCC_NET
.sym 3421 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[4]
.sym 3423 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[3]
.sym 3426 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 3427 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[5]
.sym 3430 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[2]
.sym 3431 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[0]
.sym 3432 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[3]
.sym 3433 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[3]
.sym 3443 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[2]
.sym 3464 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[3]
.sym 3465 $PACKER_VCC_NET
.sym 3470 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[1]
.sym 3472 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[2]
.sym 4212 o_VGA_HSync$SB_IO_OUT
.sym 4215 o_VGA_VSync$SB_IO_OUT
.sym 4229 o_VGA_VSync$SB_IO_OUT
.sym 4232 o_VGA_HSync$SB_IO_OUT
.sym 4280 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 4282 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 4283 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[0]
.sym 4289 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 4291 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 4294 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 4296 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 4297 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[1]
.sym 4301 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[7]
.sym 4302 $PACKER_VCC_NET
.sym 4305 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 4307 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[2]
.sym 4310 $PACKER_VCC_NET
.sym 4311 $nextpnr_ICESTORM_LC_15$O
.sym 4314 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[0]
.sym 4317 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[1]
.sym 4319 $PACKER_VCC_NET
.sym 4320 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 4321 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[1]
.sym 4323 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[2]
.sym 4325 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 4327 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[2]
.sym 4329 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[3]
.sym 4331 $PACKER_VCC_NET
.sym 4332 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 4335 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[4]
.sym 4337 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 4341 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[5]
.sym 4343 $PACKER_VCC_NET
.sym 4344 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 4347 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[6]
.sym 4349 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 4350 $PACKER_VCC_NET
.sym 4353 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[7]
.sym 4355 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 4356 $PACKER_VCC_NET
.sym 4357 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[7]
.sym 4385 o_VGA_HSync$SB_IO_OUT
.sym 4421 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[9]
.sym 4437 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[7]
.sym 4444 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_O
.sym 4450 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 4451 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 4453 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[9]
.sym 4457 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 4460 $PACKER_VCC_NET
.sym 4462 VGA_Sync_Porch_Inst.UUT.w_Frame_Start
.sym 4466 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[8]
.sym 4472 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 4474 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[8]
.sym 4476 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 4477 $PACKER_VCC_NET
.sym 4478 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[8]
.sym 4480 $nextpnr_ICESTORM_LC_16$I3
.sym 4482 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 4484 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[9]
.sym 4490 $nextpnr_ICESTORM_LC_16$I3
.sym 4502 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 4512 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 4513 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 4521 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_O
.sym 4522 i_Clk$SB_IO_IN_$glb_clk
.sym 4523 VGA_Sync_Porch_Inst.UUT.w_Frame_Start
.sym 4568 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[3]
.sym 4569 VGA_Sync_Porch_Inst.UUT.w_Frame_Start
.sym 4571 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 4576 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_O
.sym 4578 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[5]
.sym 4580 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[7]
.sym 4582 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[1]
.sym 4587 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[6]
.sym 4588 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 4591 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[2]
.sym 4593 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 4596 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 4597 $nextpnr_ICESTORM_LC_43$O
.sym 4600 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 4603 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4604 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 4606 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[1]
.sym 4607 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 4609 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4610 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 4611 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[2]
.sym 4613 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4615 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4616 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 4618 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[3]
.sym 4619 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4621 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 4622 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 4623 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 4625 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4627 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 4628 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 4629 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[5]
.sym 4631 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 4633 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 4634 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 4636 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[6]
.sym 4637 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 4639 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 4640 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 4641 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[7]
.sym 4643 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 4644 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_O
.sym 4645 i_Clk$SB_IO_IN_$glb_clk
.sym 4646 VGA_Sync_Porch_Inst.UUT.w_Frame_Start
.sym 4668 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_O
.sym 4683 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 4688 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[8]
.sym 4689 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[9]
.sym 4703 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 4706 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_O
.sym 4708 VGA_Sync_Porch_Inst.UUT.w_Frame_Start
.sym 4720 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 4721 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 4723 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[8]
.sym 4724 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 4727 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[9]
.sym 4728 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 4730 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 4767 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_O
.sym 4768 i_Clk$SB_IO_IN_$glb_clk
.sym 4769 VGA_Sync_Porch_Inst.UUT.w_Frame_Start
.sym 4783 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 4815 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D[0]
.sym 4836 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 4853 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D[0]
.sym 4870 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 4890 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]_$glb_ce
.sym 4891 i_Clk$SB_IO_IN_$glb_clk
.sym 4892 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]_$glb_sr
.sym 4909 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 4914 $PACKER_VCC_NET
.sym 4915 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D[0]
.sym 4953 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 4962 w_VSync_VGA
.sym 4987 w_VSync_VGA
.sym 4992 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 5014 i_Clk$SB_IO_IN_$glb_clk
.sym 5036 Frogg_Inst.w_VSync
.sym 5059 $PACKER_VCC_NET
.sym 5061 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[4]
.sym 5062 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[5]
.sym 5066 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[1]
.sym 5068 VGA_Sync_Pulses_Inst.o_Row_Count[1]
.sym 5071 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[6]
.sym 5072 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D[0]
.sym 5075 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[2]
.sym 5076 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[3]
.sym 5080 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[7]
.sym 5083 VGA_Sync_Pulses_Inst.o_Row_Count[2]
.sym 5084 VGA_Sync_Pulses_Inst.o_Row_Count[3]
.sym 5085 VGA_Sync_Pulses_Inst.o_Row_Count[4]
.sym 5086 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 5087 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 5088 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 5089 $nextpnr_ICESTORM_LC_18$O
.sym 5092 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D[0]
.sym 5095 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 5097 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[1]
.sym 5099 VGA_Sync_Pulses_Inst.o_Row_Count[1]
.sym 5101 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 5104 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[2]
.sym 5105 VGA_Sync_Pulses_Inst.o_Row_Count[2]
.sym 5107 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 5110 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[3]
.sym 5111 VGA_Sync_Pulses_Inst.o_Row_Count[3]
.sym 5113 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 5116 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[4]
.sym 5117 VGA_Sync_Pulses_Inst.o_Row_Count[4]
.sym 5119 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 5121 $PACKER_VCC_NET
.sym 5122 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[5]
.sym 5123 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 5125 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 5127 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[6]
.sym 5128 $PACKER_VCC_NET
.sym 5129 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 5131 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 5133 $PACKER_VCC_NET
.sym 5134 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[7]
.sym 5135 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 5174 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 5175 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 5180 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[8]
.sym 5181 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[9]
.sym 5183 VGA_Sync_Pulses_Inst.o_Row_Count[1]
.sym 5185 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 5186 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 5187 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 5189 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1[0]
.sym 5190 $PACKER_VCC_NET
.sym 5192 VGA_Sync_Pulses_Inst.o_Row_Count[4]
.sym 5193 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O
.sym 5194 VGA_Sync_Pulses_Inst.o_Row_Count[0]
.sym 5200 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1[1]
.sym 5202 VGA_Sync_Pulses_Inst.o_Row_Count[0]
.sym 5203 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D[0]
.sym 5204 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 5205 VGA_Sync_Pulses_Inst.o_Row_Count[9]
.sym 5207 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 5209 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5212 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 5214 $PACKER_VCC_NET
.sym 5215 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[8]
.sym 5216 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 5218 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1[2]
.sym 5221 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[9]
.sym 5222 VGA_Sync_Pulses_Inst.o_Row_Count[9]
.sym 5225 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1[1]
.sym 5227 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1[0]
.sym 5228 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1[2]
.sym 5231 VGA_Sync_Pulses_Inst.o_Row_Count[1]
.sym 5233 VGA_Sync_Pulses_Inst.o_Row_Count[0]
.sym 5237 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5238 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 5239 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 5240 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 5243 VGA_Sync_Pulses_Inst.o_Row_Count[4]
.sym 5245 VGA_Sync_Pulses_Inst.o_Row_Count[1]
.sym 5246 VGA_Sync_Pulses_Inst.o_Row_Count[0]
.sym 5250 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D[0]
.sym 5255 VGA_Sync_Pulses_Inst.o_Row_Count[0]
.sym 5259 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 5260 i_Clk$SB_IO_IN_$glb_clk
.sym 5261 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O
.sym 5280 w_VSync_VGA
.sym 5282 $PACKER_VCC_NET
.sym 5303 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 5304 VGA_Sync_Pulses_Inst.o_Row_Count[9]
.sym 5311 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 5316 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5321 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 5324 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 5325 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 5327 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_I2[0]
.sym 5329 VGA_Sync_Pulses_Inst.o_Row_Count[2]
.sym 5330 VGA_Sync_Pulses_Inst.o_Row_Count[3]
.sym 5334 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 5336 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 5337 VGA_Sync_Pulses_Inst.o_Row_Count[9]
.sym 5338 VGA_Sync_Pulses_Inst.o_Row_Count[3]
.sym 5339 VGA_Sync_Pulses_Inst.o_Row_Count[2]
.sym 5342 VGA_Sync_Pulses_Inst.o_Row_Count[9]
.sym 5343 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 5344 VGA_Sync_Pulses_Inst.o_Row_Count[2]
.sym 5345 VGA_Sync_Pulses_Inst.o_Row_Count[3]
.sym 5348 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 5349 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 5350 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 5351 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 5366 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_I2[0]
.sym 5369 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5398 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_S
.sym 5427 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 5429 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 5431 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 5435 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 5437 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 5439 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 5441 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 5443 $PACKER_VCC_NET
.sym 5444 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 5458 $nextpnr_ICESTORM_LC_35$O
.sym 5460 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 5464 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 5466 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 5470 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[2]
.sym 5473 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 5476 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[3]
.sym 5478 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 5482 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[4]
.sym 5484 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 5488 $nextpnr_ICESTORM_LC_36$I3
.sym 5490 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 5494 $nextpnr_ICESTORM_LC_36$COUT
.sym 5496 $PACKER_VCC_NET
.sym 5498 $nextpnr_ICESTORM_LC_36$I3
.sym 5502 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 5503 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 5504 $nextpnr_ICESTORM_LC_36$COUT
.sym 5521 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 5524 Frogg_Inst.w_car_X[5]
.sym 5525 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 5526 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_E
.sym 5527 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 5529 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 5532 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[4]
.sym 5534 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[5]
.sym 5538 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[0]
.sym 5554 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[5]
.sym 5558 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[1]
.sym 5560 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_E
.sym 5562 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R
.sym 5564 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[0]
.sym 5567 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[2]
.sym 5568 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[3]
.sym 5577 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[4]
.sym 5581 $nextpnr_ICESTORM_LC_24$O
.sym 5584 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[0]
.sym 5587 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5589 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[1]
.sym 5591 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[0]
.sym 5593 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5596 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[2]
.sym 5597 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5599 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5602 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[3]
.sym 5603 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5605 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 5607 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[4]
.sym 5609 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5614 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[5]
.sym 5615 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 5618 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[0]
.sym 5619 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[5]
.sym 5620 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[1]
.sym 5621 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[4]
.sym 5627 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[0]
.sym 5628 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_E
.sym 5629 i_Clk$SB_IO_IN_$glb_clk
.sym 5630 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R
.sym 6321 o_VGA_Red_2$SB_IO_OUT
.sym 6324 o_VGA_Red_2$SB_IO_OUT
.sym 6332 o_VGA_Red_2$SB_IO_OUT
.sym 6340 o_VGA_Red_2$SB_IO_OUT
.sym 6353 o_VGA_HSync$SB_IO_OUT
.sym 6380 o_VGA_Red_2$SB_IO_OUT
.sym 6428 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S
.sym 6500 $PACKER_VCC_NET
.sym 6561 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 6562 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 6563 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 6564 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 6565 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 6566 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[5]
.sym 6567 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[0]
.sym 6625 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 6663 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6665 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 6667 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 6669 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[2]
.sym 6765 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[1]
.sym 6766 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[2]
.sym 6767 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[3]
.sym 6768 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[4]
.sym 6769 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[5]
.sym 6770 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[6]
.sym 6771 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[7]
.sym 6829 $PACKER_VCC_NET
.sym 6866 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[8]
.sym 6867 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[9]
.sym 6868 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[10]
.sym 6869 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[11]
.sym 6870 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[12]
.sym 6871 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[13]
.sym 6872 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[14]
.sym 6873 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[15]
.sym 6968 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[16]
.sym 6969 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[17]
.sym 6970 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[18]
.sym 6971 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[19]
.sym 6972 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[20]
.sym 6973 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[21]
.sym 6974 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[22]
.sym 6975 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[23]
.sym 7070 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[24]
.sym 7071 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[25]
.sym 7072 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[26]
.sym 7073 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[27]
.sym 7074 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[28]
.sym 7075 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[29]
.sym 7076 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[30]
.sym 7077 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[31]
.sym 7115 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_O
.sym 7133 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 7172 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 7174 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 7175 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E
.sym 7177 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 7178 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[0]
.sym 7232 $PACKER_VCC_NET
.sym 7235 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 7275 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 7276 Frogg_Inst.w_car_X[2]
.sym 7277 Frogg_Inst.w_car_X[3]
.sym 7278 Frogg_Inst.w_car_X[4]
.sym 7279 Frogg_Inst.w_car_X[5]
.sym 7280 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_E
.sym 7323 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[1]
.sym 7324 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[4]
.sym 7325 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[0]
.sym 7326 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[5]
.sym 7378 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 7379 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 7380 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 7381 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 7420 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 7427 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 8093 o_VGA_Red_2$SB_IO_OUT
.sym 8108 o_VGA_Red_2$SB_IO_OUT
.sym 8140 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[2]
.sym 8189 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S
.sym 8191 VGA_Sync_Porch_Inst.w_HSync
.sym 8238 VGA_Sync_Porch_Inst.w_HSync
.sym 8240 i_Clk$SB_IO_IN_$glb_clk
.sym 8241 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S
.sym 8248 VGA_Sync_Porch_Inst.w_Col_Count[2]
.sym 8249 VGA_Sync_Porch_Inst.w_Col_Count[3]
.sym 8250 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 8251 VGA_Sync_Porch_Inst.w_Col_Count[5]
.sym 8252 VGA_Sync_Porch_Inst.w_Col_Count[6]
.sym 8253 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 8326 $PACKER_VCC_NET
.sym 8334 $PACKER_VCC_NET
.sym 8337 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[5]
.sym 8343 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 8347 VGA_Sync_Porch_Inst.w_Col_Count[8]
.sym 8348 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 8352 VGA_Sync_Porch_Inst.w_Col_Count[5]
.sym 8353 VGA_Sync_Porch_Inst.w_Col_Count[6]
.sym 8354 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 8355 $nextpnr_ICESTORM_LC_46$O
.sym 8358 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 8361 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I3[1]
.sym 8363 VGA_Sync_Porch_Inst.w_Col_Count[5]
.sym 8364 $PACKER_VCC_NET
.sym 8367 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I3[2]
.sym 8369 VGA_Sync_Porch_Inst.w_Col_Count[6]
.sym 8370 $PACKER_VCC_NET
.sym 8373 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I3[3]
.sym 8375 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 8379 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I3[4]
.sym 8381 VGA_Sync_Porch_Inst.w_Col_Count[8]
.sym 8382 $PACKER_VCC_NET
.sym 8385 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I3[5]
.sym 8387 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 8393 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[5]
.sym 8395 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I3[5]
.sym 8405 VGA_Sync_Porch_Inst.w_Col_Count[8]
.sym 8406 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 8407 VGA_Sync_Porch_Inst.w_Col_Count[0]
.sym 8408 VGA_Sync_Porch_Inst.w_Col_Count[1]
.sym 8409 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 8410 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_O
.sym 8411 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 8412 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_I2[0]
.sym 8438 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S
.sym 8448 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 8449 $PACKER_VCC_NET
.sym 8451 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 8452 $PACKER_VCC_NET
.sym 8453 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[0]
.sym 8455 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 8457 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 8458 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 8459 VGA_Sync_Porch_Inst.w_Col_Count[5]
.sym 8460 VGA_Sync_Porch_Inst.w_Col_Count[6]
.sym 8461 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 8470 VGA_Sync_Porch_Inst.w_Col_Count[8]
.sym 8471 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 8474 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 8478 $nextpnr_ICESTORM_LC_3$O
.sym 8480 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[0]
.sym 8484 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[1]
.sym 8486 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 8487 $PACKER_VCC_NET
.sym 8488 VGA_Sync_Porch_Inst.w_Col_Count[5]
.sym 8490 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[2]
.sym 8492 $PACKER_VCC_NET
.sym 8493 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 8494 VGA_Sync_Porch_Inst.w_Col_Count[6]
.sym 8496 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[3]
.sym 8498 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 8499 $PACKER_VCC_NET
.sym 8500 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 8502 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[4]
.sym 8504 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 8506 VGA_Sync_Porch_Inst.w_Col_Count[8]
.sym 8508 $nextpnr_ICESTORM_LC_4$I3
.sym 8510 $PACKER_VCC_NET
.sym 8511 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 8512 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 8518 $nextpnr_ICESTORM_LC_4$I3
.sym 8521 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 8535 Frogg_Inst.car_Ctrl_Inst.r_car_Count[1]
.sym 8545 $PACKER_VCC_NET
.sym 8553 Frogg_Inst.car_Ctrl_Inst.r_car_Count[8]
.sym 8557 Frogg_Inst.car_Ctrl_Inst.r_car_Count[10]
.sym 8561 Frogg_Inst.car_Ctrl_Inst.r_car_Count[12]
.sym 8569 Frogg_Inst.car_Ctrl_Inst.r_car_Count[8]
.sym 8572 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8573 Frogg_Inst.car_Ctrl_Inst.r_car_Count[10]
.sym 8576 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 8580 Frogg_Inst.car_Ctrl_Inst.r_car_Count[1]
.sym 8582 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 8585 Frogg_Inst.car_Ctrl_Inst.r_car_Count[12]
.sym 8586 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8588 Frogg_Inst.car_Ctrl_Inst.r_car_Count[3]
.sym 8592 Frogg_Inst.car_Ctrl_Inst.r_car_Count[17]
.sym 8594 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8595 Frogg_Inst.car_Ctrl_Inst.r_car_Count[2]
.sym 8597 Frogg_Inst.car_Ctrl_Inst.r_car_Count[4]
.sym 8598 Frogg_Inst.car_Ctrl_Inst.r_car_Count[20]
.sym 8599 Frogg_Inst.car_Ctrl_Inst.r_car_Count[6]
.sym 8600 Frogg_Inst.car_Ctrl_Inst.r_car_Count[7]
.sym 8608 Frogg_Inst.car_Ctrl_Inst.r_car_Count[4]
.sym 8609 Frogg_Inst.car_Ctrl_Inst.r_car_Count[8]
.sym 8610 Frogg_Inst.car_Ctrl_Inst.r_car_Count[6]
.sym 8611 Frogg_Inst.car_Ctrl_Inst.r_car_Count[10]
.sym 8620 Frogg_Inst.car_Ctrl_Inst.r_car_Count[2]
.sym 8621 Frogg_Inst.car_Ctrl_Inst.r_car_Count[1]
.sym 8622 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 8623 Frogg_Inst.car_Ctrl_Inst.r_car_Count[20]
.sym 8632 Frogg_Inst.car_Ctrl_Inst.r_car_Count[3]
.sym 8633 Frogg_Inst.car_Ctrl_Inst.r_car_Count[12]
.sym 8634 Frogg_Inst.car_Ctrl_Inst.r_car_Count[17]
.sym 8635 Frogg_Inst.car_Ctrl_Inst.r_car_Count[7]
.sym 8644 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8645 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8646 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8647 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 8653 Frogg_Inst.car_Ctrl_Inst.r_car_Count[2]
.sym 8654 Frogg_Inst.car_Ctrl_Inst.r_car_Count[3]
.sym 8655 Frogg_Inst.car_Ctrl_Inst.r_car_Count[4]
.sym 8656 Frogg_Inst.car_Ctrl_Inst.r_car_Count[5]
.sym 8657 Frogg_Inst.car_Ctrl_Inst.r_car_Count[6]
.sym 8658 Frogg_Inst.car_Ctrl_Inst.r_car_Count[7]
.sym 8663 Frogg_Inst.w_Row_Count[4]
.sym 8668 Frogg_Inst.car_Ctrl_Inst.r_car_Count[1]
.sym 8678 Frogg_Inst.car_Ctrl_Inst.r_car_Count[17]
.sym 8680 $PACKER_VCC_NET
.sym 8684 Frogg_Inst.car_Ctrl_Inst.r_car_Count[20]
.sym 8696 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[4]
.sym 8697 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[5]
.sym 8703 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[3]
.sym 8704 $PACKER_VCC_NET
.sym 8707 Frogg_Inst.car_Ctrl_Inst.r_car_Count[1]
.sym 8708 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D[0]
.sym 8710 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[2]
.sym 8714 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[6]
.sym 8715 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[7]
.sym 8717 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[1]
.sym 8718 Frogg_Inst.car_Ctrl_Inst.r_car_Count[2]
.sym 8719 Frogg_Inst.car_Ctrl_Inst.r_car_Count[3]
.sym 8720 Frogg_Inst.car_Ctrl_Inst.r_car_Count[4]
.sym 8721 Frogg_Inst.car_Ctrl_Inst.r_car_Count[5]
.sym 8722 Frogg_Inst.car_Ctrl_Inst.r_car_Count[6]
.sym 8723 Frogg_Inst.car_Ctrl_Inst.r_car_Count[7]
.sym 8724 $nextpnr_ICESTORM_LC_19$O
.sym 8727 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D[0]
.sym 8730 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[2]
.sym 8732 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[1]
.sym 8734 Frogg_Inst.car_Ctrl_Inst.r_car_Count[1]
.sym 8736 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[3]
.sym 8739 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[2]
.sym 8740 Frogg_Inst.car_Ctrl_Inst.r_car_Count[2]
.sym 8742 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[4]
.sym 8744 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[3]
.sym 8746 Frogg_Inst.car_Ctrl_Inst.r_car_Count[3]
.sym 8748 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[5]
.sym 8750 $PACKER_VCC_NET
.sym 8751 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[4]
.sym 8752 Frogg_Inst.car_Ctrl_Inst.r_car_Count[4]
.sym 8754 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[6]
.sym 8757 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[5]
.sym 8758 Frogg_Inst.car_Ctrl_Inst.r_car_Count[5]
.sym 8760 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[7]
.sym 8762 $PACKER_VCC_NET
.sym 8763 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[6]
.sym 8764 Frogg_Inst.car_Ctrl_Inst.r_car_Count[6]
.sym 8766 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[8]
.sym 8769 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[7]
.sym 8770 Frogg_Inst.car_Ctrl_Inst.r_car_Count[7]
.sym 8774 Frogg_Inst.car_Ctrl_Inst.r_car_Count[8]
.sym 8775 Frogg_Inst.car_Ctrl_Inst.r_car_Count[9]
.sym 8776 Frogg_Inst.car_Ctrl_Inst.r_car_Count[10]
.sym 8777 Frogg_Inst.car_Ctrl_Inst.r_car_Count[11]
.sym 8778 Frogg_Inst.car_Ctrl_Inst.r_car_Count[12]
.sym 8779 Frogg_Inst.car_Ctrl_Inst.r_car_Count[13]
.sym 8780 Frogg_Inst.car_Ctrl_Inst.r_car_Count[14]
.sym 8781 Frogg_Inst.car_Ctrl_Inst.r_car_Count[15]
.sym 8810 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[8]
.sym 8817 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[10]
.sym 8821 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[14]
.sym 8822 $PACKER_VCC_NET
.sym 8823 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[8]
.sym 8827 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[12]
.sym 8828 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[13]
.sym 8830 $PACKER_VCC_NET
.sym 8832 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[9]
.sym 8834 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[11]
.sym 8838 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[15]
.sym 8839 Frogg_Inst.car_Ctrl_Inst.r_car_Count[8]
.sym 8840 Frogg_Inst.car_Ctrl_Inst.r_car_Count[9]
.sym 8841 Frogg_Inst.car_Ctrl_Inst.r_car_Count[10]
.sym 8842 Frogg_Inst.car_Ctrl_Inst.r_car_Count[11]
.sym 8843 Frogg_Inst.car_Ctrl_Inst.r_car_Count[12]
.sym 8844 Frogg_Inst.car_Ctrl_Inst.r_car_Count[13]
.sym 8845 Frogg_Inst.car_Ctrl_Inst.r_car_Count[14]
.sym 8846 Frogg_Inst.car_Ctrl_Inst.r_car_Count[15]
.sym 8847 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[9]
.sym 8849 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[8]
.sym 8850 $PACKER_VCC_NET
.sym 8851 Frogg_Inst.car_Ctrl_Inst.r_car_Count[8]
.sym 8853 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[10]
.sym 8856 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[9]
.sym 8857 Frogg_Inst.car_Ctrl_Inst.r_car_Count[9]
.sym 8859 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[11]
.sym 8861 $PACKER_VCC_NET
.sym 8862 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[10]
.sym 8863 Frogg_Inst.car_Ctrl_Inst.r_car_Count[10]
.sym 8865 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[12]
.sym 8867 $PACKER_VCC_NET
.sym 8868 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[11]
.sym 8869 Frogg_Inst.car_Ctrl_Inst.r_car_Count[11]
.sym 8871 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[13]
.sym 8873 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[12]
.sym 8875 Frogg_Inst.car_Ctrl_Inst.r_car_Count[12]
.sym 8877 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[14]
.sym 8879 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[13]
.sym 8880 $PACKER_VCC_NET
.sym 8881 Frogg_Inst.car_Ctrl_Inst.r_car_Count[13]
.sym 8883 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[15]
.sym 8886 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[14]
.sym 8887 Frogg_Inst.car_Ctrl_Inst.r_car_Count[14]
.sym 8889 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[16]
.sym 8892 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[15]
.sym 8893 Frogg_Inst.car_Ctrl_Inst.r_car_Count[15]
.sym 8897 Frogg_Inst.car_Ctrl_Inst.r_car_Count[16]
.sym 8898 Frogg_Inst.car_Ctrl_Inst.r_car_Count[17]
.sym 8899 Frogg_Inst.car_Ctrl_Inst.r_car_Count[18]
.sym 8900 Frogg_Inst.car_Ctrl_Inst.r_car_Count[19]
.sym 8901 Frogg_Inst.car_Ctrl_Inst.r_car_Count[20]
.sym 8902 Frogg_Inst.car_Ctrl_Inst.r_car_Count[21]
.sym 8903 Frogg_Inst.car_Ctrl_Inst.r_car_Count[22]
.sym 8904 Frogg_Inst.car_Ctrl_Inst.r_car_Count[23]
.sym 8913 Frogg_Inst.w_Col_Count[5]
.sym 8924 Frogg_Inst.car_Ctrl_Inst.r_car_Count[21]
.sym 8926 Frogg_Inst.car_Ctrl_Inst.r_car_Count[5]
.sym 8933 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[16]
.sym 8944 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[22]
.sym 8945 $PACKER_VCC_NET
.sym 8948 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[18]
.sym 8949 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[19]
.sym 8950 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[20]
.sym 8951 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[21]
.sym 8953 $PACKER_VCC_NET
.sym 8954 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[16]
.sym 8955 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[17]
.sym 8961 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[23]
.sym 8962 Frogg_Inst.car_Ctrl_Inst.r_car_Count[16]
.sym 8963 Frogg_Inst.car_Ctrl_Inst.r_car_Count[17]
.sym 8964 Frogg_Inst.car_Ctrl_Inst.r_car_Count[18]
.sym 8965 Frogg_Inst.car_Ctrl_Inst.r_car_Count[19]
.sym 8966 Frogg_Inst.car_Ctrl_Inst.r_car_Count[20]
.sym 8967 Frogg_Inst.car_Ctrl_Inst.r_car_Count[21]
.sym 8968 Frogg_Inst.car_Ctrl_Inst.r_car_Count[22]
.sym 8969 Frogg_Inst.car_Ctrl_Inst.r_car_Count[23]
.sym 8970 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[17]
.sym 8972 $PACKER_VCC_NET
.sym 8973 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[16]
.sym 8974 Frogg_Inst.car_Ctrl_Inst.r_car_Count[16]
.sym 8976 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[18]
.sym 8979 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[17]
.sym 8980 Frogg_Inst.car_Ctrl_Inst.r_car_Count[17]
.sym 8982 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[19]
.sym 8984 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[18]
.sym 8986 Frogg_Inst.car_Ctrl_Inst.r_car_Count[18]
.sym 8988 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[20]
.sym 8990 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[19]
.sym 8991 $PACKER_VCC_NET
.sym 8992 Frogg_Inst.car_Ctrl_Inst.r_car_Count[19]
.sym 8994 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[21]
.sym 8996 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[20]
.sym 8997 $PACKER_VCC_NET
.sym 8998 Frogg_Inst.car_Ctrl_Inst.r_car_Count[20]
.sym 9000 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[22]
.sym 9002 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[21]
.sym 9004 Frogg_Inst.car_Ctrl_Inst.r_car_Count[21]
.sym 9006 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[23]
.sym 9009 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[22]
.sym 9010 Frogg_Inst.car_Ctrl_Inst.r_car_Count[22]
.sym 9012 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[24]
.sym 9015 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[23]
.sym 9016 Frogg_Inst.car_Ctrl_Inst.r_car_Count[23]
.sym 9020 Frogg_Inst.car_Ctrl_Inst.r_car_Count[24]
.sym 9021 Frogg_Inst.car_Ctrl_Inst.r_car_Count[25]
.sym 9022 Frogg_Inst.car_Ctrl_Inst.r_car_Count[26]
.sym 9023 Frogg_Inst.car_Ctrl_Inst.r_car_Count[27]
.sym 9024 Frogg_Inst.car_Ctrl_Inst.r_car_Count[28]
.sym 9025 Frogg_Inst.car_Ctrl_Inst.r_car_Count[29]
.sym 9026 Frogg_Inst.car_Ctrl_Inst.r_car_Count[30]
.sym 9027 Frogg_Inst.car_Ctrl_Inst.r_car_Count[31]
.sym 9041 $PACKER_VCC_NET
.sym 9044 Frogg_Inst.car_Ctrl_Inst.r_car_Count[18]
.sym 9046 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_E
.sym 9049 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 9050 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 9052 Frogg_Inst.car_Ctrl_Inst.r_car_Count[22]
.sym 9056 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[24]
.sym 9061 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[24]
.sym 9065 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[28]
.sym 9066 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[29]
.sym 9067 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[30]
.sym 9070 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[25]
.sym 9071 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[26]
.sym 9072 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[27]
.sym 9084 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[31]
.sym 9085 Frogg_Inst.car_Ctrl_Inst.r_car_Count[24]
.sym 9086 Frogg_Inst.car_Ctrl_Inst.r_car_Count[25]
.sym 9087 Frogg_Inst.car_Ctrl_Inst.r_car_Count[26]
.sym 9088 Frogg_Inst.car_Ctrl_Inst.r_car_Count[27]
.sym 9089 Frogg_Inst.car_Ctrl_Inst.r_car_Count[28]
.sym 9090 Frogg_Inst.car_Ctrl_Inst.r_car_Count[29]
.sym 9091 Frogg_Inst.car_Ctrl_Inst.r_car_Count[30]
.sym 9092 Frogg_Inst.car_Ctrl_Inst.r_car_Count[31]
.sym 9093 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[25]
.sym 9096 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[24]
.sym 9097 Frogg_Inst.car_Ctrl_Inst.r_car_Count[24]
.sym 9099 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[26]
.sym 9101 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[25]
.sym 9103 Frogg_Inst.car_Ctrl_Inst.r_car_Count[25]
.sym 9105 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[27]
.sym 9107 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[26]
.sym 9109 Frogg_Inst.car_Ctrl_Inst.r_car_Count[26]
.sym 9111 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[28]
.sym 9113 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[27]
.sym 9115 Frogg_Inst.car_Ctrl_Inst.r_car_Count[27]
.sym 9117 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[29]
.sym 9120 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[28]
.sym 9121 Frogg_Inst.car_Ctrl_Inst.r_car_Count[28]
.sym 9123 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[30]
.sym 9126 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[29]
.sym 9127 Frogg_Inst.car_Ctrl_Inst.r_car_Count[29]
.sym 9129 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[31]
.sym 9132 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[30]
.sym 9133 Frogg_Inst.car_Ctrl_Inst.r_car_Count[30]
.sym 9135 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[3]
.sym 9138 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[31]
.sym 9139 Frogg_Inst.car_Ctrl_Inst.r_car_Count[31]
.sym 9143 Frogg_Inst.w_car_Y[5]
.sym 9144 Frogg_Inst.w_car_Y[0]
.sym 9145 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_S
.sym 9146 Frogg_Inst.w_car_Y[3]
.sym 9147 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 9148 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_S
.sym 9149 Frogg_Inst.w_car_Y[2]
.sym 9150 Frogg_Inst.w_car_Y[1]
.sym 9167 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[1]
.sym 9169 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[2]
.sym 9176 $PACKER_VCC_NET
.sym 9177 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[3]
.sym 9179 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[3]
.sym 9186 Frogg_Inst.car_Ctrl_Inst.r_car_Count[26]
.sym 9187 Frogg_Inst.car_Ctrl_Inst.r_car_Count[27]
.sym 9188 Frogg_Inst.car_Ctrl_Inst.r_car_Count[28]
.sym 9189 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 9192 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[1]
.sym 9193 Frogg_Inst.car_Ctrl_Inst.r_car_Count[25]
.sym 9194 Frogg_Inst.car_Ctrl_Inst.r_car_Count[21]
.sym 9196 Frogg_Inst.car_Ctrl_Inst.r_car_Count[5]
.sym 9197 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 9200 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 9202 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 9204 Frogg_Inst.car_Ctrl_Inst.r_car_Count[18]
.sym 9206 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[0]
.sym 9210 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 9212 Frogg_Inst.car_Ctrl_Inst.r_car_Count[22]
.sym 9213 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[2]
.sym 9217 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[0]
.sym 9218 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[1]
.sym 9219 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[2]
.sym 9220 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[3]
.sym 9229 Frogg_Inst.car_Ctrl_Inst.r_car_Count[18]
.sym 9230 Frogg_Inst.car_Ctrl_Inst.r_car_Count[21]
.sym 9231 Frogg_Inst.car_Ctrl_Inst.r_car_Count[25]
.sym 9232 Frogg_Inst.car_Ctrl_Inst.r_car_Count[22]
.sym 9236 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 9237 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 9238 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 9247 Frogg_Inst.car_Ctrl_Inst.r_car_Count[27]
.sym 9248 Frogg_Inst.car_Ctrl_Inst.r_car_Count[26]
.sym 9249 Frogg_Inst.car_Ctrl_Inst.r_car_Count[5]
.sym 9250 Frogg_Inst.car_Ctrl_Inst.r_car_Count[28]
.sym 9254 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 9255 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 9266 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 9267 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 9268 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 9269 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 9270 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 9271 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 9272 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 9273 Frogg_Inst.w_car_X[0]
.sym 9290 Frogg_Inst.w_car_X[4]
.sym 9310 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 9311 Frogg_Inst.w_car_X[4]
.sym 9312 Frogg_Inst.w_car_X[5]
.sym 9315 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 9317 $PACKER_VCC_NET
.sym 9318 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_E
.sym 9320 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_S
.sym 9324 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 9326 Frogg_Inst.w_car_X[3]
.sym 9327 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 9330 Frogg_Inst.w_car_X[0]
.sym 9333 Frogg_Inst.w_car_X[2]
.sym 9335 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 9336 $PACKER_VCC_NET
.sym 9338 Frogg_Inst.w_car_X[0]
.sym 9339 $nextpnr_ICESTORM_LC_40$O
.sym 9341 Frogg_Inst.w_car_X[0]
.sym 9345 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 9346 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 9347 $PACKER_VCC_NET
.sym 9348 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 9349 Frogg_Inst.w_car_X[0]
.sym 9351 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 9352 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 9353 Frogg_Inst.w_car_X[2]
.sym 9354 $PACKER_VCC_NET
.sym 9355 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 9357 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 9358 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 9359 $PACKER_VCC_NET
.sym 9360 Frogg_Inst.w_car_X[3]
.sym 9361 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 9363 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 9364 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 9365 $PACKER_VCC_NET
.sym 9366 Frogg_Inst.w_car_X[4]
.sym 9367 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 9370 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 9371 $PACKER_VCC_NET
.sym 9372 Frogg_Inst.w_car_X[5]
.sym 9373 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 9377 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 9379 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 9386 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_E
.sym 9387 i_Clk$SB_IO_IN_$glb_clk
.sym 9388 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_S
.sym 9391 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 9395 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 9396 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 9401 Frogg_Inst.r_Paddle_X_P1[4]
.sym 9402 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 9403 Frogg_Inst.w_car_X[5]
.sym 9405 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 9406 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 9407 Frogg_Inst.w_car_X[2]
.sym 9409 Frogg_Inst.w_car_X[3]
.sym 9411 Frogg_Inst.w_car_X[4]
.sym 9412 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E
.sym 9431 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 9432 Frogg_Inst.w_car_X[2]
.sym 9434 Frogg_Inst.w_car_X[4]
.sym 9441 Frogg_Inst.w_car_X[3]
.sym 9443 Frogg_Inst.w_car_X[5]
.sym 9462 $nextpnr_ICESTORM_LC_37$O
.sym 9464 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 9468 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 9470 Frogg_Inst.w_car_X[2]
.sym 9474 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 9477 Frogg_Inst.w_car_X[3]
.sym 9478 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 9480 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 9482 Frogg_Inst.w_car_X[4]
.sym 9484 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 9486 $nextpnr_ICESTORM_LC_38$I3
.sym 9489 Frogg_Inst.w_car_X[5]
.sym 9490 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 9496 $nextpnr_ICESTORM_LC_38$I3
.sym 9533 $PACKER_VCC_NET
.sym 10413 Frogg_Inst.Sync_To_Count_Inst.w_Frame_Start
.sym 10420 o_VGA_Red_2$SB_IO_OUT
.sym 10434 VGA_Sync_Porch_Inst.w_Col_Count[1]
.sym 10441 VGA_Sync_Porch_Inst.w_Col_Count[0]
.sym 10444 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_O
.sym 10450 VGA_Sync_Porch_Inst.w_Col_Count[3]
.sym 10457 VGA_Sync_Porch_Inst.w_Col_Count[2]
.sym 10459 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 10460 VGA_Sync_Porch_Inst.w_Col_Count[5]
.sym 10461 VGA_Sync_Porch_Inst.w_Col_Count[6]
.sym 10462 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10463 $nextpnr_ICESTORM_LC_0$O
.sym 10465 VGA_Sync_Porch_Inst.w_Col_Count[0]
.sym 10469 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10472 VGA_Sync_Porch_Inst.w_Col_Count[1]
.sym 10475 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10477 VGA_Sync_Porch_Inst.w_Col_Count[2]
.sym 10479 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10481 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10484 VGA_Sync_Porch_Inst.w_Col_Count[3]
.sym 10485 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10487 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10489 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 10491 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10493 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10495 VGA_Sync_Porch_Inst.w_Col_Count[5]
.sym 10497 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10499 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10501 VGA_Sync_Porch_Inst.w_Col_Count[6]
.sym 10503 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10505 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10507 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10509 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10511 i_Clk$SB_IO_IN_$glb_clk
.sym 10512 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_O
.sym 10519 i_Switch_2_SB_LUT4_I3_I1[13]
.sym 10537 $PACKER_VCC_NET
.sym 10540 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 10549 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10554 VGA_Sync_Porch_Inst.UUT.w_Frame_Start
.sym 10556 VGA_Sync_Porch_Inst.w_Col_Count[2]
.sym 10557 VGA_Sync_Porch_Inst.w_Col_Count[3]
.sym 10559 VGA_Sync_Porch_Inst.w_Col_Count[5]
.sym 10560 VGA_Sync_Porch_Inst.w_Col_Count[6]
.sym 10561 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_I2[0]
.sym 10566 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 10568 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 10569 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10570 VGA_Sync_Porch_Inst.w_Col_Count[8]
.sym 10571 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 10572 VGA_Sync_Porch_Inst.w_Col_Count[0]
.sym 10573 VGA_Sync_Porch_Inst.w_Col_Count[1]
.sym 10574 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 10583 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_O
.sym 10586 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10589 VGA_Sync_Porch_Inst.w_Col_Count[8]
.sym 10590 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10593 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 10596 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10599 VGA_Sync_Porch_Inst.w_Col_Count[0]
.sym 10605 VGA_Sync_Porch_Inst.w_Col_Count[1]
.sym 10608 VGA_Sync_Porch_Inst.w_Col_Count[0]
.sym 10611 VGA_Sync_Porch_Inst.w_Col_Count[6]
.sym 10612 VGA_Sync_Porch_Inst.w_Col_Count[3]
.sym 10613 VGA_Sync_Porch_Inst.w_Col_Count[8]
.sym 10614 VGA_Sync_Porch_Inst.w_Col_Count[5]
.sym 10618 VGA_Sync_Porch_Inst.UUT.w_Frame_Start
.sym 10619 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_I2[0]
.sym 10623 VGA_Sync_Porch_Inst.w_Col_Count[0]
.sym 10624 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 10625 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10626 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 10629 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 10630 VGA_Sync_Porch_Inst.w_Col_Count[2]
.sym 10631 VGA_Sync_Porch_Inst.w_Col_Count[1]
.sym 10632 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 10634 i_Clk$SB_IO_IN_$glb_clk
.sym 10635 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_O
.sym 10637 Frogg_Inst.w_Row_Count[1]
.sym 10638 Frogg_Inst.w_Row_Count[2]
.sym 10639 Frogg_Inst.w_Row_Count[3]
.sym 10640 Frogg_Inst.w_Row_Count[4]
.sym 10641 Frogg_Inst.w_Row_Count[5]
.sym 10642 Frogg_Inst.w_Row_Count[6]
.sym 10643 Frogg_Inst.w_Row_Count[7]
.sym 10650 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_O
.sym 10654 $PACKER_VCC_NET
.sym 10658 VGA_Sync_Porch_Inst.UUT.w_Frame_Start
.sym 10659 $PACKER_VCC_NET
.sym 10661 Frogg_Inst.w_Row_Count[4]
.sym 10662 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_1_O
.sym 10667 Frogg_Inst.w_VSync
.sym 10692 Frogg_Inst.car_Ctrl_Inst.r_car_Count[1]
.sym 10700 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 10754 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 10755 Frogg_Inst.car_Ctrl_Inst.r_car_Count[1]
.sym 10756 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]_$glb_ce
.sym 10757 i_Clk$SB_IO_IN_$glb_clk
.sym 10758 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]_$glb_sr
.sym 10759 Frogg_Inst.w_Row_Count[8]
.sym 10760 Frogg_Inst.w_Row_Count[9]
.sym 10761 Frogg_Inst.w_Row_Count[0]
.sym 10762 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 10763 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 10764 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 10765 Frogg_Inst.Sync_To_Count_Inst.w_Frame_Start
.sym 10766 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_1_O
.sym 10772 Frogg_Inst.w_Row_Count[6]
.sym 10776 Frogg_Inst.w_Row_Count[7]
.sym 10781 o_VGA_Red_2$SB_IO_OUT
.sym 10805 Frogg_Inst.car_Ctrl_Inst.r_car_Count[5]
.sym 10807 Frogg_Inst.car_Ctrl_Inst.r_car_Count[1]
.sym 10814 Frogg_Inst.car_Ctrl_Inst.r_car_Count[6]
.sym 10818 Frogg_Inst.car_Ctrl_Inst.r_car_Count[2]
.sym 10820 Frogg_Inst.car_Ctrl_Inst.r_car_Count[4]
.sym 10823 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 10827 Frogg_Inst.car_Ctrl_Inst.r_car_Count[3]
.sym 10831 Frogg_Inst.car_Ctrl_Inst.r_car_Count[7]
.sym 10832 $nextpnr_ICESTORM_LC_39$O
.sym 10834 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 10838 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10841 Frogg_Inst.car_Ctrl_Inst.r_car_Count[1]
.sym 10844 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10847 Frogg_Inst.car_Ctrl_Inst.r_car_Count[2]
.sym 10848 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10850 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10852 Frogg_Inst.car_Ctrl_Inst.r_car_Count[3]
.sym 10854 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10856 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 10859 Frogg_Inst.car_Ctrl_Inst.r_car_Count[4]
.sym 10860 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10862 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 10865 Frogg_Inst.car_Ctrl_Inst.r_car_Count[5]
.sym 10866 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 10868 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 10870 Frogg_Inst.car_Ctrl_Inst.r_car_Count[6]
.sym 10872 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 10874 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 10876 Frogg_Inst.car_Ctrl_Inst.r_car_Count[7]
.sym 10878 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 10879 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]_$glb_ce
.sym 10880 i_Clk$SB_IO_IN_$glb_clk
.sym 10881 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]_$glb_sr
.sym 10884 Frogg_Inst.w_Col_Count[2]
.sym 10885 Frogg_Inst.w_Col_Count[3]
.sym 10886 Frogg_Inst.w_Col_Count[4]
.sym 10887 Frogg_Inst.w_Col_Count[5]
.sym 10888 Frogg_Inst.w_Col_Count[6]
.sym 10889 Frogg_Inst.w_Col_Count[7]
.sym 10895 Frogg_Inst.Sync_To_Count_Inst.w_Frame_Start
.sym 10896 Frogg_Inst.car_Ctrl_Inst.r_car_Count[5]
.sym 10901 Frogg_Inst.w_Row_Count[8]
.sym 10903 Frogg_Inst.w_Row_Count[9]
.sym 10906 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10907 Frogg_Inst.w_Col_Count[4]
.sym 10911 w_VSync_VGA
.sym 10914 Frogg_Inst.Sync_To_Count_Inst.w_Frame_Start
.sym 10918 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 10927 Frogg_Inst.car_Ctrl_Inst.r_car_Count[12]
.sym 10928 Frogg_Inst.car_Ctrl_Inst.r_car_Count[13]
.sym 10939 Frogg_Inst.car_Ctrl_Inst.r_car_Count[8]
.sym 10940 Frogg_Inst.car_Ctrl_Inst.r_car_Count[9]
.sym 10945 Frogg_Inst.car_Ctrl_Inst.r_car_Count[14]
.sym 10949 Frogg_Inst.car_Ctrl_Inst.r_car_Count[10]
.sym 10950 Frogg_Inst.car_Ctrl_Inst.r_car_Count[11]
.sym 10954 Frogg_Inst.car_Ctrl_Inst.r_car_Count[15]
.sym 10955 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 10958 Frogg_Inst.car_Ctrl_Inst.r_car_Count[8]
.sym 10959 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 10961 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 10964 Frogg_Inst.car_Ctrl_Inst.r_car_Count[9]
.sym 10965 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 10967 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 10969 Frogg_Inst.car_Ctrl_Inst.r_car_Count[10]
.sym 10971 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 10973 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 10975 Frogg_Inst.car_Ctrl_Inst.r_car_Count[11]
.sym 10977 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 10979 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 10982 Frogg_Inst.car_Ctrl_Inst.r_car_Count[12]
.sym 10983 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 10985 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 10988 Frogg_Inst.car_Ctrl_Inst.r_car_Count[13]
.sym 10989 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 10991 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 10994 Frogg_Inst.car_Ctrl_Inst.r_car_Count[14]
.sym 10995 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 10997 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 10999 Frogg_Inst.car_Ctrl_Inst.r_car_Count[15]
.sym 11001 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 11002 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]_$glb_ce
.sym 11003 i_Clk$SB_IO_IN_$glb_clk
.sym 11004 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]_$glb_sr
.sym 11005 Frogg_Inst.w_Col_Count[8]
.sym 11006 Frogg_Inst.w_Col_Count[9]
.sym 11007 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 11008 Frogg_Inst.w_Col_Count[1]
.sym 11010 Frogg_Inst.w_Col_Count[0]
.sym 11011 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11012 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_O
.sym 11018 Frogg_Inst.w_Col_Count[6]
.sym 11022 Frogg_Inst.w_Col_Count[7]
.sym 11033 Frogg_Inst.w_Col_Count[4]
.sym 11036 Frogg_Inst.w_Row_Count[8]
.sym 11037 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 11038 Frogg_Inst.w_Row_Count[9]
.sym 11041 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 11046 Frogg_Inst.car_Ctrl_Inst.r_car_Count[16]
.sym 11048 Frogg_Inst.car_Ctrl_Inst.r_car_Count[18]
.sym 11049 Frogg_Inst.car_Ctrl_Inst.r_car_Count[19]
.sym 11052 Frogg_Inst.car_Ctrl_Inst.r_car_Count[22]
.sym 11053 Frogg_Inst.car_Ctrl_Inst.r_car_Count[23]
.sym 11055 Frogg_Inst.car_Ctrl_Inst.r_car_Count[17]
.sym 11066 Frogg_Inst.car_Ctrl_Inst.r_car_Count[20]
.sym 11067 Frogg_Inst.car_Ctrl_Inst.r_car_Count[21]
.sym 11078 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 11081 Frogg_Inst.car_Ctrl_Inst.r_car_Count[16]
.sym 11082 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 11084 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 11086 Frogg_Inst.car_Ctrl_Inst.r_car_Count[17]
.sym 11088 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 11090 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 11093 Frogg_Inst.car_Ctrl_Inst.r_car_Count[18]
.sym 11094 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 11096 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 11099 Frogg_Inst.car_Ctrl_Inst.r_car_Count[19]
.sym 11100 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 11102 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 11105 Frogg_Inst.car_Ctrl_Inst.r_car_Count[20]
.sym 11106 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 11108 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 11111 Frogg_Inst.car_Ctrl_Inst.r_car_Count[21]
.sym 11112 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 11114 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 11117 Frogg_Inst.car_Ctrl_Inst.r_car_Count[22]
.sym 11118 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 11120 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 11123 Frogg_Inst.car_Ctrl_Inst.r_car_Count[23]
.sym 11124 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 11125 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]_$glb_ce
.sym 11126 i_Clk$SB_IO_IN_$glb_clk
.sym 11127 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]_$glb_sr
.sym 11128 Frogg_Inst.r_Paddle_Y_P1[1]
.sym 11129 Frogg_Inst.w_Draw_car
.sym 11130 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 11132 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 11133 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 11134 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[1]
.sym 11135 Frogg_Inst.r_Paddle_Y_P1[0]
.sym 11142 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E
.sym 11146 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E
.sym 11147 Frogg_Inst.w_Col_Count[8]
.sym 11149 Frogg_Inst.w_Col_Count[9]
.sym 11150 $PACKER_VCC_NET
.sym 11154 Frogg_Inst.w_Row_Count[4]
.sym 11157 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 11159 Frogg_Inst.w_VSync
.sym 11161 Frogg_Inst.w_car_X[5]
.sym 11162 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_O
.sym 11163 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_E
.sym 11164 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 11172 Frogg_Inst.car_Ctrl_Inst.r_car_Count[27]
.sym 11178 Frogg_Inst.car_Ctrl_Inst.r_car_Count[25]
.sym 11179 Frogg_Inst.car_Ctrl_Inst.r_car_Count[26]
.sym 11181 Frogg_Inst.car_Ctrl_Inst.r_car_Count[28]
.sym 11185 Frogg_Inst.car_Ctrl_Inst.r_car_Count[24]
.sym 11191 Frogg_Inst.car_Ctrl_Inst.r_car_Count[30]
.sym 11192 Frogg_Inst.car_Ctrl_Inst.r_car_Count[31]
.sym 11198 Frogg_Inst.car_Ctrl_Inst.r_car_Count[29]
.sym 11201 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 11204 Frogg_Inst.car_Ctrl_Inst.r_car_Count[24]
.sym 11205 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 11207 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 11209 Frogg_Inst.car_Ctrl_Inst.r_car_Count[25]
.sym 11211 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 11213 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 11215 Frogg_Inst.car_Ctrl_Inst.r_car_Count[26]
.sym 11217 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 11219 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 11222 Frogg_Inst.car_Ctrl_Inst.r_car_Count[27]
.sym 11223 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 11225 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 11227 Frogg_Inst.car_Ctrl_Inst.r_car_Count[28]
.sym 11229 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 11231 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 11233 Frogg_Inst.car_Ctrl_Inst.r_car_Count[29]
.sym 11235 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 11237 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 11240 Frogg_Inst.car_Ctrl_Inst.r_car_Count[30]
.sym 11241 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 11244 Frogg_Inst.car_Ctrl_Inst.r_car_Count[31]
.sym 11247 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 11248 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]_$glb_ce
.sym 11249 i_Clk$SB_IO_IN_$glb_clk
.sym 11250 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]_$glb_sr
.sym 11251 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 11252 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 11253 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 11254 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 11255 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 11256 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 11257 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 11258 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 11271 Frogg_Inst.w_car_X[4]
.sym 11282 Frogg_Inst.w_Col_Count[8]
.sym 11284 Frogg_Inst.w_Col_Count[9]
.sym 11296 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_S
.sym 11303 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E
.sym 11309 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[1]
.sym 11310 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_S
.sym 11311 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[2]
.sym 11314 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[4]
.sym 11316 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[5]
.sym 11317 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 11319 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[3]
.sym 11323 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[0]
.sym 11328 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[5]
.sym 11332 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[0]
.sym 11337 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 11346 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[3]
.sym 11349 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[4]
.sym 11356 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_S
.sym 11362 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[2]
.sym 11367 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[1]
.sym 11371 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E
.sym 11372 i_Clk$SB_IO_IN_$glb_clk
.sym 11373 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_S
.sym 11374 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11375 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_1_D[1]
.sym 11376 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 11377 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 11378 Frogg_Inst.r_Paddle_X_P1[4]
.sym 11379 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 11380 Frogg_Inst.r_Paddle_X_P1[5]
.sym 11381 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 11386 Frogg_Inst.w_car_Y[5]
.sym 11392 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_S
.sym 11394 Frogg_Inst.w_car_Y[3]
.sym 11407 Frogg_Inst.w_Col_Count[4]
.sym 11415 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 11416 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 11417 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 11419 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 11420 Frogg_Inst.r_Paddle_X_P1[4]
.sym 11422 Frogg_Inst.w_car_X[0]
.sym 11424 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 11425 Frogg_Inst.w_car_X[2]
.sym 11426 Frogg_Inst.w_car_X[3]
.sym 11427 Frogg_Inst.w_car_X[4]
.sym 11428 Frogg_Inst.w_car_X[5]
.sym 11430 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 11433 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_E
.sym 11434 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 11435 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_S
.sym 11436 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 11437 Frogg_Inst.r_Paddle_X_P1[5]
.sym 11438 Frogg_Inst.r_Paddle_X_P1[3]
.sym 11440 Frogg_Inst.r_Paddle_X_P1[1]
.sym 11441 Frogg_Inst.r_Paddle_X_P1[2]
.sym 11442 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 11443 Frogg_Inst.r_Paddle_X_P1[0]
.sym 11444 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 11446 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 11447 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 11449 Frogg_Inst.r_Paddle_X_P1[0]
.sym 11450 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 11451 Frogg_Inst.w_car_X[0]
.sym 11453 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 11455 Frogg_Inst.r_Paddle_X_P1[1]
.sym 11456 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 11457 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 11459 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11461 Frogg_Inst.r_Paddle_X_P1[2]
.sym 11462 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 11463 Frogg_Inst.w_car_X[2]
.sym 11465 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 11467 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 11468 Frogg_Inst.r_Paddle_X_P1[3]
.sym 11469 Frogg_Inst.w_car_X[3]
.sym 11471 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[4]
.sym 11473 Frogg_Inst.r_Paddle_X_P1[4]
.sym 11474 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 11475 Frogg_Inst.w_car_X[4]
.sym 11477 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11479 Frogg_Inst.r_Paddle_X_P1[5]
.sym 11480 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 11481 Frogg_Inst.w_car_X[5]
.sym 11484 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 11485 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 11486 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 11487 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11490 Frogg_Inst.w_car_X[0]
.sym 11491 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 11494 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_E
.sym 11495 i_Clk$SB_IO_IN_$glb_clk
.sym 11496 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_S
.sym 11498 Frogg_Inst.r_Paddle_X_P1[1]
.sym 11499 Frogg_Inst.r_Paddle_X_P1[2]
.sym 11501 Frogg_Inst.r_Paddle_X_P1[0]
.sym 11504 Frogg_Inst.r_Paddle_X_P1[3]
.sym 11521 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_S
.sym 11540 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 11541 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 11542 Frogg_Inst.r_Paddle_X_P1[4]
.sym 11543 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 11544 Frogg_Inst.r_Paddle_X_P1[5]
.sym 11546 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 11548 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 11550 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 11552 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 11555 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 11556 Frogg_Inst.w_car_X[2]
.sym 11558 Frogg_Inst.r_Paddle_X_P1[0]
.sym 11563 Frogg_Inst.r_Paddle_X_P1[1]
.sym 11564 Frogg_Inst.r_Paddle_X_P1[2]
.sym 11569 Frogg_Inst.r_Paddle_X_P1[3]
.sym 11570 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11572 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 11573 Frogg_Inst.r_Paddle_X_P1[0]
.sym 11576 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 11578 Frogg_Inst.r_Paddle_X_P1[1]
.sym 11579 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 11582 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 11583 Frogg_Inst.w_car_X[2]
.sym 11584 Frogg_Inst.r_Paddle_X_P1[2]
.sym 11585 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 11586 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 11588 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 11590 Frogg_Inst.r_Paddle_X_P1[3]
.sym 11591 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 11594 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 11596 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 11597 Frogg_Inst.r_Paddle_X_P1[4]
.sym 11600 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 11602 Frogg_Inst.r_Paddle_X_P1[5]
.sym 11603 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 11606 $nextpnr_ICESTORM_LC_34$I3
.sym 11608 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 11610 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 11616 $nextpnr_ICESTORM_LC_34$I3
.sym 11636 $PACKER_VCC_NET
.sym 11647 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 12140 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 12310 o_VGA_Red_2$SB_IO_OUT
.sym 12313 o_VGA_Red_2$SB_IO_OUT
.sym 12326 o_VGA_Red_2$SB_IO_OUT
.sym 12334 o_VGA_Red_2$SB_IO_OUT
.sym 12337 Switch_2.r_Count[2]
.sym 12338 Switch_2.r_Count[3]
.sym 12339 i_Switch_2_SB_LUT4_I3_I1[0]
.sym 12340 i_Switch_2_SB_LUT4_I3_O[0]
.sym 12341 i_Switch_2_SB_LUT4_I3_O[1]
.sym 12342 Switch_2.r_Count[7]
.sym 12352 Frogg_Inst.w_Row_Count[5]
.sym 12354 Frogg_Inst.w_Row_Count[6]
.sym 12357 Frogg_Inst.w_Col_Count[5]
.sym 12359 Frogg_Inst.w_Col_Count[6]
.sym 12463 Switch_2.r_Count[8]
.sym 12464 Switch_2.r_Count[9]
.sym 12465 Switch_2.r_Count[10]
.sym 12466 Switch_2.r_Count[11]
.sym 12467 Switch_2.r_Count[12]
.sym 12468 Switch_2.r_Count[13]
.sym 12469 Switch_2.r_Count[14]
.sym 12470 Switch_2.r_Count[15]
.sym 12473 Frogg_Inst.w_Col_Count[7]
.sym 12511 i_Switch_2_SB_LUT4_I3_O[2]
.sym 12518 o_VGA_Red_2$SB_IO_OUT
.sym 12528 Frogg_Inst.w_Row_Count[5]
.sym 12545 i_Switch_2_SB_LUT4_I3_O[0]
.sym 12552 i_Switch_2_SB_LUT4_I3_I1[0]
.sym 12554 i_Switch_2_SB_LUT4_I3_O[1]
.sym 12555 Switch_2.r_Count[7]
.sym 12556 Switch_2.r_Count[8]
.sym 12558 Switch_2.r_Count[10]
.sym 12560 $PACKER_VCC_NET
.sym 12565 Switch_2.r_Count[9]
.sym 12567 Switch_2.r_Count[11]
.sym 12568 $PACKER_VCC_NET
.sym 12572 $nextpnr_ICESTORM_LC_10$O
.sym 12574 i_Switch_2_SB_LUT4_I3_I1[0]
.sym 12578 i_Switch_2_SB_LUT4_I3_I1[1]
.sym 12580 $PACKER_VCC_NET
.sym 12581 i_Switch_2_SB_LUT4_I3_O[0]
.sym 12584 i_Switch_2_SB_LUT4_I3_I1[2]
.sym 12586 i_Switch_2_SB_LUT4_I3_O[1]
.sym 12587 $PACKER_VCC_NET
.sym 12590 i_Switch_2_SB_LUT4_I3_I1[3]
.sym 12592 Switch_2.r_Count[7]
.sym 12596 i_Switch_2_SB_LUT4_I3_I1[4]
.sym 12598 $PACKER_VCC_NET
.sym 12599 Switch_2.r_Count[8]
.sym 12602 i_Switch_2_SB_LUT4_I3_I1[5]
.sym 12604 Switch_2.r_Count[9]
.sym 12605 $PACKER_VCC_NET
.sym 12608 i_Switch_2_SB_LUT4_I3_I1[6]
.sym 12610 $PACKER_VCC_NET
.sym 12611 Switch_2.r_Count[10]
.sym 12614 i_Switch_2_SB_LUT4_I3_I1[7]
.sym 12616 Switch_2.r_Count[11]
.sym 12617 $PACKER_VCC_NET
.sym 12622 Switch_2.r_Count[16]
.sym 12623 Switch_2.r_Count[17]
.sym 12625 i_Switch_2_SB_LUT4_I3_O[2]
.sym 12627 Switch_2.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 12646 Frogg_Inst.w_Row_Count[8]
.sym 12647 Frogg_Inst.w_Row_Count[6]
.sym 12648 Frogg_Inst.w_Row_Count[9]
.sym 12649 Frogg_Inst.w_Row_Count[7]
.sym 12658 i_Switch_2_SB_LUT4_I3_I1[7]
.sym 12667 $PACKER_VCC_NET
.sym 12668 Switch_2.r_Count[13]
.sym 12669 Switch_2.r_Count[14]
.sym 12670 Switch_2.r_Count[15]
.sym 12675 Switch_2.r_Count[12]
.sym 12679 Switch_2.r_Count[16]
.sym 12688 Switch_2.r_Count[17]
.sym 12695 i_Switch_2_SB_LUT4_I3_I1[8]
.sym 12697 Switch_2.r_Count[12]
.sym 12701 i_Switch_2_SB_LUT4_I3_I1[9]
.sym 12703 $PACKER_VCC_NET
.sym 12704 Switch_2.r_Count[13]
.sym 12707 i_Switch_2_SB_LUT4_I3_I1[10]
.sym 12710 Switch_2.r_Count[14]
.sym 12713 i_Switch_2_SB_LUT4_I3_I1[11]
.sym 12716 Switch_2.r_Count[15]
.sym 12719 i_Switch_2_SB_LUT4_I3_I1[12]
.sym 12722 Switch_2.r_Count[16]
.sym 12725 $nextpnr_ICESTORM_LC_11$I3
.sym 12727 Switch_2.r_Count[17]
.sym 12735 $nextpnr_ICESTORM_LC_11$I3
.sym 12745 o_VGA_Red_2$SB_IO_OUT
.sym 12747 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_1_O
.sym 12751 Frogg_Inst.w_Row_Count[5]
.sym 12753 i_Switch_2$SB_IO_IN
.sym 12772 Frogg_Inst.w_Paddle_Y_P1[3]
.sym 12777 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 12788 Frogg_Inst.w_Row_Count[0]
.sym 12789 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 12791 Frogg_Inst.w_Row_Count[5]
.sym 12795 Frogg_Inst.w_Row_Count[1]
.sym 12797 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 12799 Frogg_Inst.Sync_To_Count_Inst.w_Frame_Start
.sym 12800 Frogg_Inst.w_Row_Count[6]
.sym 12804 Frogg_Inst.w_Row_Count[2]
.sym 12805 Frogg_Inst.w_Row_Count[3]
.sym 12806 Frogg_Inst.w_Row_Count[4]
.sym 12813 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_1_O
.sym 12817 Frogg_Inst.w_Row_Count[7]
.sym 12818 $nextpnr_ICESTORM_LC_41$O
.sym 12821 Frogg_Inst.w_Row_Count[0]
.sym 12824 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12825 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 12826 Frogg_Inst.w_Row_Count[1]
.sym 12828 Frogg_Inst.w_Row_Count[0]
.sym 12830 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12831 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 12833 Frogg_Inst.w_Row_Count[2]
.sym 12834 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12836 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12837 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 12839 Frogg_Inst.w_Row_Count[3]
.sym 12840 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12842 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12843 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 12845 Frogg_Inst.w_Row_Count[4]
.sym 12846 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12848 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12849 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 12851 Frogg_Inst.w_Row_Count[5]
.sym 12852 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12854 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12855 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 12856 Frogg_Inst.w_Row_Count[6]
.sym 12858 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12860 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12861 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 12862 Frogg_Inst.w_Row_Count[7]
.sym 12864 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12865 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_1_O
.sym 12866 i_Clk$SB_IO_IN_$glb_clk
.sym 12867 Frogg_Inst.Sync_To_Count_Inst.w_Frame_Start
.sym 12869 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12870 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 12871 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 12872 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 12873 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 12887 o_VGA_Red_2$SB_IO_OUT
.sym 12893 Frogg_Inst.w_Col_Count[6]
.sym 12896 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_O
.sym 12897 Frogg_Inst.w_Row_Count[4]
.sym 12899 Frogg_Inst.w_Row_Count[5]
.sym 12901 Frogg_Inst.w_Row_Count[6]
.sym 12903 Frogg_Inst.w_Row_Count[7]
.sym 12904 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12910 Frogg_Inst.w_Row_Count[1]
.sym 12911 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_1_O
.sym 12912 Frogg_Inst.w_VSync
.sym 12913 Frogg_Inst.Sync_To_Count_Inst.w_Frame_Start
.sym 12915 Frogg_Inst.w_Row_Count[6]
.sym 12917 Frogg_Inst.w_Row_Count[8]
.sym 12918 Frogg_Inst.w_Row_Count[9]
.sym 12919 Frogg_Inst.w_Row_Count[2]
.sym 12920 Frogg_Inst.w_Row_Count[3]
.sym 12921 Frogg_Inst.w_Row_Count[4]
.sym 12922 Frogg_Inst.w_Row_Count[5]
.sym 12924 Frogg_Inst.w_Row_Count[7]
.sym 12926 Frogg_Inst.w_Row_Count[9]
.sym 12929 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 12930 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 12933 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_I3[2]
.sym 12934 w_VSync_VGA
.sym 12935 Frogg_Inst.w_Row_Count[0]
.sym 12936 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 12941 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 12942 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 12943 Frogg_Inst.w_Row_Count[8]
.sym 12945 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12949 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 12950 Frogg_Inst.w_Row_Count[9]
.sym 12951 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 12954 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 12957 Frogg_Inst.w_Row_Count[0]
.sym 12960 Frogg_Inst.w_Row_Count[0]
.sym 12961 Frogg_Inst.w_Row_Count[9]
.sym 12962 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 12963 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 12966 Frogg_Inst.w_Row_Count[3]
.sym 12967 Frogg_Inst.w_Row_Count[8]
.sym 12968 Frogg_Inst.w_Row_Count[7]
.sym 12969 Frogg_Inst.w_Row_Count[2]
.sym 12972 Frogg_Inst.w_Row_Count[1]
.sym 12973 Frogg_Inst.w_Row_Count[5]
.sym 12974 Frogg_Inst.w_Row_Count[4]
.sym 12975 Frogg_Inst.w_Row_Count[6]
.sym 12980 w_VSync_VGA
.sym 12981 Frogg_Inst.w_VSync
.sym 12984 Frogg_Inst.w_VSync
.sym 12986 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_I3[2]
.sym 12987 w_VSync_VGA
.sym 12988 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_1_O
.sym 12989 i_Clk$SB_IO_IN_$glb_clk
.sym 12990 Frogg_Inst.Sync_To_Count_Inst.w_Frame_Start
.sym 12991 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 12992 Frogg_Inst.w_Paddle_Y_P1[3]
.sym 12993 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 12994 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 12995 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 12996 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 12997 Frogg_Inst.w_Paddle_Y_P1[4]
.sym 12998 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 13003 Frogg_Inst.w_Row_Count[8]
.sym 13007 Frogg_Inst.w_Row_Count[9]
.sym 13012 $PACKER_VCC_NET
.sym 13016 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 13017 Frogg_Inst.w_Col_Count[5]
.sym 13018 Frogg_Inst.w_Row_Count[5]
.sym 13019 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_I3[2]
.sym 13020 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 13023 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 13024 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 13036 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_O
.sym 13037 Frogg_Inst.w_Col_Count[0]
.sym 13038 Frogg_Inst.w_Col_Count[6]
.sym 13043 Frogg_Inst.w_Col_Count[1]
.sym 13045 Frogg_Inst.w_Col_Count[5]
.sym 13050 Frogg_Inst.w_Col_Count[2]
.sym 13055 Frogg_Inst.w_Col_Count[7]
.sym 13059 Frogg_Inst.w_Col_Count[3]
.sym 13060 Frogg_Inst.w_Col_Count[4]
.sym 13064 $nextpnr_ICESTORM_LC_28$O
.sym 13066 Frogg_Inst.w_Col_Count[0]
.sym 13070 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 13072 Frogg_Inst.w_Col_Count[1]
.sym 13076 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 13079 Frogg_Inst.w_Col_Count[2]
.sym 13080 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 13082 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 13084 Frogg_Inst.w_Col_Count[3]
.sym 13086 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 13088 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 13090 Frogg_Inst.w_Col_Count[4]
.sym 13092 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 13094 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 13096 Frogg_Inst.w_Col_Count[5]
.sym 13098 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 13100 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 13103 Frogg_Inst.w_Col_Count[6]
.sym 13104 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 13106 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 13109 Frogg_Inst.w_Col_Count[7]
.sym 13110 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 13112 i_Clk$SB_IO_IN_$glb_clk
.sym 13113 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_O
.sym 13114 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_I3[2]
.sym 13115 Frogg_Inst.w_Draw_car
.sym 13116 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 13117 Switch_2.r_State_SB_LUT4_I2_I0[0]
.sym 13118 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 13119 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 13120 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E
.sym 13121 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 13127 o_LED_1$SB_IO_OUT
.sym 13132 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_O
.sym 13139 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[1]
.sym 13142 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 13143 Frogg_Inst.w_Row_Count[8]
.sym 13145 Frogg_Inst.w_Row_Count[9]
.sym 13146 Frogg_Inst.w_Paddle_Y_P1[4]
.sym 13148 Frogg_Inst.w_Col_Count[9]
.sym 13149 Frogg_Inst.w_Row_Count[7]
.sym 13150 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 13155 Frogg_Inst.car_Ctrl_Inst.r_car_Count[16]
.sym 13156 w_VSync_VGA
.sym 13158 Frogg_Inst.car_Ctrl_Inst.r_car_Count[19]
.sym 13160 Frogg_Inst.w_Col_Count[0]
.sym 13162 Frogg_Inst.car_Ctrl_Inst.r_car_Count[23]
.sym 13163 Frogg_Inst.w_Col_Count[8]
.sym 13164 Frogg_Inst.w_Col_Count[9]
.sym 13166 Frogg_Inst.w_Col_Count[1]
.sym 13168 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_O
.sym 13171 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_I3[2]
.sym 13172 Frogg_Inst.car_Ctrl_Inst.r_car_Count[9]
.sym 13174 Frogg_Inst.w_VSync
.sym 13176 Frogg_Inst.car_Ctrl_Inst.r_car_Count[13]
.sym 13177 Frogg_Inst.car_Ctrl_Inst.r_car_Count[14]
.sym 13182 Frogg_Inst.car_Ctrl_Inst.r_car_Count[11]
.sym 13186 Frogg_Inst.car_Ctrl_Inst.r_car_Count[15]
.sym 13187 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 13189 Frogg_Inst.w_Col_Count[8]
.sym 13191 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 13195 Frogg_Inst.w_Col_Count[9]
.sym 13197 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 13200 Frogg_Inst.car_Ctrl_Inst.r_car_Count[15]
.sym 13201 Frogg_Inst.car_Ctrl_Inst.r_car_Count[9]
.sym 13202 Frogg_Inst.car_Ctrl_Inst.r_car_Count[14]
.sym 13203 Frogg_Inst.car_Ctrl_Inst.r_car_Count[23]
.sym 13206 Frogg_Inst.w_Col_Count[0]
.sym 13207 Frogg_Inst.w_Col_Count[1]
.sym 13220 Frogg_Inst.w_Col_Count[0]
.sym 13224 Frogg_Inst.car_Ctrl_Inst.r_car_Count[11]
.sym 13225 Frogg_Inst.car_Ctrl_Inst.r_car_Count[13]
.sym 13226 Frogg_Inst.car_Ctrl_Inst.r_car_Count[16]
.sym 13227 Frogg_Inst.car_Ctrl_Inst.r_car_Count[19]
.sym 13230 w_VSync_VGA
.sym 13231 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_I3[2]
.sym 13232 Frogg_Inst.w_VSync
.sym 13235 i_Clk$SB_IO_IN_$glb_clk
.sym 13236 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_O
.sym 13242 Switch_2.r_State_SB_LUT4_I2_O[2]
.sym 13243 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 13244 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 13249 Frogg_Inst.w_Col_Count[8]
.sym 13253 Frogg_Inst.w_Col_Count[9]
.sym 13264 Frogg_Inst.w_Paddle_Y_P1[3]
.sym 13267 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 13268 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 13269 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E
.sym 13271 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 13278 Frogg_Inst.w_Col_Count[8]
.sym 13280 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 13281 Frogg_Inst.w_car_X[4]
.sym 13282 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 13283 Frogg_Inst.w_Row_Count[9]
.sym 13284 Frogg_Inst.car_Ctrl_Inst.r_car_Count[30]
.sym 13285 Frogg_Inst.car_Ctrl_Inst.r_car_Count[31]
.sym 13286 Frogg_Inst.car_Ctrl_Inst.r_car_Count[24]
.sym 13288 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 13289 Frogg_Inst.w_Row_Count[8]
.sym 13290 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 13291 Frogg_Inst.car_Ctrl_Inst.r_car_Count[29]
.sym 13293 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 13294 Frogg_Inst.w_car_Y[5]
.sym 13298 Frogg_Inst.w_Row_Count[6]
.sym 13299 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 13302 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 13304 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13306 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13308 Frogg_Inst.w_car_Y[2]
.sym 13314 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 13317 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 13318 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 13319 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 13320 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 13323 Frogg_Inst.car_Ctrl_Inst.r_car_Count[29]
.sym 13324 Frogg_Inst.car_Ctrl_Inst.r_car_Count[24]
.sym 13325 Frogg_Inst.car_Ctrl_Inst.r_car_Count[30]
.sym 13326 Frogg_Inst.car_Ctrl_Inst.r_car_Count[31]
.sym 13335 Frogg_Inst.w_Col_Count[8]
.sym 13336 Frogg_Inst.w_car_X[4]
.sym 13337 Frogg_Inst.w_Row_Count[8]
.sym 13338 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13341 Frogg_Inst.w_car_Y[2]
.sym 13342 Frogg_Inst.w_car_Y[5]
.sym 13343 Frogg_Inst.w_Row_Count[9]
.sym 13344 Frogg_Inst.w_Row_Count[6]
.sym 13347 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 13350 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13355 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 13358 i_Clk$SB_IO_IN_$glb_clk
.sym 13360 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 13361 Frogg_Inst.r_Paddle_Y_P1[5]
.sym 13364 Frogg_Inst.r_Paddle_Y_P1[2]
.sym 13365 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 13366 Frogg_Inst.r_Paddle_Y_P1[3]
.sym 13367 Frogg_Inst.r_Paddle_Y_P1[4]
.sym 13383 $PACKER_VCC_NET
.sym 13384 Switch_2.r_State_SB_LUT4_I1_O[0]
.sym 13385 Frogg_Inst.w_Col_Count[6]
.sym 13402 Frogg_Inst.w_car_Y[0]
.sym 13403 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 13404 Frogg_Inst.w_car_Y[3]
.sym 13406 Frogg_Inst.w_Col_Count[4]
.sym 13407 Frogg_Inst.w_car_Y[2]
.sym 13408 Frogg_Inst.r_Paddle_Y_P1[0]
.sym 13409 Frogg_Inst.r_Paddle_Y_P1[1]
.sym 13410 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 13411 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 13412 Frogg_Inst.w_car_Y[3]
.sym 13414 Frogg_Inst.w_car_X[5]
.sym 13415 Frogg_Inst.w_Row_Count[4]
.sym 13416 Frogg_Inst.w_car_Y[1]
.sym 13419 Frogg_Inst.w_Row_Count[7]
.sym 13420 Frogg_Inst.w_Col_Count[9]
.sym 13421 Frogg_Inst.r_Paddle_Y_P1[2]
.sym 13423 Frogg_Inst.r_Paddle_Y_P1[3]
.sym 13426 Frogg_Inst.w_Row_Count[5]
.sym 13427 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 13429 Frogg_Inst.r_Paddle_Y_P1[2]
.sym 13430 Frogg_Inst.w_Col_Count[5]
.sym 13431 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 13432 Frogg_Inst.w_car_X[0]
.sym 13434 Frogg_Inst.w_car_Y[2]
.sym 13435 Frogg_Inst.r_Paddle_Y_P1[2]
.sym 13436 Frogg_Inst.w_car_Y[1]
.sym 13437 Frogg_Inst.r_Paddle_Y_P1[1]
.sym 13441 Frogg_Inst.w_car_Y[1]
.sym 13443 Frogg_Inst.w_Row_Count[5]
.sym 13447 Frogg_Inst.w_car_Y[0]
.sym 13449 Frogg_Inst.w_Row_Count[4]
.sym 13452 Frogg_Inst.w_car_Y[0]
.sym 13453 Frogg_Inst.w_car_Y[3]
.sym 13454 Frogg_Inst.r_Paddle_Y_P1[0]
.sym 13455 Frogg_Inst.r_Paddle_Y_P1[3]
.sym 13458 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 13459 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 13460 Frogg_Inst.w_car_X[0]
.sym 13461 Frogg_Inst.w_Col_Count[4]
.sym 13464 Frogg_Inst.r_Paddle_Y_P1[0]
.sym 13465 Frogg_Inst.w_car_Y[2]
.sym 13466 Frogg_Inst.w_car_Y[0]
.sym 13467 Frogg_Inst.r_Paddle_Y_P1[2]
.sym 13470 Frogg_Inst.w_Row_Count[7]
.sym 13471 Frogg_Inst.w_Col_Count[9]
.sym 13472 Frogg_Inst.w_car_X[5]
.sym 13473 Frogg_Inst.w_car_Y[3]
.sym 13476 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 13477 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 13478 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 13479 Frogg_Inst.w_Col_Count[5]
.sym 13483 Frogg_Inst.r_SM_Main[0]
.sym 13484 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 13485 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 13486 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 13487 Frogg_Inst.r_SM_Main[2]
.sym 13488 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_R
.sym 13489 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E
.sym 13490 Frogg_Inst.r_SM_Main[1]
.sym 13498 Frogg_Inst.w_Col_Count[4]
.sym 13500 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13507 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 13512 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 13513 Switch_2.r_State_SB_LUT4_I2_I3[0]
.sym 13516 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 13524 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13525 Frogg_Inst.r_Paddle_X_P1[1]
.sym 13527 Frogg_Inst.w_Col_Count[8]
.sym 13528 Frogg_Inst.r_Paddle_X_P1[4]
.sym 13529 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 13530 Frogg_Inst.r_Paddle_X_P1[5]
.sym 13531 Frogg_Inst.w_car_X[0]
.sym 13532 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 13534 Frogg_Inst.r_Paddle_X_P1[2]
.sym 13535 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 13536 Frogg_Inst.r_Paddle_X_P1[0]
.sym 13537 Frogg_Inst.w_Col_Count[9]
.sym 13538 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 13539 Frogg_Inst.r_Paddle_X_P1[3]
.sym 13540 Frogg_Inst.w_car_X[4]
.sym 13542 Frogg_Inst.w_car_X[5]
.sym 13544 Frogg_Inst.w_Col_Count[6]
.sym 13546 Frogg_Inst.w_car_X[3]
.sym 13550 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 13551 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 13552 Frogg_Inst.w_car_X[2]
.sym 13554 Frogg_Inst.w_Col_Count[7]
.sym 13555 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 13557 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 13558 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 13559 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 13563 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 13564 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13565 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 13566 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 13569 Frogg_Inst.w_Col_Count[6]
.sym 13570 Frogg_Inst.w_car_X[2]
.sym 13571 Frogg_Inst.w_car_X[3]
.sym 13572 Frogg_Inst.w_Col_Count[7]
.sym 13575 Frogg_Inst.r_Paddle_X_P1[0]
.sym 13576 Frogg_Inst.r_Paddle_X_P1[4]
.sym 13577 Frogg_Inst.w_car_X[0]
.sym 13578 Frogg_Inst.w_car_X[4]
.sym 13584 Frogg_Inst.w_Col_Count[8]
.sym 13587 Frogg_Inst.w_car_X[2]
.sym 13588 Frogg_Inst.r_Paddle_X_P1[3]
.sym 13589 Frogg_Inst.r_Paddle_X_P1[2]
.sym 13590 Frogg_Inst.w_car_X[3]
.sym 13593 Frogg_Inst.w_Col_Count[9]
.sym 13599 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 13600 Frogg_Inst.w_car_X[5]
.sym 13601 Frogg_Inst.r_Paddle_X_P1[1]
.sym 13602 Frogg_Inst.r_Paddle_X_P1[5]
.sym 13604 i_Clk$SB_IO_IN_$glb_clk
.sym 13612 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 13621 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 13624 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 13628 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13660 Frogg_Inst.w_Col_Count[4]
.sym 13664 Frogg_Inst.w_Col_Count[5]
.sym 13668 Frogg_Inst.w_Col_Count[7]
.sym 13674 Frogg_Inst.w_Col_Count[6]
.sym 13688 Frogg_Inst.w_Col_Count[5]
.sym 13692 Frogg_Inst.w_Col_Count[6]
.sym 13706 Frogg_Inst.w_Col_Count[4]
.sym 13724 Frogg_Inst.w_Col_Count[7]
.sym 13727 i_Clk$SB_IO_IN_$glb_clk
.sym 14388 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 14406 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 14418 i_Switch_2_SB_LUT4_I3_O[2]
.sym 14422 o_VGA_Red_2$SB_IO_OUT
.sym 14433 o_VGA_Red_2$SB_IO_OUT
.sym 14442 i_Switch_2_SB_LUT4_I3_O[2]
.sym 14445 Switch_2.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 14447 Switch_2.r_Count[1]
.sym 14450 Switch_2.r_Count[0]
.sym 14466 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 14489 Switch_2.r_Count[3]
.sym 14490 i_Switch_2_SB_LUT4_I3_I1[0]
.sym 14492 i_Switch_2_SB_LUT4_I3_O[1]
.sym 14504 Switch_2.r_Count[2]
.sym 14505 Switch_2.r_Count[1]
.sym 14507 i_Switch_2_SB_LUT4_I3_O[0]
.sym 14508 Switch_2.r_Count[0]
.sym 14517 Switch_2.r_Count[7]
.sym 14518 $nextpnr_ICESTORM_LC_20$O
.sym 14521 Switch_2.r_Count[0]
.sym 14524 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14527 Switch_2.r_Count[1]
.sym 14530 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14533 Switch_2.r_Count[2]
.sym 14534 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14536 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 14539 Switch_2.r_Count[3]
.sym 14540 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14542 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 14545 i_Switch_2_SB_LUT4_I3_I1[0]
.sym 14546 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 14548 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 14551 i_Switch_2_SB_LUT4_I3_O[0]
.sym 14552 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 14554 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 14557 i_Switch_2_SB_LUT4_I3_O[1]
.sym 14558 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 14560 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 14562 Switch_2.r_Count[7]
.sym 14564 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 14566 i_Clk$SB_IO_IN_$glb_clk
.sym 14567 i_Switch_2_SB_LUT4_I3_O[2]_$glb_sr
.sym 14574 Switch_2.r_State_SB_DFFE_Q_E
.sym 14575 o_LED_2$SB_IO_OUT
.sym 14576 Switch_2.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 14577 Switch_2.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 14578 i_Switch_2_SB_LUT4_I3_O[3]
.sym 14582 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 14644 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 14650 Switch_2.r_Count[9]
.sym 14654 Switch_2.r_Count[13]
.sym 14659 Switch_2.r_Count[10]
.sym 14663 Switch_2.r_Count[14]
.sym 14673 Switch_2.r_Count[8]
.sym 14676 Switch_2.r_Count[11]
.sym 14677 Switch_2.r_Count[12]
.sym 14680 Switch_2.r_Count[15]
.sym 14681 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 14683 Switch_2.r_Count[8]
.sym 14685 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 14687 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 14690 Switch_2.r_Count[9]
.sym 14691 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 14693 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 14695 Switch_2.r_Count[10]
.sym 14697 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 14699 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 14701 Switch_2.r_Count[11]
.sym 14703 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 14705 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 14707 Switch_2.r_Count[12]
.sym 14709 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 14711 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 14714 Switch_2.r_Count[13]
.sym 14715 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 14717 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 14719 Switch_2.r_Count[14]
.sym 14721 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 14723 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 14725 Switch_2.r_Count[15]
.sym 14727 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 14729 i_Clk$SB_IO_IN_$glb_clk
.sym 14730 i_Switch_2_SB_LUT4_I3_O[2]_$glb_sr
.sym 14757 o_LED_2$SB_IO_OUT
.sym 14767 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 14772 Switch_2.r_Count[16]
.sym 14775 o_LED_2$SB_IO_OUT
.sym 14778 i_Switch_2_SB_LUT4_I3_I1[13]
.sym 14783 i_Switch_2$SB_IO_IN
.sym 14786 Switch_2.r_Count[14]
.sym 14787 Switch_2.r_Count[15]
.sym 14789 Switch_2.r_Count[17]
.sym 14804 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 14807 Switch_2.r_Count[16]
.sym 14808 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 14811 Switch_2.r_Count[17]
.sym 14814 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 14824 i_Switch_2_SB_LUT4_I3_I1[13]
.sym 14825 o_LED_2$SB_IO_OUT
.sym 14826 i_Switch_2$SB_IO_IN
.sym 14835 Switch_2.r_Count[14]
.sym 14836 Switch_2.r_Count[16]
.sym 14837 Switch_2.r_Count[17]
.sym 14838 Switch_2.r_Count[15]
.sym 14852 i_Clk$SB_IO_IN_$glb_clk
.sym 14853 i_Switch_2_SB_LUT4_I3_O[2]_$glb_sr
.sym 14860 i_Switch_1_SB_LUT4_I3_I1[13]
.sym 14861 VGA_Sync_Porch_Inst.r_Blu_Video[0]
.sym 14886 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 14908 Frogg_Inst.w_Row_Count[5]
.sym 14918 VGA_Sync_Porch_Inst.r_Blu_Video[0]
.sym 14926 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_1_O
.sym 14931 VGA_Sync_Porch_Inst.r_Blu_Video[0]
.sym 14940 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_1_O
.sym 14964 Frogg_Inst.w_Row_Count[5]
.sym 14975 i_Clk$SB_IO_IN_$glb_clk
.sym 14977 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 14978 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 14979 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 14980 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 14981 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 14982 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 14983 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 14984 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 15002 Frogg_Inst.w_Paddle_Y_P1[2]
.sym 15003 w_Blu_Video_Frogg[0]
.sym 15005 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 15007 $PACKER_VCC_NET
.sym 15011 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15018 Frogg_Inst.w_Paddle_Y_P1[2]
.sym 15019 Frogg_Inst.w_Paddle_Y_P1[3]
.sym 15020 $PACKER_VCC_NET
.sym 15024 Frogg_Inst.w_Paddle_Y_P1[4]
.sym 15028 $PACKER_VCC_NET
.sym 15029 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 15031 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 15034 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 15050 $nextpnr_ICESTORM_LC_45$O
.sym 15053 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 15056 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15058 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 15059 $PACKER_VCC_NET
.sym 15060 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 15062 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15064 $PACKER_VCC_NET
.sym 15065 Frogg_Inst.w_Paddle_Y_P1[2]
.sym 15066 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15068 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 15070 $PACKER_VCC_NET
.sym 15071 Frogg_Inst.w_Paddle_Y_P1[3]
.sym 15072 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15074 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 15076 $PACKER_VCC_NET
.sym 15077 Frogg_Inst.w_Paddle_Y_P1[4]
.sym 15078 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 15081 $PACKER_VCC_NET
.sym 15082 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 15084 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 15102 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 15103 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 15104 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 15105 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 15106 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 15107 w_Blu_Video_Frogg[0]
.sym 15116 Frogg_Inst.w_Row_Count[7]
.sym 15119 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 15120 Frogg_Inst.w_Row_Count[6]
.sym 15124 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 15125 Frogg_Inst.w_Row_Count[4]
.sym 15126 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15128 Frogg_Inst.w_Row_Count[4]
.sym 15130 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 15132 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 15143 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E
.sym 15145 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 15149 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 15150 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 15151 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 15152 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 15153 o_LED_1$SB_IO_OUT
.sym 15154 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 15159 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 15161 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 15162 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 15165 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 15166 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 15168 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 15169 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 15172 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 15174 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 15175 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 15176 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 15177 o_LED_1$SB_IO_OUT
.sym 15180 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 15187 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 15189 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 15192 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 15193 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 15194 o_LED_1$SB_IO_OUT
.sym 15195 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 15198 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 15199 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 15200 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 15201 o_LED_1$SB_IO_OUT
.sym 15204 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 15210 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 15216 o_LED_1$SB_IO_OUT
.sym 15217 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 15218 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 15219 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 15220 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E
.sym 15221 i_Clk$SB_IO_IN_$glb_clk
.sym 15223 Frogg_Inst.w_Paddle_Y_P1[2]
.sym 15225 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 15226 Frogg_Inst.P1_Inst.r_Paddle_Count[0]
.sym 15227 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 15228 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 15229 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15230 o_LED_1$SB_IO_OUT
.sym 15235 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 15239 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E
.sym 15250 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 15252 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15254 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15256 Frogg_Inst.w_Paddle_Y_P1[2]
.sym 15257 o_LED_2$SB_IO_OUT
.sym 15258 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 15264 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 15265 Frogg_Inst.w_Col_Count[9]
.sym 15266 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 15267 Frogg_Inst.w_Col_Count[1]
.sym 15268 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 15269 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15271 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 15272 Frogg_Inst.w_Col_Count[8]
.sym 15273 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 15274 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 15275 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 15276 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 15277 Frogg_Inst.w_Col_Count[0]
.sym 15278 Frogg_Inst.w_Col_Count[5]
.sym 15279 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 15281 Frogg_Inst.w_Draw_car
.sym 15282 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E
.sym 15283 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15284 Frogg_Inst.w_Col_Count[4]
.sym 15285 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15287 o_LED_1$SB_IO_OUT
.sym 15290 Frogg_Inst.w_Col_Count[2]
.sym 15291 Frogg_Inst.w_Col_Count[3]
.sym 15293 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 15294 Frogg_Inst.w_Col_Count[6]
.sym 15295 Frogg_Inst.w_Col_Count[7]
.sym 15297 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 15298 Frogg_Inst.w_Col_Count[6]
.sym 15299 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 15300 Frogg_Inst.w_Col_Count[5]
.sym 15305 Frogg_Inst.w_Draw_car
.sym 15309 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 15310 o_LED_1$SB_IO_OUT
.sym 15311 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 15312 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15315 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 15316 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 15317 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15318 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 15321 Frogg_Inst.w_Col_Count[7]
.sym 15322 Frogg_Inst.w_Col_Count[2]
.sym 15323 Frogg_Inst.w_Col_Count[0]
.sym 15324 Frogg_Inst.w_Col_Count[1]
.sym 15327 Frogg_Inst.w_Col_Count[9]
.sym 15328 Frogg_Inst.w_Col_Count[4]
.sym 15329 Frogg_Inst.w_Col_Count[8]
.sym 15330 Frogg_Inst.w_Col_Count[3]
.sym 15334 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15336 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 15339 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 15342 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 15343 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E
.sym 15344 i_Clk$SB_IO_IN_$glb_clk
.sym 15347 Switch_2.r_State_SB_LUT4_I2_I3[0]
.sym 15351 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 15352 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 15353 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15360 Frogg_Inst.w_Row_Count[4]
.sym 15362 Frogg_Inst.w_Row_Count[6]
.sym 15364 Frogg_Inst.w_Row_Count[7]
.sym 15366 Frogg_Inst.w_Row_Count[5]
.sym 15370 Frogg_Inst.w_Draw_Paddle_P1
.sym 15371 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15372 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E
.sym 15373 Frogg_Inst.w_Col_Count[5]
.sym 15376 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 15378 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 15387 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 15388 Frogg_Inst.w_Row_Count[8]
.sym 15390 Switch_2.r_State_SB_LUT4_I2_I0[0]
.sym 15391 $PACKER_VCC_NET
.sym 15394 o_LED_1$SB_IO_OUT
.sym 15395 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 15398 Frogg_Inst.w_Row_Count[9]
.sym 15399 $PACKER_VCC_NET
.sym 15401 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 15402 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 15404 Switch_2.r_State_SB_LUT4_I2_I3[0]
.sym 15408 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 15410 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 15416 Switch_2.r_State_SB_LUT4_I2_O[2]
.sym 15417 o_LED_2$SB_IO_OUT
.sym 15418 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 15419 $nextpnr_ICESTORM_LC_27$O
.sym 15421 Switch_2.r_State_SB_LUT4_I2_I3[0]
.sym 15425 Switch_2.r_State_SB_LUT4_I2_I3[1]
.sym 15427 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 15428 $PACKER_VCC_NET
.sym 15431 Switch_2.r_State_SB_LUT4_I2_I3[2]
.sym 15433 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 15434 $PACKER_VCC_NET
.sym 15437 Switch_2.r_State_SB_LUT4_I2_I3[3]
.sym 15439 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 15440 $PACKER_VCC_NET
.sym 15443 Switch_2.r_State_SB_LUT4_I2_I0[3]
.sym 15445 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 15450 o_LED_2$SB_IO_OUT
.sym 15451 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 15452 Switch_2.r_State_SB_LUT4_I2_I0[0]
.sym 15453 Switch_2.r_State_SB_LUT4_I2_I0[3]
.sym 15456 Frogg_Inst.w_Row_Count[9]
.sym 15457 Frogg_Inst.w_Row_Count[8]
.sym 15458 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 15459 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 15462 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 15463 Switch_2.r_State_SB_LUT4_I2_O[2]
.sym 15464 o_LED_1$SB_IO_OUT
.sym 15470 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15473 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 15474 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 15475 Frogg_Inst.w_Draw_Paddle_P1
.sym 15476 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 15489 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 15490 Switch_2.r_State_SB_LUT4_I2_I3[0]
.sym 15491 Frogg_Inst.w_Row_Count[5]
.sym 15499 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 15500 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 15510 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 15511 Frogg_Inst.w_Paddle_Y_P1[4]
.sym 15520 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 15523 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 15524 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 15525 Frogg_Inst.w_Paddle_Y_P1[3]
.sym 15526 Frogg_Inst.w_Paddle_Y_P1[2]
.sym 15532 Frogg_Inst.w_car_Y[3]
.sym 15533 Frogg_Inst.r_Paddle_Y_P1[4]
.sym 15534 Frogg_Inst.w_car_Y[5]
.sym 15535 Frogg_Inst.r_Paddle_Y_P1[5]
.sym 15540 Frogg_Inst.r_Paddle_Y_P1[3]
.sym 15543 Frogg_Inst.w_car_Y[3]
.sym 15544 Frogg_Inst.r_Paddle_Y_P1[3]
.sym 15545 Frogg_Inst.r_Paddle_Y_P1[5]
.sym 15546 Frogg_Inst.w_car_Y[5]
.sym 15549 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 15569 Frogg_Inst.w_Paddle_Y_P1[2]
.sym 15573 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 15574 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 15575 Frogg_Inst.r_Paddle_Y_P1[4]
.sym 15576 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 15579 Frogg_Inst.w_Paddle_Y_P1[3]
.sym 15585 Frogg_Inst.w_Paddle_Y_P1[4]
.sym 15590 i_Clk$SB_IO_IN_$glb_clk
.sym 15592 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15593 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15594 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 15595 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 15596 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15597 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 15602 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 15633 Frogg_Inst.r_SM_Main[0]
.sym 15636 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 15637 Switch_2.r_State_SB_LUT4_I1_O[0]
.sym 15639 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 15641 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 15642 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_1_D[1]
.sym 15643 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 15644 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E
.sym 15645 Frogg_Inst.r_SM_Main[2]
.sym 15646 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 15648 Frogg_Inst.r_SM_Main[1]
.sym 15650 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 15655 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 15657 Frogg_Inst.r_SM_Main[0]
.sym 15658 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 15659 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15660 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 15661 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 15662 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_R
.sym 15666 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 15667 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 15668 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 15669 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 15672 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 15673 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 15674 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15675 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 15678 Frogg_Inst.r_SM_Main[1]
.sym 15679 Frogg_Inst.r_SM_Main[0]
.sym 15680 Switch_2.r_State_SB_LUT4_I1_O[0]
.sym 15681 Frogg_Inst.r_SM_Main[2]
.sym 15684 Frogg_Inst.r_SM_Main[2]
.sym 15685 Frogg_Inst.r_SM_Main[0]
.sym 15687 Frogg_Inst.r_SM_Main[1]
.sym 15690 Frogg_Inst.r_SM_Main[1]
.sym 15691 Frogg_Inst.r_SM_Main[0]
.sym 15693 Frogg_Inst.r_SM_Main[2]
.sym 15696 Frogg_Inst.r_SM_Main[2]
.sym 15697 Frogg_Inst.r_SM_Main[1]
.sym 15698 Frogg_Inst.r_SM_Main[0]
.sym 15702 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_1_D[1]
.sym 15703 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 15704 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 15705 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 15711 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_1_D[1]
.sym 15712 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E
.sym 15713 i_Clk$SB_IO_IN_$glb_clk
.sym 15714 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_R
.sym 15718 Switch_4.r_State_SB_LUT4_I3_I2[2]
.sym 15721 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 15722 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 15758 Switch_2.r_State_SB_LUT4_I2_I3[0]
.sym 15765 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 15769 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 15771 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 15781 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15785 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 15788 $nextpnr_ICESTORM_LC_6$O
.sym 15791 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15794 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 15796 Switch_2.r_State_SB_LUT4_I2_I3[0]
.sym 15800 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 15803 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 15806 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 15808 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 15812 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 15815 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 15818 $nextpnr_ICESTORM_LC_7$I3
.sym 15820 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 15828 $nextpnr_ICESTORM_LC_7$I3
.sym 15846 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 15853 Switch_4.r_State_SB_LUT4_I3_I2[2]
.sym 15856 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 15858 Frogg_Inst.w_Col_Count[6]
.sym 15860 Switch_2.r_State_SB_LUT4_I1_O[0]
.sym 16497 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 16508 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 16576 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 16605 Switch_2.r_Count[2]
.sym 16606 Switch_2.r_Count[3]
.sym 16622 Switch_2.r_Count[1]
.sym 16625 Switch_2.r_Count[0]
.sym 16634 Switch_2.r_Count[0]
.sym 16635 Switch_2.r_Count[1]
.sym 16636 Switch_2.r_Count[2]
.sym 16637 Switch_2.r_Count[3]
.sym 16646 Switch_2.r_Count[0]
.sym 16647 Switch_2.r_Count[1]
.sym 16667 Switch_2.r_Count[0]
.sym 16675 i_Clk$SB_IO_IN_$glb_clk
.sym 16676 i_Switch_2_SB_LUT4_I3_O[2]_$glb_sr
.sym 16683 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 16685 Switch_1.r_Count[0]
.sym 16686 Switch_1.r_Count[1]
.sym 16732 i_Switch_2$SB_IO_IN
.sym 16733 o_LED_2$SB_IO_OUT
.sym 16738 o_VGA_Red_2$SB_IO_OUT
.sym 16758 Switch_2.r_Count[8]
.sym 16759 Switch_2.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 16760 Switch_2.r_State_SB_DFFE_Q_E
.sym 16761 Switch_2.r_Count[11]
.sym 16762 Switch_2.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 16763 Switch_2.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 16764 i_Switch_2_SB_LUT4_I3_O[3]
.sym 16767 Switch_2.r_Count[9]
.sym 16768 Switch_2.r_Count[10]
.sym 16770 Switch_2.r_Count[12]
.sym 16771 Switch_2.r_Count[13]
.sym 16777 i_Switch_2_SB_LUT4_I3_O[2]
.sym 16778 i_Switch_2_SB_LUT4_I3_I1[0]
.sym 16779 i_Switch_2_SB_LUT4_I3_O[0]
.sym 16780 i_Switch_2_SB_LUT4_I3_O[1]
.sym 16781 Switch_2.r_Count[7]
.sym 16786 i_Switch_2$SB_IO_IN
.sym 16787 Switch_2.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 16803 Switch_2.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 16804 Switch_2.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 16805 Switch_2.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 16806 Switch_2.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 16809 i_Switch_2$SB_IO_IN
.sym 16815 i_Switch_2_SB_LUT4_I3_O[1]
.sym 16816 i_Switch_2_SB_LUT4_I3_O[2]
.sym 16817 i_Switch_2_SB_LUT4_I3_O[3]
.sym 16818 i_Switch_2_SB_LUT4_I3_O[0]
.sym 16821 Switch_2.r_Count[7]
.sym 16822 Switch_2.r_Count[13]
.sym 16823 Switch_2.r_Count[12]
.sym 16824 i_Switch_2_SB_LUT4_I3_I1[0]
.sym 16827 Switch_2.r_Count[9]
.sym 16828 Switch_2.r_Count[11]
.sym 16829 Switch_2.r_Count[8]
.sym 16830 Switch_2.r_Count[10]
.sym 16837 Switch_2.r_State_SB_DFFE_Q_E
.sym 16838 i_Clk$SB_IO_IN_$glb_clk
.sym 16842 Switch_1.r_Count[2]
.sym 16843 Switch_1.r_Count[3]
.sym 16844 i_Switch_1_SB_LUT4_I3_I1[0]
.sym 16845 i_Switch_1_SB_LUT4_I3_O[0]
.sym 16846 i_Switch_1_SB_LUT4_I3_O[1]
.sym 16847 Switch_1.r_Count[7]
.sym 16864 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 16884 $PACKER_VCC_NET
.sym 16892 $PACKER_VCC_NET
.sym 16897 Switch_1.r_Count[8]
.sym 16898 $PACKER_VCC_NET
.sym 16900 Switch_1.r_Count[11]
.sym 16901 $PACKER_VCC_NET
.sym 16906 Switch_1.r_Count[9]
.sym 16907 Switch_1.r_Count[10]
.sym 16909 i_Switch_1_SB_LUT4_I3_I1[0]
.sym 16910 i_Switch_1_SB_LUT4_I3_O[0]
.sym 16911 i_Switch_1_SB_LUT4_I3_O[1]
.sym 16912 Switch_1.r_Count[7]
.sym 16913 $nextpnr_ICESTORM_LC_1$O
.sym 16915 i_Switch_1_SB_LUT4_I3_I1[0]
.sym 16919 i_Switch_1_SB_LUT4_I3_I1[1]
.sym 16921 i_Switch_1_SB_LUT4_I3_O[0]
.sym 16922 $PACKER_VCC_NET
.sym 16925 i_Switch_1_SB_LUT4_I3_I1[2]
.sym 16927 i_Switch_1_SB_LUT4_I3_O[1]
.sym 16928 $PACKER_VCC_NET
.sym 16931 i_Switch_1_SB_LUT4_I3_I1[3]
.sym 16933 Switch_1.r_Count[7]
.sym 16937 i_Switch_1_SB_LUT4_I3_I1[4]
.sym 16939 $PACKER_VCC_NET
.sym 16940 Switch_1.r_Count[8]
.sym 16943 i_Switch_1_SB_LUT4_I3_I1[5]
.sym 16945 Switch_1.r_Count[9]
.sym 16946 $PACKER_VCC_NET
.sym 16949 i_Switch_1_SB_LUT4_I3_I1[6]
.sym 16951 Switch_1.r_Count[10]
.sym 16952 $PACKER_VCC_NET
.sym 16955 i_Switch_1_SB_LUT4_I3_I1[7]
.sym 16957 $PACKER_VCC_NET
.sym 16958 Switch_1.r_Count[11]
.sym 16963 Switch_1.r_Count[8]
.sym 16964 Switch_1.r_Count[9]
.sym 16965 Switch_1.r_Count[10]
.sym 16966 Switch_1.r_Count[11]
.sym 16967 Switch_1.r_Count[12]
.sym 16968 Switch_1.r_Count[13]
.sym 16969 Switch_1.r_Count[14]
.sym 16970 Switch_1.r_Count[15]
.sym 16980 $PACKER_VCC_NET
.sym 16993 i_Switch_1_SB_LUT4_I3_O[0]
.sym 16999 i_Switch_1_SB_LUT4_I3_I1[7]
.sym 17026 w_Blu_Video_Frogg[0]
.sym 17028 Switch_1.r_Count[16]
.sym 17029 Switch_1.r_Count[17]
.sym 17030 $PACKER_VCC_NET
.sym 17032 Switch_1.r_Count[12]
.sym 17033 Switch_1.r_Count[13]
.sym 17034 Switch_1.r_Count[14]
.sym 17035 Switch_1.r_Count[15]
.sym 17036 i_Switch_1_SB_LUT4_I3_I1[8]
.sym 17038 Switch_1.r_Count[12]
.sym 17042 i_Switch_1_SB_LUT4_I3_I1[9]
.sym 17044 Switch_1.r_Count[13]
.sym 17045 $PACKER_VCC_NET
.sym 17048 i_Switch_1_SB_LUT4_I3_I1[10]
.sym 17050 Switch_1.r_Count[14]
.sym 17054 i_Switch_1_SB_LUT4_I3_I1[11]
.sym 17056 Switch_1.r_Count[15]
.sym 17060 i_Switch_1_SB_LUT4_I3_I1[12]
.sym 17062 Switch_1.r_Count[16]
.sym 17066 $nextpnr_ICESTORM_LC_2$I3
.sym 17068 Switch_1.r_Count[17]
.sym 17076 $nextpnr_ICESTORM_LC_2$I3
.sym 17082 w_Blu_Video_Frogg[0]
.sym 17084 i_Clk$SB_IO_IN_$glb_clk
.sym 17086 Switch_1.r_Count[16]
.sym 17087 Switch_1.r_Count[17]
.sym 17089 Switch_1.r_State_SB_DFFE_Q_E
.sym 17090 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 17091 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 17092 i_Switch_1_SB_LUT4_I3_O[2]
.sym 17093 i_Switch_1_SB_LUT4_I3_O[3]
.sym 17110 o_LED_2$SB_IO_OUT
.sym 17127 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 17129 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 17130 Frogg_Inst.w_Row_Count[6]
.sym 17133 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 17137 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 17138 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 17139 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 17140 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 17141 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 17142 Frogg_Inst.w_Row_Count[7]
.sym 17143 Frogg_Inst.w_Row_Count[8]
.sym 17144 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 17145 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 17146 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 17148 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17149 Frogg_Inst.w_Row_Count[5]
.sym 17151 Frogg_Inst.w_Row_Count[4]
.sym 17153 Frogg_Inst.w_Row_Count[9]
.sym 17155 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 17156 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 17159 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17161 Frogg_Inst.w_Row_Count[4]
.sym 17162 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 17163 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17165 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17167 Frogg_Inst.w_Row_Count[5]
.sym 17168 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 17169 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 17171 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17173 Frogg_Inst.w_Row_Count[6]
.sym 17174 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 17175 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 17177 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17179 Frogg_Inst.w_Row_Count[7]
.sym 17180 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 17181 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 17183 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 17185 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 17186 Frogg_Inst.w_Row_Count[8]
.sym 17187 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 17189 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 17191 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 17192 Frogg_Inst.w_Row_Count[9]
.sym 17193 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 17195 $nextpnr_ICESTORM_LC_32$I3
.sym 17198 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 17199 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 17205 $nextpnr_ICESTORM_LC_32$I3
.sym 17209 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 17211 o_LED_1$SB_IO_OUT
.sym 17222 i_Switch_1_SB_LUT4_I3_O[2]
.sym 17226 o_LED_2$SB_IO_OUT
.sym 17240 Frogg_Inst.w_Row_Count[6]
.sym 17241 i_Switch_1$SB_IO_IN
.sym 17242 Frogg_Inst.w_Row_Count[7]
.sym 17250 Frogg_Inst.w_Paddle_Y_P1[2]
.sym 17251 Frogg_Inst.w_Draw_Paddle_P1
.sym 17256 Frogg_Inst.w_Paddle_Y_P1[4]
.sym 17258 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 17259 Frogg_Inst.w_Paddle_Y_P1[3]
.sym 17261 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 17275 Frogg_Inst.w_Draw_car
.sym 17276 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 17282 $nextpnr_ICESTORM_LC_30$O
.sym 17284 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 17288 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 17291 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 17294 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 17297 Frogg_Inst.w_Paddle_Y_P1[2]
.sym 17298 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 17300 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 17302 Frogg_Inst.w_Paddle_Y_P1[3]
.sym 17304 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 17306 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 17309 Frogg_Inst.w_Paddle_Y_P1[4]
.sym 17310 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 17312 $nextpnr_ICESTORM_LC_31$I3
.sym 17314 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 17316 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 17322 $nextpnr_ICESTORM_LC_31$I3
.sym 17325 Frogg_Inst.w_Draw_Paddle_P1
.sym 17326 Frogg_Inst.w_Draw_car
.sym 17330 i_Clk$SB_IO_IN_$glb_clk
.sym 17333 Frogg_Inst.P1_Inst.r_Paddle_Count[1]
.sym 17334 Frogg_Inst.P1_Inst.r_Paddle_Count[2]
.sym 17335 Frogg_Inst.P1_Inst.r_Paddle_Count[3]
.sym 17336 Frogg_Inst.P1_Inst.r_Paddle_Count[4]
.sym 17337 Frogg_Inst.P1_Inst.r_Paddle_Count[5]
.sym 17338 Frogg_Inst.P1_Inst.r_Paddle_Count[6]
.sym 17339 Frogg_Inst.P1_Inst.r_Paddle_Count[7]
.sym 17345 Frogg_Inst.w_Draw_Paddle_P1
.sym 17355 o_LED_1$SB_IO_OUT
.sym 17362 Frogg_Inst.w_Row_Count[9]
.sym 17367 Frogg_Inst.w_Row_Count[8]
.sym 17375 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 17376 Frogg_Inst.w_Row_Count[5]
.sym 17379 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17380 Frogg_Inst.w_Row_Count[4]
.sym 17382 Frogg_Inst.w_Row_Count[7]
.sym 17383 o_LED_1$SB_IO_OUT
.sym 17384 Frogg_Inst.P1_Inst.r_Paddle_Count[0]
.sym 17388 Frogg_Inst.w_Row_Count[6]
.sym 17392 Frogg_Inst.P1_Inst.r_Paddle_Count[11]
.sym 17394 Frogg_Inst.P1_Inst.r_Paddle_Count[13]
.sym 17396 Frogg_Inst.P1_Inst.r_Paddle_Count[15]
.sym 17397 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 17398 Frogg_Inst.P1_Inst.r_Paddle_Count[1]
.sym 17401 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 17402 Frogg_Inst.P1_Inst.r_Paddle_Count[5]
.sym 17403 Frogg_Inst.P1_Inst.r_Paddle_Count[6]
.sym 17404 Frogg_Inst.P1_Inst.r_Paddle_Count[7]
.sym 17409 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 17418 Frogg_Inst.w_Row_Count[6]
.sym 17419 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 17420 Frogg_Inst.w_Row_Count[7]
.sym 17421 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 17425 Frogg_Inst.P1_Inst.r_Paddle_Count[0]
.sym 17430 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17431 Frogg_Inst.w_Row_Count[5]
.sym 17432 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 17433 Frogg_Inst.w_Row_Count[4]
.sym 17436 Frogg_Inst.P1_Inst.r_Paddle_Count[11]
.sym 17437 Frogg_Inst.P1_Inst.r_Paddle_Count[7]
.sym 17438 Frogg_Inst.P1_Inst.r_Paddle_Count[6]
.sym 17439 Frogg_Inst.P1_Inst.r_Paddle_Count[5]
.sym 17442 Frogg_Inst.P1_Inst.r_Paddle_Count[1]
.sym 17443 Frogg_Inst.P1_Inst.r_Paddle_Count[13]
.sym 17444 Frogg_Inst.P1_Inst.r_Paddle_Count[0]
.sym 17445 Frogg_Inst.P1_Inst.r_Paddle_Count[15]
.sym 17450 o_LED_1$SB_IO_OUT
.sym 17452 Frogg_Inst.P1_Inst.w_Paddle_Count_En_$glb_ce
.sym 17453 i_Clk$SB_IO_IN_$glb_clk
.sym 17454 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]_$glb_sr
.sym 17455 Frogg_Inst.P1_Inst.r_Paddle_Count[8]
.sym 17456 Frogg_Inst.P1_Inst.r_Paddle_Count[9]
.sym 17457 Frogg_Inst.P1_Inst.r_Paddle_Count[10]
.sym 17458 Frogg_Inst.P1_Inst.r_Paddle_Count[11]
.sym 17459 Frogg_Inst.P1_Inst.r_Paddle_Count[12]
.sym 17460 Frogg_Inst.P1_Inst.r_Paddle_Count[13]
.sym 17461 Frogg_Inst.P1_Inst.r_Paddle_Count[14]
.sym 17462 Frogg_Inst.P1_Inst.r_Paddle_Count[15]
.sym 17472 $PACKER_VCC_NET
.sym 17479 Frogg_Inst.w_Col_Count[6]
.sym 17481 Frogg_Inst.w_Col_Count[7]
.sym 17483 Frogg_Inst.P1_Inst.r_Paddle_Count[4]
.sym 17486 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 17496 Frogg_Inst.w_Row_Count[4]
.sym 17497 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 17498 Frogg_Inst.P1_Inst.r_Paddle_Count[2]
.sym 17499 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17500 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 17501 Frogg_Inst.w_Row_Count[5]
.sym 17502 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 17503 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 17505 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 17506 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 17507 Frogg_Inst.P1_Inst.r_Paddle_Count[3]
.sym 17509 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 17510 Frogg_Inst.w_Row_Count[6]
.sym 17511 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 17512 Frogg_Inst.w_Row_Count[7]
.sym 17513 Frogg_Inst.P1_Inst.r_Paddle_Count[9]
.sym 17514 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 17520 Frogg_Inst.P1_Inst.r_Paddle_Count[8]
.sym 17521 Switch_2.r_State_SB_LUT4_I2_I3[0]
.sym 17522 Frogg_Inst.w_Row_Count[9]
.sym 17527 Frogg_Inst.w_Row_Count[8]
.sym 17528 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 17530 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17531 Frogg_Inst.w_Row_Count[4]
.sym 17534 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 17536 Switch_2.r_State_SB_LUT4_I2_I3[0]
.sym 17537 Frogg_Inst.w_Row_Count[5]
.sym 17538 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 17540 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 17542 Frogg_Inst.w_Row_Count[6]
.sym 17543 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 17546 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 17548 Frogg_Inst.w_Row_Count[7]
.sym 17549 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 17552 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[4]
.sym 17554 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 17555 Frogg_Inst.w_Row_Count[8]
.sym 17558 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 17560 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 17561 Frogg_Inst.w_Row_Count[9]
.sym 17562 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 17565 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 17566 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 17567 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 17568 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 17571 Frogg_Inst.P1_Inst.r_Paddle_Count[8]
.sym 17572 Frogg_Inst.P1_Inst.r_Paddle_Count[2]
.sym 17573 Frogg_Inst.P1_Inst.r_Paddle_Count[9]
.sym 17574 Frogg_Inst.P1_Inst.r_Paddle_Count[3]
.sym 17578 Frogg_Inst.P1_Inst.r_Paddle_Count[16]
.sym 17579 Frogg_Inst.P1_Inst.r_Paddle_Count[17]
.sym 17580 Frogg_Inst.P1_Inst.r_Paddle_Count[18]
.sym 17581 Frogg_Inst.P1_Inst.r_Paddle_Count[19]
.sym 17582 Frogg_Inst.P1_Inst.r_Paddle_Count[20]
.sym 17583 Frogg_Inst.P1_Inst.r_Paddle_Count[21]
.sym 17584 Frogg_Inst.P1_Inst.r_Paddle_Count[22]
.sym 17585 Frogg_Inst.P1_Inst.r_Paddle_Count[23]
.sym 17605 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 17606 Frogg_Inst.w_Col_Count[8]
.sym 17607 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 17608 Frogg_Inst.w_Col_Count[9]
.sym 17610 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 17612 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 17621 Frogg_Inst.P1_Inst.r_Paddle_Count[10]
.sym 17623 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17624 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17625 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 17626 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17628 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17629 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 17631 Frogg_Inst.P1_Inst.r_Paddle_Count[12]
.sym 17633 Frogg_Inst.P1_Inst.r_Paddle_Count[14]
.sym 17635 Frogg_Inst.P1_Inst.r_Paddle_Count[16]
.sym 17637 Frogg_Inst.P1_Inst.r_Paddle_Count[18]
.sym 17638 Frogg_Inst.P1_Inst.r_Paddle_Count[19]
.sym 17639 Frogg_Inst.P1_Inst.r_Paddle_Count[20]
.sym 17640 Frogg_Inst.P1_Inst.r_Paddle_Count[21]
.sym 17641 Frogg_Inst.P1_Inst.r_Paddle_Count[22]
.sym 17642 Frogg_Inst.P1_Inst.r_Paddle_Count[23]
.sym 17643 Frogg_Inst.P1_Inst.r_Paddle_Count[24]
.sym 17644 Frogg_Inst.P1_Inst.r_Paddle_Count[17]
.sym 17646 Frogg_Inst.w_Col_Count[4]
.sym 17649 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 17658 Frogg_Inst.P1_Inst.r_Paddle_Count[24]
.sym 17659 Frogg_Inst.P1_Inst.r_Paddle_Count[22]
.sym 17660 Frogg_Inst.P1_Inst.r_Paddle_Count[23]
.sym 17661 Frogg_Inst.P1_Inst.r_Paddle_Count[20]
.sym 17676 Frogg_Inst.P1_Inst.r_Paddle_Count[17]
.sym 17677 Frogg_Inst.P1_Inst.r_Paddle_Count[14]
.sym 17678 Frogg_Inst.P1_Inst.r_Paddle_Count[18]
.sym 17679 Frogg_Inst.P1_Inst.r_Paddle_Count[21]
.sym 17682 Frogg_Inst.P1_Inst.r_Paddle_Count[19]
.sym 17683 Frogg_Inst.P1_Inst.r_Paddle_Count[16]
.sym 17684 Frogg_Inst.P1_Inst.r_Paddle_Count[12]
.sym 17685 Frogg_Inst.P1_Inst.r_Paddle_Count[10]
.sym 17688 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 17689 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 17690 Frogg_Inst.w_Col_Count[4]
.sym 17691 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 17694 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17695 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17696 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17697 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17699 i_Clk$SB_IO_IN_$glb_clk
.sym 17701 Frogg_Inst.P1_Inst.r_Paddle_Count[24]
.sym 17702 Frogg_Inst.P1_Inst.r_Paddle_Count[25]
.sym 17703 Frogg_Inst.P1_Inst.r_Paddle_Count[26]
.sym 17704 Frogg_Inst.P1_Inst.r_Paddle_Count[27]
.sym 17705 Frogg_Inst.P1_Inst.r_Paddle_Count[28]
.sym 17706 Frogg_Inst.P1_Inst.r_Paddle_Count[29]
.sym 17707 Frogg_Inst.P1_Inst.r_Paddle_Count[30]
.sym 17708 Frogg_Inst.P1_Inst.r_Paddle_Count[31]
.sym 17744 Frogg_Inst.w_Col_Count[5]
.sym 17745 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 17746 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 17747 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 17749 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17751 Frogg_Inst.w_Col_Count[6]
.sym 17753 Frogg_Inst.w_Col_Count[7]
.sym 17754 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17755 Frogg_Inst.P1_Inst.r_Paddle_Count[4]
.sym 17756 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 17757 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17759 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17761 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 17762 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 17763 Frogg_Inst.P1_Inst.r_Paddle_Count[29]
.sym 17764 Frogg_Inst.P1_Inst.r_Paddle_Count[30]
.sym 17765 Frogg_Inst.P1_Inst.r_Paddle_Count[31]
.sym 17768 Frogg_Inst.w_Col_Count[9]
.sym 17770 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 17771 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 17772 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 17773 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 17776 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17778 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 17781 Frogg_Inst.w_Col_Count[9]
.sym 17782 Frogg_Inst.w_Col_Count[6]
.sym 17783 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 17784 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 17787 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 17788 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17789 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17790 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17793 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 17794 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 17795 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 17796 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 17799 Frogg_Inst.w_Col_Count[7]
.sym 17800 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 17801 Frogg_Inst.w_Col_Count[5]
.sym 17802 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 17805 Frogg_Inst.P1_Inst.r_Paddle_Count[31]
.sym 17806 Frogg_Inst.P1_Inst.r_Paddle_Count[4]
.sym 17807 Frogg_Inst.P1_Inst.r_Paddle_Count[29]
.sym 17808 Frogg_Inst.P1_Inst.r_Paddle_Count[30]
.sym 17826 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 17827 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 17829 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 17830 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 17831 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 17836 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 17837 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 17839 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 17866 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 17868 Frogg_Inst.w_Col_Count[6]
.sym 17871 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 17872 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 17875 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 17876 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 17877 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 17878 Frogg_Inst.w_Col_Count[8]
.sym 17887 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 17888 $PACKER_VCC_NET
.sym 17892 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 17894 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 17897 $nextpnr_ICESTORM_LC_23$O
.sym 17900 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 17903 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 17905 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 17909 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 17911 $PACKER_VCC_NET
.sym 17912 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 17916 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 17917 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 17918 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 17919 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 17934 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 17935 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 17936 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 17937 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 17940 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 17941 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 17942 Frogg_Inst.w_Col_Count[6]
.sym 17943 Frogg_Inst.w_Col_Count[8]
.sym 17960 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 17961 $PACKER_VCC_NET
.sym 17963 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 17967 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 17968 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 18639 o_VGA_Red_2$SB_IO_OUT
.sym 18652 o_VGA_Red_2$SB_IO_OUT
.sym 18854 o_VGA_Red_2$SB_IO_OUT
.sym 18868 Switch_1.r_Count[2]
.sym 18871 Switch_1.r_Count[1]
.sym 18877 Switch_1.r_Count[3]
.sym 18894 Switch_1.r_Count[0]
.sym 18911 Switch_1.r_Count[3]
.sym 18912 Switch_1.r_Count[0]
.sym 18913 Switch_1.r_Count[2]
.sym 18914 Switch_1.r_Count[1]
.sym 18926 Switch_1.r_Count[0]
.sym 18929 Switch_1.r_Count[1]
.sym 18931 Switch_1.r_Count[0]
.sym 18946 i_Clk$SB_IO_IN_$glb_clk
.sym 18947 i_Switch_1_SB_LUT4_I3_O[2]_$glb_sr
.sym 18992 Switch_1.r_Count[3]
.sym 19001 Switch_1.r_Count[0]
.sym 19002 Switch_1.r_Count[1]
.sym 19003 i_Switch_1_SB_LUT4_I3_O[1]
.sym 19015 Switch_1.r_Count[2]
.sym 19017 i_Switch_1_SB_LUT4_I3_I1[0]
.sym 19018 i_Switch_1_SB_LUT4_I3_O[0]
.sym 19020 Switch_1.r_Count[7]
.sym 19021 $nextpnr_ICESTORM_LC_44$O
.sym 19023 Switch_1.r_Count[0]
.sym 19027 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19029 Switch_1.r_Count[1]
.sym 19033 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 19035 Switch_1.r_Count[2]
.sym 19037 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19039 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 19042 Switch_1.r_Count[3]
.sym 19043 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 19045 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 19047 i_Switch_1_SB_LUT4_I3_I1[0]
.sym 19049 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 19051 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 19053 i_Switch_1_SB_LUT4_I3_O[0]
.sym 19055 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 19057 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 19059 i_Switch_1_SB_LUT4_I3_O[1]
.sym 19061 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 19063 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19065 Switch_1.r_Count[7]
.sym 19067 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 19069 i_Clk$SB_IO_IN_$glb_clk
.sym 19070 i_Switch_1_SB_LUT4_I3_O[2]_$glb_sr
.sym 19089 $PACKER_VCC_NET
.sym 19094 i_Switch_2$SB_IO_IN
.sym 19100 i_Switch_1_SB_LUT4_I3_I1[0]
.sym 19104 i_Switch_1_SB_LUT4_I3_O[1]
.sym 19106 Switch_1.r_Count[7]
.sym 19107 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19112 Switch_1.r_Count[8]
.sym 19129 Switch_1.r_Count[9]
.sym 19130 Switch_1.r_Count[10]
.sym 19132 Switch_1.r_Count[12]
.sym 19134 Switch_1.r_Count[14]
.sym 19135 Switch_1.r_Count[15]
.sym 19139 Switch_1.r_Count[11]
.sym 19141 Switch_1.r_Count[13]
.sym 19144 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 19147 Switch_1.r_Count[8]
.sym 19148 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19150 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 19153 Switch_1.r_Count[9]
.sym 19154 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 19156 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 19159 Switch_1.r_Count[10]
.sym 19160 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 19162 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 19164 Switch_1.r_Count[11]
.sym 19166 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 19168 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 19171 Switch_1.r_Count[12]
.sym 19172 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 19174 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 19176 Switch_1.r_Count[13]
.sym 19178 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 19180 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 19183 Switch_1.r_Count[14]
.sym 19184 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 19186 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19189 Switch_1.r_Count[15]
.sym 19190 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 19192 i_Clk$SB_IO_IN_$glb_clk
.sym 19193 i_Switch_1_SB_LUT4_I3_O[2]_$glb_sr
.sym 19217 i_Switch_1$SB_IO_IN
.sym 19230 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19235 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 19236 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 19237 Switch_1.r_Count[10]
.sym 19238 Switch_1.r_Count[11]
.sym 19240 Switch_1.r_Count[13]
.sym 19241 Switch_1.r_Count[14]
.sym 19243 Switch_1.r_Count[8]
.sym 19244 Switch_1.r_Count[9]
.sym 19245 o_LED_1$SB_IO_OUT
.sym 19247 Switch_1.r_Count[12]
.sym 19250 Switch_1.r_Count[15]
.sym 19252 Switch_1.r_Count[17]
.sym 19255 i_Switch_1$SB_IO_IN
.sym 19257 i_Switch_1_SB_LUT4_I3_I1[13]
.sym 19259 Switch_1.r_Count[16]
.sym 19260 i_Switch_1_SB_LUT4_I3_I1[0]
.sym 19263 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 19264 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 19266 Switch_1.r_Count[7]
.sym 19267 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 19269 Switch_1.r_Count[16]
.sym 19271 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19276 Switch_1.r_Count[17]
.sym 19277 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 19286 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 19287 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 19288 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 19289 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 19292 Switch_1.r_Count[7]
.sym 19293 Switch_1.r_Count[12]
.sym 19294 i_Switch_1_SB_LUT4_I3_I1[0]
.sym 19295 Switch_1.r_Count[13]
.sym 19298 Switch_1.r_Count[17]
.sym 19299 Switch_1.r_Count[15]
.sym 19300 Switch_1.r_Count[16]
.sym 19301 Switch_1.r_Count[14]
.sym 19304 i_Switch_1$SB_IO_IN
.sym 19305 o_LED_1$SB_IO_OUT
.sym 19306 i_Switch_1_SB_LUT4_I3_I1[13]
.sym 19310 Switch_1.r_Count[8]
.sym 19311 Switch_1.r_Count[10]
.sym 19312 Switch_1.r_Count[11]
.sym 19313 Switch_1.r_Count[9]
.sym 19315 i_Clk$SB_IO_IN_$glb_clk
.sym 19316 i_Switch_1_SB_LUT4_I3_O[2]_$glb_sr
.sym 19365 i_Switch_1_SB_LUT4_I3_O[3]
.sym 19369 Switch_1.r_State_SB_DFFE_Q_E
.sym 19372 i_Switch_1_SB_LUT4_I3_O[2]
.sym 19373 i_Switch_1_SB_LUT4_I3_O[0]
.sym 19374 i_Switch_1_SB_LUT4_I3_O[1]
.sym 19383 i_Switch_1$SB_IO_IN
.sym 19391 i_Switch_1_SB_LUT4_I3_O[0]
.sym 19392 i_Switch_1_SB_LUT4_I3_O[2]
.sym 19393 i_Switch_1_SB_LUT4_I3_O[1]
.sym 19394 i_Switch_1_SB_LUT4_I3_O[3]
.sym 19403 i_Switch_1$SB_IO_IN
.sym 19437 Switch_1.r_State_SB_DFFE_Q_E
.sym 19438 i_Clk$SB_IO_IN_$glb_clk
.sym 19483 Frogg_Inst.P1_Inst.r_Paddle_Count[2]
.sym 19484 Frogg_Inst.P1_Inst.r_Paddle_Count[0]
.sym 19486 Frogg_Inst.P1_Inst.r_Paddle_Count[5]
.sym 19492 Frogg_Inst.P1_Inst.r_Paddle_Count[0]
.sym 19496 Frogg_Inst.P1_Inst.r_Paddle_Count[7]
.sym 19498 Frogg_Inst.P1_Inst.r_Paddle_Count[1]
.sym 19503 Frogg_Inst.P1_Inst.r_Paddle_Count[6]
.sym 19508 Frogg_Inst.P1_Inst.r_Paddle_Count[3]
.sym 19509 Frogg_Inst.P1_Inst.r_Paddle_Count[4]
.sym 19513 $nextpnr_ICESTORM_LC_42$O
.sym 19515 Frogg_Inst.P1_Inst.r_Paddle_Count[0]
.sym 19519 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19522 Frogg_Inst.P1_Inst.r_Paddle_Count[1]
.sym 19523 Frogg_Inst.P1_Inst.r_Paddle_Count[0]
.sym 19525 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19528 Frogg_Inst.P1_Inst.r_Paddle_Count[2]
.sym 19529 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19531 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 19533 Frogg_Inst.P1_Inst.r_Paddle_Count[3]
.sym 19535 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19537 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 19539 Frogg_Inst.P1_Inst.r_Paddle_Count[4]
.sym 19541 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 19543 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 19546 Frogg_Inst.P1_Inst.r_Paddle_Count[5]
.sym 19547 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 19549 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 19552 Frogg_Inst.P1_Inst.r_Paddle_Count[6]
.sym 19553 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 19555 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 19557 Frogg_Inst.P1_Inst.r_Paddle_Count[7]
.sym 19559 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 19560 Frogg_Inst.P1_Inst.w_Paddle_Count_En_$glb_ce
.sym 19561 i_Clk$SB_IO_IN_$glb_clk
.sym 19562 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]_$glb_sr
.sym 19576 o_LED_2$SB_IO_OUT
.sym 19584 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E
.sym 19585 $PACKER_VCC_NET
.sym 19599 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 19606 Frogg_Inst.P1_Inst.r_Paddle_Count[10]
.sym 19609 Frogg_Inst.P1_Inst.r_Paddle_Count[13]
.sym 19613 Frogg_Inst.P1_Inst.r_Paddle_Count[9]
.sym 19616 Frogg_Inst.P1_Inst.r_Paddle_Count[12]
.sym 19618 Frogg_Inst.P1_Inst.r_Paddle_Count[14]
.sym 19628 Frogg_Inst.P1_Inst.r_Paddle_Count[8]
.sym 19631 Frogg_Inst.P1_Inst.r_Paddle_Count[11]
.sym 19635 Frogg_Inst.P1_Inst.r_Paddle_Count[15]
.sym 19636 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 19638 Frogg_Inst.P1_Inst.r_Paddle_Count[8]
.sym 19640 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 19642 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 19644 Frogg_Inst.P1_Inst.r_Paddle_Count[9]
.sym 19646 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 19648 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 19651 Frogg_Inst.P1_Inst.r_Paddle_Count[10]
.sym 19652 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 19654 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 19656 Frogg_Inst.P1_Inst.r_Paddle_Count[11]
.sym 19658 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 19660 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 19662 Frogg_Inst.P1_Inst.r_Paddle_Count[12]
.sym 19664 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 19666 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 19669 Frogg_Inst.P1_Inst.r_Paddle_Count[13]
.sym 19670 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 19672 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 19674 Frogg_Inst.P1_Inst.r_Paddle_Count[14]
.sym 19676 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 19678 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 19680 Frogg_Inst.P1_Inst.r_Paddle_Count[15]
.sym 19682 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 19683 Frogg_Inst.P1_Inst.w_Paddle_Count_En_$glb_ce
.sym 19684 i_Clk$SB_IO_IN_$glb_clk
.sym 19685 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]_$glb_sr
.sym 19722 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 19729 Frogg_Inst.P1_Inst.r_Paddle_Count[18]
.sym 19730 Frogg_Inst.P1_Inst.r_Paddle_Count[19]
.sym 19739 Frogg_Inst.P1_Inst.r_Paddle_Count[20]
.sym 19743 Frogg_Inst.P1_Inst.r_Paddle_Count[16]
.sym 19744 Frogg_Inst.P1_Inst.r_Paddle_Count[17]
.sym 19749 Frogg_Inst.P1_Inst.r_Paddle_Count[22]
.sym 19750 Frogg_Inst.P1_Inst.r_Paddle_Count[23]
.sym 19756 Frogg_Inst.P1_Inst.r_Paddle_Count[21]
.sym 19759 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 19762 Frogg_Inst.P1_Inst.r_Paddle_Count[16]
.sym 19763 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 19765 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 19768 Frogg_Inst.P1_Inst.r_Paddle_Count[17]
.sym 19769 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 19771 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 19774 Frogg_Inst.P1_Inst.r_Paddle_Count[18]
.sym 19775 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 19777 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 19780 Frogg_Inst.P1_Inst.r_Paddle_Count[19]
.sym 19781 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 19783 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 19785 Frogg_Inst.P1_Inst.r_Paddle_Count[20]
.sym 19787 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 19789 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 19791 Frogg_Inst.P1_Inst.r_Paddle_Count[21]
.sym 19793 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 19795 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 19798 Frogg_Inst.P1_Inst.r_Paddle_Count[22]
.sym 19799 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 19801 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 19804 Frogg_Inst.P1_Inst.r_Paddle_Count[23]
.sym 19805 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 19806 Frogg_Inst.P1_Inst.w_Paddle_Count_En_$glb_ce
.sym 19807 i_Clk$SB_IO_IN_$glb_clk
.sym 19808 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]_$glb_sr
.sym 19845 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 19855 Frogg_Inst.P1_Inst.r_Paddle_Count[29]
.sym 19857 Frogg_Inst.P1_Inst.r_Paddle_Count[31]
.sym 19859 Frogg_Inst.P1_Inst.r_Paddle_Count[25]
.sym 19864 Frogg_Inst.P1_Inst.r_Paddle_Count[30]
.sym 19868 Frogg_Inst.P1_Inst.r_Paddle_Count[26]
.sym 19870 Frogg_Inst.P1_Inst.r_Paddle_Count[28]
.sym 19874 Frogg_Inst.P1_Inst.r_Paddle_Count[24]
.sym 19877 Frogg_Inst.P1_Inst.r_Paddle_Count[27]
.sym 19882 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 19884 Frogg_Inst.P1_Inst.r_Paddle_Count[24]
.sym 19886 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 19888 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 19890 Frogg_Inst.P1_Inst.r_Paddle_Count[25]
.sym 19892 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 19894 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 19897 Frogg_Inst.P1_Inst.r_Paddle_Count[26]
.sym 19898 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 19900 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 19902 Frogg_Inst.P1_Inst.r_Paddle_Count[27]
.sym 19904 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 19906 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 19909 Frogg_Inst.P1_Inst.r_Paddle_Count[28]
.sym 19910 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 19912 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 19915 Frogg_Inst.P1_Inst.r_Paddle_Count[29]
.sym 19916 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 19918 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 19920 Frogg_Inst.P1_Inst.r_Paddle_Count[30]
.sym 19922 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 19927 Frogg_Inst.P1_Inst.r_Paddle_Count[31]
.sym 19928 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 19929 Frogg_Inst.P1_Inst.w_Paddle_Count_En_$glb_ce
.sym 19930 i_Clk$SB_IO_IN_$glb_clk
.sym 19931 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]_$glb_sr
.sym 19973 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 19974 Frogg_Inst.P1_Inst.r_Paddle_Count[25]
.sym 19975 Frogg_Inst.P1_Inst.r_Paddle_Count[26]
.sym 19976 Frogg_Inst.P1_Inst.r_Paddle_Count[27]
.sym 19977 Frogg_Inst.P1_Inst.r_Paddle_Count[28]
.sym 19982 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 19983 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 19984 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 19985 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 19988 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 19994 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 19999 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 20000 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 20005 $nextpnr_ICESTORM_LC_47$O
.sym 20007 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 20011 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 20013 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 20017 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 20019 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 20021 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 20023 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20025 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 20027 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 20029 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 20032 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 20035 $nextpnr_ICESTORM_LC_48$I3
.sym 20038 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 20039 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 20045 $nextpnr_ICESTORM_LC_48$I3
.sym 20048 Frogg_Inst.P1_Inst.r_Paddle_Count[27]
.sym 20049 Frogg_Inst.P1_Inst.r_Paddle_Count[26]
.sym 20050 Frogg_Inst.P1_Inst.r_Paddle_Count[25]
.sym 20051 Frogg_Inst.P1_Inst.r_Paddle_Count[28]
.sym 20064 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 20070 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 20077 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 20078 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 20088 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 20745 o_VGA_Red_2$SB_IO_OUT
.sym 20748 o_VGA_Red_2$SB_IO_OUT
.sym 20760 o_VGA_Red_2$SB_IO_OUT
.sym 20768 o_VGA_Red_2$SB_IO_OUT
.sym 20772 Switch_4.r_Count[2]
.sym 20773 Switch_4.r_Count[3]
.sym 20774 i_Switch_4_SB_LUT4_I3_I1[0]
.sym 20775 Switch_4.r_Count[5]
.sym 20776 Switch_4.r_Count[6]
.sym 20777 i_Switch_4_SB_LUT4_I3_O[3]
.sym 20846 Switch_4.r_Count[8]
.sym 20847 Switch_4.r_Count[9]
.sym 20848 Switch_4.r_Count[10]
.sym 20849 Switch_4.r_Count[11]
.sym 20850 Switch_4.r_Count[12]
.sym 20851 Switch_4.r_Count[13]
.sym 20852 Switch_4.r_Count[14]
.sym 20853 Switch_4.r_Count[15]
.sym 20924 Switch_4.r_Count[1]
.sym 20926 Switch_4.r_Count[0]
.sym 20930 Switch_4.r_Count[2]
.sym 20935 i_Switch_4_SB_LUT4_I3_I1[0]
.sym 20936 i_Switch_4_SB_LUT4_I3_O[0]
.sym 20939 i_Switch_4_SB_LUT4_I3_O[0]
.sym 20941 i_Switch_4_SB_LUT4_I3_O[3]
.sym 20943 i_Switch_4_SB_LUT4_I3_O[0]
.sym 20984 Switch_4.r_Count[16]
.sym 20985 Switch_4.r_Count[17]
.sym 20986 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 20987 Switch_4.r_Count[1]
.sym 20988 Switch_4.r_Count[0]
.sym 20989 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 20990 Switch_4.r_State_SB_DFFE_Q_E
.sym 20991 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 21046 i_Switch_4_SB_LUT4_I3_O[0]
.sym 21088 i_Switch_4_SB_LUT4_I3_O[0]
.sym 21090 o_LED_4$SB_IO_OUT
.sym 21240 i_Switch_4$SB_IO_IN
.sym 21246 o_LED_4$SB_IO_OUT
.sym 21292 Switch_3.r_Count[2]
.sym 21293 Switch_3.r_Count[3]
.sym 21294 i_Switch_3_SB_LUT4_I3_I1[0]
.sym 21295 Switch_3.r_Count[5]
.sym 21296 i_Switch_3_SB_LUT4_I3_O[0]
.sym 21297 Switch_3.r_Count[7]
.sym 21344 i_Switch_3_SB_LUT4_I3_O[2]
.sym 21355 Switch_3.r_Count[0]
.sym 21392 Switch_3.r_Count[8]
.sym 21393 Switch_3.r_Count[9]
.sym 21394 i_Switch_3_SB_LUT4_I3_O[1]
.sym 21395 Switch_3.r_Count[11]
.sym 21396 Switch_3.r_Count[12]
.sym 21397 Switch_3.r_Count[13]
.sym 21398 Switch_3.r_Count[14]
.sym 21399 Switch_3.r_Count[15]
.sym 21446 Switch_3.r_Count[2]
.sym 21448 Switch_3.r_Count[1]
.sym 21494 Switch_3.r_Count[16]
.sym 21495 Switch_3.r_Count[17]
.sym 21496 Switch_3.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 21497 Switch_2.r_State_SB_LUT4_I1_O[0]
.sym 21499 Switch_3.r_Count[0]
.sym 21501 Switch_3.r_Count[1]
.sym 21639 i_Switch_3$SB_IO_IN
.sym 21652 Switch_2.r_State_SB_LUT4_I1_O[0]
.sym 21655 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 21659 o_LED_4$SB_IO_OUT
.sym 21660 Switch_4.r_State_SB_LUT4_I3_I2[2]
.sym 21699 Switch_4.r_State_SB_LUT4_I3_O[0]
.sym 21701 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E
.sym 21703 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 21704 Frogg_Inst.P1_Inst.o_Paddle_X[0]
.sym 21705 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 21758 o_LED_3$SB_IO_OUT
.sym 21800 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 21802 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 21806 Frogg_Inst.P1_Inst.o_Paddle_X[4]
.sym 21843 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 21848 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 22547 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 22557 o_LED_4$SB_IO_OUT
.sym 22558 Switch_4.r_State_SB_DFFE_Q_E
.sym 22597 i_Switch_4_SB_LUT4_I3_O[0]
.sym 22598 Switch_4.r_Count[6]
.sym 22605 Switch_4.r_Count[5]
.sym 22608 Switch_4.r_Count[0]
.sym 22610 Switch_4.r_Count[2]
.sym 22611 Switch_4.r_Count[3]
.sym 22612 i_Switch_4_SB_LUT4_I3_I1[0]
.sym 22614 Switch_4.r_Count[1]
.sym 22615 i_Switch_4_SB_LUT4_I3_O[3]
.sym 22616 $nextpnr_ICESTORM_LC_12$O
.sym 22618 Switch_4.r_Count[0]
.sym 22622 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22625 Switch_4.r_Count[1]
.sym 22628 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 22630 Switch_4.r_Count[2]
.sym 22632 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22634 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 22636 Switch_4.r_Count[3]
.sym 22638 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 22640 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 22642 i_Switch_4_SB_LUT4_I3_I1[0]
.sym 22644 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 22646 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 22649 Switch_4.r_Count[5]
.sym 22650 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 22652 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 22654 Switch_4.r_Count[6]
.sym 22656 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 22658 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 22660 i_Switch_4_SB_LUT4_I3_O[3]
.sym 22662 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 22664 i_Clk$SB_IO_IN_$glb_clk
.sym 22665 i_Switch_4_SB_LUT4_I3_O[0]
.sym 22711 $PACKER_VCC_NET
.sym 22714 $PACKER_VCC_NET
.sym 22718 $PACKER_VCC_NET
.sym 22731 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 22733 o_LED_4$SB_IO_OUT
.sym 22742 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 22749 Switch_4.r_Count[10]
.sym 22758 Switch_4.r_Count[11]
.sym 22759 Switch_4.r_Count[12]
.sym 22763 Switch_4.r_Count[8]
.sym 22764 Switch_4.r_Count[9]
.sym 22767 i_Switch_4_SB_LUT4_I3_O[0]
.sym 22768 Switch_4.r_Count[13]
.sym 22769 Switch_4.r_Count[14]
.sym 22770 Switch_4.r_Count[15]
.sym 22779 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 22782 Switch_4.r_Count[8]
.sym 22783 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 22785 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 22788 Switch_4.r_Count[9]
.sym 22789 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 22791 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 22794 Switch_4.r_Count[10]
.sym 22795 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 22797 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 22799 Switch_4.r_Count[11]
.sym 22801 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 22803 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 22805 Switch_4.r_Count[12]
.sym 22807 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 22809 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 22812 Switch_4.r_Count[13]
.sym 22813 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 22815 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 22818 Switch_4.r_Count[14]
.sym 22819 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 22821 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 22824 Switch_4.r_Count[15]
.sym 22825 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 22827 i_Clk$SB_IO_IN_$glb_clk
.sym 22828 i_Switch_4_SB_LUT4_I3_O[0]
.sym 22835 i_Switch_4_SB_LUT4_I3_I1[13]
.sym 22836 i_Switch_4_SB_LUT4_I3_O[1]
.sym 22865 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 22872 i_Switch_4_SB_LUT4_I3_O[0]
.sym 22873 Switch_4.r_Count[11]
.sym 22874 i_Switch_4_SB_LUT4_I3_O[0]
.sym 22876 i_Switch_4_SB_LUT4_I3_O[3]
.sym 22877 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 22878 i_Switch_4_SB_LUT4_I3_I1[0]
.sym 22879 Switch_4.r_Count[9]
.sym 22880 Switch_4.r_Count[10]
.sym 22881 Switch_4.r_Count[1]
.sym 22882 Switch_4.r_Count[2]
.sym 22883 Switch_4.r_Count[13]
.sym 22886 Switch_4.r_Count[16]
.sym 22887 Switch_4.r_Count[17]
.sym 22888 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 22890 Switch_4.r_Count[0]
.sym 22893 i_Switch_4_SB_LUT4_I3_O[1]
.sym 22896 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 22899 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 22902 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 22905 Switch_4.r_Count[16]
.sym 22906 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 22909 Switch_4.r_Count[17]
.sym 22912 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 22915 Switch_4.r_Count[1]
.sym 22916 Switch_4.r_Count[17]
.sym 22917 Switch_4.r_Count[0]
.sym 22918 Switch_4.r_Count[2]
.sym 22922 Switch_4.r_Count[1]
.sym 22924 Switch_4.r_Count[0]
.sym 22927 Switch_4.r_Count[0]
.sym 22933 i_Switch_4_SB_LUT4_I3_O[1]
.sym 22934 i_Switch_4_SB_LUT4_I3_O[0]
.sym 22935 i_Switch_4_SB_LUT4_I3_I1[0]
.sym 22936 i_Switch_4_SB_LUT4_I3_O[3]
.sym 22939 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 22940 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 22941 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 22942 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 22945 Switch_4.r_Count[11]
.sym 22946 Switch_4.r_Count[13]
.sym 22947 Switch_4.r_Count[10]
.sym 22948 Switch_4.r_Count[9]
.sym 22950 i_Clk$SB_IO_IN_$glb_clk
.sym 22951 i_Switch_4_SB_LUT4_I3_O[0]
.sym 22997 o_LED_4$SB_IO_OUT
.sym 22998 i_Switch_4$SB_IO_IN
.sym 23007 i_Switch_4_SB_LUT4_I3_I1[13]
.sym 23020 Switch_4.r_State_SB_DFFE_Q_E
.sym 23038 o_LED_4$SB_IO_OUT
.sym 23039 i_Switch_4_SB_LUT4_I3_I1[13]
.sym 23041 i_Switch_4$SB_IO_IN
.sym 23051 i_Switch_4$SB_IO_IN
.sym 23072 Switch_4.r_State_SB_DFFE_Q_E
.sym 23073 i_Clk$SB_IO_IN_$glb_clk
.sym 23093 i_Switch_4_SB_LUT4_I3_O[0]
.sym 23101 $PACKER_VCC_NET
.sym 23105 $PACKER_VCC_NET
.sym 23107 $PACKER_VCC_NET
.sym 23224 Switch_3.r_Count[5]
.sym 23226 i_Switch_3_SB_LUT4_I3_O[0]
.sym 23230 o_LED_4$SB_IO_OUT
.sym 23245 i_Switch_3_SB_LUT4_I3_O[0]
.sym 23249 Switch_3.r_Count[2]
.sym 23258 Switch_3.r_Count[3]
.sym 23259 i_Switch_3_SB_LUT4_I3_O[2]
.sym 23261 Switch_3.r_Count[1]
.sym 23262 Switch_3.r_Count[7]
.sym 23265 Switch_3.r_Count[0]
.sym 23267 i_Switch_3_SB_LUT4_I3_I1[0]
.sym 23268 Switch_3.r_Count[5]
.sym 23271 $nextpnr_ICESTORM_LC_17$O
.sym 23273 Switch_3.r_Count[0]
.sym 23277 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 23279 Switch_3.r_Count[1]
.sym 23283 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 23285 Switch_3.r_Count[2]
.sym 23287 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 23289 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 23292 Switch_3.r_Count[3]
.sym 23293 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 23295 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 23297 i_Switch_3_SB_LUT4_I3_I1[0]
.sym 23299 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 23301 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 23303 Switch_3.r_Count[5]
.sym 23305 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 23307 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 23310 i_Switch_3_SB_LUT4_I3_O[0]
.sym 23311 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 23313 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 23316 Switch_3.r_Count[7]
.sym 23317 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 23319 i_Clk$SB_IO_IN_$glb_clk
.sym 23320 i_Switch_3_SB_LUT4_I3_O[2]
.sym 23327 i_Switch_3_SB_LUT4_I3_I1[13]
.sym 23328 i_Switch_3_SB_LUT4_I3_O[3]
.sym 23345 i_Switch_3_SB_LUT4_I3_O[2]
.sym 23348 Switch_3.r_Count[3]
.sym 23352 i_Switch_1_SB_LUT4_I3_O[2]
.sym 23354 o_LED_2$SB_IO_OUT
.sym 23357 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 23363 Switch_3.r_Count[9]
.sym 23364 i_Switch_3_SB_LUT4_I3_O[1]
.sym 23366 i_Switch_3_SB_LUT4_I3_O[2]
.sym 23368 Switch_3.r_Count[14]
.sym 23377 Switch_3.r_Count[15]
.sym 23381 Switch_3.r_Count[11]
.sym 23382 Switch_3.r_Count[12]
.sym 23383 Switch_3.r_Count[13]
.sym 23386 Switch_3.r_Count[8]
.sym 23394 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 23396 Switch_3.r_Count[8]
.sym 23398 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 23400 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 23403 Switch_3.r_Count[9]
.sym 23404 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 23406 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 23409 i_Switch_3_SB_LUT4_I3_O[1]
.sym 23410 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 23412 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 23415 Switch_3.r_Count[11]
.sym 23416 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 23418 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 23421 Switch_3.r_Count[12]
.sym 23422 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 23424 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 23427 Switch_3.r_Count[13]
.sym 23428 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 23430 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 23433 Switch_3.r_Count[14]
.sym 23434 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 23436 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 23438 Switch_3.r_Count[15]
.sym 23440 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 23442 i_Clk$SB_IO_IN_$glb_clk
.sym 23443 i_Switch_3_SB_LUT4_I3_O[2]
.sym 23444 Switch_3.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 23445 o_LED_3$SB_IO_OUT
.sym 23446 Switch_3.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 23447 Switch_3.r_State_SB_DFFE_Q_E
.sym 23448 Switch_3.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 23449 Frogg_Inst.P1_Inst.w_Paddle_Count_En
.sym 23450 i_Switch_3_SB_LUT4_I3_O[2]
.sym 23471 o_LED_1$SB_IO_OUT
.sym 23479 o_LED_3$SB_IO_OUT
.sym 23480 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 23485 Switch_3.r_Count[16]
.sym 23495 o_LED_1$SB_IO_OUT
.sym 23497 Switch_3.r_Count[2]
.sym 23498 Switch_3.r_Count[0]
.sym 23502 Switch_3.r_Count[17]
.sym 23505 i_Switch_3_SB_LUT4_I3_O[2]
.sym 23508 Switch_3.r_Count[3]
.sym 23509 o_LED_4$SB_IO_OUT
.sym 23510 o_LED_3$SB_IO_OUT
.sym 23514 o_LED_2$SB_IO_OUT
.sym 23516 Switch_3.r_Count[1]
.sym 23517 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 23520 Switch_3.r_Count[16]
.sym 23521 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 23526 Switch_3.r_Count[17]
.sym 23527 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 23530 Switch_3.r_Count[1]
.sym 23531 Switch_3.r_Count[2]
.sym 23532 Switch_3.r_Count[0]
.sym 23533 Switch_3.r_Count[3]
.sym 23536 o_LED_4$SB_IO_OUT
.sym 23537 o_LED_3$SB_IO_OUT
.sym 23538 o_LED_1$SB_IO_OUT
.sym 23539 o_LED_2$SB_IO_OUT
.sym 23551 Switch_3.r_Count[0]
.sym 23561 Switch_3.r_Count[0]
.sym 23563 Switch_3.r_Count[1]
.sym 23565 i_Clk$SB_IO_IN_$glb_clk
.sym 23566 i_Switch_3_SB_LUT4_I3_O[2]
.sym 23580 i_Switch_3_SB_LUT4_I3_O[2]
.sym 23583 Switch_3.r_Count[17]
.sym 23588 o_LED_3$SB_IO_OUT
.sym 23591 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 23594 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 23596 $PACKER_VCC_NET
.sym 23602 $PACKER_VCC_NET
.sym 23691 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 23692 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 23693 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 23694 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 23695 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 23696 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 23723 o_LED_3$SB_IO_OUT
.sym 23732 Switch_4.r_State_SB_LUT4_I3_O[0]
.sym 23736 o_LED_4$SB_IO_OUT
.sym 23740 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 23741 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 23742 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E
.sym 23745 Switch_4.r_State_SB_LUT4_I3_I2[2]
.sym 23748 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 23749 o_LED_3$SB_IO_OUT
.sym 23752 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 23756 Frogg_Inst.P1_Inst.o_Paddle_X[1]
.sym 23759 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 23760 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 23761 Frogg_Inst.P1_Inst.o_Paddle_X[0]
.sym 23770 Switch_4.r_State_SB_LUT4_I3_I2[2]
.sym 23771 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 23772 o_LED_4$SB_IO_OUT
.sym 23773 o_LED_3$SB_IO_OUT
.sym 23782 Switch_4.r_State_SB_LUT4_I3_O[0]
.sym 23784 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 23785 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 23795 Frogg_Inst.P1_Inst.o_Paddle_X[1]
.sym 23796 Frogg_Inst.P1_Inst.o_Paddle_X[0]
.sym 23803 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 23806 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 23807 o_LED_3$SB_IO_OUT
.sym 23808 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 23809 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 23810 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E
.sym 23811 i_Clk$SB_IO_IN_$glb_clk
.sym 23814 Frogg_Inst.P1_Inst.o_Paddle_X[1]
.sym 23815 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 23816 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 23817 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 23818 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 23819 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 23820 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 23854 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 23858 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 23864 o_LED_3$SB_IO_OUT
.sym 23865 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E
.sym 23866 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 23868 Frogg_Inst.P1_Inst.o_Paddle_X[0]
.sym 23874 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 23887 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 23888 o_LED_3$SB_IO_OUT
.sym 23889 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 23890 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 23902 Frogg_Inst.P1_Inst.o_Paddle_X[0]
.sym 23923 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 23933 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E
.sym 23934 i_Clk$SB_IO_IN_$glb_clk
.sym 23954 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 24690 Switch_4.r_Count[5]
.sym 24691 Switch_4.r_Count[6]
.sym 24696 Switch_4.r_Count[3]
.sym 24709 Switch_4.r_Count[8]
.sym 24748 Switch_4.r_Count[8]
.sym 24749 Switch_4.r_Count[6]
.sym 24750 Switch_4.r_Count[5]
.sym 24751 Switch_4.r_Count[3]
.sym 24852 Switch_4.r_Count[8]
.sym 24853 Switch_4.r_Count[9]
.sym 24855 Switch_4.r_Count[11]
.sym 24857 $PACKER_VCC_NET
.sym 24858 $PACKER_VCC_NET
.sym 24862 Switch_4.r_Count[10]
.sym 24863 $PACKER_VCC_NET
.sym 24865 $PACKER_VCC_NET
.sym 24872 i_Switch_4_SB_LUT4_I3_I1[0]
.sym 24873 Switch_4.r_Count[5]
.sym 24874 Switch_4.r_Count[6]
.sym 24883 i_Switch_4_SB_LUT4_I3_O[3]
.sym 24884 $nextpnr_ICESTORM_LC_13$O
.sym 24887 i_Switch_4_SB_LUT4_I3_I1[0]
.sym 24890 i_Switch_4_SB_LUT4_I3_I1[1]
.sym 24892 $PACKER_VCC_NET
.sym 24893 Switch_4.r_Count[5]
.sym 24896 i_Switch_4_SB_LUT4_I3_I1[2]
.sym 24898 $PACKER_VCC_NET
.sym 24899 Switch_4.r_Count[6]
.sym 24902 i_Switch_4_SB_LUT4_I3_I1[3]
.sym 24904 i_Switch_4_SB_LUT4_I3_O[3]
.sym 24908 i_Switch_4_SB_LUT4_I3_I1[4]
.sym 24910 $PACKER_VCC_NET
.sym 24911 Switch_4.r_Count[8]
.sym 24914 i_Switch_4_SB_LUT4_I3_I1[5]
.sym 24916 $PACKER_VCC_NET
.sym 24917 Switch_4.r_Count[9]
.sym 24920 i_Switch_4_SB_LUT4_I3_I1[6]
.sym 24922 Switch_4.r_Count[10]
.sym 24923 $PACKER_VCC_NET
.sym 24926 i_Switch_4_SB_LUT4_I3_I1[7]
.sym 24928 $PACKER_VCC_NET
.sym 24929 Switch_4.r_Count[11]
.sym 24936 i_Switch_2$SB_IO_IN
.sym 25002 i_Switch_4_SB_LUT4_I3_I1[7]
.sym 25007 Switch_4.r_Count[16]
.sym 25015 Switch_4.r_Count[16]
.sym 25016 Switch_4.r_Count[17]
.sym 25028 Switch_4.r_Count[13]
.sym 25032 $PACKER_VCC_NET
.sym 25035 Switch_4.r_Count[12]
.sym 25037 Switch_4.r_Count[14]
.sym 25038 Switch_4.r_Count[15]
.sym 25039 i_Switch_4_SB_LUT4_I3_I1[8]
.sym 25041 Switch_4.r_Count[12]
.sym 25045 i_Switch_4_SB_LUT4_I3_I1[9]
.sym 25047 $PACKER_VCC_NET
.sym 25048 Switch_4.r_Count[13]
.sym 25051 i_Switch_4_SB_LUT4_I3_I1[10]
.sym 25053 Switch_4.r_Count[14]
.sym 25057 i_Switch_4_SB_LUT4_I3_I1[11]
.sym 25059 Switch_4.r_Count[15]
.sym 25063 i_Switch_4_SB_LUT4_I3_I1[12]
.sym 25065 Switch_4.r_Count[16]
.sym 25069 $nextpnr_ICESTORM_LC_14$I3
.sym 25071 Switch_4.r_Count[17]
.sym 25079 $nextpnr_ICESTORM_LC_14$I3
.sym 25082 Switch_4.r_Count[14]
.sym 25083 Switch_4.r_Count[16]
.sym 25084 Switch_4.r_Count[12]
.sym 25085 Switch_4.r_Count[15]
.sym 25089 i_Switch_4$SB_IO_IN
.sym 25091 i_Switch_1$SB_IO_IN
.sym 25399 i_Switch_3$SB_IO_IN
.sym 25476 $PACKER_VCC_NET
.sym 25478 i_Switch_3_SB_LUT4_I3_O[0]
.sym 25479 Switch_3.r_Count[7]
.sym 25482 $PACKER_VCC_NET
.sym 25484 i_Switch_3_SB_LUT4_I3_I1[0]
.sym 25485 Switch_3.r_Count[5]
.sym 25486 $PACKER_VCC_NET
.sym 25489 Switch_3.r_Count[9]
.sym 25496 Switch_3.r_Count[8]
.sym 25498 i_Switch_3_SB_LUT4_I3_O[1]
.sym 25499 Switch_3.r_Count[11]
.sym 25504 $nextpnr_ICESTORM_LC_21$O
.sym 25506 i_Switch_3_SB_LUT4_I3_I1[0]
.sym 25510 i_Switch_3_SB_LUT4_I3_I1[1]
.sym 25512 Switch_3.r_Count[5]
.sym 25513 $PACKER_VCC_NET
.sym 25516 i_Switch_3_SB_LUT4_I3_I1[2]
.sym 25518 $PACKER_VCC_NET
.sym 25519 i_Switch_3_SB_LUT4_I3_O[0]
.sym 25522 i_Switch_3_SB_LUT4_I3_I1[3]
.sym 25525 Switch_3.r_Count[7]
.sym 25528 i_Switch_3_SB_LUT4_I3_I1[4]
.sym 25530 Switch_3.r_Count[8]
.sym 25531 $PACKER_VCC_NET
.sym 25534 i_Switch_3_SB_LUT4_I3_I1[5]
.sym 25536 $PACKER_VCC_NET
.sym 25537 Switch_3.r_Count[9]
.sym 25540 i_Switch_3_SB_LUT4_I3_I1[6]
.sym 25542 i_Switch_3_SB_LUT4_I3_O[1]
.sym 25543 $PACKER_VCC_NET
.sym 25546 i_Switch_3_SB_LUT4_I3_I1[7]
.sym 25548 Switch_3.r_Count[11]
.sym 25549 $PACKER_VCC_NET
.sym 25573 o_LED_1$SB_IO_OUT
.sym 25622 i_Switch_3_SB_LUT4_I3_I1[7]
.sym 25631 Switch_3.r_Count[12]
.sym 25633 Switch_3.r_Count[14]
.sym 25634 Switch_3.r_Count[15]
.sym 25639 Switch_3.r_Count[12]
.sym 25640 Switch_3.r_Count[13]
.sym 25643 Switch_3.r_Count[16]
.sym 25647 i_Switch_3_SB_LUT4_I3_I1[0]
.sym 25648 $PACKER_VCC_NET
.sym 25650 Switch_3.r_Count[7]
.sym 25652 Switch_3.r_Count[17]
.sym 25659 i_Switch_3_SB_LUT4_I3_I1[8]
.sym 25662 Switch_3.r_Count[12]
.sym 25665 i_Switch_3_SB_LUT4_I3_I1[9]
.sym 25667 Switch_3.r_Count[13]
.sym 25668 $PACKER_VCC_NET
.sym 25671 i_Switch_3_SB_LUT4_I3_I1[10]
.sym 25674 Switch_3.r_Count[14]
.sym 25677 i_Switch_3_SB_LUT4_I3_I1[11]
.sym 25680 Switch_3.r_Count[15]
.sym 25683 i_Switch_3_SB_LUT4_I3_I1[12]
.sym 25686 Switch_3.r_Count[16]
.sym 25689 $nextpnr_ICESTORM_LC_22$I3
.sym 25691 Switch_3.r_Count[17]
.sym 25699 $nextpnr_ICESTORM_LC_22$I3
.sym 25702 Switch_3.r_Count[7]
.sym 25703 Switch_3.r_Count[13]
.sym 25704 Switch_3.r_Count[12]
.sym 25705 i_Switch_3_SB_LUT4_I3_I1[0]
.sym 25783 o_LED_4$SB_IO_OUT
.sym 25784 Switch_3.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 25785 Switch_3.r_Count[5]
.sym 25786 Switch_3.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 25787 o_LED_2$SB_IO_OUT
.sym 25789 Switch_3.r_Count[17]
.sym 25790 Switch_3.r_Count[16]
.sym 25791 o_LED_3$SB_IO_OUT
.sym 25792 Switch_3.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 25795 i_Switch_3_SB_LUT4_I3_O[0]
.sym 25796 i_Switch_3_SB_LUT4_I3_I1[13]
.sym 25797 i_Switch_3_SB_LUT4_I3_O[3]
.sym 25798 Switch_3.r_Count[8]
.sym 25799 i_Switch_3$SB_IO_IN
.sym 25800 o_LED_1$SB_IO_OUT
.sym 25801 Switch_3.r_Count[11]
.sym 25804 Switch_3.r_Count[14]
.sym 25806 Switch_3.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 25807 Switch_3.r_Count[9]
.sym 25808 i_Switch_3_SB_LUT4_I3_O[1]
.sym 25809 Switch_3.r_State_SB_DFFE_Q_E
.sym 25812 i_Switch_3_SB_LUT4_I3_O[2]
.sym 25813 Switch_3.r_Count[15]
.sym 25815 Switch_3.r_Count[9]
.sym 25816 Switch_3.r_Count[5]
.sym 25817 Switch_3.r_Count[8]
.sym 25818 Switch_3.r_Count[11]
.sym 25821 i_Switch_3$SB_IO_IN
.sym 25827 i_Switch_3_SB_LUT4_I3_O[0]
.sym 25828 i_Switch_3_SB_LUT4_I3_O[1]
.sym 25829 i_Switch_3_SB_LUT4_I3_O[3]
.sym 25830 i_Switch_3_SB_LUT4_I3_O[2]
.sym 25833 Switch_3.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 25834 Switch_3.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 25835 Switch_3.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 25836 Switch_3.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 25839 Switch_3.r_Count[14]
.sym 25840 Switch_3.r_Count[16]
.sym 25841 Switch_3.r_Count[15]
.sym 25842 Switch_3.r_Count[17]
.sym 25845 o_LED_4$SB_IO_OUT
.sym 25846 o_LED_3$SB_IO_OUT
.sym 25847 o_LED_2$SB_IO_OUT
.sym 25848 o_LED_1$SB_IO_OUT
.sym 25851 o_LED_3$SB_IO_OUT
.sym 25852 i_Switch_3$SB_IO_IN
.sym 25854 i_Switch_3_SB_LUT4_I3_I1[13]
.sym 25861 Switch_3.r_State_SB_DFFE_Q_E
.sym 25862 i_Clk$SB_IO_IN_$glb_clk
.sym 25876 o_LED_3$SB_IO_OUT
.sym 25883 o_LED_4$SB_IO_OUT
.sym 26027 i_Switch_1_SB_LUT4_I3_O[2]
.sym 26093 $PACKER_VCC_NET
.sym 26098 Frogg_Inst.P1_Inst.o_Paddle_X[0]
.sym 26099 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 26101 Frogg_Inst.P1_Inst.o_Paddle_X[1]
.sym 26102 o_LED_3$SB_IO_OUT
.sym 26103 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E
.sym 26105 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 26106 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 26107 $PACKER_VCC_NET
.sym 26113 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 26114 Frogg_Inst.P1_Inst.o_Paddle_X[4]
.sym 26117 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 26122 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 26124 $nextpnr_ICESTORM_LC_25$O
.sym 26127 Frogg_Inst.P1_Inst.o_Paddle_X[0]
.sym 26130 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 26132 Frogg_Inst.P1_Inst.o_Paddle_X[1]
.sym 26133 $PACKER_VCC_NET
.sym 26134 Frogg_Inst.P1_Inst.o_Paddle_X[0]
.sym 26136 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 26138 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 26139 $PACKER_VCC_NET
.sym 26140 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 26142 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 26144 $PACKER_VCC_NET
.sym 26145 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 26146 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 26148 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 26150 $PACKER_VCC_NET
.sym 26151 Frogg_Inst.P1_Inst.o_Paddle_X[4]
.sym 26152 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 26155 $PACKER_VCC_NET
.sym 26157 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 26158 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 26161 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 26162 o_LED_3$SB_IO_OUT
.sym 26163 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 26164 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 26171 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E
.sym 26172 i_Clk$SB_IO_IN_$glb_clk
.sym 26248 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 26249 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 26250 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 26253 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 26257 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 26258 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 26260 o_LED_3$SB_IO_OUT
.sym 26261 Frogg_Inst.P1_Inst.o_Paddle_X[4]
.sym 26262 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 26264 Frogg_Inst.P1_Inst.o_Paddle_X[1]
.sym 26269 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 26274 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E
.sym 26277 Frogg_Inst.P1_Inst.o_Paddle_X[0]
.sym 26278 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 26279 $nextpnr_ICESTORM_LC_26$O
.sym 26281 Frogg_Inst.P1_Inst.o_Paddle_X[0]
.sym 26285 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 26288 Frogg_Inst.P1_Inst.o_Paddle_X[1]
.sym 26289 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 26291 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 26294 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 26295 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 26297 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 26299 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 26301 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 26303 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 26305 Frogg_Inst.P1_Inst.o_Paddle_X[4]
.sym 26307 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 26311 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 26313 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 26316 o_LED_3$SB_IO_OUT
.sym 26317 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 26318 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 26319 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 26322 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 26323 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 26324 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 26325 o_LED_3$SB_IO_OUT
.sym 26326 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E
.sym 26327 i_Clk$SB_IO_IN_$glb_clk
.sym 27335 i_Switch_3$SB_IO_IN
.sym 27373 o_LED_1$SB_IO_OUT
.sym 27380 o_LED_1$SB_IO_OUT
.sym 27400 o_LED_2$SB_IO_OUT
.sym 27403 o_LED_3$SB_IO_OUT
.sym 27410 o_LED_3$SB_IO_OUT
.sym 27413 o_LED_2$SB_IO_OUT
.sym 27429 Frogg_Inst.P1_Inst.w_Paddle_Count_En
.sym 27430 o_LED_4$SB_IO_OUT
.sym 27444 Frogg_Inst.P1_Inst.w_Paddle_Count_En
.sym 27448 o_LED_4$SB_IO_OUT
.sym 27459 i_Switch_1_SB_LUT4_I3_O[2]
.sym 27477 i_Switch_1_SB_LUT4_I3_O[2]
.sym 27683 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 27687 $PACKER_VCC_NET
.sym 27688 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 27689 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[3]
.sym 27692 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 27693 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 27695 $PACKER_VCC_NET
.sym 27696 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 27697 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[5]
.sym 27699 $PACKER_VCC_NET
.sym 27700 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 27701 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[6]
.sym 27703 $PACKER_VCC_NET
.sym 27704 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 27707 $PACKER_VCC_NET
.sym 27708 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 27712 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 27715 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[0]
.sym 27716 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[1]
.sym 27717 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[2]
.sym 27718 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[7]
.sym 27719 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[8]
.sym 27720 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[2]
.sym 27721 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[9]
.sym 27722 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[1]
.sym 27723 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[5]
.sym 27724 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[6]
.sym 27725 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[3]
.sym 27726 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 27727 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 27728 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 27729 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 27730 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[2]
.sym 27731 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[9]
.sym 27732 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[7]
.sym 27733 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[8]
.sym 27734 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[1]
.sym 27735 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[3]
.sym 27736 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[5]
.sym 27737 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[6]
.sym 27738 VGA_Sync_Porch_Inst.w_VSync
.sym 27742 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 27743 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 27744 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 27745 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 27758 w_VSync_Frogg
.sym 27764 VGA_Sync_Porch_Inst.w_VSync
.sym 27765 w_VSync_Frogg
.sym 27778 w_HSync_Frogg
.sym 27782 Frogg_Inst.w_VSync
.sym 27806 Frogg_Inst.w_HSync
.sym 27811 VGA_Sync_Pulses_Inst.o_Col_Count[7]
.sym 27815 VGA_Sync_Pulses_Inst.o_Col_Count[8]
.sym 27816 $PACKER_VCC_NET
.sym 27819 VGA_Sync_Pulses_Inst.o_Col_Count[9]
.sym 27825 Frogg_Inst.Sync_To_Count_Inst.i_HSync_SB_LUT4_O_I3[2]
.sym 27830 VGA_Sync_Pulses_Inst.o_Col_Count[2]
.sym 27831 VGA_Sync_Pulses_Inst.o_Col_Count[3]
.sym 27832 VGA_Sync_Pulses_Inst.o_Col_Count[4]
.sym 27833 VGA_Sync_Pulses_Inst.o_Col_Count[8]
.sym 27843 VGA_Sync_Pulses_Inst.o_Col_Count[0]
.sym 27848 VGA_Sync_Pulses_Inst.o_Col_Count[1]
.sym 27852 VGA_Sync_Pulses_Inst.o_Col_Count[2]
.sym 27853 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 27856 VGA_Sync_Pulses_Inst.o_Col_Count[3]
.sym 27857 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 27860 VGA_Sync_Pulses_Inst.o_Col_Count[4]
.sym 27861 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 27864 VGA_Sync_Pulses_Inst.o_Col_Count[5]
.sym 27865 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 27868 VGA_Sync_Pulses_Inst.o_Col_Count[6]
.sym 27869 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 27872 VGA_Sync_Pulses_Inst.o_Col_Count[7]
.sym 27873 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 27876 VGA_Sync_Pulses_Inst.o_Col_Count[8]
.sym 27877 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 27880 VGA_Sync_Pulses_Inst.o_Col_Count[9]
.sym 27881 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 27884 VGA_Sync_Pulses_Inst.o_Col_Count[1]
.sym 27885 VGA_Sync_Pulses_Inst.o_Col_Count[0]
.sym 27886 VGA_Sync_Pulses_Inst.o_Col_Count[5]
.sym 27887 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 27888 VGA_Sync_Pulses_Inst.o_Col_Count[9]
.sym 27889 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 27890 VGA_Sync_Pulses_Inst.o_Col_Count[6]
.sym 27891 VGA_Sync_Pulses_Inst.o_Col_Count[7]
.sym 27892 VGA_Sync_Pulses_Inst.o_Col_Count[0]
.sym 27893 VGA_Sync_Pulses_Inst.o_Col_Count[1]
.sym 27897 VGA_Sync_Pulses_Inst.o_Col_Count[0]
.sym 27907 VGA_Sync_Pulses_Inst.o_Row_Count[0]
.sym 27912 VGA_Sync_Pulses_Inst.o_Row_Count[1]
.sym 27916 VGA_Sync_Pulses_Inst.o_Row_Count[2]
.sym 27917 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 27920 VGA_Sync_Pulses_Inst.o_Row_Count[3]
.sym 27921 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 27924 VGA_Sync_Pulses_Inst.o_Row_Count[4]
.sym 27925 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 27928 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 27929 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 27932 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 27933 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 27936 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 27937 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 27940 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 27941 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 27944 VGA_Sync_Pulses_Inst.o_Row_Count[9]
.sym 27945 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 27973 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[1]
.sym 28003 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 28007 $PACKER_VCC_NET
.sym 28008 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 28011 $PACKER_VCC_NET
.sym 28012 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 28013 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[3]
.sym 28015 $PACKER_VCC_NET
.sym 28016 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 28017 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[4]
.sym 28020 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28021 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[5]
.sym 28022 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[0]
.sym 28023 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[2]
.sym 28024 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[3]
.sym 28025 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[3]
.sym 28033 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[2]
.sym 28195 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[0]
.sym 28199 $PACKER_VCC_NET
.sym 28200 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 28201 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[1]
.sym 28204 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 28205 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[2]
.sym 28207 $PACKER_VCC_NET
.sym 28208 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 28212 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 28215 $PACKER_VCC_NET
.sym 28216 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 28219 $PACKER_VCC_NET
.sym 28220 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 28223 $PACKER_VCC_NET
.sym 28224 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 28225 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[7]
.sym 28227 $PACKER_VCC_NET
.sym 28228 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 28229 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[8]
.sym 28232 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 28233 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[9]
.sym 28237 $nextpnr_ICESTORM_LC_16$I3
.sym 28245 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28252 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 28253 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28259 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28262 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 28264 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[1]
.sym 28265 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28266 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 28268 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[2]
.sym 28269 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28270 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 28272 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[3]
.sym 28273 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28274 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 28276 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 28277 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 28278 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 28280 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[5]
.sym 28281 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 28282 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 28284 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[6]
.sym 28285 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 28286 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 28288 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[7]
.sym 28289 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 28290 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 28292 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[8]
.sym 28293 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 28294 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 28296 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_CI[9]
.sym 28297 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 28326 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D[0]
.sym 28341 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 28366 w_VSync_VGA
.sym 28373 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 28387 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D[0]
.sym 28392 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[1]
.sym 28393 VGA_Sync_Pulses_Inst.o_Row_Count[1]
.sym 28396 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[2]
.sym 28397 VGA_Sync_Pulses_Inst.o_Row_Count[2]
.sym 28400 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[3]
.sym 28401 VGA_Sync_Pulses_Inst.o_Row_Count[3]
.sym 28404 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[4]
.sym 28405 VGA_Sync_Pulses_Inst.o_Row_Count[4]
.sym 28407 $PACKER_VCC_NET
.sym 28408 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[5]
.sym 28409 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 28411 $PACKER_VCC_NET
.sym 28412 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[6]
.sym 28413 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 28415 $PACKER_VCC_NET
.sym 28416 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[7]
.sym 28417 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 28419 $PACKER_VCC_NET
.sym 28420 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[8]
.sym 28421 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 28424 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D_SB_CARRY_CI_I1[9]
.sym 28425 VGA_Sync_Pulses_Inst.o_Row_Count[9]
.sym 28427 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1[0]
.sym 28428 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1[1]
.sym 28429 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1[2]
.sym 28432 VGA_Sync_Pulses_Inst.o_Row_Count[1]
.sym 28433 VGA_Sync_Pulses_Inst.o_Row_Count[0]
.sym 28434 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 28435 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 28436 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 28437 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 28439 VGA_Sync_Pulses_Inst.o_Row_Count[0]
.sym 28440 VGA_Sync_Pulses_Inst.o_Row_Count[1]
.sym 28441 VGA_Sync_Pulses_Inst.o_Row_Count[4]
.sym 28442 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D[0]
.sym 28449 VGA_Sync_Pulses_Inst.o_Row_Count[0]
.sym 28450 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 28451 VGA_Sync_Pulses_Inst.o_Row_Count[2]
.sym 28452 VGA_Sync_Pulses_Inst.o_Row_Count[3]
.sym 28453 VGA_Sync_Pulses_Inst.o_Row_Count[9]
.sym 28454 VGA_Sync_Pulses_Inst.o_Row_Count[2]
.sym 28455 VGA_Sync_Pulses_Inst.o_Row_Count[3]
.sym 28456 VGA_Sync_Pulses_Inst.o_Row_Count[9]
.sym 28457 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 28458 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 28459 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 28460 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 28461 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 28472 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_I2[0]
.sym 28473 Frogg_Inst.Sync_To_Count_Inst.i_VSync_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 28483 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 28488 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 28492 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 28496 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 28500 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 28504 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 28507 $PACKER_VCC_NET
.sym 28509 $nextpnr_ICESTORM_LC_36$I3
.sym 28511 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 28512 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 28513 $nextpnr_ICESTORM_LC_36$COUT
.sym 28515 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[0]
.sym 28520 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[1]
.sym 28521 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[0]
.sym 28524 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[2]
.sym 28525 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28528 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[3]
.sym 28529 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28532 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[4]
.sym 28533 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 28536 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[5]
.sym 28537 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 28538 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[1]
.sym 28539 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[5]
.sym 28540 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[4]
.sym 28541 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[0]
.sym 28545 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[0]
.sym 28734 VGA_Sync_Porch_Inst.w_HSync
.sym 28739 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 28743 VGA_Sync_Porch_Inst.w_Col_Count[5]
.sym 28744 $PACKER_VCC_NET
.sym 28747 VGA_Sync_Porch_Inst.w_Col_Count[6]
.sym 28748 $PACKER_VCC_NET
.sym 28751 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 28755 VGA_Sync_Porch_Inst.w_Col_Count[8]
.sym 28756 $PACKER_VCC_NET
.sym 28759 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 28764 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[5]
.sym 28765 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I3[5]
.sym 28771 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[0]
.sym 28775 $PACKER_VCC_NET
.sym 28776 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 28777 VGA_Sync_Porch_Inst.w_Col_Count[5]
.sym 28779 $PACKER_VCC_NET
.sym 28780 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 28781 VGA_Sync_Porch_Inst.w_Col_Count[6]
.sym 28783 $PACKER_VCC_NET
.sym 28784 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 28785 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 28788 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 28789 VGA_Sync_Porch_Inst.w_Col_Count[8]
.sym 28791 $PACKER_VCC_NET
.sym 28792 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 28793 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 28797 $nextpnr_ICESTORM_LC_4$I3
.sym 28801 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 28806 Frogg_Inst.car_Ctrl_Inst.r_car_Count[4]
.sym 28807 Frogg_Inst.car_Ctrl_Inst.r_car_Count[6]
.sym 28808 Frogg_Inst.car_Ctrl_Inst.r_car_Count[8]
.sym 28809 Frogg_Inst.car_Ctrl_Inst.r_car_Count[10]
.sym 28814 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 28815 Frogg_Inst.car_Ctrl_Inst.r_car_Count[1]
.sym 28816 Frogg_Inst.car_Ctrl_Inst.r_car_Count[2]
.sym 28817 Frogg_Inst.car_Ctrl_Inst.r_car_Count[20]
.sym 28822 Frogg_Inst.car_Ctrl_Inst.r_car_Count[3]
.sym 28823 Frogg_Inst.car_Ctrl_Inst.r_car_Count[7]
.sym 28824 Frogg_Inst.car_Ctrl_Inst.r_car_Count[12]
.sym 28825 Frogg_Inst.car_Ctrl_Inst.r_car_Count[17]
.sym 28830 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28831 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 28832 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 28833 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28835 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D[0]
.sym 28840 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[1]
.sym 28841 Frogg_Inst.car_Ctrl_Inst.r_car_Count[1]
.sym 28844 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[2]
.sym 28845 Frogg_Inst.car_Ctrl_Inst.r_car_Count[2]
.sym 28848 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[3]
.sym 28849 Frogg_Inst.car_Ctrl_Inst.r_car_Count[3]
.sym 28851 $PACKER_VCC_NET
.sym 28852 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[4]
.sym 28853 Frogg_Inst.car_Ctrl_Inst.r_car_Count[4]
.sym 28856 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[5]
.sym 28857 Frogg_Inst.car_Ctrl_Inst.r_car_Count[5]
.sym 28859 $PACKER_VCC_NET
.sym 28860 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[6]
.sym 28861 Frogg_Inst.car_Ctrl_Inst.r_car_Count[6]
.sym 28864 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[7]
.sym 28865 Frogg_Inst.car_Ctrl_Inst.r_car_Count[7]
.sym 28867 $PACKER_VCC_NET
.sym 28868 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[8]
.sym 28869 Frogg_Inst.car_Ctrl_Inst.r_car_Count[8]
.sym 28872 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[9]
.sym 28873 Frogg_Inst.car_Ctrl_Inst.r_car_Count[9]
.sym 28875 $PACKER_VCC_NET
.sym 28876 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[10]
.sym 28877 Frogg_Inst.car_Ctrl_Inst.r_car_Count[10]
.sym 28879 $PACKER_VCC_NET
.sym 28880 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[11]
.sym 28881 Frogg_Inst.car_Ctrl_Inst.r_car_Count[11]
.sym 28884 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[12]
.sym 28885 Frogg_Inst.car_Ctrl_Inst.r_car_Count[12]
.sym 28887 $PACKER_VCC_NET
.sym 28888 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[13]
.sym 28889 Frogg_Inst.car_Ctrl_Inst.r_car_Count[13]
.sym 28892 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[14]
.sym 28893 Frogg_Inst.car_Ctrl_Inst.r_car_Count[14]
.sym 28896 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[15]
.sym 28897 Frogg_Inst.car_Ctrl_Inst.r_car_Count[15]
.sym 28899 $PACKER_VCC_NET
.sym 28900 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[16]
.sym 28901 Frogg_Inst.car_Ctrl_Inst.r_car_Count[16]
.sym 28904 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[17]
.sym 28905 Frogg_Inst.car_Ctrl_Inst.r_car_Count[17]
.sym 28908 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[18]
.sym 28909 Frogg_Inst.car_Ctrl_Inst.r_car_Count[18]
.sym 28911 $PACKER_VCC_NET
.sym 28912 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[19]
.sym 28913 Frogg_Inst.car_Ctrl_Inst.r_car_Count[19]
.sym 28915 $PACKER_VCC_NET
.sym 28916 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[20]
.sym 28917 Frogg_Inst.car_Ctrl_Inst.r_car_Count[20]
.sym 28920 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[21]
.sym 28921 Frogg_Inst.car_Ctrl_Inst.r_car_Count[21]
.sym 28924 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[22]
.sym 28925 Frogg_Inst.car_Ctrl_Inst.r_car_Count[22]
.sym 28928 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[23]
.sym 28929 Frogg_Inst.car_Ctrl_Inst.r_car_Count[23]
.sym 28932 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[24]
.sym 28933 Frogg_Inst.car_Ctrl_Inst.r_car_Count[24]
.sym 28936 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[25]
.sym 28937 Frogg_Inst.car_Ctrl_Inst.r_car_Count[25]
.sym 28940 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[26]
.sym 28941 Frogg_Inst.car_Ctrl_Inst.r_car_Count[26]
.sym 28944 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[27]
.sym 28945 Frogg_Inst.car_Ctrl_Inst.r_car_Count[27]
.sym 28948 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[28]
.sym 28949 Frogg_Inst.car_Ctrl_Inst.r_car_Count[28]
.sym 28952 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[29]
.sym 28953 Frogg_Inst.car_Ctrl_Inst.r_car_Count[29]
.sym 28956 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[30]
.sym 28957 Frogg_Inst.car_Ctrl_Inst.r_car_Count[30]
.sym 28960 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_31_D_SB_CARRY_CI_I1[31]
.sym 28961 Frogg_Inst.car_Ctrl_Inst.r_car_Count[31]
.sym 28962 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[0]
.sym 28963 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[1]
.sym 28964 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[2]
.sym 28965 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0[3]
.sym 28970 Frogg_Inst.car_Ctrl_Inst.r_car_Count[18]
.sym 28971 Frogg_Inst.car_Ctrl_Inst.r_car_Count[21]
.sym 28972 Frogg_Inst.car_Ctrl_Inst.r_car_Count[22]
.sym 28973 Frogg_Inst.car_Ctrl_Inst.r_car_Count[25]
.sym 28975 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 28976 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 28977 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 28982 Frogg_Inst.car_Ctrl_Inst.r_car_Count[26]
.sym 28983 Frogg_Inst.car_Ctrl_Inst.r_car_Count[27]
.sym 28984 Frogg_Inst.car_Ctrl_Inst.r_car_Count[28]
.sym 28985 Frogg_Inst.car_Ctrl_Inst.r_car_Count[5]
.sym 28988 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 28989 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 28995 Frogg_Inst.w_car_X[0]
.sym 28998 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 28999 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 29000 $PACKER_VCC_NET
.sym 29001 Frogg_Inst.w_car_X[0]
.sym 29002 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 29003 Frogg_Inst.w_car_X[2]
.sym 29004 $PACKER_VCC_NET
.sym 29005 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 29006 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 29007 Frogg_Inst.w_car_X[3]
.sym 29008 $PACKER_VCC_NET
.sym 29009 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 29010 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 29011 Frogg_Inst.w_car_X[4]
.sym 29012 $PACKER_VCC_NET
.sym 29013 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 29014 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 29015 Frogg_Inst.w_car_X[5]
.sym 29016 $PACKER_VCC_NET
.sym 29017 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 29020 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R[0]
.sym 29021 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 29027 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 29032 Frogg_Inst.w_car_X[2]
.sym 29036 Frogg_Inst.w_car_X[3]
.sym 29037 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 29040 Frogg_Inst.w_car_X[4]
.sym 29041 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 29044 Frogg_Inst.w_car_X[5]
.sym 29045 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 29049 $nextpnr_ICESTORM_LC_38$I3
.sym 29251 VGA_Sync_Porch_Inst.w_Col_Count[0]
.sym 29256 VGA_Sync_Porch_Inst.w_Col_Count[1]
.sym 29260 VGA_Sync_Porch_Inst.w_Col_Count[2]
.sym 29261 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29264 VGA_Sync_Porch_Inst.w_Col_Count[3]
.sym 29265 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29268 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 29269 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 29272 VGA_Sync_Porch_Inst.w_Col_Count[5]
.sym 29273 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 29276 VGA_Sync_Porch_Inst.w_Col_Count[6]
.sym 29277 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 29280 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 29281 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 29284 VGA_Sync_Porch_Inst.w_Col_Count[8]
.sym 29285 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 29288 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 29289 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 29293 VGA_Sync_Porch_Inst.w_Col_Count[0]
.sym 29296 VGA_Sync_Porch_Inst.w_Col_Count[1]
.sym 29297 VGA_Sync_Porch_Inst.w_Col_Count[0]
.sym 29298 VGA_Sync_Porch_Inst.w_Col_Count[5]
.sym 29299 VGA_Sync_Porch_Inst.w_Col_Count[6]
.sym 29300 VGA_Sync_Porch_Inst.w_Col_Count[8]
.sym 29301 VGA_Sync_Porch_Inst.w_Col_Count[3]
.sym 29304 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_I2[0]
.sym 29305 VGA_Sync_Porch_Inst.UUT.w_Frame_Start
.sym 29306 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 29307 VGA_Sync_Porch_Inst.w_Col_Count[0]
.sym 29308 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 29309 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 29310 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 29311 VGA_Sync_Porch_Inst.UUT.w_Frame_Start_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 29312 VGA_Sync_Porch_Inst.w_Col_Count[1]
.sym 29313 VGA_Sync_Porch_Inst.w_Col_Count[2]
.sym 29344 Frogg_Inst.car_Ctrl_Inst.r_car_Count[1]
.sym 29345 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 29347 Frogg_Inst.car_Ctrl_Inst.r_car_Count[0]
.sym 29352 Frogg_Inst.car_Ctrl_Inst.r_car_Count[1]
.sym 29356 Frogg_Inst.car_Ctrl_Inst.r_car_Count[2]
.sym 29357 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29360 Frogg_Inst.car_Ctrl_Inst.r_car_Count[3]
.sym 29361 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29364 Frogg_Inst.car_Ctrl_Inst.r_car_Count[4]
.sym 29365 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29368 Frogg_Inst.car_Ctrl_Inst.r_car_Count[5]
.sym 29369 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29372 Frogg_Inst.car_Ctrl_Inst.r_car_Count[6]
.sym 29373 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29376 Frogg_Inst.car_Ctrl_Inst.r_car_Count[7]
.sym 29377 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29380 Frogg_Inst.car_Ctrl_Inst.r_car_Count[8]
.sym 29381 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29384 Frogg_Inst.car_Ctrl_Inst.r_car_Count[9]
.sym 29385 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 29388 Frogg_Inst.car_Ctrl_Inst.r_car_Count[10]
.sym 29389 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 29392 Frogg_Inst.car_Ctrl_Inst.r_car_Count[11]
.sym 29393 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 29396 Frogg_Inst.car_Ctrl_Inst.r_car_Count[12]
.sym 29397 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 29400 Frogg_Inst.car_Ctrl_Inst.r_car_Count[13]
.sym 29401 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 29404 Frogg_Inst.car_Ctrl_Inst.r_car_Count[14]
.sym 29405 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 29408 Frogg_Inst.car_Ctrl_Inst.r_car_Count[15]
.sym 29409 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 29412 Frogg_Inst.car_Ctrl_Inst.r_car_Count[16]
.sym 29413 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 29416 Frogg_Inst.car_Ctrl_Inst.r_car_Count[17]
.sym 29417 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 29420 Frogg_Inst.car_Ctrl_Inst.r_car_Count[18]
.sym 29421 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 29424 Frogg_Inst.car_Ctrl_Inst.r_car_Count[19]
.sym 29425 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 29428 Frogg_Inst.car_Ctrl_Inst.r_car_Count[20]
.sym 29429 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 29432 Frogg_Inst.car_Ctrl_Inst.r_car_Count[21]
.sym 29433 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 29436 Frogg_Inst.car_Ctrl_Inst.r_car_Count[22]
.sym 29437 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 29440 Frogg_Inst.car_Ctrl_Inst.r_car_Count[23]
.sym 29441 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 29444 Frogg_Inst.car_Ctrl_Inst.r_car_Count[24]
.sym 29445 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 29448 Frogg_Inst.car_Ctrl_Inst.r_car_Count[25]
.sym 29449 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 29452 Frogg_Inst.car_Ctrl_Inst.r_car_Count[26]
.sym 29453 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 29456 Frogg_Inst.car_Ctrl_Inst.r_car_Count[27]
.sym 29457 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 29460 Frogg_Inst.car_Ctrl_Inst.r_car_Count[28]
.sym 29461 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 29464 Frogg_Inst.car_Ctrl_Inst.r_car_Count[29]
.sym 29465 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 29468 Frogg_Inst.car_Ctrl_Inst.r_car_Count[30]
.sym 29469 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 29472 Frogg_Inst.car_Ctrl_Inst.r_car_Count[31]
.sym 29473 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 29474 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[5]
.sym 29478 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[0]
.sym 29485 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 29486 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[3]
.sym 29490 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[4]
.sym 29497 Frogg_Inst.car_Ctrl_Inst.o_car_X_SB_DFFESS_Q_S
.sym 29498 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[2]
.sym 29502 Frogg_Inst.car_Ctrl_Inst.r_car_Y_counter[1]
.sym 29507 Frogg_Inst.r_Paddle_X_P1[0]
.sym 29508 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 29509 Frogg_Inst.w_car_X[0]
.sym 29511 Frogg_Inst.r_Paddle_X_P1[1]
.sym 29512 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 29513 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 29515 Frogg_Inst.r_Paddle_X_P1[2]
.sym 29516 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 29517 Frogg_Inst.w_car_X[2]
.sym 29519 Frogg_Inst.r_Paddle_X_P1[3]
.sym 29520 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 29521 Frogg_Inst.w_car_X[3]
.sym 29523 Frogg_Inst.r_Paddle_X_P1[4]
.sym 29524 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 29525 Frogg_Inst.w_car_X[4]
.sym 29527 Frogg_Inst.r_Paddle_X_P1[5]
.sym 29528 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 29529 Frogg_Inst.w_car_X[5]
.sym 29530 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 29531 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29532 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 29533 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29536 Frogg_Inst.car_Ctrl_Inst.o_car_Y_SB_DFFESS_Q_E_SB_LUT4_O_I2[5]
.sym 29537 Frogg_Inst.w_car_X[0]
.sym 29539 Frogg_Inst.r_Paddle_X_P1[0]
.sym 29540 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 29543 Frogg_Inst.r_Paddle_X_P1[1]
.sym 29544 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 29546 Frogg_Inst.w_car_X[2]
.sym 29547 Frogg_Inst.r_Paddle_X_P1[2]
.sym 29548 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 29549 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 29551 Frogg_Inst.r_Paddle_X_P1[3]
.sym 29552 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 29555 Frogg_Inst.r_Paddle_X_P1[4]
.sym 29556 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 29559 Frogg_Inst.r_Paddle_X_P1[5]
.sym 29560 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 29564 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 29565 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 29569 $nextpnr_ICESTORM_LC_34$I3
.sym 29763 i_Switch_2_SB_LUT4_I3_I1[0]
.sym 29767 i_Switch_2_SB_LUT4_I3_O[0]
.sym 29768 $PACKER_VCC_NET
.sym 29771 i_Switch_2_SB_LUT4_I3_O[1]
.sym 29772 $PACKER_VCC_NET
.sym 29775 Switch_2.r_Count[7]
.sym 29779 Switch_2.r_Count[8]
.sym 29780 $PACKER_VCC_NET
.sym 29783 Switch_2.r_Count[9]
.sym 29784 $PACKER_VCC_NET
.sym 29787 Switch_2.r_Count[10]
.sym 29788 $PACKER_VCC_NET
.sym 29791 Switch_2.r_Count[11]
.sym 29792 $PACKER_VCC_NET
.sym 29795 Switch_2.r_Count[12]
.sym 29799 Switch_2.r_Count[13]
.sym 29800 $PACKER_VCC_NET
.sym 29803 Switch_2.r_Count[14]
.sym 29807 Switch_2.r_Count[15]
.sym 29811 Switch_2.r_Count[16]
.sym 29815 Switch_2.r_Count[17]
.sym 29821 $nextpnr_ICESTORM_LC_11$I3
.sym 29827 Frogg_Inst.w_Row_Count[0]
.sym 29830 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 29832 Frogg_Inst.w_Row_Count[1]
.sym 29833 Frogg_Inst.w_Row_Count[0]
.sym 29834 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 29836 Frogg_Inst.w_Row_Count[2]
.sym 29837 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29838 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 29840 Frogg_Inst.w_Row_Count[3]
.sym 29841 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29842 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 29844 Frogg_Inst.w_Row_Count[4]
.sym 29845 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29846 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 29848 Frogg_Inst.w_Row_Count[5]
.sym 29849 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29850 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 29852 Frogg_Inst.w_Row_Count[6]
.sym 29853 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29854 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 29856 Frogg_Inst.w_Row_Count[7]
.sym 29857 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29858 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 29860 Frogg_Inst.w_Row_Count[8]
.sym 29861 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29862 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 29864 Frogg_Inst.w_Row_Count[9]
.sym 29865 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 29868 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 29869 Frogg_Inst.w_Row_Count[0]
.sym 29870 Frogg_Inst.w_Row_Count[0]
.sym 29871 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 29872 Frogg_Inst.w_Row_Count[9]
.sym 29873 Frogg_Inst.Sync_To_Count_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 29874 Frogg_Inst.w_Row_Count[7]
.sym 29875 Frogg_Inst.w_Row_Count[8]
.sym 29876 Frogg_Inst.w_Row_Count[2]
.sym 29877 Frogg_Inst.w_Row_Count[3]
.sym 29878 Frogg_Inst.w_Row_Count[1]
.sym 29879 Frogg_Inst.w_Row_Count[4]
.sym 29880 Frogg_Inst.w_Row_Count[5]
.sym 29881 Frogg_Inst.w_Row_Count[6]
.sym 29884 Frogg_Inst.w_VSync
.sym 29885 w_VSync_VGA
.sym 29887 Frogg_Inst.w_VSync
.sym 29888 w_VSync_VGA
.sym 29889 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_I3[2]
.sym 29891 Frogg_Inst.w_Col_Count[0]
.sym 29896 Frogg_Inst.w_Col_Count[1]
.sym 29900 Frogg_Inst.w_Col_Count[2]
.sym 29901 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29904 Frogg_Inst.w_Col_Count[3]
.sym 29905 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29908 Frogg_Inst.w_Col_Count[4]
.sym 29909 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 29912 Frogg_Inst.w_Col_Count[5]
.sym 29913 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 29916 Frogg_Inst.w_Col_Count[6]
.sym 29917 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 29920 Frogg_Inst.w_Col_Count[7]
.sym 29921 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 29924 Frogg_Inst.w_Col_Count[8]
.sym 29925 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 29928 Frogg_Inst.w_Col_Count[9]
.sym 29929 Frogg_Inst.Sync_To_Count_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 29930 Frogg_Inst.car_Ctrl_Inst.r_car_Count[9]
.sym 29931 Frogg_Inst.car_Ctrl_Inst.r_car_Count[14]
.sym 29932 Frogg_Inst.car_Ctrl_Inst.r_car_Count[15]
.sym 29933 Frogg_Inst.car_Ctrl_Inst.r_car_Count[23]
.sym 29936 Frogg_Inst.w_Col_Count[1]
.sym 29937 Frogg_Inst.w_Col_Count[0]
.sym 29945 Frogg_Inst.w_Col_Count[0]
.sym 29946 Frogg_Inst.car_Ctrl_Inst.r_car_Count[11]
.sym 29947 Frogg_Inst.car_Ctrl_Inst.r_car_Count[13]
.sym 29948 Frogg_Inst.car_Ctrl_Inst.r_car_Count[16]
.sym 29949 Frogg_Inst.car_Ctrl_Inst.r_car_Count[19]
.sym 29951 Frogg_Inst.w_VSync
.sym 29952 w_VSync_VGA
.sym 29953 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_I3[2]
.sym 29954 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 29958 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 29959 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 29960 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 29961 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 29962 Frogg_Inst.car_Ctrl_Inst.r_car_Count[24]
.sym 29963 Frogg_Inst.car_Ctrl_Inst.r_car_Count[29]
.sym 29964 Frogg_Inst.car_Ctrl_Inst.r_car_Count[30]
.sym 29965 Frogg_Inst.car_Ctrl_Inst.r_car_Count[31]
.sym 29970 Frogg_Inst.w_Row_Count[8]
.sym 29971 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29972 Frogg_Inst.w_car_X[4]
.sym 29973 Frogg_Inst.w_Col_Count[8]
.sym 29974 Frogg_Inst.w_Row_Count[9]
.sym 29975 Frogg_Inst.w_car_Y[5]
.sym 29976 Frogg_Inst.w_car_Y[2]
.sym 29977 Frogg_Inst.w_Row_Count[6]
.sym 29980 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29981 Frogg_Inst.car_Ctrl_Inst.r_car_Count_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29982 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 29986 Frogg_Inst.w_car_Y[2]
.sym 29987 Frogg_Inst.r_Paddle_Y_P1[2]
.sym 29988 Frogg_Inst.w_car_Y[1]
.sym 29989 Frogg_Inst.r_Paddle_Y_P1[1]
.sym 29992 Frogg_Inst.w_Row_Count[5]
.sym 29993 Frogg_Inst.w_car_Y[1]
.sym 29996 Frogg_Inst.w_Row_Count[4]
.sym 29997 Frogg_Inst.w_car_Y[0]
.sym 29998 Frogg_Inst.r_Paddle_Y_P1[3]
.sym 29999 Frogg_Inst.w_car_Y[3]
.sym 30000 Frogg_Inst.r_Paddle_Y_P1[0]
.sym 30001 Frogg_Inst.w_car_Y[0]
.sym 30002 Frogg_Inst.w_car_X[0]
.sym 30003 Frogg_Inst.w_Col_Count[4]
.sym 30004 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 30005 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 30006 Frogg_Inst.r_Paddle_Y_P1[2]
.sym 30007 Frogg_Inst.w_car_Y[2]
.sym 30008 Frogg_Inst.w_car_Y[0]
.sym 30009 Frogg_Inst.r_Paddle_Y_P1[0]
.sym 30010 Frogg_Inst.w_Row_Count[7]
.sym 30011 Frogg_Inst.w_car_Y[3]
.sym 30012 Frogg_Inst.w_car_X[5]
.sym 30013 Frogg_Inst.w_Col_Count[9]
.sym 30014 Frogg_Inst.w_Col_Count[5]
.sym 30015 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 30016 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 30017 Frogg_Inst.car_Ctrl_Inst.o_Draw_car_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 30019 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 30020 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 30021 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 30022 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 30023 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 30024 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 30025 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 30026 Frogg_Inst.w_car_X[2]
.sym 30027 Frogg_Inst.w_Col_Count[6]
.sym 30028 Frogg_Inst.w_Col_Count[7]
.sym 30029 Frogg_Inst.w_car_X[3]
.sym 30030 Frogg_Inst.w_car_X[0]
.sym 30031 Frogg_Inst.r_Paddle_X_P1[0]
.sym 30032 Frogg_Inst.w_car_X[4]
.sym 30033 Frogg_Inst.r_Paddle_X_P1[4]
.sym 30034 Frogg_Inst.w_Col_Count[8]
.sym 30038 Frogg_Inst.w_car_X[2]
.sym 30039 Frogg_Inst.r_Paddle_X_P1[2]
.sym 30040 Frogg_Inst.w_car_X[3]
.sym 30041 Frogg_Inst.r_Paddle_X_P1[3]
.sym 30042 Frogg_Inst.w_Col_Count[9]
.sym 30046 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 30047 Frogg_Inst.r_Paddle_X_P1[1]
.sym 30048 Frogg_Inst.w_car_X[5]
.sym 30049 Frogg_Inst.r_Paddle_X_P1[5]
.sym 30054 Frogg_Inst.w_Col_Count[5]
.sym 30058 Frogg_Inst.w_Col_Count[6]
.sym 30066 Frogg_Inst.w_Col_Count[4]
.sym 30078 Frogg_Inst.w_Col_Count[7]
.sym 30243 Switch_2.r_Count[0]
.sym 30248 Switch_2.r_Count[1]
.sym 30252 Switch_2.r_Count[2]
.sym 30253 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30256 Switch_2.r_Count[3]
.sym 30257 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30260 i_Switch_2_SB_LUT4_I3_I1[0]
.sym 30261 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 30264 i_Switch_2_SB_LUT4_I3_O[0]
.sym 30265 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 30268 i_Switch_2_SB_LUT4_I3_O[1]
.sym 30269 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 30272 Switch_2.r_Count[7]
.sym 30273 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 30276 Switch_2.r_Count[8]
.sym 30277 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30280 Switch_2.r_Count[9]
.sym 30281 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 30284 Switch_2.r_Count[10]
.sym 30285 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30288 Switch_2.r_Count[11]
.sym 30289 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30292 Switch_2.r_Count[12]
.sym 30293 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30296 Switch_2.r_Count[13]
.sym 30297 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30300 Switch_2.r_Count[14]
.sym 30301 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30304 Switch_2.r_Count[15]
.sym 30305 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30308 Switch_2.r_Count[16]
.sym 30309 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30312 Switch_2.r_Count[17]
.sym 30313 Switch_2.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30319 i_Switch_2_SB_LUT4_I3_I1[13]
.sym 30320 o_LED_2$SB_IO_OUT
.sym 30321 i_Switch_2$SB_IO_IN
.sym 30326 Switch_2.r_Count[14]
.sym 30327 Switch_2.r_Count[15]
.sym 30328 Switch_2.r_Count[16]
.sym 30329 Switch_2.r_Count[17]
.sym 30338 VGA_Sync_Porch_Inst.r_Blu_Video[0]
.sym 30349 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_1_O
.sym 30365 Frogg_Inst.w_Row_Count[5]
.sym 30371 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 30375 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 30376 $PACKER_VCC_NET
.sym 30377 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 30379 Frogg_Inst.w_Paddle_Y_P1[2]
.sym 30380 $PACKER_VCC_NET
.sym 30381 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30383 Frogg_Inst.w_Paddle_Y_P1[3]
.sym 30384 $PACKER_VCC_NET
.sym 30385 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30387 Frogg_Inst.w_Paddle_Y_P1[4]
.sym 30388 $PACKER_VCC_NET
.sym 30389 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 30391 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 30392 $PACKER_VCC_NET
.sym 30393 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 30402 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 30403 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 30404 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 30405 o_LED_1$SB_IO_OUT
.sym 30409 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 30412 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 30413 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 30414 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 30415 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 30416 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 30417 o_LED_1$SB_IO_OUT
.sym 30418 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 30419 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 30420 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 30421 o_LED_1$SB_IO_OUT
.sym 30422 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 30429 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 30430 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 30431 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 30432 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 30433 o_LED_1$SB_IO_OUT
.sym 30434 Frogg_Inst.w_Col_Count[5]
.sym 30435 Frogg_Inst.w_Col_Count[6]
.sym 30436 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 30437 Frogg_Inst.Sync_To_Count_Inst.o_VSync_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 30441 Frogg_Inst.w_Draw_car
.sym 30442 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 30443 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 30444 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 30445 o_LED_1$SB_IO_OUT
.sym 30446 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30447 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 30448 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 30449 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 30450 Frogg_Inst.w_Col_Count[7]
.sym 30451 Frogg_Inst.w_Col_Count[0]
.sym 30452 Frogg_Inst.w_Col_Count[1]
.sym 30453 Frogg_Inst.w_Col_Count[2]
.sym 30454 Frogg_Inst.w_Col_Count[3]
.sym 30455 Frogg_Inst.w_Col_Count[4]
.sym 30456 Frogg_Inst.w_Col_Count[8]
.sym 30457 Frogg_Inst.w_Col_Count[9]
.sym 30460 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 30461 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30464 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 30465 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 30467 Switch_2.r_State_SB_LUT4_I2_I3[0]
.sym 30471 $PACKER_VCC_NET
.sym 30472 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 30475 $PACKER_VCC_NET
.sym 30476 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 30479 $PACKER_VCC_NET
.sym 30480 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 30484 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 30486 Switch_2.r_State_SB_LUT4_I2_I0[0]
.sym 30487 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 30488 o_LED_2$SB_IO_OUT
.sym 30489 Switch_2.r_State_SB_LUT4_I2_I0[3]
.sym 30490 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 30491 Frogg_Inst.w_Row_Count[9]
.sym 30492 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 30493 Frogg_Inst.w_Row_Count[8]
.sym 30495 Switch_2.r_State_SB_LUT4_I2_O[0]
.sym 30496 o_LED_1$SB_IO_OUT
.sym 30497 Switch_2.r_State_SB_LUT4_I2_O[2]
.sym 30498 Frogg_Inst.w_car_Y[3]
.sym 30499 Frogg_Inst.r_Paddle_Y_P1[3]
.sym 30500 Frogg_Inst.w_car_Y[5]
.sym 30501 Frogg_Inst.r_Paddle_Y_P1[5]
.sym 30502 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 30514 Frogg_Inst.w_Paddle_Y_P1[2]
.sym 30518 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 30519 Frogg_Inst.r_Paddle_Y_P1[4]
.sym 30520 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 30521 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 30522 Frogg_Inst.w_Paddle_Y_P1[3]
.sym 30526 Frogg_Inst.w_Paddle_Y_P1[4]
.sym 30530 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 30531 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 30532 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 30533 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_D[8]
.sym 30534 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30535 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 30536 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 30537 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 30538 Switch_2.r_State_SB_LUT4_I1_O[0]
.sym 30539 Frogg_Inst.r_SM_Main[1]
.sym 30540 Frogg_Inst.r_SM_Main[2]
.sym 30541 Frogg_Inst.r_SM_Main[0]
.sym 30543 Frogg_Inst.r_SM_Main[2]
.sym 30544 Frogg_Inst.r_SM_Main[1]
.sym 30545 Frogg_Inst.r_SM_Main[0]
.sym 30547 Frogg_Inst.r_SM_Main[2]
.sym 30548 Frogg_Inst.r_SM_Main[0]
.sym 30549 Frogg_Inst.r_SM_Main[1]
.sym 30551 Frogg_Inst.r_SM_Main[1]
.sym 30552 Frogg_Inst.r_SM_Main[2]
.sym 30553 Frogg_Inst.r_SM_Main[0]
.sym 30554 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 30555 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 30556 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_1_D[1]
.sym 30557 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 30558 Frogg_Inst.r_SM_Main_SB_DFFESR_Q_1_D[1]
.sym 30563 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30568 Switch_2.r_State_SB_LUT4_I2_I3[0]
.sym 30572 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 30576 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 30580 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 30584 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 30589 $nextpnr_ICESTORM_LC_7$I3
.sym 30758 Switch_2.r_Count[0]
.sym 30759 Switch_2.r_Count[1]
.sym 30760 Switch_2.r_Count[2]
.sym 30761 Switch_2.r_Count[3]
.sym 30768 Switch_2.r_Count[1]
.sym 30769 Switch_2.r_Count[0]
.sym 30781 Switch_2.r_Count[0]
.sym 30794 Switch_2.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 30795 Switch_2.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 30796 Switch_2.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 30797 Switch_2.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 30798 i_Switch_2$SB_IO_IN
.sym 30802 i_Switch_2_SB_LUT4_I3_O[0]
.sym 30803 i_Switch_2_SB_LUT4_I3_O[1]
.sym 30804 i_Switch_2_SB_LUT4_I3_O[2]
.sym 30805 i_Switch_2_SB_LUT4_I3_O[3]
.sym 30806 Switch_2.r_Count[13]
.sym 30807 i_Switch_2_SB_LUT4_I3_I1[0]
.sym 30808 Switch_2.r_Count[7]
.sym 30809 Switch_2.r_Count[12]
.sym 30810 Switch_2.r_Count[8]
.sym 30811 Switch_2.r_Count[9]
.sym 30812 Switch_2.r_Count[10]
.sym 30813 Switch_2.r_Count[11]
.sym 30819 i_Switch_1_SB_LUT4_I3_I1[0]
.sym 30823 i_Switch_1_SB_LUT4_I3_O[0]
.sym 30824 $PACKER_VCC_NET
.sym 30827 i_Switch_1_SB_LUT4_I3_O[1]
.sym 30828 $PACKER_VCC_NET
.sym 30831 Switch_1.r_Count[7]
.sym 30835 Switch_1.r_Count[8]
.sym 30836 $PACKER_VCC_NET
.sym 30839 Switch_1.r_Count[9]
.sym 30840 $PACKER_VCC_NET
.sym 30843 Switch_1.r_Count[10]
.sym 30844 $PACKER_VCC_NET
.sym 30847 Switch_1.r_Count[11]
.sym 30848 $PACKER_VCC_NET
.sym 30851 Switch_1.r_Count[12]
.sym 30855 Switch_1.r_Count[13]
.sym 30856 $PACKER_VCC_NET
.sym 30859 Switch_1.r_Count[14]
.sym 30863 Switch_1.r_Count[15]
.sym 30867 Switch_1.r_Count[16]
.sym 30871 Switch_1.r_Count[17]
.sym 30877 $nextpnr_ICESTORM_LC_2$I3
.sym 30878 w_Blu_Video_Frogg[0]
.sym 30883 Frogg_Inst.w_Row_Count[4]
.sym 30884 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 30885 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30887 Frogg_Inst.w_Row_Count[5]
.sym 30888 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 30889 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 30891 Frogg_Inst.w_Row_Count[6]
.sym 30892 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 30893 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 30895 Frogg_Inst.w_Row_Count[7]
.sym 30896 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 30897 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 30899 Frogg_Inst.w_Row_Count[8]
.sym 30900 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 30901 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 30903 Frogg_Inst.w_Row_Count[9]
.sym 30904 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 30905 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 30908 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 30909 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 30913 $nextpnr_ICESTORM_LC_32$I3
.sym 30915 Frogg_Inst.w_Paddle_Y_P1[0]
.sym 30920 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 30924 Frogg_Inst.w_Paddle_Y_P1[2]
.sym 30925 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 30928 Frogg_Inst.w_Paddle_Y_P1[3]
.sym 30929 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 30932 Frogg_Inst.w_Paddle_Y_P1[4]
.sym 30933 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 30936 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 30937 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 30941 $nextpnr_ICESTORM_LC_31$I3
.sym 30944 Frogg_Inst.w_Draw_Paddle_P1
.sym 30945 Frogg_Inst.w_Draw_car
.sym 30949 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 30954 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 30955 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 30956 Frogg_Inst.w_Row_Count[7]
.sym 30957 Frogg_Inst.w_Row_Count[6]
.sym 30961 Frogg_Inst.P1_Inst.r_Paddle_Count[0]
.sym 30962 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30963 Frogg_Inst.w_Row_Count[5]
.sym 30964 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 30965 Frogg_Inst.w_Row_Count[4]
.sym 30966 Frogg_Inst.P1_Inst.r_Paddle_Count[5]
.sym 30967 Frogg_Inst.P1_Inst.r_Paddle_Count[6]
.sym 30968 Frogg_Inst.P1_Inst.r_Paddle_Count[7]
.sym 30969 Frogg_Inst.P1_Inst.r_Paddle_Count[11]
.sym 30970 Frogg_Inst.P1_Inst.r_Paddle_Count[0]
.sym 30971 Frogg_Inst.P1_Inst.r_Paddle_Count[1]
.sym 30972 Frogg_Inst.P1_Inst.r_Paddle_Count[13]
.sym 30973 Frogg_Inst.P1_Inst.r_Paddle_Count[15]
.sym 30977 o_LED_1$SB_IO_OUT
.sym 30979 Frogg_Inst.w_Row_Count[4]
.sym 30980 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30983 Frogg_Inst.w_Row_Count[5]
.sym 30984 Switch_2.r_State_SB_LUT4_I2_I3[0]
.sym 30985 Frogg_Inst.w_Paddle_Y_P1[1]
.sym 30987 Frogg_Inst.w_Row_Count[6]
.sym 30988 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 30991 Frogg_Inst.w_Row_Count[7]
.sym 30992 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 30995 Frogg_Inst.w_Row_Count[8]
.sym 30996 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 30999 Frogg_Inst.w_Row_Count[9]
.sym 31000 Frogg_Inst.P1_Inst.o_Paddle_Y_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 31001 Frogg_Inst.w_Paddle_Y_P1[5]
.sym 31002 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 31003 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 31004 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 31005 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 31006 Frogg_Inst.P1_Inst.r_Paddle_Count[2]
.sym 31007 Frogg_Inst.P1_Inst.r_Paddle_Count[3]
.sym 31008 Frogg_Inst.P1_Inst.r_Paddle_Count[8]
.sym 31009 Frogg_Inst.P1_Inst.r_Paddle_Count[9]
.sym 31014 Frogg_Inst.P1_Inst.r_Paddle_Count[20]
.sym 31015 Frogg_Inst.P1_Inst.r_Paddle_Count[22]
.sym 31016 Frogg_Inst.P1_Inst.r_Paddle_Count[23]
.sym 31017 Frogg_Inst.P1_Inst.r_Paddle_Count[24]
.sym 31026 Frogg_Inst.P1_Inst.r_Paddle_Count[14]
.sym 31027 Frogg_Inst.P1_Inst.r_Paddle_Count[17]
.sym 31028 Frogg_Inst.P1_Inst.r_Paddle_Count[18]
.sym 31029 Frogg_Inst.P1_Inst.r_Paddle_Count[21]
.sym 31030 Frogg_Inst.P1_Inst.r_Paddle_Count[10]
.sym 31031 Frogg_Inst.P1_Inst.r_Paddle_Count[12]
.sym 31032 Frogg_Inst.P1_Inst.r_Paddle_Count[16]
.sym 31033 Frogg_Inst.P1_Inst.r_Paddle_Count[19]
.sym 31034 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 31035 Frogg_Inst.w_Col_Count[4]
.sym 31036 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 31037 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 31038 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31039 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31040 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31041 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31044 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 31045 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 31046 Frogg_Inst.w_Col_Count[6]
.sym 31047 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 31048 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 31049 Frogg_Inst.w_Col_Count[9]
.sym 31050 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 31051 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 31052 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 31053 Frogg_Inst.P1_Inst.o_Draw_Paddle_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 31054 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 31055 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 31056 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 31057 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 31058 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 31059 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 31060 Frogg_Inst.w_Col_Count[7]
.sym 31061 Frogg_Inst.w_Col_Count[5]
.sym 31062 Frogg_Inst.P1_Inst.r_Paddle_Count[29]
.sym 31063 Frogg_Inst.P1_Inst.r_Paddle_Count[30]
.sym 31064 Frogg_Inst.P1_Inst.r_Paddle_Count[31]
.sym 31065 Frogg_Inst.P1_Inst.r_Paddle_Count[4]
.sym 31075 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 31080 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 31083 $PACKER_VCC_NET
.sym 31084 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 31086 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 31087 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 31088 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 31089 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 31098 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 31099 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 31100 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 31101 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 31102 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 31103 Frogg_Inst.w_Col_Count[6]
.sym 31104 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 31105 Frogg_Inst.w_Col_Count[8]
.sym 31306 Switch_1.r_Count[0]
.sym 31307 Switch_1.r_Count[1]
.sym 31308 Switch_1.r_Count[2]
.sym 31309 Switch_1.r_Count[3]
.sym 31317 Switch_1.r_Count[0]
.sym 31320 Switch_1.r_Count[1]
.sym 31321 Switch_1.r_Count[0]
.sym 31331 Switch_1.r_Count[0]
.sym 31336 Switch_1.r_Count[1]
.sym 31340 Switch_1.r_Count[2]
.sym 31341 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31344 Switch_1.r_Count[3]
.sym 31345 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 31348 i_Switch_1_SB_LUT4_I3_I1[0]
.sym 31349 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 31352 i_Switch_1_SB_LUT4_I3_O[0]
.sym 31353 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 31356 i_Switch_1_SB_LUT4_I3_O[1]
.sym 31357 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 31360 Switch_1.r_Count[7]
.sym 31361 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 31364 Switch_1.r_Count[8]
.sym 31365 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 31368 Switch_1.r_Count[9]
.sym 31369 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 31372 Switch_1.r_Count[10]
.sym 31373 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 31376 Switch_1.r_Count[11]
.sym 31377 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 31380 Switch_1.r_Count[12]
.sym 31381 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 31384 Switch_1.r_Count[13]
.sym 31385 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 31388 Switch_1.r_Count[14]
.sym 31389 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 31392 Switch_1.r_Count[15]
.sym 31393 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 31396 Switch_1.r_Count[16]
.sym 31397 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 31400 Switch_1.r_Count[17]
.sym 31401 Switch_1.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 31406 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 31407 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 31408 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 31409 Switch_1.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 31410 Switch_1.r_Count[13]
.sym 31411 i_Switch_1_SB_LUT4_I3_I1[0]
.sym 31412 Switch_1.r_Count[7]
.sym 31413 Switch_1.r_Count[12]
.sym 31414 Switch_1.r_Count[14]
.sym 31415 Switch_1.r_Count[15]
.sym 31416 Switch_1.r_Count[16]
.sym 31417 Switch_1.r_Count[17]
.sym 31419 i_Switch_1_SB_LUT4_I3_I1[13]
.sym 31420 o_LED_1$SB_IO_OUT
.sym 31421 i_Switch_1$SB_IO_IN
.sym 31422 Switch_1.r_Count[8]
.sym 31423 Switch_1.r_Count[9]
.sym 31424 Switch_1.r_Count[10]
.sym 31425 Switch_1.r_Count[11]
.sym 31426 i_Switch_1_SB_LUT4_I3_O[0]
.sym 31427 i_Switch_1_SB_LUT4_I3_O[1]
.sym 31428 i_Switch_1_SB_LUT4_I3_O[2]
.sym 31429 i_Switch_1_SB_LUT4_I3_O[3]
.sym 31434 i_Switch_1$SB_IO_IN
.sym 31459 Frogg_Inst.P1_Inst.r_Paddle_Count[0]
.sym 31464 Frogg_Inst.P1_Inst.r_Paddle_Count[1]
.sym 31465 Frogg_Inst.P1_Inst.r_Paddle_Count[0]
.sym 31468 Frogg_Inst.P1_Inst.r_Paddle_Count[2]
.sym 31469 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31472 Frogg_Inst.P1_Inst.r_Paddle_Count[3]
.sym 31473 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 31476 Frogg_Inst.P1_Inst.r_Paddle_Count[4]
.sym 31477 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 31480 Frogg_Inst.P1_Inst.r_Paddle_Count[5]
.sym 31481 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 31484 Frogg_Inst.P1_Inst.r_Paddle_Count[6]
.sym 31485 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 31488 Frogg_Inst.P1_Inst.r_Paddle_Count[7]
.sym 31489 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 31492 Frogg_Inst.P1_Inst.r_Paddle_Count[8]
.sym 31493 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 31496 Frogg_Inst.P1_Inst.r_Paddle_Count[9]
.sym 31497 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 31500 Frogg_Inst.P1_Inst.r_Paddle_Count[10]
.sym 31501 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 31504 Frogg_Inst.P1_Inst.r_Paddle_Count[11]
.sym 31505 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 31508 Frogg_Inst.P1_Inst.r_Paddle_Count[12]
.sym 31509 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 31512 Frogg_Inst.P1_Inst.r_Paddle_Count[13]
.sym 31513 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 31516 Frogg_Inst.P1_Inst.r_Paddle_Count[14]
.sym 31517 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 31520 Frogg_Inst.P1_Inst.r_Paddle_Count[15]
.sym 31521 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 31524 Frogg_Inst.P1_Inst.r_Paddle_Count[16]
.sym 31525 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 31528 Frogg_Inst.P1_Inst.r_Paddle_Count[17]
.sym 31529 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 31532 Frogg_Inst.P1_Inst.r_Paddle_Count[18]
.sym 31533 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 31536 Frogg_Inst.P1_Inst.r_Paddle_Count[19]
.sym 31537 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 31540 Frogg_Inst.P1_Inst.r_Paddle_Count[20]
.sym 31541 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 31544 Frogg_Inst.P1_Inst.r_Paddle_Count[21]
.sym 31545 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 31548 Frogg_Inst.P1_Inst.r_Paddle_Count[22]
.sym 31549 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 31552 Frogg_Inst.P1_Inst.r_Paddle_Count[23]
.sym 31553 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 31556 Frogg_Inst.P1_Inst.r_Paddle_Count[24]
.sym 31557 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 31560 Frogg_Inst.P1_Inst.r_Paddle_Count[25]
.sym 31561 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 31564 Frogg_Inst.P1_Inst.r_Paddle_Count[26]
.sym 31565 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 31568 Frogg_Inst.P1_Inst.r_Paddle_Count[27]
.sym 31569 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 31572 Frogg_Inst.P1_Inst.r_Paddle_Count[28]
.sym 31573 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 31576 Frogg_Inst.P1_Inst.r_Paddle_Count[29]
.sym 31577 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 31580 Frogg_Inst.P1_Inst.r_Paddle_Count[30]
.sym 31581 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 31584 Frogg_Inst.P1_Inst.r_Paddle_Count[31]
.sym 31585 Frogg_Inst.P1_Inst.r_Paddle_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 31587 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 31592 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 31596 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 31597 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 31600 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 31601 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 31604 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 31608 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[5]
.sym 31609 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 31613 $nextpnr_ICESTORM_LC_48$I3
.sym 31614 Frogg_Inst.P1_Inst.r_Paddle_Count[25]
.sym 31615 Frogg_Inst.P1_Inst.r_Paddle_Count[26]
.sym 31616 Frogg_Inst.P1_Inst.r_Paddle_Count[27]
.sym 31617 Frogg_Inst.P1_Inst.r_Paddle_Count[28]
.sym 31779 Switch_4.r_Count[0]
.sym 31784 Switch_4.r_Count[1]
.sym 31788 Switch_4.r_Count[2]
.sym 31789 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31792 Switch_4.r_Count[3]
.sym 31793 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 31796 i_Switch_4_SB_LUT4_I3_I1[0]
.sym 31797 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 31800 Switch_4.r_Count[5]
.sym 31801 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 31804 Switch_4.r_Count[6]
.sym 31805 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 31808 i_Switch_4_SB_LUT4_I3_O[3]
.sym 31809 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 31812 Switch_4.r_Count[8]
.sym 31813 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 31816 Switch_4.r_Count[9]
.sym 31817 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 31820 Switch_4.r_Count[10]
.sym 31821 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 31824 Switch_4.r_Count[11]
.sym 31825 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 31828 Switch_4.r_Count[12]
.sym 31829 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 31832 Switch_4.r_Count[13]
.sym 31833 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 31836 Switch_4.r_Count[14]
.sym 31837 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 31840 Switch_4.r_Count[15]
.sym 31841 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 31844 Switch_4.r_Count[16]
.sym 31845 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 31848 Switch_4.r_Count[17]
.sym 31849 Switch_4.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 31850 Switch_4.r_Count[0]
.sym 31851 Switch_4.r_Count[1]
.sym 31852 Switch_4.r_Count[2]
.sym 31853 Switch_4.r_Count[17]
.sym 31856 Switch_4.r_Count[1]
.sym 31857 Switch_4.r_Count[0]
.sym 31861 Switch_4.r_Count[0]
.sym 31862 i_Switch_4_SB_LUT4_I3_O[0]
.sym 31863 i_Switch_4_SB_LUT4_I3_O[1]
.sym 31864 i_Switch_4_SB_LUT4_I3_I1[0]
.sym 31865 i_Switch_4_SB_LUT4_I3_O[3]
.sym 31866 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 31867 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 31868 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 31869 Switch_4.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 31870 Switch_4.r_Count[9]
.sym 31871 Switch_4.r_Count[10]
.sym 31872 Switch_4.r_Count[11]
.sym 31873 Switch_4.r_Count[13]
.sym 31883 i_Switch_4_SB_LUT4_I3_I1[13]
.sym 31884 o_LED_4$SB_IO_OUT
.sym 31885 i_Switch_4$SB_IO_IN
.sym 31890 i_Switch_4$SB_IO_IN
.sym 31939 Switch_3.r_Count[0]
.sym 31944 Switch_3.r_Count[1]
.sym 31948 Switch_3.r_Count[2]
.sym 31949 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31952 Switch_3.r_Count[3]
.sym 31953 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 31956 i_Switch_3_SB_LUT4_I3_I1[0]
.sym 31957 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 31960 Switch_3.r_Count[5]
.sym 31961 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 31964 i_Switch_3_SB_LUT4_I3_O[0]
.sym 31965 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 31968 Switch_3.r_Count[7]
.sym 31969 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 31972 Switch_3.r_Count[8]
.sym 31973 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 31976 Switch_3.r_Count[9]
.sym 31977 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 31980 i_Switch_3_SB_LUT4_I3_O[1]
.sym 31981 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 31984 Switch_3.r_Count[11]
.sym 31985 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 31988 Switch_3.r_Count[12]
.sym 31989 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 31992 Switch_3.r_Count[13]
.sym 31993 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 31996 Switch_3.r_Count[14]
.sym 31997 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 32000 Switch_3.r_Count[15]
.sym 32001 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 32004 Switch_3.r_Count[16]
.sym 32005 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 32008 Switch_3.r_Count[17]
.sym 32009 Switch_3.r_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 32010 Switch_3.r_Count[0]
.sym 32011 Switch_3.r_Count[1]
.sym 32012 Switch_3.r_Count[2]
.sym 32013 Switch_3.r_Count[3]
.sym 32014 o_LED_1$SB_IO_OUT
.sym 32015 o_LED_2$SB_IO_OUT
.sym 32016 o_LED_3$SB_IO_OUT
.sym 32017 o_LED_4$SB_IO_OUT
.sym 32025 Switch_3.r_Count[0]
.sym 32032 Switch_3.r_Count[1]
.sym 32033 Switch_3.r_Count[0]
.sym 32070 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 32071 o_LED_3$SB_IO_OUT
.sym 32072 Switch_4.r_State_SB_LUT4_I3_I2[2]
.sym 32073 o_LED_4$SB_IO_OUT
.sym 32079 Switch_4.r_State_SB_LUT4_I3_O[0]
.sym 32080 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 32081 Switch_2.r_State_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 32088 Frogg_Inst.P1_Inst.o_Paddle_X[1]
.sym 32089 Frogg_Inst.P1_Inst.o_Paddle_X[0]
.sym 32093 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 32094 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 32095 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 32096 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 32097 o_LED_3$SB_IO_OUT
.sym 32098 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 32099 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 32100 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 32101 o_LED_3$SB_IO_OUT
.sym 32106 Frogg_Inst.P1_Inst.o_Paddle_X[0]
.sym 32125 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_E_SB_DFFE_E_Q[4]
.sym 32310 Switch_4.r_Count[3]
.sym 32311 Switch_4.r_Count[5]
.sym 32312 Switch_4.r_Count[6]
.sym 32313 Switch_4.r_Count[8]
.sym 32323 i_Switch_4_SB_LUT4_I3_I1[0]
.sym 32327 Switch_4.r_Count[5]
.sym 32328 $PACKER_VCC_NET
.sym 32331 Switch_4.r_Count[6]
.sym 32332 $PACKER_VCC_NET
.sym 32335 i_Switch_4_SB_LUT4_I3_O[3]
.sym 32339 Switch_4.r_Count[8]
.sym 32340 $PACKER_VCC_NET
.sym 32343 Switch_4.r_Count[9]
.sym 32344 $PACKER_VCC_NET
.sym 32347 Switch_4.r_Count[10]
.sym 32348 $PACKER_VCC_NET
.sym 32351 Switch_4.r_Count[11]
.sym 32352 $PACKER_VCC_NET
.sym 32355 Switch_4.r_Count[12]
.sym 32359 Switch_4.r_Count[13]
.sym 32360 $PACKER_VCC_NET
.sym 32363 Switch_4.r_Count[14]
.sym 32367 Switch_4.r_Count[15]
.sym 32371 Switch_4.r_Count[16]
.sym 32375 Switch_4.r_Count[17]
.sym 32381 $nextpnr_ICESTORM_LC_14$I3
.sym 32382 Switch_4.r_Count[12]
.sym 32383 Switch_4.r_Count[14]
.sym 32384 Switch_4.r_Count[15]
.sym 32385 Switch_4.r_Count[16]
.sym 32451 i_Switch_3_SB_LUT4_I3_I1[0]
.sym 32455 Switch_3.r_Count[5]
.sym 32456 $PACKER_VCC_NET
.sym 32459 i_Switch_3_SB_LUT4_I3_O[0]
.sym 32460 $PACKER_VCC_NET
.sym 32463 Switch_3.r_Count[7]
.sym 32467 Switch_3.r_Count[8]
.sym 32468 $PACKER_VCC_NET
.sym 32471 Switch_3.r_Count[9]
.sym 32472 $PACKER_VCC_NET
.sym 32475 i_Switch_3_SB_LUT4_I3_O[1]
.sym 32476 $PACKER_VCC_NET
.sym 32479 Switch_3.r_Count[11]
.sym 32480 $PACKER_VCC_NET
.sym 32483 Switch_3.r_Count[12]
.sym 32487 Switch_3.r_Count[13]
.sym 32488 $PACKER_VCC_NET
.sym 32491 Switch_3.r_Count[14]
.sym 32495 Switch_3.r_Count[15]
.sym 32499 Switch_3.r_Count[16]
.sym 32503 Switch_3.r_Count[17]
.sym 32509 $nextpnr_ICESTORM_LC_22$I3
.sym 32510 Switch_3.r_Count[13]
.sym 32511 i_Switch_3_SB_LUT4_I3_I1[0]
.sym 32512 Switch_3.r_Count[7]
.sym 32513 Switch_3.r_Count[12]
.sym 32514 Switch_3.r_Count[5]
.sym 32515 Switch_3.r_Count[8]
.sym 32516 Switch_3.r_Count[9]
.sym 32517 Switch_3.r_Count[11]
.sym 32518 i_Switch_3$SB_IO_IN
.sym 32522 i_Switch_3_SB_LUT4_I3_O[0]
.sym 32523 i_Switch_3_SB_LUT4_I3_O[1]
.sym 32524 i_Switch_3_SB_LUT4_I3_O[2]
.sym 32525 i_Switch_3_SB_LUT4_I3_O[3]
.sym 32526 Switch_3.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 32527 Switch_3.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 32528 Switch_3.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 32529 Switch_3.r_State_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 32530 Switch_3.r_Count[14]
.sym 32531 Switch_3.r_Count[15]
.sym 32532 Switch_3.r_Count[16]
.sym 32533 Switch_3.r_Count[17]
.sym 32534 o_LED_1$SB_IO_OUT
.sym 32535 o_LED_2$SB_IO_OUT
.sym 32536 o_LED_3$SB_IO_OUT
.sym 32537 o_LED_4$SB_IO_OUT
.sym 32539 i_Switch_3_SB_LUT4_I3_I1[13]
.sym 32540 o_LED_3$SB_IO_OUT
.sym 32541 i_Switch_3$SB_IO_IN
.sym 32579 Frogg_Inst.P1_Inst.o_Paddle_X[0]
.sym 32583 Frogg_Inst.P1_Inst.o_Paddle_X[1]
.sym 32584 $PACKER_VCC_NET
.sym 32585 Frogg_Inst.P1_Inst.o_Paddle_X[0]
.sym 32587 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 32588 $PACKER_VCC_NET
.sym 32589 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 32591 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 32592 $PACKER_VCC_NET
.sym 32593 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 32595 Frogg_Inst.P1_Inst.o_Paddle_X[4]
.sym 32596 $PACKER_VCC_NET
.sym 32597 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 32599 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 32600 $PACKER_VCC_NET
.sym 32601 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 32602 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 32603 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 32604 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 32605 o_LED_3$SB_IO_OUT
.sym 32611 Frogg_Inst.P1_Inst.o_Paddle_X[0]
.sym 32616 Frogg_Inst.P1_Inst.o_Paddle_X[1]
.sym 32617 Switch_4.r_State_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 32620 Frogg_Inst.P1_Inst.o_Paddle_X[2]
.sym 32621 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 32624 Frogg_Inst.P1_Inst.o_Paddle_X[3]
.sym 32625 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 32628 Frogg_Inst.P1_Inst.o_Paddle_X[4]
.sym 32629 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 32632 Frogg_Inst.P1_Inst.o_Paddle_X[5]
.sym 32633 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 32634 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 32635 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 32636 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 32637 o_LED_3$SB_IO_OUT
.sym 32638 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 32639 Frogg_Inst.P1_Inst.o_Paddle_X_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 32640 Switch_4.r_State_SB_LUT4_I3_I2[0]
.sym 32641 o_LED_3$SB_IO_OUT
