==28491== Cachegrind, a cache and branch-prediction profiler
==28491== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28491== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28491== Command: ./mser .
==28491== 
--28491-- warning: L3 cache found, using its data for the LL simulation.
--28491-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28491-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==28491== 
==28491== Process terminating with default action of signal 15 (SIGTERM)
==28491==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28491==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28491== 
==28491== I   refs:      1,922,302,048
==28491== I1  misses:            1,206
==28491== LLi misses:            1,202
==28491== I1  miss rate:          0.00%
==28491== LLi miss rate:          0.00%
==28491== 
==28491== D   refs:        795,483,226  (538,475,841 rd   + 257,007,385 wr)
==28491== D1  misses:        1,722,012  (    552,437 rd   +   1,169,575 wr)
==28491== LLd misses:        1,678,078  (    511,848 rd   +   1,166,230 wr)
==28491== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28491== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28491== 
==28491== LL refs:           1,723,218  (    553,643 rd   +   1,169,575 wr)
==28491== LL misses:         1,679,280  (    513,050 rd   +   1,166,230 wr)
==28491== LL miss rate:            0.1% (        0.0%     +         0.5%  )
