

================================================================
== Vitis HLS Report for 'rerArray_Loop_input_batch_proc3'
================================================================
* Date:           Sat Oct 29 23:33:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        test2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.688 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- input_batch       |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + input_turn       |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_67_5  |        8|        8|         2|          -|          -|     4|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 9 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 10 
10 --> 11 3 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%batch = alloca i32 1"   --->   Operation 12 'alloca' 'batch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.40ns)   --->   "%node_cnt_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %node_cnt"   --->   Operation 13 'read' 'node_cnt_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (3.40ns)   --->   "%output_size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %output_size"   --->   Operation 14 'read' 'output_size_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (3.40ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %p_read1"   --->   Operation 15 'read' 'p_read_1' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (3.40ns)   --->   "%featrue_length_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %featrue_length"   --->   Operation 16 'read' 'featrue_length_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.40ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %p_read"   --->   Operation 17 'read' 'p_read_2' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buff = alloca i64 1" [test2/systolic.cpp:25]   --->   Operation 18 'alloca' 'buff' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %node_cnt_read, i32 31" [test2/systolic.cpp:24]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.89ns)   --->   "%sub_ln24 = sub i32 0, i32 %node_cnt_read" [test2/systolic.cpp:24]   --->   Operation 20 'sub' 'sub_ln24' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln24, i32 2, i32 31" [test2/systolic.cpp:24]   --->   Operation 21 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln24_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %node_cnt_read, i32 2, i32 31" [test2/systolic.cpp:24]   --->   Operation 22 'partselect' 'trunc_ln24_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i32 %output_size_read"   --->   Operation 23 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln36 = store i30 0, i30 %batch" [test2/systolic.cpp:36]   --->   Operation 24 'store' 'store_ln36' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %node_cnt, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_read1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %featrue_length, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_read, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i30 %trunc_ln24_1" [test2/systolic.cpp:24]   --->   Operation 33 'zext' 'zext_ln24' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.84ns)   --->   "%sub_ln24_1 = sub i31 0, i31 %zext_ln24" [test2/systolic.cpp:24]   --->   Operation 34 'sub' 'sub_ln24_1' <Predicate = (tmp)> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i30 %trunc_ln24_2" [test2/systolic.cpp:24]   --->   Operation 35 'zext' 'zext_ln24_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.71ns)   --->   "%select_ln24 = select i1 %tmp, i31 %sub_ln24_1, i31 %zext_ln24_1" [test2/systolic.cpp:24]   --->   Operation 36 'select' 'select_ln24' <Predicate = true> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.96ns)   --->   "%empty_17 = icmp_eq  i32 %output_size_read, i32 0"   --->   Operation 37 'icmp' 'empty_17' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.31ns)   --->   "%add_ln36_1 = add i7 %empty, i7 127" [test2/systolic.cpp:36]   --->   Operation 38 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %output_size_read, i2 0"   --->   Operation 39 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.cond36" [test2/systolic.cpp:36]   --->   Operation 40 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.96>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%batch_load = load i30 %batch" [test2/systolic.cpp:36]   --->   Operation 41 'load' 'batch_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i30 %batch_load" [test2/systolic.cpp:36]   --->   Operation 42 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.96ns)   --->   "%icmp_ln36 = icmp_slt  i31 %zext_ln36, i31 %select_ln24" [test2/systolic.cpp:36]   --->   Operation 43 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.84ns)   --->   "%add_ln36 = add i30 %batch_load, i30 1" [test2/systolic.cpp:36]   --->   Operation 44 'add' 'add_ln36' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.end135.exitStub, void %input_turn" [test2/systolic.cpp:36]   --->   Operation 45 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [test2/systolic.cpp:39]   --->   Operation 46 'specloopname' 'specloopname_ln39' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.29ns)   --->   "%br_ln39 = br void %input_property" [test2/systolic.cpp:39]   --->   Operation 47 'br' 'br_ln39' <Predicate = (icmp_ln36)> <Delay = 1.29>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.96>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%turn = phi i32 %add_ln39, void %input_property.split, i32 0, void %input_turn" [test2/systolic.cpp:39]   --->   Operation 49 'phi' 'turn' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.96ns)   --->   "%icmp_ln39 = icmp_eq  i32 %turn, i32 %featrue_length_read" [test2/systolic.cpp:39]   --->   Operation 50 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.89ns)   --->   "%add_ln39 = add i32 %turn, i32 1" [test2/systolic.cpp:39]   --->   Operation 51 'add' 'add_ln39' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %input_property.split, void %for.inc113.preheader" [test2/systolic.cpp:39]   --->   Operation 52 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 53 'wait' 'empty_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln0 = call void @rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1, i34 %tmp_1, i32 %p_read_2, i32 %property_input"   --->   Operation 54 'call' 'call_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_20 = wait i32 @_ssdm_op_Wait"   --->   Operation 55 'wait' 'empty_20' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4, i34 %tmp_1, i32 %buff, i32 %output_r"   --->   Operation 56 'call' 'call_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1, i34 %tmp_1, i32 %p_read_2, i32 %property_input"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_22 = wait i32 @_ssdm_op_Wait"   --->   Operation 58 'wait' 'empty_22' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%empty_23 = wait i32 @_ssdm_op_Wait"   --->   Operation 59 'wait' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln0 = call void @rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2, i34 %tmp_1, i32 %p_read_1, i32 %weight_input"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [test2/systolic.cpp:39]   --->   Operation 61 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2, i34 %tmp_1, i32 %p_read_1, i32 %weight_input"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln39 = br void %input_property" [test2/systolic.cpp:39]   --->   Operation 63 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.29>
ST_9 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln0 = call void @rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4, i34 %tmp_1, i32 %buff, i32 %output_r"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 65 [1/1] (1.29ns)   --->   "%br_ln0 = br void %for.body123"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>

State 10 <SV = 5> <Delay = 4.08>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%row = phi i3 %add_ln67, void %loop-memcpy-residual-header, i3 0, void %for.inc113.preheader" [test2/systolic.cpp:67]   --->   Operation 66 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%empty_18 = trunc i3 %row" [test2/systolic.cpp:67]   --->   Operation 67 'trunc' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %empty_18, i5 0" [test2/systolic.cpp:67]   --->   Operation 68 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (1.31ns)   --->   "%empty_19 = add i7 %tmp_3, i7 %add_ln36_1" [test2/systolic.cpp:67]   --->   Operation 69 'add' 'empty_19' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_19" [test2/systolic.cpp:67]   --->   Operation 70 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 %p_cast" [test2/systolic.cpp:67]   --->   Operation 71 'getelementptr' 'buff_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.98ns)   --->   "%icmp_ln67 = icmp_eq  i3 %row, i3 4" [test2/systolic.cpp:67]   --->   Operation 72 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.76ns)   --->   "%add_ln67 = add i3 %row, i3 1" [test2/systolic.cpp:67]   --->   Operation 74 'add' 'add_ln67' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.body123.split, void %for.inc133" [test2/systolic.cpp:67]   --->   Operation 75 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [test2/systolic.cpp:67]   --->   Operation 76 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %empty_17, void %loop-memcpy-residual-header.loopexit, void %loop-memcpy-residual-header" [test2/systolic.cpp:69]   --->   Operation 77 'br' 'br_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 78 [2/2] (2.77ns)   --->   "%buff_load = load i7 %buff_addr" [test2/systolic.cpp:67]   --->   Operation 78 'load' 'buff_load' <Predicate = (!icmp_ln67 & !empty_17)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_10 : Operation 79 [1/1] (1.29ns)   --->   "%store_ln36 = store i30 %add_ln36, i30 %batch" [test2/systolic.cpp:36]   --->   Operation 79 'store' 'store_ln36' <Predicate = (icmp_ln67)> <Delay = 1.29>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.cond36" [test2/systolic.cpp:36]   --->   Operation 80 'br' 'br_ln36' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.77>
ST_11 : Operation 81 [1/2] (2.77ns)   --->   "%buff_load = load i7 %buff_addr" [test2/systolic.cpp:67]   --->   Operation 81 'load' 'buff_load' <Predicate = (!empty_17)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_data, i32 %buff_load" [test2/systolic.cpp:67]   --->   Operation 82 'write' 'write_ln67' <Predicate = (!empty_17)> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!empty_17)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.body123" [test2/systolic.cpp:67]   --->   Operation 84 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.3ns
The critical path consists of the following:
	fifo read operation ('node_cnt_read') on port 'node_cnt' [12]  (3.4 ns)
	'sub' operation ('sub_ln24', test2/systolic.cpp:24) [26]  (1.9 ns)

 <State 2>: 2.56ns
The critical path consists of the following:
	'sub' operation ('sub_ln24_1', test2/systolic.cpp:24) [29]  (1.85 ns)
	'select' operation ('select_ln24', test2/systolic.cpp:24) [32]  (0.716 ns)

 <State 3>: 1.96ns
The critical path consists of the following:
	'load' operation ('batch_load', test2/systolic.cpp:36) on local variable 'batch' [40]  (0 ns)
	'icmp' operation ('icmp_ln36', test2/systolic.cpp:36) [42]  (1.96 ns)

 <State 4>: 1.97ns
The critical path consists of the following:
	'phi' operation ('turn', test2/systolic.cpp:39) with incoming values : ('add_ln39', test2/systolic.cpp:39) [49]  (0 ns)
	'icmp' operation ('icmp_ln39', test2/systolic.cpp:39) [50]  (1.97 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row', test2/systolic.cpp:67) with incoming values : ('add_ln67', test2/systolic.cpp:67) [66]  (1.3 ns)

 <State 10>: 4.09ns
The critical path consists of the following:
	'phi' operation ('row', test2/systolic.cpp:67) with incoming values : ('add_ln67', test2/systolic.cpp:67) [66]  (0 ns)
	'add' operation ('empty_19', test2/systolic.cpp:67) [69]  (1.32 ns)
	'getelementptr' operation ('buff_addr', test2/systolic.cpp:67) [71]  (0 ns)
	'load' operation ('buff_load', test2/systolic.cpp:67) on array 'buff', test2/systolic.cpp:25 [80]  (2.77 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'load' operation ('buff_load', test2/systolic.cpp:67) on array 'buff', test2/systolic.cpp:25 [80]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
