---
layout: post
title:  Thermal and Wirelength Optimization with TSV Assignment for 3D-IC
date:   2018-11-01 15:02:03
author: Yi ZHAO, Cong HAO, and Takeshi YOSHIMURA
categories: Academia
tags:	3D-IC Floorplan Thermal_Optimization
cover:  "/assets/AAEAAQAAAAAAAAhdAAAAJDljZDFlNDc5LWZjNWQtNDgyNC1hM2ViLTA2M2QzYTQzMWJiNQ.png"
---

<style>
.divcss5{text-indent:35px}
</style>

<h2 id="The original link of the thesis"><b><font face="segoe script"><font color="blue">The original link of the thesis:</font></font></b></h2>

## <b><font face="segoe script" color="blue" size="2">2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS) thesis</font></b>

<a href="http://pba9e7hoh.bkt.clouddn.com/08464161.pdf"><font size="4"><b>"TSV Assignment of Thermal and Wirelength Optimization for 3D-IC"</b></font></a>

## <b><font face="segoe script" color="blue" size="2">IEEE Transactions on Electron Devices paper</font></b>

<a href="http://pba9e7hoh.bkt.clouddn.com/ted-zhao-2875933-proof.pdf"><font size="4"><b>"Thermal and Wirelength Optimization with TSV Assignment for 3D-IC"</b></font></a>

------




<div class="cm-article" data-key="AkimotoYuduki.id"></div>

<link rel="stylesheet" href="//comment.moe/dest/static/css/plus.css">

<script src="//comment.moe/dest/static/js/build.js" charset="UTF-8"></script>


