<stg><name>hscale_polyphase</name>


<trans_list>

<trans id="267" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:0 %p_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read2425

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:1 %PhasesH_0_read_1 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %PhasesH_0_read

]]></Node>
<StgValue><ssdm name="PhasesH_0_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read19

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read18

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:8 %p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10 %p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:11 %p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:12 %p_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:13 %p_read_16 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:14 %p_read_17 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11

]]></Node>
<StgValue><ssdm name="p_read_17"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15 %p_read_18 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10

]]></Node>
<StgValue><ssdm name="p_read_18"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:16 %p_read_19 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9

]]></Node>
<StgValue><ssdm name="p_read_19"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:17 %p_read_20 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_20"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:18 %p_read_21 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_21"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:19 %p_read_22 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_22"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:20 %p_read_23 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_23"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:21 %p_read_24 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_24"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:22 %p_read_25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_25"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="2">
<![CDATA[
entry:23 %p_read2425_cast = zext i2 %p_read

]]></Node>
<StgValue><ssdm name="p_read2425_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:30 %idx = add i3 %p_read2425_cast, i3 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="6">
<![CDATA[
entry:31 %idxprom8 = zext i6 %PhasesH_0_read_1

]]></Node>
<StgValue><ssdm name="idxprom8"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %FiltCoeff_0_addr = getelementptr i16 %FiltCoeff_0, i64 0, i64 %idxprom8

]]></Node>
<StgValue><ssdm name="FiltCoeff_0_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="6">
<![CDATA[
entry:33 %FiltCoeffRead = load i6 %FiltCoeff_0_addr

]]></Node>
<StgValue><ssdm name="FiltCoeffRead"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
entry:44 %lhs = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_25, i8 %p_read_22, i8 %p_read_19, i8 %p_read_16, i3 %idx

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
entry:48 %lhs_2 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_22, i8 %p_read_19, i8 %p_read_16, i8 %p_read_13, i3 %idx

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
entry:53 %lhs_3 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_19, i8 %p_read_16, i8 %p_read_13, i8 %p_read_10, i3 %idx

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
entry:58 %lhs_4 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_16, i8 %p_read_13, i8 %p_read_10, i8 %p_read_7, i3 %idx

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="3">
<![CDATA[
entry:63 %lhs_5 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i3, i8 0, i8 %p_read_13, i8 %p_read_10, i8 %p_read_7, i3 %idx

]]></Node>
<StgValue><ssdm name="lhs_5"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="3">
<![CDATA[
entry:68 %lhs_6 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i3, i8 0, i8 %p_read_10, i8 %p_read_7, i3 %idx

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
entry:90 %tmp_6 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_24, i8 %p_read_21, i8 %p_read_18, i8 %p_read_15, i3 %idx

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
entry:93 %tmp_7 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_21, i8 %p_read_18, i8 %p_read_15, i8 %p_read_12, i3 %idx

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
entry:97 %tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_18, i8 %p_read_15, i8 %p_read_12, i8 %p_read_9, i3 %idx

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
entry:101 %tmp_9 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_15, i8 %p_read_12, i8 %p_read_9, i8 %p_read_6, i3 %idx

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="3">
<![CDATA[
entry:105 %tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i3, i8 0, i8 %p_read_12, i8 %p_read_9, i8 %p_read_6, i3 %idx

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="3">
<![CDATA[
entry:109 %tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i3, i8 0, i8 %p_read_9, i8 %p_read_6, i3 %idx

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
entry:130 %tmp_2 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_23, i8 %p_read_20, i8 %p_read_17, i8 %p_read_14, i3 %idx

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
entry:133 %tmp_3 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_20, i8 %p_read_17, i8 %p_read_14, i8 %p_read_11, i3 %idx

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
entry:137 %tmp_4 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_17, i8 %p_read_14, i8 %p_read_11, i8 %p_read_8, i3 %idx

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
entry:141 %tmp_5 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_14, i8 %p_read_11, i8 %p_read_8, i8 %p_read_5, i3 %idx

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="3">
<![CDATA[
entry:145 %tmp_10 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i3, i8 0, i8 %p_read_11, i8 %p_read_8, i8 %p_read_5, i3 %idx

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="3">
<![CDATA[
entry:149 %tmp_11 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i3, i8 0, i8 %p_read_8, i8 %p_read_5, i3 %idx

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="6">
<![CDATA[
entry:33 %FiltCoeffRead = load i6 %FiltCoeff_0_addr

]]></Node>
<StgValue><ssdm name="FiltCoeffRead"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="8">
<![CDATA[
entry:45 %zext_ln232 = zext i8 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="16">
<![CDATA[
entry:46 %sext_ln1540 = sext i16 %FiltCoeffRead

]]></Node>
<StgValue><ssdm name="sext_ln1540"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:47 %ret_V = mul i24 %zext_ln232, i24 %sext_ln1540

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="8">
<![CDATA[
entry:91 %zext_ln1540 = zext i8 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln1540"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:92 %ret_V_10 = mul i24 %zext_ln1540, i24 %sext_ln1540

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="8">
<![CDATA[
entry:131 %zext_ln1540_6 = zext i8 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln1540_6"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:132 %ret_V_16 = mul i24 %zext_ln1540_6, i24 %sext_ln1540

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %FiltCoeff_1_addr = getelementptr i16 %FiltCoeff_1, i64 0, i64 %idxprom8

]]></Node>
<StgValue><ssdm name="FiltCoeff_1_addr"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="6">
<![CDATA[
entry:35 %FiltCoeffRead_1 = load i6 %FiltCoeff_1_addr

]]></Node>
<StgValue><ssdm name="FiltCoeffRead_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:47 %ret_V = mul i24 %zext_ln232, i24 %sext_ln1540

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:92 %ret_V_10 = mul i24 %zext_ln1540, i24 %sext_ln1540

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:132 %ret_V_16 = mul i24 %zext_ln1540_6, i24 %sext_ln1540

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="6">
<![CDATA[
entry:35 %FiltCoeffRead_1 = load i6 %FiltCoeff_1_addr

]]></Node>
<StgValue><ssdm name="FiltCoeffRead_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:47 %ret_V = mul i24 %zext_ln232, i24 %sext_ln1540

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="8">
<![CDATA[
entry:49 %zext_ln232_4 = zext i8 %lhs_2

]]></Node>
<StgValue><ssdm name="zext_ln232_4"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="16">
<![CDATA[
entry:50 %sext_ln1540_1 = sext i16 %FiltCoeffRead_1

]]></Node>
<StgValue><ssdm name="sext_ln1540_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:51 %ret_V_5 = mul i24 %zext_ln232_4, i24 %sext_ln1540_1

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:73 %sum_18 = add i24 %ret_V, i24 2048

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:92 %ret_V_10 = mul i24 %zext_ln1540, i24 %sext_ln1540

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="8">
<![CDATA[
entry:94 %zext_ln1540_1 = zext i8 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln1540_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:95 %ret_V_11 = mul i24 %zext_ln1540_1, i24 %sext_ln1540_1

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:113 %sum_23 = add i24 %ret_V_10, i24 2048

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:132 %ret_V_16 = mul i24 %zext_ln1540_6, i24 %sext_ln1540

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="8">
<![CDATA[
entry:134 %zext_ln1540_7 = zext i8 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln1540_7"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:135 %ret_V_17 = mul i24 %zext_ln1540_7, i24 %sext_ln1540_1

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:153 %sum_28 = add i24 %ret_V_16, i24 2048

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %FiltCoeff_2_addr = getelementptr i16 %FiltCoeff_2, i64 0, i64 %idxprom8

]]></Node>
<StgValue><ssdm name="FiltCoeff_2_addr"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="6">
<![CDATA[
entry:37 %FiltCoeffRead_2 = load i6 %FiltCoeff_2_addr

]]></Node>
<StgValue><ssdm name="FiltCoeffRead_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:51 %ret_V_5 = mul i24 %zext_ln232_4, i24 %sext_ln1540_1

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:73 %sum_18 = add i24 %ret_V, i24 2048

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:95 %ret_V_11 = mul i24 %zext_ln1540_1, i24 %sext_ln1540_1

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:113 %sum_23 = add i24 %ret_V_10, i24 2048

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:135 %ret_V_17 = mul i24 %zext_ln1540_7, i24 %sext_ln1540_1

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:153 %sum_28 = add i24 %ret_V_16, i24 2048

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="98" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="6">
<![CDATA[
entry:37 %FiltCoeffRead_2 = load i6 %FiltCoeff_2_addr

]]></Node>
<StgValue><ssdm name="FiltCoeffRead_2"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:51 %ret_V_5 = mul i24 %zext_ln232_4, i24 %sext_ln1540_1

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="25" op_0_bw="24">
<![CDATA[
entry:52 %sext_ln956 = sext i24 %ret_V_5

]]></Node>
<StgValue><ssdm name="sext_ln956"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="8">
<![CDATA[
entry:54 %zext_ln232_5 = zext i8 %lhs_3

]]></Node>
<StgValue><ssdm name="zext_ln232_5"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="16">
<![CDATA[
entry:55 %sext_ln1540_2 = sext i16 %FiltCoeffRead_2

]]></Node>
<StgValue><ssdm name="sext_ln1540_2"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:56 %ret_V_6 = mul i24 %zext_ln232_5, i24 %sext_ln1540_2

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="25" op_0_bw="24">
<![CDATA[
entry:74 %sext_ln965_1 = sext i24 %sum_18

]]></Node>
<StgValue><ssdm name="sext_ln965_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:75 %sum_19 = add i25 %sext_ln965_1, i25 %sext_ln956

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:95 %ret_V_11 = mul i24 %zext_ln1540_1, i24 %sext_ln1540_1

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="25" op_0_bw="24">
<![CDATA[
entry:96 %sext_ln956_4 = sext i24 %ret_V_11

]]></Node>
<StgValue><ssdm name="sext_ln956_4"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="8">
<![CDATA[
entry:98 %zext_ln1540_2 = zext i8 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln1540_2"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:99 %ret_V_12 = mul i24 %zext_ln1540_2, i24 %sext_ln1540_2

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="25" op_0_bw="24">
<![CDATA[
entry:114 %sext_ln965_5 = sext i24 %sum_23

]]></Node>
<StgValue><ssdm name="sext_ln965_5"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:115 %sum_24 = add i25 %sext_ln965_5, i25 %sext_ln956_4

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:135 %ret_V_17 = mul i24 %zext_ln1540_7, i24 %sext_ln1540_1

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="25" op_0_bw="24">
<![CDATA[
entry:136 %sext_ln956_8 = sext i24 %ret_V_17

]]></Node>
<StgValue><ssdm name="sext_ln956_8"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="8">
<![CDATA[
entry:138 %zext_ln1540_8 = zext i8 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln1540_8"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:139 %ret_V_18 = mul i24 %zext_ln1540_8, i24 %sext_ln1540_2

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="25" op_0_bw="24">
<![CDATA[
entry:154 %sext_ln965_9 = sext i24 %sum_28

]]></Node>
<StgValue><ssdm name="sext_ln965_9"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:155 %sum_29 = add i25 %sext_ln965_9, i25 %sext_ln956_8

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %FiltCoeff_3_addr = getelementptr i16 %FiltCoeff_3, i64 0, i64 %idxprom8

]]></Node>
<StgValue><ssdm name="FiltCoeff_3_addr"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="6">
<![CDATA[
entry:39 %FiltCoeffRead_3 = load i6 %FiltCoeff_3_addr

]]></Node>
<StgValue><ssdm name="FiltCoeffRead_3"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:56 %ret_V_6 = mul i24 %zext_ln232_5, i24 %sext_ln1540_2

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:75 %sum_19 = add i25 %sext_ln965_1, i25 %sext_ln956

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:99 %ret_V_12 = mul i24 %zext_ln1540_2, i24 %sext_ln1540_2

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:115 %sum_24 = add i25 %sext_ln965_5, i25 %sext_ln956_4

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:139 %ret_V_18 = mul i24 %zext_ln1540_8, i24 %sext_ln1540_2

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:155 %sum_29 = add i25 %sext_ln965_9, i25 %sext_ln956_8

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="126" st_id="8" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="6">
<![CDATA[
entry:39 %FiltCoeffRead_3 = load i6 %FiltCoeff_3_addr

]]></Node>
<StgValue><ssdm name="FiltCoeffRead_3"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:56 %ret_V_6 = mul i24 %zext_ln232_5, i24 %sext_ln1540_2

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="26" op_0_bw="24">
<![CDATA[
entry:57 %sext_ln956_1 = sext i24 %ret_V_6

]]></Node>
<StgValue><ssdm name="sext_ln956_1"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="8">
<![CDATA[
entry:59 %zext_ln232_6 = zext i8 %lhs_4

]]></Node>
<StgValue><ssdm name="zext_ln232_6"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="16">
<![CDATA[
entry:60 %sext_ln1540_3 = sext i16 %FiltCoeffRead_3

]]></Node>
<StgValue><ssdm name="sext_ln1540_3"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:61 %ret_V_7 = mul i24 %zext_ln232_6, i24 %sext_ln1540_3

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="26" op_0_bw="25">
<![CDATA[
entry:76 %sext_ln965_2 = sext i25 %sum_19

]]></Node>
<StgValue><ssdm name="sext_ln965_2"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:77 %sum_20 = add i26 %sext_ln965_2, i26 %sext_ln956_1

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:99 %ret_V_12 = mul i24 %zext_ln1540_2, i24 %sext_ln1540_2

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="26" op_0_bw="24">
<![CDATA[
entry:100 %sext_ln956_5 = sext i24 %ret_V_12

]]></Node>
<StgValue><ssdm name="sext_ln956_5"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="8">
<![CDATA[
entry:102 %zext_ln1540_3 = zext i8 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln1540_3"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:103 %ret_V_13 = mul i24 %zext_ln1540_3, i24 %sext_ln1540_3

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="26" op_0_bw="25">
<![CDATA[
entry:116 %sext_ln965_6 = sext i25 %sum_24

]]></Node>
<StgValue><ssdm name="sext_ln965_6"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:117 %sum_25 = add i26 %sext_ln965_6, i26 %sext_ln956_5

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:139 %ret_V_18 = mul i24 %zext_ln1540_8, i24 %sext_ln1540_2

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="26" op_0_bw="24">
<![CDATA[
entry:140 %sext_ln956_9 = sext i24 %ret_V_18

]]></Node>
<StgValue><ssdm name="sext_ln956_9"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="8">
<![CDATA[
entry:142 %zext_ln1540_9 = zext i8 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln1540_9"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:143 %ret_V_19 = mul i24 %zext_ln1540_9, i24 %sext_ln1540_3

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="26" op_0_bw="25">
<![CDATA[
entry:156 %sext_ln965_10 = sext i25 %sum_29

]]></Node>
<StgValue><ssdm name="sext_ln965_10"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:157 %sum_30 = add i26 %sext_ln965_10, i26 %sext_ln956_9

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %FiltCoeff_4_addr = getelementptr i16 %FiltCoeff_4, i64 0, i64 %idxprom8

]]></Node>
<StgValue><ssdm name="FiltCoeff_4_addr"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="6">
<![CDATA[
entry:41 %FiltCoeffRead_4 = load i6 %FiltCoeff_4_addr

]]></Node>
<StgValue><ssdm name="FiltCoeffRead_4"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:61 %ret_V_7 = mul i24 %zext_ln232_6, i24 %sext_ln1540_3

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:77 %sum_20 = add i26 %sext_ln965_2, i26 %sext_ln956_1

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:103 %ret_V_13 = mul i24 %zext_ln1540_3, i24 %sext_ln1540_3

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:117 %sum_25 = add i26 %sext_ln965_6, i26 %sext_ln956_5

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:143 %ret_V_19 = mul i24 %zext_ln1540_9, i24 %sext_ln1540_3

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:157 %sum_30 = add i26 %sext_ln965_10, i26 %sext_ln956_9

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="154" st_id="10" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="6">
<![CDATA[
entry:41 %FiltCoeffRead_4 = load i6 %FiltCoeff_4_addr

]]></Node>
<StgValue><ssdm name="FiltCoeffRead_4"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:61 %ret_V_7 = mul i24 %zext_ln232_6, i24 %sext_ln1540_3

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="26" op_0_bw="24">
<![CDATA[
entry:62 %sext_ln956_2 = sext i24 %ret_V_7

]]></Node>
<StgValue><ssdm name="sext_ln956_2"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="8">
<![CDATA[
entry:64 %zext_ln232_7 = zext i8 %lhs_5

]]></Node>
<StgValue><ssdm name="zext_ln232_7"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="16">
<![CDATA[
entry:65 %sext_ln1540_4 = sext i16 %FiltCoeffRead_4

]]></Node>
<StgValue><ssdm name="sext_ln1540_4"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:66 %ret_V_8 = mul i24 %zext_ln232_7, i24 %sext_ln1540_4

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:78 %sum_21 = add i26 %sum_20, i26 %sext_ln956_2

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:103 %ret_V_13 = mul i24 %zext_ln1540_3, i24 %sext_ln1540_3

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="26" op_0_bw="24">
<![CDATA[
entry:104 %sext_ln956_6 = sext i24 %ret_V_13

]]></Node>
<StgValue><ssdm name="sext_ln956_6"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="8">
<![CDATA[
entry:106 %zext_ln1540_4 = zext i8 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln1540_4"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:107 %ret_V_14 = mul i24 %zext_ln1540_4, i24 %sext_ln1540_4

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:118 %sum_26 = add i26 %sum_25, i26 %sext_ln956_6

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:143 %ret_V_19 = mul i24 %zext_ln1540_9, i24 %sext_ln1540_3

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="26" op_0_bw="24">
<![CDATA[
entry:144 %sext_ln956_10 = sext i24 %ret_V_19

]]></Node>
<StgValue><ssdm name="sext_ln956_10"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="8">
<![CDATA[
entry:146 %zext_ln1540_10 = zext i8 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln1540_10"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:147 %ret_V_20 = mul i24 %zext_ln1540_10, i24 %sext_ln1540_4

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:158 %sum_31 = add i26 %sum_30, i26 %sext_ln956_10

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %FiltCoeff_5_addr = getelementptr i16 %FiltCoeff_5, i64 0, i64 %idxprom8

]]></Node>
<StgValue><ssdm name="FiltCoeff_5_addr"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="6">
<![CDATA[
entry:43 %FiltCoeffRead_5 = load i6 %FiltCoeff_5_addr

]]></Node>
<StgValue><ssdm name="FiltCoeffRead_5"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:66 %ret_V_8 = mul i24 %zext_ln232_7, i24 %sext_ln1540_4

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:78 %sum_21 = add i26 %sum_20, i26 %sext_ln956_2

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:107 %ret_V_14 = mul i24 %zext_ln1540_4, i24 %sext_ln1540_4

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:118 %sum_26 = add i26 %sum_25, i26 %sext_ln956_6

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:147 %ret_V_20 = mul i24 %zext_ln1540_10, i24 %sext_ln1540_4

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:158 %sum_31 = add i26 %sum_30, i26 %sext_ln956_10

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="179" st_id="12" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="6">
<![CDATA[
entry:43 %FiltCoeffRead_5 = load i6 %FiltCoeff_5_addr

]]></Node>
<StgValue><ssdm name="FiltCoeffRead_5"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:66 %ret_V_8 = mul i24 %zext_ln232_7, i24 %sext_ln1540_4

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="27" op_0_bw="24">
<![CDATA[
entry:67 %sext_ln956_3 = sext i24 %ret_V_8

]]></Node>
<StgValue><ssdm name="sext_ln956_3"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="8">
<![CDATA[
entry:69 %zext_ln232_8 = zext i8 %lhs_6

]]></Node>
<StgValue><ssdm name="zext_ln232_8"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="16">
<![CDATA[
entry:70 %sext_ln1540_5 = sext i16 %FiltCoeffRead_5

]]></Node>
<StgValue><ssdm name="sext_ln1540_5"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:71 %ret_V_9 = mul i24 %zext_ln232_8, i24 %sext_ln1540_5

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="27" op_0_bw="26">
<![CDATA[
entry:79 %sext_ln965_3 = sext i26 %sum_21

]]></Node>
<StgValue><ssdm name="sext_ln965_3"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:80 %sum_22 = add i27 %sext_ln965_3, i27 %sext_ln956_3

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:107 %ret_V_14 = mul i24 %zext_ln1540_4, i24 %sext_ln1540_4

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="24">
<![CDATA[
entry:108 %sext_ln956_7 = sext i24 %ret_V_14

]]></Node>
<StgValue><ssdm name="sext_ln956_7"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="8">
<![CDATA[
entry:110 %zext_ln1540_5 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1540_5"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:111 %ret_V_15 = mul i24 %zext_ln1540_5, i24 %sext_ln1540_5

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="27" op_0_bw="26">
<![CDATA[
entry:119 %sext_ln965_7 = sext i26 %sum_26

]]></Node>
<StgValue><ssdm name="sext_ln965_7"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:120 %sum_27 = add i27 %sext_ln965_7, i27 %sext_ln956_7

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:147 %ret_V_20 = mul i24 %zext_ln1540_10, i24 %sext_ln1540_4

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="27" op_0_bw="24">
<![CDATA[
entry:148 %sext_ln956_11 = sext i24 %ret_V_20

]]></Node>
<StgValue><ssdm name="sext_ln956_11"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="8">
<![CDATA[
entry:150 %zext_ln1540_11 = zext i8 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln1540_11"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:151 %ret_V_21 = mul i24 %zext_ln1540_11, i24 %sext_ln1540_5

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="27" op_0_bw="26">
<![CDATA[
entry:159 %sext_ln965_11 = sext i26 %sum_31

]]></Node>
<StgValue><ssdm name="sext_ln965_11"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:160 %sum_32 = add i27 %sext_ln965_11, i27 %sext_ln956_11

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="199" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:71 %ret_V_9 = mul i24 %zext_ln232_8, i24 %sext_ln1540_5

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:80 %sum_22 = add i27 %sext_ln965_3, i27 %sext_ln956_3

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:111 %ret_V_15 = mul i24 %zext_ln1540_5, i24 %sext_ln1540_5

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:120 %sum_27 = add i27 %sext_ln965_7, i27 %sext_ln956_7

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:151 %ret_V_21 = mul i24 %zext_ln1540_11, i24 %sext_ln1540_5

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:160 %sum_32 = add i27 %sext_ln965_11, i27 %sext_ln956_11

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="205" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:71 %ret_V_9 = mul i24 %zext_ln232_8, i24 %sext_ln1540_5

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="27" op_0_bw="24">
<![CDATA[
entry:72 %sext_ln965 = sext i24 %ret_V_9

]]></Node>
<StgValue><ssdm name="sext_ln965"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:81 %sum = add i27 %sum_22, i27 %sext_ln965

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:111 %ret_V_15 = mul i24 %zext_ln1540_5, i24 %sext_ln1540_5

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="27" op_0_bw="24">
<![CDATA[
entry:112 %sext_ln965_4 = sext i24 %ret_V_15

]]></Node>
<StgValue><ssdm name="sext_ln965_4"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:121 %sum_11 = add i27 %sum_27, i27 %sext_ln965_4

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:151 %ret_V_21 = mul i24 %zext_ln1540_11, i24 %sext_ln1540_5

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="27" op_0_bw="24">
<![CDATA[
entry:152 %sext_ln965_8 = sext i24 %ret_V_21

]]></Node>
<StgValue><ssdm name="sext_ln965_8"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:161 %sum_17 = add i27 %sum_32, i27 %sext_ln965_8

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="214" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:81 %sum = add i27 %sum_22, i27 %sext_ln965

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
entry:82 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sum, i32 26

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:83 %tmp_12 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %sum, i32 20, i32 26

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:84 %icmp_ln968 = icmp_sgt  i7 %tmp_12, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln968"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:121 %sum_11 = add i27 %sum_27, i27 %sext_ln965_4

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
entry:122 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sum_11, i32 26

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:123 %tmp_14 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %sum_11, i32 20, i32 26

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:124 %icmp_ln968_1 = icmp_sgt  i7 %tmp_14, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln968_1"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:161 %sum_17 = add i27 %sum_32, i27 %sext_ln965_8

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
entry:162 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sum_17, i32 26

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="7" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:163 %tmp_16 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %sum_17, i32 20, i32 26

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:164 %icmp_ln968_2 = icmp_sgt  i7 %tmp_16, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln968_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_4, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_5, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:85 %trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sum, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:86 %xor_ln260 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln260"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:87 %select_ln260_3 = select i1 %xor_ln260, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln260_3"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:88 %or_ln260 = or i1 %tmp, i1 %icmp_ln968

]]></Node>
<StgValue><ssdm name="or_ln260"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:89 %select_ln260 = select i1 %or_ln260, i8 %select_ln260_3, i8 %trunc_ln4

]]></Node>
<StgValue><ssdm name="select_ln260"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:125 %trunc_ln260_1 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sum_11, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln260_1"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:126 %xor_ln260_1 = xor i1 %tmp_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln260_1"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:127 %select_ln260_4 = select i1 %xor_ln260_1, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln260_4"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:128 %or_ln260_1 = or i1 %tmp_13, i1 %icmp_ln968_1

]]></Node>
<StgValue><ssdm name="or_ln260_1"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:129 %select_ln260_1 = select i1 %or_ln260_1, i8 %select_ln260_4, i8 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="select_ln260_1"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:165 %trunc_ln260_2 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sum_17, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln260_2"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:166 %xor_ln260_2 = xor i1 %tmp_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln260_2"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:167 %select_ln260_5 = select i1 %xor_ln260_2, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln260_5"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:168 %or_ln260_2 = or i1 %tmp_15, i1 %icmp_ln968_2

]]></Node>
<StgValue><ssdm name="or_ln260_2"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:169 %select_ln260_2 = select i1 %or_ln260_2, i8 %select_ln260_5, i8 %trunc_ln260_2

]]></Node>
<StgValue><ssdm name="select_ln260_2"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
entry:170 %mrv = insertvalue i24 <undef>, i8 %select_ln260

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
entry:171 %mrv_1 = insertvalue i24 %mrv, i8 %select_ln260_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
entry:172 %mrv_2 = insertvalue i24 %mrv_1, i8 %select_ln260_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="24">
<![CDATA[
entry:173 %ret_ln973 = ret i24 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln973"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
