\hypertarget{struct_l_p_c___p_i_n___i_n_t___t}{}\section{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T Struct Reference}
\label{struct_l_p_c___p_i_n___i_n_t___t}\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}


L\+P\+C18xx/43xx Pin Interrupt and Pattern Match register block structure.  




{\ttfamily \#include $<$pinint\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_a131b5900d6103825d8580c1893d80fb8}{I\+S\+EL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_a7e61100f418f7e52168858d5f73a9c2c}{I\+E\+NR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_ac235fcb090dfebc8b96e116c7608e1a3}{S\+I\+E\+NR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_ac54c5a5a0ca24c4db057500cba9fd8df}{C\+I\+E\+NR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_a08455782419bcc978d6431c2ac14344c}{I\+E\+NF}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_ad5548753b926e10016b82652baa0e82b}{S\+I\+E\+NF}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_a6b67da80694013d6e67b935e43027d3f}{C\+I\+E\+NF}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_ab4d8747e5395ce59f057efdc93fb5020}{R\+I\+SE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_a0a636a94b44042ec47f27ddcc1ac6584}{F\+A\+LL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_i_n___i_n_t___t_a67b3bdefe49f13180b2cd84d237de3ff}{I\+ST}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+P\+C18xx/43xx Pin Interrupt and Pattern Match register block structure. 

Definition at line 47 of file pinint\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___p_i_n___i_n_t___t_a6b67da80694013d6e67b935e43027d3f}\label{struct_l_p_c___p_i_n___i_n_t___t_a6b67da80694013d6e67b935e43027d3f}} 
\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!C\+I\+E\+NF@{C\+I\+E\+NF}}
\index{C\+I\+E\+NF@{C\+I\+E\+NF}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection{\texorpdfstring{C\+I\+E\+NF}{CIENF}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+T\+::\+C\+I\+E\+NF}

Clear Pin Interrupt Enable Falling Edge / Active Level address 

Definition at line 54 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___p_i_n___i_n_t___t_ac54c5a5a0ca24c4db057500cba9fd8df}\label{struct_l_p_c___p_i_n___i_n_t___t_ac54c5a5a0ca24c4db057500cba9fd8df}} 
\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!C\+I\+E\+NR@{C\+I\+E\+NR}}
\index{C\+I\+E\+NR@{C\+I\+E\+NR}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection{\texorpdfstring{C\+I\+E\+NR}{CIENR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+T\+::\+C\+I\+E\+NR}

Clear Pin Interrupt Enable (Rising) register 

Definition at line 51 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___p_i_n___i_n_t___t_a0a636a94b44042ec47f27ddcc1ac6584}\label{struct_l_p_c___p_i_n___i_n_t___t_a0a636a94b44042ec47f27ddcc1ac6584}} 
\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!F\+A\+LL@{F\+A\+LL}}
\index{F\+A\+LL@{F\+A\+LL}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection{\texorpdfstring{F\+A\+LL}{FALL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+T\+::\+F\+A\+LL}

Pin Interrupt Falling Edge register 

Definition at line 56 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___p_i_n___i_n_t___t_a08455782419bcc978d6431c2ac14344c}\label{struct_l_p_c___p_i_n___i_n_t___t_a08455782419bcc978d6431c2ac14344c}} 
\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!I\+E\+NF@{I\+E\+NF}}
\index{I\+E\+NF@{I\+E\+NF}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection{\texorpdfstring{I\+E\+NF}{IENF}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+T\+::\+I\+E\+NF}

Pin Interrupt Enable Falling Edge / Active Level register 

Definition at line 52 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___p_i_n___i_n_t___t_a7e61100f418f7e52168858d5f73a9c2c}\label{struct_l_p_c___p_i_n___i_n_t___t_a7e61100f418f7e52168858d5f73a9c2c}} 
\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!I\+E\+NR@{I\+E\+NR}}
\index{I\+E\+NR@{I\+E\+NR}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection{\texorpdfstring{I\+E\+NR}{IENR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+T\+::\+I\+E\+NR}

Pin Interrupt Enable (Rising) register 

Definition at line 49 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___p_i_n___i_n_t___t_a131b5900d6103825d8580c1893d80fb8}\label{struct_l_p_c___p_i_n___i_n_t___t_a131b5900d6103825d8580c1893d80fb8}} 
\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!I\+S\+EL@{I\+S\+EL}}
\index{I\+S\+EL@{I\+S\+EL}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection{\texorpdfstring{I\+S\+EL}{ISEL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+T\+::\+I\+S\+EL}

$<$ P\+I\+N\+\_\+\+I\+NT Structure Pin Interrupt Mode register 

Definition at line 48 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___p_i_n___i_n_t___t_a67b3bdefe49f13180b2cd84d237de3ff}\label{struct_l_p_c___p_i_n___i_n_t___t_a67b3bdefe49f13180b2cd84d237de3ff}} 
\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!I\+ST@{I\+ST}}
\index{I\+ST@{I\+ST}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection{\texorpdfstring{I\+ST}{IST}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+T\+::\+I\+ST}

Pin Interrupt Status register 

Definition at line 57 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___p_i_n___i_n_t___t_ab4d8747e5395ce59f057efdc93fb5020}\label{struct_l_p_c___p_i_n___i_n_t___t_ab4d8747e5395ce59f057efdc93fb5020}} 
\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!R\+I\+SE@{R\+I\+SE}}
\index{R\+I\+SE@{R\+I\+SE}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection{\texorpdfstring{R\+I\+SE}{RISE}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+T\+::\+R\+I\+SE}

Pin Interrupt Rising Edge register 

Definition at line 55 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___p_i_n___i_n_t___t_ad5548753b926e10016b82652baa0e82b}\label{struct_l_p_c___p_i_n___i_n_t___t_ad5548753b926e10016b82652baa0e82b}} 
\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!S\+I\+E\+NF@{S\+I\+E\+NF}}
\index{S\+I\+E\+NF@{S\+I\+E\+NF}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection{\texorpdfstring{S\+I\+E\+NF}{SIENF}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+T\+::\+S\+I\+E\+NF}

Set Pin Interrupt Enable Falling Edge / Active Level register 

Definition at line 53 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___p_i_n___i_n_t___t_ac235fcb090dfebc8b96e116c7608e1a3}\label{struct_l_p_c___p_i_n___i_n_t___t_ac235fcb090dfebc8b96e116c7608e1a3}} 
\index{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}!S\+I\+E\+NR@{S\+I\+E\+NR}}
\index{S\+I\+E\+NR@{S\+I\+E\+NR}!L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}}
\subsubsection{\texorpdfstring{S\+I\+E\+NR}{SIENR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+\+T\+::\+S\+I\+E\+NR}

Set Pin Interrupt Enable (Rising) register 

Definition at line 50 of file pinint\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{pinint__18xx__43xx_8h}{pinint\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
