// Seed: 1406559552
module module_0 ();
  for (id_1 = 1; 0 + id_1; id_1 = id_1) begin : LABEL_0
    wire id_2, id_3;
  end
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    output tri id_0,
    input logic id_1,
    input supply1 id_2,
    output supply0 id_3,
    output logic id_4,
    output supply1 id_5
);
  always while (1 || id_2 || 1) #1 id_4 <= id_2 << id_2;
  module_0 modCall_1 ();
  always_latch @(posedge id_2) begin : LABEL_0
    id_4 = id_1;
    id_3 = 1;
  end
endmodule
