Source Block: oh/src/mio/hdl/mtx_io.v@35:45@HdlStmAssign
   //########################################   

   assign dmode8   = (iowidth[1:0]==2'b00);
   assign dmode16  = (iowidth[1:0]==2'b01);
   assign dmode32  = (iowidth[1:0]==2'b10);
   assign dmode64  = (iowidth[1:0]==2'b11);
  
   always @ (posedge io_clk or negedge io_nreset)
     if(!io_nreset)
       io_valid_reg[7:0] <= 'b0;
     else if(transfer_active & dmode8 )

Diff Content:
+ 40    assign io_valid_next[7:0] = dmode8  ? {1'b0,io_valid_reg[7:1]} :
+ 40 			       dmode16 ? {2'b0,io_valid_reg[7:2]} :
+ 40 			       dmode32 ? {4'b0,io_valid_reg[7:4]} :
+ 40 			                  8'b0;
+ 40    assign reload = ~transfer_active | dmode64 | (io_valid_next[7:0]==8'b0);

Clone Blocks:
Clone Blocks 1:
oh/src/mio/hdl/mtx_io.v@33:43
   //########################################
   //# STATE MACHINE
   //########################################   

   assign dmode8   = (iowidth[1:0]==2'b00);
   assign dmode16  = (iowidth[1:0]==2'b01);
   assign dmode32  = (iowidth[1:0]==2'b10);
   assign dmode64  = (iowidth[1:0]==2'b11);
  
   always @ (posedge io_clk or negedge io_nreset)
     if(!io_nreset)

Clone Blocks 2:
oh/src/mio/hdl/mtx_io.v@32:42
   
   //########################################
   //# STATE MACHINE
   //########################################   

   assign dmode8   = (iowidth[1:0]==2'b00);
   assign dmode16  = (iowidth[1:0]==2'b01);
   assign dmode32  = (iowidth[1:0]==2'b10);
   assign dmode64  = (iowidth[1:0]==2'b11);
  
   always @ (posedge io_clk or negedge io_nreset)

Clone Blocks 3:
oh/src/mio/hdl/mtx_io.v@34:44
   //# STATE MACHINE
   //########################################   

   assign dmode8   = (iowidth[1:0]==2'b00);
   assign dmode16  = (iowidth[1:0]==2'b01);
   assign dmode32  = (iowidth[1:0]==2'b10);
   assign dmode64  = (iowidth[1:0]==2'b11);
  
   always @ (posedge io_clk or negedge io_nreset)
     if(!io_nreset)
       io_valid_reg[7:0] <= 'b0;

Clone Blocks 4:
oh/src/mio/hdl/mrx_io.v@40:50
   //########################################

   assign dmode8   = (iowidth[1:0]==2'b00);
   assign dmode16  = (iowidth[1:0]==2'b01);
   assign dmode32  = (iowidth[1:0]==2'b10);
   assign dmode64  = (iowidth[1:0]==2'b11);

   //Keep track of valid bytes in shift register
   always @ (posedge rx_clk or negedge io_nreset)
     if(!io_nreset)
       io_valid_reg[7:0] <= 8'b0;

Clone Blocks 5:
oh/src/mio/hdl/mrx_io.v@39:49
   //# STATE MACHINE
   //########################################

   assign dmode8   = (iowidth[1:0]==2'b00);
   assign dmode16  = (iowidth[1:0]==2'b01);
   assign dmode32  = (iowidth[1:0]==2'b10);
   assign dmode64  = (iowidth[1:0]==2'b11);

   //Keep track of valid bytes in shift register
   always @ (posedge rx_clk or negedge io_nreset)
     if(!io_nreset)

