--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf platform.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3578 paths analyzed, 737 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.122ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd3_1 (SLICE_X4Y121.DX), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_24 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.069ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.145 - 0.163)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_24 to comm_fpga_fx2/state_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y125.CQ      Tcko                  0.408   comm_fpga_fx2/count<24>
                                                       comm_fpga_fx2/count_24
    SLICE_X27Y123.D1     net (fanout=3)        5.288   comm_fpga_fx2/count<24>
    SLICE_X27Y123.D      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>3
    SLICE_X27Y123.A2     net (fanout=1)        0.684   comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>2
    SLICE_X27Y123.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>6
    SLICE_X27Y123.C2     net (fanout=4)        0.444   comm_fpga_fx2/count[31]_GND_5_o_equal_19_o
    SLICE_X27Y123.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd3-In1
    SLICE_X4Y121.DX      net (fanout=1)        4.332   comm_fpga_fx2/state_FSM_FFd3-In
    SLICE_X4Y121.CLK     Tdick                 0.136   comm_fpga_fx2/state_FSM_FFd3_1
                                                       comm_fpga_fx2/state_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     12.069ns (1.321ns logic, 10.748ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_10 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.778ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.145 - 0.151)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_10 to comm_fpga_fx2/state_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y120.AQ      Tcko                  0.391   comm_fpga_fx2/count<11>
                                                       comm_fpga_fx2/count_10
    SLICE_X4Y121.A2      net (fanout=3)        0.808   comm_fpga_fx2/count<10>
    SLICE_X4Y121.A       Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd3_1
                                                       comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>5
    SLICE_X27Y123.A1     net (fanout=1)        4.944   comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>4
    SLICE_X27Y123.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>6
    SLICE_X27Y123.C2     net (fanout=4)        0.444   comm_fpga_fx2/count[31]_GND_5_o_equal_19_o
    SLICE_X27Y123.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd3-In1
    SLICE_X4Y121.DX      net (fanout=1)        4.332   comm_fpga_fx2/state_FSM_FFd3-In
    SLICE_X4Y121.CLK     Tdick                 0.136   comm_fpga_fx2/state_FSM_FFd3_1
                                                       comm_fpga_fx2/state_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     11.778ns (1.250ns logic, 10.528ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_13 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.644ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_13 to comm_fpga_fx2/state_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y121.CQ      Tcko                  0.447   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/count_13
    SLICE_X4Y121.A4      net (fanout=3)        0.618   comm_fpga_fx2/count<13>
    SLICE_X4Y121.A       Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd3_1
                                                       comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>5
    SLICE_X27Y123.A1     net (fanout=1)        4.944   comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>4
    SLICE_X27Y123.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>6
    SLICE_X27Y123.C2     net (fanout=4)        0.444   comm_fpga_fx2/count[31]_GND_5_o_equal_19_o
    SLICE_X27Y123.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd3-In1
    SLICE_X4Y121.DX      net (fanout=1)        4.332   comm_fpga_fx2/state_FSM_FFd3-In
    SLICE_X4Y121.CLK     Tdick                 0.136   comm_fpga_fx2/state_FSM_FFd3_1
                                                       comm_fpga_fx2/state_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     11.644ns (1.306ns logic, 10.338ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4 (SLICE_X4Y115.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_2 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.010ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_2 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y120.CQ      Tcko                  0.408   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_2
    SLICE_X4Y121.B2      net (fanout=2)        0.986   comm_fpga_fx2/chanAddr<2>
    SLICE_X4Y121.B       Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd3_1
                                                       readFifoOutputReady111
    SLICE_X24Y110.D6     net (fanout=5)        3.696   readFifoOutputReady11
    SLICE_X24Y110.D      Tilo                  0.205   writeFifoInputValid
                                                       writeFifoInputValid
    SLICE_X25Y110.A1     net (fanout=2)        0.542   writeFifoInputValid
    SLICE_X25Y110.AMUX   Tilo                  0.313   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X4Y115.CE      net (fanout=2)        3.320   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X4Y115.CLK     Tceck                 0.335   fifoCount<15>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    -------------------------------------------------  ---------------------------
    Total                                     10.010ns (1.466ns logic, 8.544ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_1 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.825ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_1 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y120.BQ      Tcko                  0.408   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_1
    SLICE_X24Y109.C1     net (fanout=12)       4.132   comm_fpga_fx2/chanAddr<1>
    SLICE_X24Y109.C      Tilo                  0.205   write_fifo/inputFull
                                                       writeFifoInputValid_SW0
    SLICE_X24Y110.D5     net (fanout=1)        0.365   N18
    SLICE_X24Y110.D      Tilo                  0.205   writeFifoInputValid
                                                       writeFifoInputValid
    SLICE_X25Y110.A1     net (fanout=2)        0.542   writeFifoInputValid
    SLICE_X25Y110.AMUX   Tilo                  0.313   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X4Y115.CE      net (fanout=2)        3.320   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X4Y115.CLK     Tceck                 0.335   fifoCount<15>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    -------------------------------------------------  ---------------------------
    Total                                      9.825ns (1.466ns logic, 8.359ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_3 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.643ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_3 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y120.DQ      Tcko                  0.408   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_3
    SLICE_X4Y121.B1      net (fanout=2)        0.619   comm_fpga_fx2/chanAddr<3>
    SLICE_X4Y121.B       Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd3_1
                                                       readFifoOutputReady111
    SLICE_X24Y110.D6     net (fanout=5)        3.696   readFifoOutputReady11
    SLICE_X24Y110.D      Tilo                  0.205   writeFifoInputValid
                                                       writeFifoInputValid
    SLICE_X25Y110.A1     net (fanout=2)        0.542   writeFifoInputValid
    SLICE_X25Y110.AMUX   Tilo                  0.313   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X4Y115.CE      net (fanout=2)        3.320   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X4Y115.CLK     Tceck                 0.335   fifoCount<15>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    -------------------------------------------------  ---------------------------
    Total                                      9.643ns (1.466ns logic, 8.177ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7 (SLICE_X4Y115.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_2 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.990ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_2 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y120.CQ      Tcko                  0.408   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_2
    SLICE_X4Y121.B2      net (fanout=2)        0.986   comm_fpga_fx2/chanAddr<2>
    SLICE_X4Y121.B       Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd3_1
                                                       readFifoOutputReady111
    SLICE_X24Y110.D6     net (fanout=5)        3.696   readFifoOutputReady11
    SLICE_X24Y110.D      Tilo                  0.205   writeFifoInputValid
                                                       writeFifoInputValid
    SLICE_X25Y110.A1     net (fanout=2)        0.542   writeFifoInputValid
    SLICE_X25Y110.AMUX   Tilo                  0.313   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X4Y115.CE      net (fanout=2)        3.320   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X4Y115.CLK     Tceck                 0.315   fifoCount<15>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    -------------------------------------------------  ---------------------------
    Total                                      9.990ns (1.446ns logic, 8.544ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_1 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.805ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_1 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y120.BQ      Tcko                  0.408   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_1
    SLICE_X24Y109.C1     net (fanout=12)       4.132   comm_fpga_fx2/chanAddr<1>
    SLICE_X24Y109.C      Tilo                  0.205   write_fifo/inputFull
                                                       writeFifoInputValid_SW0
    SLICE_X24Y110.D5     net (fanout=1)        0.365   N18
    SLICE_X24Y110.D      Tilo                  0.205   writeFifoInputValid
                                                       writeFifoInputValid
    SLICE_X25Y110.A1     net (fanout=2)        0.542   writeFifoInputValid
    SLICE_X25Y110.AMUX   Tilo                  0.313   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X4Y115.CE      net (fanout=2)        3.320   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X4Y115.CLK     Tceck                 0.315   fifoCount<15>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    -------------------------------------------------  ---------------------------
    Total                                      9.805ns (1.446ns logic, 8.359ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_3 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.623ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.240 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_3 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y120.DQ      Tcko                  0.408   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_3
    SLICE_X4Y121.B1      net (fanout=2)        0.619   comm_fpga_fx2/chanAddr<3>
    SLICE_X4Y121.B       Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd3_1
                                                       readFifoOutputReady111
    SLICE_X24Y110.D6     net (fanout=5)        3.696   readFifoOutputReady11
    SLICE_X24Y110.D      Tilo                  0.205   writeFifoInputValid
                                                       writeFifoInputValid
    SLICE_X25Y110.A1     net (fanout=2)        0.542   writeFifoInputValid
    SLICE_X25Y110.AMUX   Tilo                  0.313   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X4Y115.CE      net (fanout=2)        3.320   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X4Y115.CLK     Tceck                 0.315   fifoCount<15>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    -------------------------------------------------  ---------------------------
    Total                                      9.623ns (1.446ns logic, 8.177ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X0Y57.ADDRAWRADDR11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X5Y112.CQ           Tcko                  0.198   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                            read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6
    RAMB8_X0Y57.ADDRAWRADDR11 net (fanout=3)        0.261   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
    RAMB8_X0Y57.CLKAWRCLK     Trckc_ADDRA (-Th)     0.066   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                            read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.393ns (0.132ns logic, 0.261ns route)
                                                            (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X0Y57.ADDRAWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X5Y112.AQ          Tcko                  0.198   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                           read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4
    RAMB8_X0Y57.ADDRAWRADDR9 net (fanout=3)        0.271   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<4>
    RAMB8_X0Y57.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                           read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.403ns (0.132ns logic, 0.271ns route)
                                                           (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X0Y57.ADDRAWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.231 - 0.195)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X4Y111.DQ          Tcko                  0.200   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                           read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3
    RAMB8_X0Y57.ADDRAWRADDR8 net (fanout=3)        0.305   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
    RAMB8_X0Y57.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                           read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.439ns (0.134ns logic, 0.305ns route)
                                                           (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y57.CLKAWRCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y57.CLKBRDCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   12.122|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3578 paths, 0 nets, and 942 connections

Design statistics:
   Minimum period:  12.122ns{1}   (Maximum frequency:  82.495MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May  1 23:29:14 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 451 MB



