/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [25:0] _02_;
  wire [2:0] _03_;
  wire [4:0] _04_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire [25:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [28:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(celloutsig_0_3z ? celloutsig_0_4z[5] : celloutsig_0_0z);
  assign celloutsig_1_5z = !(_00_ ? celloutsig_1_4z : in_data[145]);
  assign celloutsig_1_8z = ~_01_;
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[27]) & in_data[20]);
  assign celloutsig_0_7z = in_data[86] | ~(celloutsig_0_1z);
  assign celloutsig_1_4z = _00_ | ~(celloutsig_1_2z);
  assign celloutsig_1_10z = celloutsig_1_8z | ~(celloutsig_1_4z);
  assign celloutsig_0_0z = in_data[41] ^ in_data[2];
  assign celloutsig_1_16z = { in_data[161:155], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_15z } + { celloutsig_1_0z[13:6], _02_[17], _00_, _02_[15], _01_, _02_[13:11], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_15z };
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_16z } + { celloutsig_1_16z[22:1], celloutsig_1_11z, celloutsig_1_17z };
  assign celloutsig_0_12z = _03_ + celloutsig_0_10z[4:2];
  reg [4:0] _16_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _16_ <= 5'h00;
    else _16_ <= in_data[71:67];
  assign { _03_, _04_[1:0] } = _16_;
  reg [6:0] _17_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 7'h00;
    else _17_ <= in_data[134:128];
  assign { _02_[17], _00_, _02_[15], _01_, _02_[13:11] } = _17_;
  assign celloutsig_1_19z = { celloutsig_1_0z[12:10], _02_[17], _00_, _02_[15], _01_, _02_[13:11], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_6z } / { 1'h1, celloutsig_1_18z[18:4] };
  assign celloutsig_0_16z = { celloutsig_0_10z[4], celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_12z[1:0] };
  assign celloutsig_0_6z = { in_data[64], celloutsig_0_4z, celloutsig_0_0z } == { in_data[18:11], celloutsig_0_2z };
  assign celloutsig_0_15z = in_data[67] == celloutsig_0_13z;
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_2z } == { _01_, celloutsig_1_6z };
  assign celloutsig_1_3z = { celloutsig_1_0z[11:6], _02_[17], _00_, _02_[15], _01_, _02_[13:11] } >= { celloutsig_1_0z[10:0], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_12z[4:2], celloutsig_1_6z } < { celloutsig_1_15z[2:0], celloutsig_1_9z };
  assign celloutsig_1_12z = celloutsig_1_10z ? { celloutsig_1_11z[5:1], celloutsig_1_6z } : { _00_, _02_[15], _01_, _02_[13:12], celloutsig_1_8z };
  assign celloutsig_1_15z = - { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_13z = celloutsig_0_11z[15:13] !== celloutsig_0_9z[5:3];
  assign celloutsig_0_4z = ~ { in_data[81:77], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_10z = ~ { celloutsig_0_9z[7:4], celloutsig_0_7z };
  assign celloutsig_0_3z = & { celloutsig_0_1z, in_data[73:66], in_data[59:58], celloutsig_0_0z };
  assign celloutsig_1_6z = & in_data[124:114];
  assign celloutsig_0_2z = & { celloutsig_0_1z, in_data[73:66], celloutsig_0_0z };
  assign celloutsig_1_2z = | { _02_[15], _01_, _02_[13] };
  assign celloutsig_1_13z = ^ { celloutsig_1_0z[11], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_1_11z = { _02_[17], _00_, _02_[15], _01_, _02_[13:12] } - { celloutsig_1_0z[11:8], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_11z = { celloutsig_0_4z[6:1], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z } ^ { _03_, _04_[1:0], celloutsig_0_6z, celloutsig_0_10z, _03_, _04_[1:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[153:140] ^ in_data[126:113];
  assign celloutsig_1_9z = ~((celloutsig_1_7z & celloutsig_1_4z) | (celloutsig_1_6z & _00_));
  assign { celloutsig_0_9z[1], celloutsig_0_9z[7:2] } = { celloutsig_0_5z, celloutsig_0_4z[5:0] } ^ { celloutsig_0_2z, in_data[86:81] };
  assign { _02_[25:18], _02_[16], _02_[14], _02_[10:0] } = { celloutsig_1_0z[13:6], _00_, _01_, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_15z };
  assign _04_[4:2] = _03_;
  assign celloutsig_0_9z[0] = 1'h0;
  assign { out_data[156:128], out_data[111:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
