INFO: [VRFC 10-163] Analyzing VHDL file "/home/pelvira/Documents/Proyectos/VHDL/basicos_vhdl/basicos_vhdl.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pelvira/Documents/Proyectos/VHDL/basicos_vhdl/basicos_vhdl.srcs/sim_1/new/full_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_tb'
