# ILA ë””ë²„ê¹… ê°€ì´ë“œ

## ğŸ“‹ ê°œìš”

ILA(Integrated Logic Analyzer)ë¥¼ ì‚¬ìš©í•˜ì—¬ KV260 LED í”„ë¡œì íŠ¸ì˜ ë‚´ë¶€ ì‹ í˜¸ë¥¼ ì‹¤ì‹œê°„ìœ¼ë¡œ ëª¨ë‹ˆí„°ë§í•˜ê³  ë””ë²„ê¹…í•˜ëŠ” ë°©ë²•ì„ ì„¤ëª…í•©ë‹ˆë‹¤.

---

## ğŸ”§ ILA êµ¬ì„±

### HDLì—ì„œ mark_debug ì†ì„±

í”„ë¡œì íŠ¸ì˜ RTL ì½”ë“œì—ëŠ” ì´ë¯¸ `mark_debug` ì†ì„±ì´ í¬í•¨ë˜ì–´ ìˆìŠµë‹ˆë‹¤.

**Verilog:**
```verilog
(* mark_debug = "true" *) reg [31:0] ila_counter;
(* mark_debug = "true" *) reg [7:0]  ila_led_reg;
(* mark_debug = "true" *) reg [3:0]  ila_state;
(* mark_debug = "true" *) reg [1:0]  ila_mode;
```

**VHDL:**
```vhdl
attribute MARK_DEBUG : string;
attribute MARK_DEBUG of ila_counter : signal is "TRUE";
attribute MARK_DEBUG of ila_led_reg : signal is "TRUE";
attribute MARK_DEBUG of ila_state   : signal is "TRUE";
attribute MARK_DEBUG of ila_mode    : signal is "TRUE";
```

### ëª¨ë‹ˆí„°ë§ ì‹ í˜¸ ëª©ë¡

| ì‹ í˜¸ëª… | ë¹„íŠ¸í­ | ì„¤ëª… |
|--------|--------|------|
| `ila_counter` | 32-bit | ì‹œìŠ¤í…œ ì‚¬ì´í´ ì¹´ìš´í„° |
| `ila_led_reg` | 8-bit | í˜„ì¬ LED ì¶œë ¥ ê°’ |
| `ila_state` | 4-bit | FSM ìƒíƒœ (Knight Rider ëª¨ë“œ) |
| `ila_mode` | 2-bit | í˜„ì¬ ì„ íƒëœ ëª¨ë“œ |

---

## ğŸš€ ILA ì‚¬ìš© ë°©ë²•

### Step 1: Vivadoì—ì„œ ILA í™•ì¸

1. í•©ì„±(Synthesis) ì™„ë£Œ í›„ `Open Synthesized Design`
2. `Tools` â†’ `Set Up Debug` í´ë¦­
3. `mark_debug` ì‹ í˜¸ê°€ ìë™ìœ¼ë¡œ ê²€ì¶œë¨
4. ìƒ˜í”Œ ê¹Šì´, íŠ¸ë¦¬ê±° ì˜µì…˜ ì„¤ì •
5. `OK` í´ë¦­ í›„ ì €ì¥

### Step 2: Implementation ë° Bitstream ìƒì„±

```tcl
# Vivado TCL Console
source build_all.tcl
```

### Step 3: Hardware Managerì—ì„œ ILA ì—°ê²°

1. **Hardware Manager ì—´ê¸°**
   - `Flow` â†’ `Open Hardware Manager`
   - `Open Target` â†’ `Auto Connect`

2. **FPGA í”„ë¡œê·¸ë˜ë°**
   - `Program Device` í´ë¦­
   - Bitstream íŒŒì¼ ì„ íƒ
   - `Program` í´ë¦­

3. **ILA ëŒ€ì‹œë³´ë“œ ì—´ê¸°**
   - `hw_ila_1` ë”ë¸”í´ë¦­
   - ILA ëŒ€ì‹œë³´ë“œ ì°½ì´ ì—´ë¦¼

---

## ğŸ¯ íŠ¸ë¦¬ê±° ì„¤ì •

### ê¸°ë³¸ íŠ¸ë¦¬ê±° (ì‹ í˜¸ ê°’)

| ëª©ì  | íŠ¸ë¦¬ê±° ì¡°ê±´ | ì„¤ëª… |
|------|-------------|------|
| LED ëª¨ë‘ ON | `ila_led_reg == 8'hFF` | ëª¨ë“  LEDê°€ ì¼œì§ˆ ë•Œ |
| íŠ¹ì • íŒ¨í„´ | `ila_led_reg == 8'hAA` | êµì°¨ íŒ¨í„´ |
| ëª¨ë“œ ì „í™˜ | `ila_mode != prev_mode` | ëª¨ë“œ ë³€ê²½ ì‹œ |
| ìƒíƒœ ì „ì´ | `ila_state == 4'd1` | ST_LEFT ì§„ì… ì‹œ |

### íŠ¸ë¦¬ê±° ì„¤ì • ë°©ë²•

1. ILA ëŒ€ì‹œë³´ë“œì—ì„œ `Trigger Setup` íƒ­ ì„ íƒ
2. ì›í•˜ëŠ” ì‹ í˜¸ ì„ íƒ
3. ë¹„êµ ì—°ì‚°ì ì„ íƒ (`==`, `!=`, `<`, `>` ë“±)
4. íŠ¸ë¦¬ê±° ê°’ ì…ë ¥
5. `Run Trigger` í´ë¦­

### ë³µí•© íŠ¸ë¦¬ê±°

```
(ila_mode == 2'b11) AND (ila_state == 4'd2)
```
â†’ Knight Rider ëª¨ë“œì—ì„œ ìš°ì¸¡ ì´ë™ ìƒíƒœ ìº¡ì²˜

---

## ğŸ“Š íŒŒí˜• ë¶„ì„

### Window ì„¤ì •

| ì„¤ì • | ê¶Œì¥ê°’ | ì„¤ëª… |
|------|--------|------|
| Sample Depth | 4096 | ìº¡ì²˜í•  ìƒ˜í”Œ ìˆ˜ |
| Capture Mode | BASIC | ê¸°ë³¸ ìº¡ì²˜ ëª¨ë“œ |
| Trigger Position | 1024 | íŠ¸ë¦¬ê±° ì „ ìƒ˜í”Œ ìˆ˜ |

### íŒŒí˜• ë³´ê¸°

1. íŠ¸ë¦¬ê±° ì¡°ê±´ ì¶©ì¡± í›„ íŒŒí˜• ìë™ í‘œì‹œ
2. ì¤Œ ì¸/ì•„ì›ƒìœ¼ë¡œ ìƒì„¸ ë¶„ì„
3. ë§ˆì»¤ ì¶”ê°€ë¡œ íŠ¹ì • ì‹œì  í‘œì‹œ
4. `Export` ë²„íŠ¼ìœ¼ë¡œ CSV/VCD ì €ì¥

---

## ğŸ” ë””ë²„ê¹… ì‹œë‚˜ë¦¬ì˜¤

### ì‹œë‚˜ë¦¬ì˜¤ 1: LEDê°€ ë™ì‘í•˜ì§€ ì•ŠìŒ

**í™•ì¸ ì‚¬í•­:**
1. `ila_mode` ê°’ í™•ì¸ â†’ ì˜¬ë°”ë¥¸ ëª¨ë“œ ì„ íƒ ì—¬ë¶€
2. `ila_counter` ê°’ í™•ì¸ â†’ í´ëŸ­ ë™ì‘ ì—¬ë¶€
3. `ila_led_reg` ê°’ í™•ì¸ â†’ ì¶œë ¥ ë¡œì§ ë™ì‘ ì—¬ë¶€

**íŠ¸ë¦¬ê±°:**
```
ila_counter[31:28] == 4'h0  (ì‹œì‘ì  ìº¡ì²˜)
```

### ì‹œë‚˜ë¦¬ì˜¤ 2: Knight Rider íŒ¨í„´ ì´ìƒ

**í™•ì¸ ì‚¬í•­:**
1. `ila_state` ì „ì´ í™•ì¸ (IDLE â†’ LEFT â†’ RIGHT â†’ LEFT)
2. `ila_led_reg` íŒ¨í„´ í™•ì¸ (0x01 â†’ 0x02 â†’ 0x04 â†’ ... â†’ 0x80)

**íŠ¸ë¦¬ê±°:**
```
ila_state == 4'd1  (ST_LEFT ìƒíƒœ)
```

### ì‹œë‚˜ë¦¬ì˜¤ 3: íƒ€ì´ë° ê²€ì¦

**í™•ì¸ ì‚¬í•­:**
1. `ila_counter`ë¡œ LED ì „í™˜ ì£¼ê¸° ì¸¡ì •
2. 100MHz í´ëŸ­ ê¸°ì¤€ ì˜ˆìƒê°’ê³¼ ë¹„êµ

**ê³„ì‚°:**
- 1Hz Blink: 50,000,000 í´ëŸ­ (0.5ì´ˆ ON, 0.5ì´ˆ OFF)
- 10Hz Counter: 10,000,000 í´ëŸ­ (0.1ì´ˆë§ˆë‹¤ ì¦ê°€)

---

## ğŸ’¡ ê³ ê¸‰ ê¸°ëŠ¥

### VIO (Virtual I/O) ì¶”ê°€

ì‹¤ì‹œê°„ìœ¼ë¡œ ëª¨ë“œë¥¼ ë³€ê²½í•˜ë ¤ë©´ VIOë¥¼ ì¶”ê°€í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤:

```tcl
# Block Designì—ì„œ VIO ì¶”ê°€
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
set_property -dict [list \
    CONFIG.C_PROBE_OUT0_WIDTH {2} \
    CONFIG.C_NUM_PROBE_OUT {1} \
] [get_bd_cells vio_0]
```

### ILA ë°ì´í„° ë‚´ë³´ë‚´ê¸°

```tcl
# Vivado TCL Consoleì—ì„œ
write_hw_ila_data -csv_file {led_capture.csv} [current_hw_ila_data]
```

---

## âš ï¸ ì£¼ì˜ì‚¬í•­

1. **ILAëŠ” ë¦¬ì†ŒìŠ¤ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤**
   - BRAM ì‚¬ìš©ëŸ‰ ì¦ê°€
   - ìµœì¢… ì œí’ˆì—ì„œëŠ” ILA ì œê±° ê¶Œì¥

2. **íƒ€ì´ë°ì— ì˜í–¥**
   - Debug Hubê°€ í´ëŸ­ ë„ë©”ì¸ì„ ì‚¬ìš©
   - íƒ€ì´ë° í¬ë¦¬í‹°ì»¬ ì„¤ê³„ì—ì„œ ì£¼ì˜

3. **ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ í¬ê¸° ì¦ê°€**
   - ILA í¬í•¨ ì‹œ ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ìš©ëŸ‰ ì¦ê°€

4. **í”„ë¡œë•ì…˜ ë¹Œë“œ**
   ```tcl
   # create_project.tclì—ì„œ
   set USE_ILA 0
   ```

---

## ğŸ“š ì°¸ê³  ìë£Œ

- [Vivado Design Suite User Guide: Programming and Debugging (UG908)](https://docs.xilinx.com/r/en-US/ug908-vivado-programming-debugging)
- [Vivado Design Suite User Guide: Design Analysis and Closure (UG906)](https://docs.xilinx.com/r/en-US/ug906-vivado-design-analysis)

---

*Made with Claude AI for KV260 FPGA Development*
