<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Mini51 BSP: GPIO_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Mini51 BSP
   &#160;<span id="projectnumber">V3.02.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for Mini51 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">GPIO_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5424e830e62c00615f78461293504f37"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a5424e830e62c00615f78461293504f37">PMD</a></td></tr>
<tr class="separator:a5424e830e62c00615f78461293504f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc1a922df180613f6e103694f11863e9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#adc1a922df180613f6e103694f11863e9">OFFD</a></td></tr>
<tr class="separator:adc1a922df180613f6e103694f11863e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93fcd07d7ba730b38ef79cccbf8faad7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a93fcd07d7ba730b38ef79cccbf8faad7">DOUT</a></td></tr>
<tr class="separator:a93fcd07d7ba730b38ef79cccbf8faad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94694283c30d1224f78069d69ca0f0bf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a94694283c30d1224f78069d69ca0f0bf">DMASK</a></td></tr>
<tr class="separator:a94694283c30d1224f78069d69ca0f0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a717d5dd5b020c3b7c41a338ead1defe2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a717d5dd5b020c3b7c41a338ead1defe2">PIN</a></td></tr>
<tr class="separator:a717d5dd5b020c3b7c41a338ead1defe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a93cad44a3ff3c5f14ae8524f057311"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a4a93cad44a3ff3c5f14ae8524f057311">DBEN</a></td></tr>
<tr class="separator:a4a93cad44a3ff3c5f14ae8524f057311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ff44391e9cdce89690204c5f53b0bb9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a0ff44391e9cdce89690204c5f53b0bb9">IMD</a></td></tr>
<tr class="separator:a0ff44391e9cdce89690204c5f53b0bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d0af5d7036472241e8da9fc5f56646d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a1d0af5d7036472241e8da9fc5f56646d">IEN</a></td></tr>
<tr class="separator:a1d0af5d7036472241e8da9fc5f56646d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38cf71001eb485bd9833e288823c8237"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a38cf71001eb485bd9833e288823c8237">ISRC</a></td></tr>
<tr class="separator:a38cf71001eb485bd9833e288823c8237"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup GP General Purpose Input/Output Controller(GP)
Memory Mapped Structure for GP Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l02971">2971</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a4a93cad44a3ff3c5f14ae8524f057311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a93cad44a3ff3c5f14ae8524f057311">&#9670;&nbsp;</a></span>DBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DBEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DBEN
</font><br><p> <font size="2">
Offset: 0x14  Px De-bounce Enable Control
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>DBEN</td><td><div style="word-wrap: break-word;"><b>Port 0-5 Pin [N] Input Signal De-bounce Enable Control
</b><br>
DBEN[n] bit is used to enable the de-bounce function for each corresponding bit.
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt.
<br>
The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle period is controlled by DBNCECON[3:0].
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt.
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1: x = 0~5, n = 0~7.
<br>
Note2: If Px.n pin is chosen as Power-down wake-up source, user should be disable the de-bounce function before entering Power-down mode to avoid the second interrupt event occurred after system woken up caused by the Px.n de-bounce function.
<br>
Note3:
<br>
P0_DBEN[3:2] are reserved.
<br>
P1_DBEN[7:6], [1] are reserved.
<br>
P2_DBEN[7], [1:0] are reserved.
<br>
P3_DBEN[7], [3] are reserved.
<br>
P4_DBEN[5:0] are reserved.
<br>
P5_DBEN[7:6] are reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l03574">3574</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a94694283c30d1224f78069d69ca0f0bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94694283c30d1224f78069d69ca0f0bf">&#9670;&nbsp;</a></span>DMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DMASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DMASK
</font><br><p> <font size="2">
Offset: 0x0C  Px Data Output Write Mask
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>DMASK</td><td><div style="word-wrap: break-word;"><b>Port 0-5 Pin [N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding Px_DOUT[n] bit.
<br>
When the DMASK[n] bit is set to 1, the corresponding Px_DOUT[n] bit is protected.
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding Px_DOUT[n] bit can be updated.
<br>
1 = Corresponding Px_DOUT[n] bit is protected.
<br>
Note1: x = 0~5, n = 0~7.
<br>
Note2: This function only protects the corresponding Px_DOUT[n] bit, and will not protect the corresponding Pxn_PDIO bit.
<br>
Note3:
<br>
P0_DMASK[3:2] are reserved.
<br>
P1_DMASK[7:6], [1] are reserved.
<br>
P2_DMASK[7], [1:0] are reserved.
<br>
P3_DMASK[7], [3] are reserved.
<br>
P4_DMASK[5:0] are reserved.
<br>
P5_DMASK[7:6] are reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l03572">3572</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a93fcd07d7ba730b38ef79cccbf8faad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93fcd07d7ba730b38ef79cccbf8faad7">&#9670;&nbsp;</a></span>DOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DOUT
</font><br><p> <font size="2">
Offset: 0x08  Px Data Output Value
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>DOUT</td><td><div style="word-wrap: break-word;"><b>Port 0-5 Pin [N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output and Quasi-bidirectional mode.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output or Quasi-bidirectional mode.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output or Quasi-bidirectional mode.
<br>
Note1: x = 0~5, n = 0~7.
<br>
Note2:
<br>
P0_DOUT[3:2] are reserved.
<br>
P1_DOUT[7:6], [1] are reserved.
<br>
P2_DOUT[7], [1:0] are reserved.
<br>
P3_DOUT[7], [3] are reserved.
<br>
P4_DOUT[5:0] are reserved.
<br>
P5_DOUT[7:6] are reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l03571">3571</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a1d0af5d7036472241e8da9fc5f56646d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d0af5d7036472241e8da9fc5f56646d">&#9670;&nbsp;</a></span>IEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::IEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IEN
</font><br><p> <font size="2">
Offset: 0x1C  Px Interrupt Enable Control
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>IF_EN</td><td><div style="word-wrap: break-word;"><b>Port 0-5 Pin [N] Interrupt Enabled By Input Falling Edge Or Input Level Low
</b><br>
IF_EN[n] is used to enable the interrupt for each of the corresponding input Px.n pin.
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the IF_EB[n] bit to 1:
<br>
If the interrupt is level trigger (IMD[n] is 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge mode trigger (IMD[n] is 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n low level or high to low interrupt Disabled.
<br>
1 = Px.n low level or high to low interrupt Enabled.
<br>
Note1: x = 0~5, n = 0~7.
<br>
Note2:
<br>
P0_IEN[19:18], [3:2] are reserved.
<br>
P1_IEN[23:22], [17], [7:6], [1] are reserved.
<br>
P2_IEN[23], [17:16], [7], [1:0] are reserved.
<br>
P3_IEN[23], [19], [7], [3] are reserved.
<br>
P4_IEN[21:16], [5:0] are reserved.
<br>
P5_IEN[23:22], [7:6] are reserved.
<br>
</div></td></tr><tr><td>
[23:16]</td><td>IR_EN</td><td><div style="word-wrap: break-word;"><b>Port 0-5 Pin [N] Interrupt Enabled By Input Rising Edge Or Input Level High
</b><br>
IR_EN[n] bit is used to enable the interrupt for each of the corresponding input Px.n pin.
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the IR_EN[n] bit to 1:
<br>
If the interrupt is level trigger (IMD[n] is 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (IMD[n] is 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note: x = 0~5, n = 0~7.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l03576">3576</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a0ff44391e9cdce89690204c5f53b0bb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ff44391e9cdce89690204c5f53b0bb9">&#9670;&nbsp;</a></span>IMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::IMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IMD
</font><br><p> <font size="2">
Offset: 0x18  Px Interrupt Mode Control
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>IMD</td><td><div style="word-wrap: break-word;"><b>Port 0-5 Pin [N] Edge Or Level Detection Interrupt Mode Control
</b><br>
IMD[n] bit is used to control the triggered interrupt is by level trigger or by edge trigger.
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce.
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If pin is set as the level trigger interrupt, only one level can be set on the registers Px_IEN.
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt.
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1: x = 0~5, n = 0~7.
<br>
Note2:
<br>
P0_IMD[3:2] are reserved.
<br>
P1_IMD[7:6], [1] are reserved.
<br>
P2_IMD[7], [1:0] are reserved.
<br>
P3_IMD[7], [3] are reserved.
<br>
P4_IMD[5:0] are reserved.
<br>
P5_IMD[7:6] are reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l03575">3575</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a38cf71001eb485bd9833e288823c8237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38cf71001eb485bd9833e288823c8237">&#9670;&nbsp;</a></span>ISRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::ISRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISRC
</font><br><p> <font size="2">
Offset: 0x20  Px Interrupt Source Flag
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>ISRC</td><td><div style="word-wrap: break-word;"><b>Port 0-5 Pin [N] Interrupt Source Flag
</b><br>
Write :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1: x = 0~5, n = 0~7.
<br>
Note2:
<br>
P0_ISRC[3:2] are reserved.
<br>
P1_ISRC[7:6], [1] are reserved.
<br>
P2_ISRC[7], [1:0] are reserved.
<br>
P3_ISRC[7], [3] are reserved.
<br>
P4_ISRC[5:0] are reserved.
<br>
P5_ISRC[7:6] are reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l03577">3577</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="adc1a922df180613f6e103694f11863e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc1a922df180613f6e103694f11863e9">&#9670;&nbsp;</a></span>OFFD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::OFFD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">OFFD
</font><br><p> <font size="2">
Offset: 0x04  Px Digital Input Path Disable Control
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>OFFD</td><td><div style="word-wrap: break-word;"><b>Port 0-5 Pin [N] Digital Input Path Disable Control
</b><br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note: x = 0~5, n = 0~7.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l03570">3570</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a717d5dd5b020c3b7c41a338ead1defe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a717d5dd5b020c3b7c41a338ead1defe2">&#9670;&nbsp;</a></span>PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::PIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PIN
</font><br><p> <font size="2">
Offset: 0x10  Px Pin Value
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>PIN</td><td><div style="word-wrap: break-word;"><b>Port 0-5 Pin [N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin.
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1: x = 0~5, n = 0~7.
<br>
Note2:
<br>
P0_PIN[3:2] are reserved.
<br>
P1_PIN[7:6], [1] are reserved.
<br>
P2_PIN[7], [1:0] are reserved.
<br>
P3_PIN[7], [3] are reserved.
<br>
P4_PIN[5:0] are reserved.
<br>
P5_PIN[7:6] are reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l03573">3573</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a5424e830e62c00615f78461293504f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5424e830e62c00615f78461293504f37">&#9670;&nbsp;</a></span>PMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::PMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PMD
</font><br><p> <font size="2">
Offset: 0x00  Px I/O Mode Control
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>PMD0</td><td><div style="word-wrap: break-word;"><b>Port 0-5 I/O Pin [N] Mode Control
</b><br>
Determine each I/O mode of Px.n pin. Default mode is controlled by CIOINI (CONFIG0[10]).
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Px.n is in Quasi-bidirectional mode.
<br>
Note1: x = 0~4, n = 0~7.
<br>
Note2:
<br>
P0_PMD[7:4] are reserved.
<br>
P1_PMD[15:12], [3:2] are reserved.
<br>
P2_PMD[15:14], [3:0] are reserved.
<br>
P3_PMD[15:14], [7:6] are reserved.
<br>
P4_PMD[11:0] are reserved.
<br>
P5_PMD[15:12] are reserved.
<br>
</div></td></tr><tr><td>
[3:2]</td><td>PMD1</td><td><div style="word-wrap: break-word;"><b>Port 0-5 I/O Pin [N] Mode Control
</b><br>
Determine each I/O mode of Px.n pin. Default mode is controlled by CIOINI (CONFIG0[10]).
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Px.n is in Quasi-bidirectional mode.
<br>
Note1: x = 0~4, n = 0~7.
<br>
Note2:
<br>
P0_PMD[7:4] are reserved.
<br>
P1_PMD[15:12], [3:2] are reserved.
<br>
P2_PMD[15:14], [3:0] are reserved.
<br>
P3_PMD[15:14], [7:6] are reserved.
<br>
P4_PMD[11:0] are reserved.
<br>
P5_PMD[15:12] are reserved.
<br>
</div></td></tr><tr><td>
[5:4]</td><td>PMD2</td><td><div style="word-wrap: break-word;"><b>Port 0-5 I/O Pin [N] Mode Control
</b><br>
Determine each I/O mode of Px.n pin. Default mode is controlled by CIOINI (CONFIG0[10]).
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Px.n is in Quasi-bidirectional mode.
<br>
Note1: x = 0~4, n = 0~7.
<br>
Note2:
<br>
P0_PMD[7:4] are reserved.
<br>
P1_PMD[15:12], [3:2] are reserved.
<br>
P2_PMD[15:14], [3:0] are reserved.
<br>
P3_PMD[15:14], [7:6] are reserved.
<br>
P4_PMD[11:0] are reserved.
<br>
P5_PMD[15:12] are reserved.
<br>
</div></td></tr><tr><td>
[7:6]</td><td>PMD3</td><td><div style="word-wrap: break-word;"><b>Port 0-5 I/O Pin [N] Mode Control
</b><br>
Determine each I/O mode of Px.n pin. Default mode is controlled by CIOINI (CONFIG0[10]).
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Px.n is in Quasi-bidirectional mode.
<br>
Note1: x = 0~4, n = 0~7.
<br>
Note2:
<br>
P0_PMD[7:4] are reserved.
<br>
P1_PMD[15:12], [3:2] are reserved.
<br>
P2_PMD[15:14], [3:0] are reserved.
<br>
P3_PMD[15:14], [7:6] are reserved.
<br>
P4_PMD[11:0] are reserved.
<br>
P5_PMD[15:12] are reserved.
<br>
</div></td></tr><tr><td>
[9:8]</td><td>PMD4</td><td><div style="word-wrap: break-word;"><b>Port 0-5 I/O Pin [N] Mode Control
</b><br>
Determine each I/O mode of Px.n pin. Default mode is controlled by CIOINI (CONFIG0[10]).
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Px.n is in Quasi-bidirectional mode.
<br>
Note1: x = 0~4, n = 0~7.
<br>
Note2:
<br>
P0_PMD[7:4] are reserved.
<br>
P1_PMD[15:12], [3:2] are reserved.
<br>
P2_PMD[15:14], [3:0] are reserved.
<br>
P3_PMD[15:14], [7:6] are reserved.
<br>
P4_PMD[11:0] are reserved.
<br>
P5_PMD[15:12] are reserved.
<br>
</div></td></tr><tr><td>
[11:10]</td><td>PMD5</td><td><div style="word-wrap: break-word;"><b>Port 0-5 I/O Pin [N] Mode Control
</b><br>
Determine each I/O mode of Px.n pin. Default mode is controlled by CIOINI (CONFIG0[10]).
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Px.n is in Quasi-bidirectional mode.
<br>
Note1: x = 0~4, n = 0~7.
<br>
Note2:
<br>
P0_PMD[7:4] are reserved.
<br>
P1_PMD[15:12], [3:2] are reserved.
<br>
P2_PMD[15:14], [3:0] are reserved.
<br>
P3_PMD[15:14], [7:6] are reserved.
<br>
P4_PMD[11:0] are reserved.
<br>
P5_PMD[15:12] are reserved.
<br>
</div></td></tr><tr><td>
[13:12]</td><td>PMD6</td><td><div style="word-wrap: break-word;"><b>Port 0-5 I/O Pin [N] Mode Control
</b><br>
Determine each I/O mode of Px.n pin. Default mode is controlled by CIOINI (CONFIG0[10]).
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Px.n is in Quasi-bidirectional mode.
<br>
Note1: x = 0~4, n = 0~7.
<br>
Note2:
<br>
P0_PMD[7:4] are reserved.
<br>
P1_PMD[15:12], [3:2] are reserved.
<br>
P2_PMD[15:14], [3:0] are reserved.
<br>
P3_PMD[15:14], [7:6] are reserved.
<br>
P4_PMD[11:0] are reserved.
<br>
P5_PMD[15:12] are reserved.
<br>
</div></td></tr><tr><td>
[15:14]</td><td>PMD7</td><td><div style="word-wrap: break-word;"><b>Port 0-5 I/O Pin [N] Mode Control
</b><br>
Determine each I/O mode of Px.n pin. Default mode is controlled by CIOINI (CONFIG0[10]).
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Px.n is in Quasi-bidirectional mode.
<br>
Note1: x = 0~4, n = 0~7.
<br>
Note2:
<br>
P0_PMD[7:4] are reserved.
<br>
P1_PMD[15:12], [3:2] are reserved.
<br>
P2_PMD[15:14], [3:0] are reserved.
<br>
P3_PMD[15:14], [7:6] are reserved.
<br>
P4_PMD[11:0] are reserved.
<br>
P5_PMD[15:12] are reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l03569">3569</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/Mini51Series/Include/<a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Oct 5 2020 14:31:45 for Mini51 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
