library IEEE;
use IEEE.std_logic_1164.all;

entity ShiftRegisterN is
	generic( size : positive := 4);
    port (
        clk      : in std_logic;
        loadEn   : in std_logic;
        dataIn   : in std_logic_vector(3 downto 0);
        dataOut  : out std_logic_vector(3 downto 0)
    );
end entity ShiftRegisterN;

architecture Behavioral of ShiftRegister4 is
    signal s_shiftReg : std_logic_vector(3 downto 0);
begin
    process (clk)
    begin
        if rising_edge(clk) then
            if loadEn = '1' then
                s_shiftReg <= dataIn;
            else
                s_shiftReg <= s_shiftReg(2 downto 0) & '0';
            end if;
        end if;
    end process;

    dataOut <= s_shiftReg;
end architecture Behavioral;
