# MIPS32 Pipeline (Verilog)

This repository contains my Verilog implementation of a 5-stage MIPS32 pipeline CPU.
The project was developed and simulated in **Xilinx Vivado** (no FPGA hardware used).

## ğŸ“‚ Project Structure
- `src/` â€“ Synthesizable design files (MIPS32 pipeline implementation)
- `tb/` â€“ Testbench for simulation
- `screenshots/` â€“ Simulation results and waveform captures

## ğŸ–¥ï¸ Simulation
Simulation was run in Vivado Behavioral Simulation.  
Here is an example waveform of instruction execution:

![Pipeline Simulation](screenshots/waveform_1.png)

## ğŸ› ï¸ Tools Used
- Xilinx Vivado 202x.x
- Verilog HDL
- GTKWave (optional, for viewing `.vcd` files)

## ğŸ“– Notes
- No FPGA board was used â€“ this is **simulation-only**.
- The testbench preloads memory with a small program and prints register contents.
