

================================================================
== Vitis HLS Report for 'decoder_bit_Loop_VITIS_LOOP_227_6_proc'
================================================================
* Date:           Mon Dec  5 17:43:07 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_decoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.812 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.680 us|  0.680 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_227_6  |       32|       32|         2|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     462|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      68|    -|
|Register         |        -|     -|      81|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      81|     530|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln230_fu_182_p2        |         +|   0|  0|  39|          32|           6|
    |add_ln232_fu_122_p2        |         +|   0|  0|  39|          32|           2|
    |add_ln236_fu_249_p2        |         +|   0|  0|  39|          32|           6|
    |i_2_fu_95_p2               |         +|   0|  0|  13|           6|           1|
    |sub_ln232_1_fu_154_p2      |         -|   0|  0|  39|           1|          32|
    |sub_ln232_fu_135_p2        |         -|   0|  0|  39|           1|          32|
    |sub_ln238_1_fu_222_p2      |         -|   0|  0|  39|           1|          32|
    |sub_ln238_fu_203_p2        |         -|   0|  0|  39|           1|          32|
    |ap_condition_87            |       and|   0|  0|   2|           1|           1|
    |icmp_ln227_fu_89_p2        |      icmp|   0|  0|  10|           6|           7|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |best_branch_1_fu_263_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln229_fu_188_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln232_fu_174_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln235_fu_255_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln238_fu_241_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 462|         120|         314|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_return                       |   9|          2|    1|          2|
    |ap_sig_allocacmp_best_branch_2  |  14|          3|   32|         96|
    |ap_sig_allocacmp_i              |   9|          2|    6|         12|
    |best_branch_fu_46               |   9|          2|   32|         64|
    |i_1_fu_42                       |   9|          2|    6|         12|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  68|         15|   79|        190|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_return_preg           |   1|   0|    1|          0|
    |best_branch_2_reg_294    |  32|   0|   32|          0|
    |best_branch_fu_46        |  32|   0|   32|          0|
    |empty_reg_303            |   1|   0|    1|          0|
    |i_1_fu_42                |   6|   0|    6|          0|
    |i_reg_289                |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  81|   0|   81|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+----------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  decoder_bit_Loop_VITIS_LOOP_227_6_proc|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  decoder_bit_Loop_VITIS_LOOP_227_6_proc|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  decoder_bit_Loop_VITIS_LOOP_227_6_proc|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  decoder_bit_Loop_VITIS_LOOP_227_6_proc|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  decoder_bit_Loop_VITIS_LOOP_227_6_proc|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  decoder_bit_Loop_VITIS_LOOP_227_6_proc|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  decoder_bit_Loop_VITIS_LOOP_227_6_proc|  return value|
|ap_return                         |  out|    1|  ap_ctrl_hs|  decoder_bit_Loop_VITIS_LOOP_227_6_proc|  return value|
|p_read                            |   in|   32|     ap_none|                                  p_read|        scalar|
|temp_trellis_survivor_V_address0  |  out|    6|   ap_memory|                 temp_trellis_survivor_V|         array|
|temp_trellis_survivor_V_ce0       |  out|    1|   ap_memory|                 temp_trellis_survivor_V|         array|
|temp_trellis_survivor_V_q0        |   in|   33|   ap_memory|                 temp_trellis_survivor_V|         array|
+----------------------------------+-----+-----+------------+----------------------------------------+--------------+

