/*
 * ACPHY TEMPerature sense module interface (to other PHY modules).
 *
 * Copyright 2018 Broadcom
 *
 * This program is the proprietary software of Broadcom and/or
 * its licensors, and may only be used, duplicated, modified or distributed
 * pursuant to the terms and conditions of a separate, written license
 * agreement executed between you and Broadcom (an "Authorized License").
 * Except as set forth in an Authorized License, Broadcom grants no license
 * (express or implied), right to use, or waiver of any kind with respect to
 * the Software, and Broadcom expressly reserves all rights in and to the
 * Software and all intellectual property rights therein.  IF YOU HAVE NO
 * AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY
 * WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF
 * THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof, and to
 * use this information only in connection with your use of Broadcom
 * integrated circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 * "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR
 * OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL,
 * SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR
 * IN ANY WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
 * IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii)
 * ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF
 * OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY
 * NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 *
 * $Id: phy_ac_temp.h 752951 2018-03-19 18:29:56Z $
 */

#ifndef _phy_ac_temp_h_
#define _phy_ac_temp_h_

#include <phy_api.h>
#include <phy_ac.h>
#include <phy_temp.h>
#include <phy_type_temp.h>

/* Duty Cycle thrttling Support */
#ifdef DUTY_CYCLE_THROTTLING
#define DCT_ENAB(pi)			(pi->_dct)
#else
#define DCT_ENAB(pi)			(0)
#endif /* DUTY_CYCLE_THROTTLING */

/* forward declaration */
typedef struct phy_ac_temp_info phy_ac_temp_info_t;

/* register/unregister ACPHY specific implementations to/from common */
phy_ac_temp_info_t *phy_ac_temp_register_impl(phy_info_t *pi,
	phy_ac_info_t *aci, phy_temp_info_t *ti);
void phy_ac_temp_unregister_impl(phy_ac_temp_info_t *info);

typedef struct _acphy_tempsense_phyregs {
	bool   is_orig;

	uint16 RxFeCtrl1;
	uint16 RxSdFeConfig1;
	uint16 RxSdFeConfig6;
	uint16 DcFiltAddress;
	uint16 RfctrlIntc[PHY_CORE_MAX];
	uint16 RfctrlOverrideAuxTssi[PHY_CORE_MAX];
	uint16 RfctrlCoreAuxTssi1[PHY_CORE_MAX];
	uint16 RfctrlOverrideRxPus[PHY_CORE_MAX];
	uint16 RfctrlCoreRxPus[PHY_CORE_MAX];
	uint16 RfctrlOverrideTxPus[PHY_CORE_MAX];
	uint16 RfctrlCoreTxPus[PHY_CORE_MAX];
	uint16 RfctrlOverrideLpfSwtch[PHY_CORE_MAX];
	uint16 RfctrlCoreLpfSwtch[PHY_CORE_MAX];
	uint16 RfctrlOverrideGains[PHY_CORE_MAX];
	uint16 RfctrlCoreLpfGain[PHY_CORE_MAX];
	uint16 RfctrlOverrideAfeCfg[PHY_CORE_MAX];
	uint16 RfctrlCoreAfeCfg1[PHY_CORE_MAX];
	uint16 RfctrlCoreAfeCfg2[PHY_CORE_MAX];
	uint16 RfctrlCoreRXGAIN1[PHY_CORE_MAX];
} acphy_tempsense_phyregs_t;

typedef struct _tempsense_radioregs {
	bool   is_orig;
	uint16 OVR18[PHY_CORE_MAX];
	uint16 OVR19[PHY_CORE_MAX];
	uint16 OVR5[PHY_CORE_MAX];
	uint16 OVR3[PHY_CORE_MAX];
	uint16 tempsense_cfg[PHY_CORE_MAX];
	uint16 testbuf_cfg1[PHY_CORE_MAX];
	uint16 auxpga_cfg1[PHY_CORE_MAX];
	uint16 auxpga_vmid[PHY_CORE_MAX];
} tempsense_radioregs_t;

typedef struct _tempsense_radioregs_tiny {
	uint16 tempsense_cfg[PHY_CORE_MAX];
	uint16 testbuf_cfg1[PHY_CORE_MAX];
	uint16 auxpga_cfg1[PHY_CORE_MAX];
	uint16 auxpga_vmid[PHY_CORE_MAX];
	uint16 tempsense_ovr1[PHY_CORE_MAX];
	uint16 testbuf_ovr1[PHY_CORE_MAX];
	uint16 auxpga_ovr1[PHY_CORE_MAX];
	uint16 tia_cfg9[PHY_CORE_MAX];
	uint16 adc_ovr1[PHY_CORE_MAX];
	uint16 adc_cfg10[PHY_CORE_MAX];
	uint16 tia_cfg5[PHY_CORE_MAX];
	uint16 rx_bb_2g_ovr_east[PHY_CORE_MAX];
	uint16 tia_cfg7[PHY_CORE_MAX];
} tempsense_radioregs_tiny_t;

typedef struct _tempsense_radioregs_20697 {
	uint16 tempsense_cfg[PHY_CORE_MAX];
	uint16 testbuf_cfg1[PHY_CORE_MAX];
	uint16 auxpga_cfg1[PHY_CORE_MAX];
	uint16 auxpga_vmid[PHY_CORE_MAX];
	uint16 tempsense_ovr1[PHY_CORE_MAX];
	uint16 testbuf_ovr1[PHY_CORE_MAX];
	uint16 auxpga_ovr1[PHY_CORE_MAX];
	uint16 tia_cfg1_ovr[PHY_CORE_MAX];
	uint16 tia_reg7[PHY_CORE_MAX];
	uint16 lpf_ovr1[PHY_CORE_MAX];
	uint16 lpf_ovr2[PHY_CORE_MAX];
	uint16 lpf_reg7[PHY_CORE_MAX];
	uint16 iqcal_cfg4[PHY_CORE_MAX];
	uint16 iqcal_cfg5[PHY_CORE_MAX];
	uint16 iqcal_ovr1[PHY_CORE_MAX];
	uint16 vbat_ovr1[PHY_CORE_MAX];
	uint16 vbat_cfg[PHY_CORE_MAX];
	uint16 tia_reg16[PHY_CORE_MAX];
	uint16 tia_reg17[PHY_CORE_MAX];
	uint16 tia_reg18[PHY_CORE_MAX];
	uint16 lpf_notch_ovr1[PHY_CORE_MAX];
	uint16 lpf_notch_reg7[PHY_CORE_MAX];
	uint16 tia_cfg2_ovr[PHY_CORE_MAX];
} tempsense_radioregs_20697_t;

typedef struct _tempsense_radioregs_20694 {
	uint16 tempsense_cfg[PHY_CORE_MAX];
	uint16 testbuf_cfg1[PHY_CORE_MAX];
	uint16 auxpga_cfg1[PHY_CORE_MAX];
	uint16 auxpga_vmid[PHY_CORE_MAX];
	uint16 tempsense_ovr1[PHY_CORE_MAX];
	uint16 testbuf_ovr1[PHY_CORE_MAX];
	uint16 auxpga_ovr1[PHY_CORE_MAX];
	uint16 tia_cfg1_ovr[PHY_CORE_MAX];
	uint16 tia_reg7[PHY_CORE_MAX];
	uint16 lpf_ovr1[PHY_CORE_MAX];
	uint16 lpf_ovr2[PHY_CORE_MAX];
	uint16 lpf_reg7[PHY_CORE_MAX];
	uint16 iqcal_cfg4[PHY_CORE_MAX];
	uint16 iqcal_cfg5[PHY_CORE_MAX];
	uint16 iqcal_ovr1[PHY_CORE_MAX];
	uint16 vbat_ovr1[PHY_CORE_MAX];
	uint16 vbat_cfg[PHY_CORE_MAX];
} tempsense_radioregs_20694_t;

typedef struct _acphy_tempsense_radioregs
{
	union {
		tempsense_radioregs_t acphy_tempsense_radioregs;
		tempsense_radioregs_tiny_t acphy_tempsense_radioregs_tiny;
		tempsense_radioregs_20694_t acphy_tempsense_radioregs_20694;
		tempsense_radioregs_20697_t acphy_tempsense_radioregs_20697;
	} u;
} acphy_tempsense_radioregs_t;

extern int16 wlc_phy_tempsense_acphy(phy_info_t *pi);
extern void phy_ac_update_tempsense_bitmap(phy_info_t *pi);
extern uint8 wlc_phy_vbat_monitoring_algorithm_acphy(phy_info_t *pi);
extern uint8 phy_ac_vbat_monitoring_algorithm_20694(phy_ac_temp_info_t *ti);
extern int16 wlc_phy_tempsense_vbatsense_acphy_20697
	(phy_info_t *pi, uint8 tempsense_vbatsense);
extern void phy_ac_update_dutycycle_throttle_state(phy_info_t *pi);
int phy_ac_temp_get(phy_ac_temp_info_t *info);

#endif /* _phy_ac_temp_h_ */
