

Implementation tool: Xilinx Vivado v.2019.1
Project:             sobel_edge
Solution:            solution1
Device target:       xczu3eg-sbva484-1-e
Report date:         Wed Jun 03 20:27:31 +0900 2020

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           6034
FF:            4390
DSP:             37
BRAM:             9
SRL:             14
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.965
Timing met
