[user09@mainuser09 ~]$ cd cadence
[user09@mainuser09 cadence]$ cd RAK_18.1_blockImplementation
[user09@mainuser09 RAK_18.1_blockImplementation]$ csh
[user09@mainuser09 RAK_18.1_blockImplementation]$ source ../cadence_setup.csh
[user09@mainuser09 RAK_18.1_blockImplementation]$ which innovus
/home/user09/cadence/INNOVUS19-12-000/bin/innovus
[user09@mainuser09 RAK_18.1_blockImplementation]$ innovus

Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.12-s087_1, built Mon Nov 11 17:32:01 PST 2019
Options:	
Date:		Fri May 26 22:24:44 2023
Host:		mainuser09 (x86_64 w/Linux 3.10.0-1127.el7.x86_64) (1core*4cpus*12th Gen Intel(R) Core(TM) i7-12700 25600KB)
OS:		CentOS Linux release 7.8.2003 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_17486_mainuser09_user09_vvFEJm.

Change the soft stacksize limit to 0.2%RAM (23 mbytes). Set global soft_stack_size_limit to change the value.
Sourcing startup file ./enc.tcl

**INFO:  MMMC transition support version v31-84 

[INFO] Loading PVS 19.11 fill procedures
innovus 1> source DATA/leon.globals
1.000000
innovus 2> init_design
#% Begin Load MMMC data ... (date=05/26 22:25:40, mem=525.2M)
#% End Load MMMC data ... (date=05/26 22:25:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=525.4M, current mem=525.4M)

Loading LEF file LIBS/lef/gsclib045.fixed2.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file LIBS/lef/MEM2_128X32.lef ...

Loading LEF file LIBS/lef/MEM1_256X32.lef ...

Loading LEF file LIBS/lef/pads.lef ...
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BUMPCELL' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'PDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A[0]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A[1]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A[2]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A[3]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A[4]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A[5]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A[6]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A[7]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'CE' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'CK' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[0]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[10]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[11]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[12]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[13]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[14]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri May 26 22:25:40 2023
viaInitial ends at Fri May 26 22:25:40 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from DATA/mmmc.tcl
Reading slow timing library '/home/user09/cadence/RAK_18.1_blockImplementation/LIBS/lib/max/slow.lib' ...
Read 477 cells in library 'gpdk045bc' 
Reading slow timing library '/home/user09/cadence/RAK_18.1_blockImplementation/LIBS/lib/min/MEM1_256X32_slow.lib' ...
**ERROR: (TECHLIB-1198):	The 'index_2' is defined but its corresponding 'variable_2' is not defined for template 'lu_table_template' 'load_template'. This may lead to undesirable analysis results. (File /home/user09/cadence/RAK_18.1_blockImplementation/LIBS/lib/min/MEM1_256X32_slow.lib, Line 135)
Read 1 cells in library 'MEM1_256X32' 
Reading slow timing library '/home/user09/cadence/RAK_18.1_blockImplementation/LIBS/lib/min/MEM2_128X32_slow.lib' ...
**ERROR: (TECHLIB-1198):	The 'index_2' is defined but its corresponding 'variable_2' is not defined for template 'lu_table_template' 'load_template'. This may lead to undesirable analysis results. (File /home/user09/cadence/RAK_18.1_blockImplementation/LIBS/lib/min/MEM2_128X32_slow.lib, Line 135)
Read 1 cells in library 'MEM2_128X32' 
Reading fast timing library '/home/user09/cadence/RAK_18.1_blockImplementation/LIBS/lib/min/fast.lib' ...
**WARN: (TECHLIB-9153):	Duplicate definition for attribute 'dont_use' encountered. The last definition will be retained. (File /home/user09/cadence/RAK_18.1_blockImplementation/LIBS/lib/min/fast.lib, Line 19302)
Read 477 cells in library 'gpdk045wc' 
*** End library_loading (cpu=0.04min, real=0.03min, mem=20.0M, fe_cpu=0.43min, fe_real=0.97min, fe_mem=705.0M) ***
#% Begin Load netlist data ... (date=05/26 22:25:42, mem=550.3M)
*** Begin netlist parsing (mem=705.0M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 479 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'DATA/leon.v.gz'

*** Memory Usage v#1 (Current mem = 759.969M, initial mem = 273.801M) ***
*** End netlist parsing (cpu=0:00:01.4, real=0:00:04.0, mem=760.0M) ***
#% End Load netlist data ... (date=05/26 22:25:46, total cpu=0:00:01.4, real=0:00:04.0, peak res=615.1M, current mem=606.6M)
Top level cell is leon.
Hooked 956 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell leon ...
*** Netlist is unique.
** info: there are 12588 modules.
** info: there are 35610 stdCell insts.
** info: there are 4 macros.

*** Memory Usage v#1 (Current mem = 851.395M, initial mem = 273.801M) ***
Horizontal Layer M1 offset = 190 (derived)
Vertical Layer M2 offset = 200 (derived)
Generated pitch 0.2 in Metal9 is different from 0.33 defined in technology file in unpreferred direction.
Generated pitch 0.38 in Metal9 is different from 0.33 defined in technology file in preferred direction.
Generated pitch 0.285 in Metal8 is different from 0.2 defined in technology file in unpreferred direction.
Generated pitch 0.285 in Metal7 is different from 0.2 defined in technology file in preferred direction.
Generated pitch 0.19 in Metal6 is different from 0.2 defined in technology file in unpreferred direction.
Generated pitch 0.19 in Metal5 is different from 0.2 defined in technology file in preferred direction.
Generated pitch 0.19 in Metal4 is different from 0.2 defined in technology file in unpreferred direction.
Generated pitch 0.19 in Metal3 is different from 0.2 defined in technology file in preferred direction.
Generated pitch 0.19 in Metal2 is different from 0.2 defined in technology file in unpreferred direction.
Generated pitch 0.2 in Metal1 is different from 0.19 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File LIBS/captbl/worst/capTable ...
Cap table was created using Encounter 09.12-e135_1.
Process name: GPDK45.
Reading Capacitance Table File LIBS/captbl/worst/capTable ...
Cap table was created using Encounter 09.12-e135_1.
Process name: GPDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_slow_max
    RC-Corner Name        : rc_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : 'LIBS/captbl/worst/capTable'
    RC-Corner PreRoute Res Factor         : 1.34
    RC-Corner PreRoute Cap Factor         : 1.1
    RC-Corner PostRoute Res Factor        : 1.34 {1.34 1 1}
    RC-Corner PostRoute Cap Factor        : 0.96 {0.96 1 1}
    RC-Corner PostRoute XCap Factor       : 1.22 {1.22 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 0.969 {0.969 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1.34 {1.34 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'LIBS/qx/qrcTechFile'
 
 Analysis View: func_fast_min
    RC-Corner Name        : rc_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : 'LIBS/captbl/worst/capTable'
    RC-Corner PreRoute Res Factor         : 1.34
    RC-Corner PreRoute Cap Factor         : 1.1
    RC-Corner PostRoute Res Factor        : 1.34 {1.34 1 1}
    RC-Corner PostRoute Cap Factor        : 0.96 {0.96 1 1}
    RC-Corner PostRoute XCap Factor       : 1.22 {1.22 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 0.969 {0.969 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1.34 {1.34 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'LIBS/qx/qrcTechFile'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'DATA/leon_func_slow_max.sdc' ...
Current (total cpu=0:00:31.8, real=0:01:05, peak res=884.8M, current mem=884.8M)
**WARN: (TCLCMD-1142):	Virtual clock 'my_clk_v0' is being created with no source objects. (File DATA/leon_func_slow_max.sdc, Line 7).

**WARN: (TCLCMD-1142):	Virtual clock 'my_clk_v1' is being created with no source objects. (File DATA/leon_func_slow_max.sdc, Line 8).

**WARN: (TCLCMD-1142):	Virtual clock 'my_clk_v2' is being created with no source objects. (File DATA/leon_func_slow_max.sdc, Line 9).

Number of path exceptions in the constraint file = 131
INFO (CTE): Reading of timing constraints file DATA/leon_func_slow_max.sdc completed, with 3 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:01.1, real=0:00:01.0, peak res=931.7M, current mem=931.7M)
Current (total cpu=0:00:32.9, real=0:01:06, peak res=931.7M, current mem=931.7M)
Total number of combinational cells: 317
Total number of sequential cells: 150
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFX6
Total number of usable buffers: 8
List of unusable buffers: CLKBUFX2 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX3
Total number of unusable buffers: 8
List of usable inverters: INVX1 INVX12 INVX2 INVX3 INVX20 INVX4 INVX6 INVX16 INVXL INVX8
Total number of usable inverters: 10
List of unusable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8
Total number of unusable inverters: 9
List of identified usable delay cells: DLY1X4 DLY2X4 DLY3X4 DLY1X1 DLY4X1 DLY2X1 DLY3X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          131  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1142          3  Virtual clock '%s' is being created with...
ERROR     TECHLIB-1198         2  The 'index_%d' is defined but its corres...
WARNING   TECHLIB-9153         1  Duplicate definition for attribute '%s' ...
*** Message Summary: 1094 warning(s), 2 error(s)

0
innovus 3> loadFPlan DATA/leon.power.fp
Reading floorplan file - DATA/leon.power.fp (mem = 1114.7M).
#% Begin Load floorplan data ... (date=05/26 22:25:50, mem=934.2M)
*info: reset 48441 existing net BottomPreferredLayer and AvoidDetour
net ignore based on current view = 0
Deleting old partition specification.
Set FPlanBox to (0 0 1977170 1410020)
Horizontal Layer M1 offset = 190 (derived)
Vertical Layer M2 offset = 200 (derived)
Generated pitch 0.2 in Metal9 is different from 0.33 defined in technology file in unpreferred direction.
Generated pitch 0.38 in Metal9 is different from 0.33 defined in technology file in preferred direction.
Generated pitch 0.285 in Metal8 is different from 0.2 defined in technology file in unpreferred direction.
Generated pitch 0.285 in Metal7 is different from 0.2 defined in technology file in preferred direction.
Generated pitch 0.19 in Metal6 is different from 0.2 defined in technology file in unpreferred direction.
Generated pitch 0.19 in Metal5 is different from 0.2 defined in technology file in preferred direction.
Generated pitch 0.19 in Metal4 is different from 0.2 defined in technology file in unpreferred direction.
Generated pitch 0.19 in Metal3 is different from 0.2 defined in technology file in preferred direction.
Generated pitch 0.19 in Metal2 is different from 0.2 defined in technology file in unpreferred direction.
Generated pitch 0.2 in Metal1 is different from 0.19 defined in technology file in unpreferred direction.
 ... processed partition successfully.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
#% End Load floorplan data ... (date=05/26 22:25:51, total cpu=0:00:00.1, real=0:00:01.0, peak res=940.6M, current mem=940.6M)
innovus 4> win
innovus 5> 
innovus 5> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
innovus 6> setMultiCpuUsage -localCpu 2
innovus 7> 
innovus 7> setAnalysisMode -analysisType onChipVariation -cppr both
innovus 8> 
innovus 8> setDontUse *XL true
innovus 9> setDontUse *X1 true
innovus 10> 
innovus 10> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options

**INFO: user set opt options

#optDebug: fT-E <X 2 3 1 0>
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
Multithreaded Timing Analysis is initialized with 2 threads

Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1359.09 CPU=0:00:00.3 REAL=0:00:01.0) 

*summary: 926 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:02.2) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 20552 (58.2%) nets
3		: 2243 (6.4%) nets
4     -	14	: 11621 (32.9%) nets
15    -	39	: 813 (2.3%) nets
40    -	79	: 12 (0.0%) nets
80    -	159	: 3 (0.0%) nets
160   -	319	: 35 (0.1%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 6 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 1 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=34686 (0 fixed + 34686 movable) #buf cell=0 #inv cell=1158 #block=4 (0 floating + 4 preplaced)
#ioInst=0 #net=35287 #term=156504 #term/net=4.44, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=893
stdCell: 34686 single + 0 double + 0 multi
Total standard cell length = 99.5974 (mm), area = 0.1703 (mm^2)
Average module density = 0.492.
Density for the design = 0.492.
       = stdcell_area 497987 sites (170312 um^2) / alloc_area 1011144 sites (345811 um^2).
Pin Density = 0.08709.
            = total # of pins 156504 / total area 1797036.
Enabling multi-CPU acceleration with 2 CPU(s) for placement
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 2.344e+05 (7.71e+04 1.57e+05)
              Est.  stn bbox = 2.557e+05 (8.44e+04 1.71e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1647.8M
Iteration  2: Total net bbox = 2.344e+05 (7.71e+04 1.57e+05)
              Est.  stn bbox = 2.557e+05 (8.44e+04 1.71e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1647.8M
*** Finished SKP initialization (cpu=0:00:09.1, real=0:00:08.0)***
Iteration  3: Total net bbox = 2.083e+05 (8.66e+04 1.22e+05)
              Est.  stn bbox = 2.574e+05 (1.02e+05 1.55e+05)
              cpu = 0:00:12.0 real = 0:00:09.0 mem = 1970.0M
Iteration  4: Total net bbox = 3.864e+05 (1.82e+05 2.04e+05)
              Est.  stn bbox = 5.099e+05 (2.48e+05 2.62e+05)
              cpu = 0:00:04.1 real = 0:00:03.0 mem = 2052.8M
Iteration  5: Total net bbox = 3.864e+05 (1.82e+05 2.04e+05)
              Est.  stn bbox = 5.099e+05 (2.48e+05 2.62e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2052.8M
Iteration  6: Total net bbox = 8.612e+05 (4.78e+05 3.84e+05)
              Est.  stn bbox = 1.122e+06 (6.28e+05 4.94e+05)
              cpu = 0:00:06.2 real = 0:00:04.0 mem = 2016.5M

Iteration  7: Total net bbox = 1.412e+06 (7.47e+05 6.65e+05)
              Est.  stn bbox = 1.679e+06 (9.00e+05 7.79e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1984.5M
Iteration  8: Total net bbox = 1.412e+06 (7.47e+05 6.65e+05)
              Est.  stn bbox = 1.679e+06 (9.00e+05 7.79e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1984.5M
Iteration  9: Total net bbox = 1.465e+06 (7.79e+05 6.86e+05)
              Est.  stn bbox = 1.745e+06 (9.41e+05 8.04e+05)
              cpu = 0:00:06.7 real = 0:00:04.0 mem = 1961.2M
Iteration 10: Total net bbox = 1.465e+06 (7.79e+05 6.86e+05)
              Est.  stn bbox = 1.745e+06 (9.41e+05 8.04e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1961.2M
Iteration 11: Total net bbox = 1.466e+06 (7.83e+05 6.83e+05)
              Est.  stn bbox = 1.749e+06 (9.49e+05 8.00e+05)
              cpu = 0:00:05.7 real = 0:00:03.0 mem = 1959.5M
Iteration 12: Total net bbox = 1.466e+06 (7.83e+05 6.83e+05)
              Est.  stn bbox = 1.749e+06 (9.49e+05 8.00e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1959.5M
Iteration 13: Total net bbox = 1.472e+06 (7.86e+05 6.86e+05)
              Est.  stn bbox = 1.756e+06 (9.51e+05 8.04e+05)
              cpu = 0:00:07.3 real = 0:00:05.0 mem = 1970.5M
Iteration 14: Total net bbox = 1.472e+06 (7.86e+05 6.86e+05)
              Est.  stn bbox = 1.756e+06 (9.51e+05 8.04e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1970.5M
Iteration 15: Total net bbox = 1.470e+06 (7.73e+05 6.96e+05)
              Est.  stn bbox = 1.743e+06 (9.31e+05 8.12e+05)
              cpu = 0:00:13.0 real = 0:00:08.0 mem = 1986.8M
Iteration 16: Total net bbox = 1.470e+06 (7.73e+05 6.96e+05)
              Est.  stn bbox = 1.743e+06 (9.31e+05 8.12e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1986.8M
Iteration 17: Total net bbox = 1.470e+06 (7.73e+05 6.96e+05)
              Est.  stn bbox = 1.743e+06 (9.31e+05 8.12e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1986.8M
Finished Global Placement (cpu=0:00:56.6, real=0:00:38.0, mem=1986.8M)
0 delay mode for cte disabled.
Info: 39 clock gating cells identified, 39 (on average) moved 312/8
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:36 mem=1639.8M) ***
Total net bbox length = 1.470e+06 (7.735e+05 6.963e+05) (ext = 5.655e+05)
Move report: Detail placement moves 34686 insts, mean move: 1.08 um, max move: 25.75 um
	Max move on inst (ahbsi_out_reg_9_haddr_4/DFF): (384.57, 357.98) --> (363.40, 353.40)
	Runtime: CPU: 0:00:03.7 REAL: 0:00:03.0 MEM: 1652.1MB
Summary Report:
Instances move: 34686 (out of 34686 movable)
Instances flipped: 0
Mean displacement: 1.08 um
Max displacement: 25.75 um (Instance: ahbsi_out_reg_9_haddr_4/DFF) (384.575, 357.98) -> (363.4, 353.4)
	Length: 24 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX2
Total net bbox length = 1.468e+06 (7.720e+05 6.963e+05) (ext = 5.646e+05)
Runtime: CPU: 0:00:03.8 REAL: 0:00:03.0 MEM: 1652.1MB
*** Finished refinePlace (0:01:40 mem=1652.1M) ***
*** Finished Initial Placement (cpu=0:01:03, real=0:00:43.0, mem=1645.0M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_slow_max
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1812
[NR-eGR] #PG Blockages       : 26919
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=34906  numIgnoredNets=0
[NR-eGR] There are 41 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 34906 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34906 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.170531e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.76 seconds, mem = 1678.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 154960
[NR-eGR] Metal2  (2V) length: 2.110562e+05um, number of vias: 207021
[NR-eGR] Metal3  (3H) length: 4.235245e+05um, number of vias: 95942
[NR-eGR] Metal4  (4V) length: 2.938042e+05um, number of vias: 9870
[NR-eGR] Metal5  (5H) length: 1.809838e+05um, number of vias: 1492
[NR-eGR] Metal6  (6V) length: 3.345045e+04um, number of vias: 547
[NR-eGR] Metal7  (7H) length: 2.033950e+04um, number of vias: 474
[NR-eGR] Metal8  (8V) length: 2.850624e+04um, number of vias: 111
[NR-eGR] Metal9  (9H) length: 8.318800e+03um, number of vias: 0
[NR-eGR] Total length: 1.199984e+06um, number of vias: 470417
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.133992e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.67 seconds, mem = 1664.7M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.5, real=0:00:01.0)***
***** Total cpu  0:1:8
***** Total real time  0:0:47
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 1: 8, real = 0: 0:47, mem = 1651.7M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1272.1M, totSessionCpu=0:01:42 **
**WARN: (IMPOPT-576):	893 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 2 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	tm : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clk_en : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	resetn : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	scan_clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1298.7M, totSessionCpu=0:01:43 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1655.73 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1812
[NR-eGR] #PG Blockages       : 26919
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=34906  numIgnoredNets=0
[NR-eGR] There are 41 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 34906 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34906 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.190991e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 154960
[NR-eGR] Metal2  (2V) length: 2.145605e+05um, number of vias: 208436
[NR-eGR] Metal3  (3H) length: 4.235351e+05um, number of vias: 95272
[NR-eGR] Metal4  (4V) length: 2.965509e+05um, number of vias: 10741
[NR-eGR] Metal5  (5H) length: 1.894846e+05um, number of vias: 1609
[NR-eGR] Metal6  (6V) length: 3.720811e+04um, number of vias: 566
[NR-eGR] Metal7  (7H) length: 2.166439e+04um, number of vias: 485
[NR-eGR] Metal8  (8V) length: 2.908816e+04um, number of vias: 109
[NR-eGR] Metal9  (9H) length: 8.599200e+03um, number of vias: 0
[NR-eGR] Total length: 1.220691e+06um, number of vias: 472178
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.407636e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.46 sec, Real: 1.10 sec, Curr Mem: 1673.51 MB )
Extraction called for design 'leon' of instances=34690 and nets=47517 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design leon.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1660.508M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: leon
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (2 T). (MEM=1714.1)
Total number of fetched objects 35416
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1893.2 CPU=0:00:01.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1867.66 CPU=0:00:03.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:03.0 totSessionCpu=0:01:50 mem=1867.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_slow_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.996  |
|           TNS (ns):| -2339.3 |
|    Violating Paths:|  5099   |
|          All Paths:|  12273  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     30 (30)      |  -20.325   |     38 (38)      |
|   max_tran     |   269 (11793)    |   -4.415   |   269 (11801)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.125%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:07, mem = 1409.3M, totSessionCpu=0:01:51 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1759.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1759.9M) ***
The useful skew maximum allowed delay is: 0.3
Info: 41 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:52.4/0:01:58.2 (1.0), mem = 1759.9M

Footprint cell information for calculating maxBufDist
*info: There are 8 candidate Buffer cells
*info: There are 8 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.2/0:00:02.0 (1.1), totSession cpu/real = 0:01:54.6/0:02:00.2 (1.0), mem = 1939.1M
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 41 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:55.3/0:02:00.7 (1.0), mem = 1847.1M
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    46.13%|        -|  -2.996|-2339.293|   0:00:00.0| 1907.7M|
|    46.13%|        -|  -2.996|-2339.293|   0:00:00.0| 1927.8M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1927.8M) ***


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt [finish] : cpu/real = 0:00:02.3/0:00:01.9 (1.2), totSession cpu/real = 0:01:57.6/0:02:02.6 (1.0), mem = 1867.1M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 2 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 41 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:57.7/0:02:02.7 (1.0), mem = 1867.1M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   675| 19521|    -4.58|    54|    54|   -20.40|     0|     0|     0|     0|    -3.00| -2339.29|       0|       0|       0|  46.13|          |         |
|     1|     8|    -0.00|     1|     1|   -20.40|     0|     0|     0|     0|    -1.26|   -95.85|     455|      20|     249|  46.46| 0:00:03.0|  2051.2M|
|     0|     0|     0.00|     1|     1|   -20.40|     0|     0|     0|     0|    -1.26|   -95.85|       0|       0|       1|  46.46| 0:00:00.0|  2051.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:04.5 real=0:00:03.0 mem=2051.2M) ***

*** DrvOpt [finish] : cpu/real = 0:00:06.0/0:00:04.0 (1.5), totSession cpu/real = 0:02:03.6/0:02:06.6 (1.0), mem = 1990.5M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**optDesign ... cpu = 0:00:22, real = 0:00:17, mem = 1541.8M, totSessionCpu=0:02:04 **

Active setup views:
 func_slow_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 2 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 41 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:03.8/0:02:06.8 (1.0), mem = 1900.5M
*info: 41 clock nets excluded
*info: 2 special nets excluded.
*info: 12106 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.256  TNS Slack -95.850 
+--------+--------+----------+------------+--------+-------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+-------------+---------+----------------------------------------------------+
|  -1.256| -95.850|    46.46%|   0:00:00.0| 1961.2M|func_slow_max|  default| proc0/iu0/fe_reg_pc_30/DFF/D                       |
|  -0.712| -12.585|    46.53%|   0:00:01.0| 2056.0M|func_slow_max|  default| proc0/iu0/ex_reg_rs2data_21/DFF/D                  |
|  -0.465|  -7.159|    46.58%|   0:00:02.0| 2055.5M|func_slow_max|  default| proc0/iu0/ex_reg_rs1data_18/DFF/D                  |
|  -0.465|  -7.159|    46.58%|   0:00:00.0| 2055.5M|func_slow_max|  default| proc0/iu0/ex_reg_rs1data_18/DFF/D                  |
|  -0.053|  -0.272|    46.60%|   0:00:00.0| 2056.5M|func_slow_max|  default| proc0/iu0/ex_reg_rs1data_4/DFF/D                   |
|  -0.017|  -0.040|    46.61%|   0:00:00.0| 2056.5M|func_slow_max|  default| proc0/iu0/ex_reg_rs1data_5/DFF/D                   |
|  -0.017|  -0.040|    46.61%|   0:00:00.0| 2056.5M|func_slow_max|  default| proc0/iu0/ex_reg_rs1data_5/DFF/D                   |
|  -0.017|  -0.040|    46.61%|   0:00:00.0| 2056.5M|func_slow_max|  default| proc0/iu0/ex_reg_rs1data_5/DFF/D                   |
|   0.000|   0.000|    46.61%|   0:00:00.0| 2056.5M|           NA|       NA| NA                                                 |
+--------+--------+----------+------------+--------+-------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:04.9 real=0:00:03.0 mem=2056.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.9 real=0:00:03.0 mem=2056.5M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:08.3/0:00:06.2 (1.4), totSession cpu/real = 0:02:12.1/0:02:12.9 (1.0), mem = 1995.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 2 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 41 clock nets excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_slow_max
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1812
[NR-eGR] #PG Blockages       : 26919
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=35494  numIgnoredNets=0
[NR-eGR] There are 41 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35494 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 35494 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.177320e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.61 seconds, mem = 1957.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.7, real=0:00:03.0)***
Iteration  8: Total net bbox = 9.091e+05 (5.01e+05 4.08e+05)
              Est.  stn bbox = 1.183e+06 (6.54e+05 5.29e+05)
              cpu = 0:00:03.2 real = 0:00:02.0 mem = 2340.6M
Iteration  9: Total net bbox = 9.146e+05 (5.04e+05 4.10e+05)
              Est.  stn bbox = 1.191e+06 (6.58e+05 5.32e+05)
              cpu = 0:00:07.1 real = 0:00:04.0 mem = 2323.4M
Iteration 10: Total net bbox = 9.055e+05 (4.98e+05 4.07e+05)
              Est.  stn bbox = 1.179e+06 (6.50e+05 5.29e+05)
              cpu = 0:00:04.1 real = 0:00:02.0 mem = 2357.0M
Iteration 11: Total net bbox = 9.109e+05 (4.95e+05 4.16e+05)
              Est.  stn bbox = 1.178e+06 (6.42e+05 5.36e+05)
              cpu = 0:00:05.1 real = 0:00:03.0 mem = 2360.7M
Iteration 12: Total net bbox = 9.301e+05 (5.07e+05 4.23e+05)
              Est.  stn bbox = 1.199e+06 (6.56e+05 5.44e+05)
              cpu = 0:00:03.9 real = 0:00:03.0 mem = 2368.4M
Move report: Timing Driven Placement moves 35274 insts, mean move: 7.12 um, max move: 182.61 um
	Max move on inst (clk_div_reg): (242.60, 368.79) --> (421.66, 365.24)

Finished Incremental Placement (cpu=0:00:32.3, real=0:00:21.0, mem=2297.2M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:47 mem=2304.4M) ***
Total net bbox length = 1.508e+06 (7.946e+05 7.139e+05) (ext = 5.655e+05)
Move report: Detail placement moves 35274 insts, mean move: 1.00 um, max move: 49.03 um
	Max move on inst (proc0/rf0/u0/u0/FE_OFC147_sync_wrdata_2): (420.38, 457.70) --> (469.40, 457.71)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 2304.4MB
Summary Report:
Instances move: 35274 (out of 35274 movable)
Instances flipped: 0
Mean displacement: 1.00 um
Max displacement: 49.03 um (Instance: proc0/rf0/u0/u0/FE_OFC147_sync_wrdata_2) (420.378, 457.704) -> (469.4, 457.71)
	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4
Total net bbox length = 1.506e+06 (7.914e+05 7.148e+05) (ext = 5.646e+05)
Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 2304.4MB
*** Finished refinePlace (0:02:50 mem=2304.4M) ***
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1812
[NR-eGR] #PG Blockages       : 26919
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=35494  numIgnoredNets=0
[NR-eGR] There are 41 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35494 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 35494 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.177655e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.73 seconds, mem = 2304.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 156136
[NR-eGR] Metal2  (2V) length: 2.097111e+05um, number of vias: 208224
[NR-eGR] Metal3  (3H) length: 4.239251e+05um, number of vias: 98124
[NR-eGR] Metal4  (4V) length: 2.975705e+05um, number of vias: 10048
[NR-eGR] Metal5  (5H) length: 1.861836e+05um, number of vias: 1541
[NR-eGR] Metal6  (6V) length: 3.401315e+04um, number of vias: 546
[NR-eGR] Metal7  (7H) length: 1.989869e+04um, number of vias: 477
[NR-eGR] Metal8  (8V) length: 2.840199e+04um, number of vias: 109
[NR-eGR] Metal9  (9H) length: 7.719600e+03um, number of vias: 0
[NR-eGR] Total length: 1.207424e+06um, number of vias: 475205
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.057736e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.69 seconds, mem = 2172.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:38.4, real=0:00:26.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2069.2M)
Extraction called for design 'leon' of instances=35278 and nets=48106 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design leon.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2069.215M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:12, real = 0:00:52, mem = 1451.4M, totSessionCpu=0:02:54 **
#################################################################################
# Design Stage: PreRoute
# Design Name: leon
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (2 T). (MEM=1929.21)
Total number of fetched objects 36004
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2061.69 CPU=0:00:02.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2061.69 CPU=0:00:03.0 REAL=0:00:02.0)
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 2 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
Info: 41 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:59.7/0:02:45.6 (1.1), mem = 2045.7M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    20|   337|    -0.08|     1|     1|   -20.09|     0|     0|     0|     0|    -0.12|    -0.51|       0|       0|       0|  46.61|          |         |
|     0|     0|     0.00|     1|     1|   -20.09|     0|     0|     0|     0|    -0.12|    -0.51|      10|       0|      10|  46.62| 0:00:00.0|  2129.4M|
|     0|     0|     0.00|     1|     1|   -20.09|     0|     0|     0|     0|    -0.12|    -0.51|       0|       0|       0|  46.62| 0:00:00.0|  2129.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2129.4M) ***

*** Starting refinePlace (0:03:03 mem=2129.4M) ***
Total net bbox length = 1.506e+06 (7.914e+05 7.148e+05) (ext = 5.646e+05)
Move report: Detail placement moves 22 insts, mean move: 1.92 um, max move: 5.31 um
	Max move on inst (proc0/rf0/u0/u0/FE_OFC772_n_2811): (342.40, 486.78) --> (346.00, 485.07)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2129.4MB
Summary Report:
Instances move: 22 (out of 35284 movable)
Instances flipped: 0
Mean displacement: 1.92 um
Max displacement: 5.31 um (Instance: proc0/rf0/u0/u0/FE_OFC772_n_2811) (342.4, 486.78) -> (346, 485.07)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: BUFX3
Total net bbox length = 1.506e+06 (7.914e+05 7.148e+05) (ext = 5.646e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2129.4MB
*** Finished refinePlace (0:03:04 mem=2129.4M) ***
*** maximum move = 5.31 um ***
*** Finished re-routing un-routed nets (2129.4M) ***

*** Finish Physical Update (cpu=0:00:06.2 real=0:00:06.0 mem=2129.4M) ***
*** DrvOpt [finish] : cpu/real = 0:00:09.7/0:00:09.0 (1.1), totSession cpu/real = 0:03:09.4/0:02:54.6 (1.1), mem = 2068.8M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------
     Summary (cpu=0.16min real=0.15min mem=1959.8M)                             
------------------------------------------------------------

Setup views included:
 func_slow_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.121  | -0.121  |  0.350  |  1.656  |
|           TNS (ns):| -0.512  | -0.512  |  0.000  |  0.000  |
|    Violating Paths:|   10    |   10    |    0    |    0    |
|          All Paths:|  12273  |  11430  |   33    |  1052   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |  -19.641   |      9 (9)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.617%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:28, real = 0:01:05, mem = 1570.7M, totSessionCpu=0:03:10 **
*** Timing NOT met, worst failing slack is -0.121
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 2 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
Info: 41 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:10.3/0:02:55.1 (1.1), mem = 1961.2M
*info: 41 clock nets excluded
*info: 2 special nets excluded.
*info: 12107 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.121 TNS Slack -0.512 Density 46.62
OptDebug: Start of Optimizer WNS Pass 0: default* WNS 1.656 TNS 0.000; reg2cgate* WNS 0.350 TNS 0.000; reg2reg* WNS -0.121 TNS -0.512; HEPG WNS -0.121 TNS -0.512; all paths WNS -0.121 TNS -0.512
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
|  -0.121|   -0.121|  -0.512|   -0.512|    46.62%|   0:00:00.0| 2028.9M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs1data_4/DFF/D                   |
|   0.001|    0.001|   0.000|    0.000|    46.62%|   0:00:00.0| 2106.7M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs2data_30/DFF/D                  |
|   0.016|    0.016|   0.000|    0.000|    46.62%|   0:00:00.0| 2106.7M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs1data_12/DFF/D                  |
|   0.028|    0.028|   0.000|    0.000|    46.63%|   0:00:00.0| 2106.7M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs1data_24/DFF/D                  |
|   0.028|    0.028|   0.000|    0.000|    46.63%|   0:00:00.0| 2106.7M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs1data_24/DFF/D                  |
+--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2106.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=2106.7M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 1.656 TNS 0.000; reg2cgate* WNS 0.405 TNS 0.000; reg2reg* WNS 0.028 TNS 0.000; HEPG WNS 0.028 TNS 0.000; all paths WNS 0.028 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.028 TNS Slack 0.000 Density 46.63
*** Starting refinePlace (0:03:15 mem=2106.7M) ***
Total net bbox length = 1.506e+06 (7.914e+05 7.148e+05) (ext = 5.646e+05)
Move report: Detail placement moves 24 insts, mean move: 2.19 um, max move: 8.11 um
	Max move on inst (proc0/rf0/u0/u1/g228701): (673.20, 454.29) --> (666.80, 452.58)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2120.2MB
Summary Report:
Instances move: 24 (out of 35288 movable)
Instances flipped: 0
Mean displacement: 2.19 um
Max displacement: 8.11 um (Instance: proc0/rf0/u0/u1/g228701) (673.2, 454.29) -> (666.8, 452.58)
	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: AND2X4
Total net bbox length = 1.506e+06 (7.914e+05 7.148e+05) (ext = 5.646e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2120.2MB
*** Finished refinePlace (0:03:16 mem=2120.2M) ***
*** maximum move = 8.11 um ***
*** Finished re-routing un-routed nets (2120.2M) ***

*** Finish Physical Update (cpu=0:00:06.0 real=0:00:05.0 mem=2120.2M) ***
** GigaOpt Optimizer WNS Slack 0.028 TNS Slack 0.000 Density 46.63

*** Finish pre-CTS Setup Fixing (cpu=0:00:08.0 real=0:00:08.0 mem=2120.2M) ***

*** SetupOpt [finish] : cpu/real = 0:00:11.1/0:00:10.4 (1.1), totSession cpu/real = 0:03:21.4/0:03:05.5 (1.1), mem = 2052.6M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 2 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 41 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:21.8/0:03:05.9 (1.1), mem = 2007.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 46.63
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    46.63%|        -|   0.000|   0.000|   0:00:00.0| 2007.2M|
|    46.63%|        0|   0.000|   0.000|   0:00:00.0| 2007.2M|
|    46.60%|       39|   0.000|   0.000|   0:00:00.0| 2083.6M|
|    46.43%|      603|   0.000|   0.000|   0:00:02.0| 2085.6M|
|    46.42%|       27|   0.000|   0.000|   0:00:00.0| 2085.6M|
|    46.42%|        2|   0.000|   0.000|   0:00:00.0| 2085.6M|
|    46.42%|        0|   0.000|   0.000|   0:00:00.0| 2085.6M|
|    46.42%|        0|   0.000|   0.000|   0:00:00.0| 2085.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 46.42
End: Core Area Reclaim Optimization (cpu = 0:00:04.9) (real = 0:00:03.0) **
*** Starting refinePlace (0:03:27 mem=2101.6M) ***
Total net bbox length = 1.506e+06 (7.915e+05 7.148e+05) (ext = 5.646e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2101.6MB
Summary Report:
Instances move: 0 (out of 35238 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.506e+06 (7.915e+05 7.148e+05) (ext = 5.646e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2101.6MB
*** Finished refinePlace (0:03:27 mem=2101.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2101.6M) ***

*** Finish Physical Update (cpu=0:00:05.5 real=0:00:06.0 mem=2102.6M) ***
*** AreaOpt [finish] : cpu/real = 0:00:10.4/0:00:08.8 (1.2), totSession cpu/real = 0:03:32.2/0:03:14.7 (1.1), mem = 2102.6M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:09, mem=1965.94M, totSessionCpu=0:03:32).

Active setup views:
 func_slow_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'leon' of instances=35242 and nets=48071 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design leon.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1907.930M)
Skewing Data Summary (End_of_FINAL)
Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1812
[NR-eGR] #PG Blockages       : 26919
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=35458  numIgnoredNets=0
[NR-eGR] There are 41 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35458 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 35458 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.178111e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.77 sec, Real: 0.67 sec, Curr Mem: 1979.89 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: leon
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (2 T). (MEM=1977.89)
Total number of fetched objects 35968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2107.83 CPU=0:00:02.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2107.83 CPU=0:00:03.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:03.0 totSessionCpu=0:03:39 mem=2107.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:57, real = 0:01:30, mem = 1578.6M, totSessionCpu=0:03:39 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_slow_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.241  |  1.532  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12273  |  11430  |   33    |  1052   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |  -19.641   |      9 (9)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.422%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:59, real = 0:01:40, mem = 1572.7M, totSessionCpu=0:03:41 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:03:08, real = 0:02:27, mem = 1865.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665         893  %s : Net has unplaced terms or is connec...
*** Message Summary: 898 warning(s), 0 error(s)

innovus 11> checkPlace leon.checkPlace
Begin checking placement ... (start mem=1865.4M, init mem=1889.3M)
*info: Placed = 35242          (Fixed = 4)
*info: Unplaced = 0           
Placement Density:46.42%(171410/369239)
Placement Density (including fixed std cells):46.42%(171410/369239)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1882.2M)
0
innovus 12> saveDesign DBS/prects.enc
#% Begin save design ... (date=05/26 22:28:18, mem=1470.4M)
% Begin Save ccopt configuration ... (date=05/26 22:28:18, mem=1470.4M)
% End Save ccopt configuration ... (date=05/26 22:28:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1471.2M, current mem=1471.2M)
% Begin Save netlist data ... (date=05/26 22:28:18, mem=1471.2M)
Writing Binary DB to DBS/prects.enc.dat.tmp/vbin/leon.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/26 22:28:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1471.2M, current mem=1471.1M)
Saving congestion map file DBS/prects.enc.dat.tmp/leon.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 22:28:21, mem=1471.8M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 22:28:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1471.9M, current mem=1471.9M)
% Begin Save clock tree data ... (date=05/26 22:28:21, mem=1472.4M)
% End Save clock tree data ... (date=05/26 22:28:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1472.4M, current mem=1472.4M)
Saving preference file DBS/prects.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/26 22:28:22, mem=1472.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/26 22:28:23, total cpu=0:00:00.1, real=0:00:01.0, peak res=1472.6M, current mem=1472.6M)
Saving PG file DBS/prects.enc.dat.tmp/leon.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:02.0 mem=1882.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/26 22:28:25, mem=1472.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=05/26 22:28:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1472.7M, current mem=1472.7M)
% Begin Save routing data ... (date=05/26 22:28:25, mem=1472.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1882.2M) ***
% End Save routing data ... (date=05/26 22:28:26, total cpu=0:00:00.2, real=0:00:01.0, peak res=1473.3M, current mem=1473.3M)
Saving property file DBS/prects.enc.dat.tmp/leon.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1885.2M) ***
Saving rc congestion map DBS/prects.enc.dat.tmp/leon.congmap.gz ...
% Begin Save power constraints data ... (date=05/26 22:28:27, mem=1473.6M)
% End Save power constraints data ... (date=05/26 22:28:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1473.7M, current mem=1473.7M)
Generated self-contained design prects.enc.dat.tmp
#% End save design ... (date=05/26 22:28:28, total cpu=0:00:01.9, real=0:00:10.0, peak res=1475.1M, current mem=1475.1M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 13> 
innovus 13> extractRC
Extraction called for design 'leon' of instances=35242 and nets=48071 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design leon.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1919.496M)
127
innovus 14> rcOut -spef leon.spef -rc_corner rc_worst
innovus 15> 
innovus 15> add_ndr -width {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 Metal7 0.14 Metal8 0.14 Metal9 0.14 } -spacing {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 Metal7 0.14 Metal8 0.14 Metal9 0.14 } -name 2w2s
innovus 16> create_route_type -name clkroute -non_default_rule 2w2s -bottom_preferred_layer Metal5 -top_preferred_layer Metal6
innovus 17> set_ccopt_property route_type clkroute -net_type trunk
innovus 18> set_ccopt_property route_type clkroute -net_type leaf 
innovus 19> set_ccopt_property buffer_cells {CLKBUFX8 CLKBUFX12}
innovus 20> set_ccopt_property inverter_cells {CLKINVX8 CLKINVX12}
innovus 21> set_ccopt_property clock_gating_cells TLATNTSCA*
innovus 22> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): functional_func_slow_max
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_fast_min'
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
innovus 23> source ccopt.spec
Extracting original clock gating for test_clk...
  clock_tree test_clk contains 11537 sinks and 35 clock gates.
  Extraction for test_clk complete.
Extracting original clock gating for test_clk done.
Extracting original clock gating for my_clk...
  clock_tree my_clk contains 9615 sinks and 15 clock gates.
  Extraction for my_clk complete.
Extracting original clock gating for my_clk done.
Extracting original clock gating for div_clk...
  clock_tree div_clk contains 1923 sinks and 21 clock gates.
  Extraction for div_clk complete.
Extracting original clock gating for div_clk done.
Found 1 generator input for clock tree div_clk.
The skew group div_clk/functional_func_slow_max was created. It contains 1923 sinks and 1 sources.
The skew group my_clk/functional_func_slow_max was created. It contains 11537 sinks and 1 sources.
The skew group test_clk/functional_func_slow_max was created. It contains 11537 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
innovus 24> ccopt_design -cts
#% Begin ccopt_design (date=05/26 22:28:34, mem=1396.6M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1866.5M, init mem=1873.6M)
*info: Placed = 35242          (Fixed = 4)
*info: Unplaced = 0           
Placement Density:46.42%(171410/369239)
Placement Density (including fixed std cells):46.42%(171410/369239)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1866.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 pin insertion delay advances (0 of 11537 clock tree sinks)
Found 0 pin insertion delay delays (0 of 11537 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1866.50 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1812
[NR-eGR] #PG Blockages       : 26919
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=35458  numIgnoredNets=0
[NR-eGR] There are 41 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35458 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 35458 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.178111e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 156065
[NR-eGR] Metal2  (2V) length: 2.100732e+05um, number of vias: 208167
[NR-eGR] Metal3  (3H) length: 4.256250e+05um, number of vias: 98198
[NR-eGR] Metal4  (4V) length: 2.973684e+05um, number of vias: 9987
[NR-eGR] Metal5  (5H) length: 1.844505e+05um, number of vias: 1539
[NR-eGR] Metal6  (6V) length: 3.413457e+04um, number of vias: 553
[NR-eGR] Metal7  (7H) length: 2.037461e+04um, number of vias: 477
[NR-eGR] Metal8  (8V) length: 2.839822e+04um, number of vias: 106
[NR-eGR] Metal9  (9H) length: 7.556800e+03um, number of vias: 0
[NR-eGR] Total length: 1.207981e+06um, number of vias: 475092
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.056533e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.37 sec, Real: 1.02 sec, Curr Mem: 1881.37 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.4 real=0:00:01.1)
Rebuilding timing graph...
Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
clock_gating_cells is set for at least one key
inverter_cells is set for at least one key
route_type is set for at least one key
source_max_capacitance is set for at least one key
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree div_clk:
Non-default CCOpt properties:
  route_type (leaf): clkroute (default: default)
  route_type (trunk): clkroute (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CLKBUFX12 CLKBUFX8 
  Inverters:   CLKINVX12 CLKINVX8 
  Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 369238.932um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk/Leaf Routing info:
  Route-type name: clkroute; Top/bottom preferred layer name: Metal6/Metal5; 
  Non-default rule name: 2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner slow_max:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.085ns
  Buffer max distance: 407.442um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX12, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=407.442um, saturatedSlew=0.093ns, speed=3148.702um per ns, cellArea=12.591um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX12, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=371.707um, saturatedSlew=0.093ns, speed=4732.107um per ns, cellArea=11.041um^2 per 1000um}
  Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=562.308um, saturatedSlew=0.096ns, speed=1590.237um per ns, cellArea=26.761um^2 per 1000um}

Clock tree balancer configuration for clock_trees my_clk test_clk:
Non-default CCOpt properties:
  route_type (leaf): clkroute (default: default)
  route_type (trunk): clkroute (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_max_capacitance: 1000 (default: auto)
For power domain auto-default:
  Buffers:     CLKBUFX12 CLKBUFX8 
  Inverters:   CLKINVX12 CLKINVX8 
  Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 369238.932um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk/Leaf Routing info:
  Route-type name: clkroute; Top/bottom preferred layer name: Metal6/Metal5; 
  Non-default rule name: 2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner slow_max:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.085ns
  Buffer max distance: 407.442um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX12, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=407.442um, saturatedSlew=0.093ns, speed=3148.702um per ns, cellArea=12.591um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX12, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=371.707um, saturatedSlew=0.093ns, speed=4732.107um per ns, cellArea=11.041um^2 per 1000um}
  Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=562.308um, saturatedSlew=0.096ns, speed=1590.237um per ns, cellArea=26.761um^2 per 1000um}


Logic Sizing Table:

-------------------------------------------------------------------
Cell     Instance count    Source         Eligible library cells
-------------------------------------------------------------------
MX2X4          2           library set    {MX2X8 MX2X6 MX2X4 MX2X2}
-------------------------------------------------------------------


Clock tree balancer configuration for skew_group my_clk/functional_func_slow_max:
  Sources:                     pin clk
  Total number of sinks:       11537
  Delay constrained sinks:     11536
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_max:setup.late:
  Skew target:                 0.085ns
Clock tree balancer configuration for skew_group test_clk/functional_func_slow_max:
  Sources:                     pin scan_clk
  Total number of sinks:       11537
  Delay constrained sinks:     11536
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_max:setup.late:
  Skew target:                 0.085ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree div_clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree div_clk: preferred layers Metal5-Metal6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree div_clk: preferred layers Metal5-Metal6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree my_clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree my_clk: preferred layers Metal5-Metal6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree my_clk: preferred layers Metal5-Metal6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree test_clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree test_clk: preferred layers Metal5-Metal6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree test_clk: preferred layers Metal5-Metal6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group my_clk/functional_func_slow_max with 11537 clock sinks

Distribution of half-perimeter wire length by ICG depth:

-----------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
-----------------------------------------------------------------------------
   0          0        35      [min=14, max=930, avg=154, sd=228, total=5388]
   0          1         5      [min=4, max=979, avg=459, sd=448, total=2296]
   0          2         1      [min=802, max=802, avg=802, sd=0, total=802]
-----------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------------
Layer            Via Cell      Res.     Cap.     RC       Top of Stack
Range                          (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------------
Metal1-Metal2    VIA12_1C_H    8.860    0.010    0.089    false
Metal2-Metal3    VIA23_1C_V    8.860    0.009    0.076    false
Metal3-Metal4    VIA34_1C_H    8.860    0.009    0.076    false
Metal4-Metal5    VIA45_1C_H    8.860    0.009    0.076    false
Metal5-Metal6    VIA5_0_VH     8.860    0.010    0.091    false
Metal6-Metal7    VIA6_0_HV     8.860    0.070    0.621    false
Metal7-Metal8    VIA7_0_VH     8.860    0.070    0.621    false
Metal8-Metal9    VIA8_0_VH     0.376    0.127    0.048    false
----------------------------------------------------------------------

Via Selection for Estimated Routes (rule 2w2s):

---------------------------------------------------------------------
Layer            Via Cell     Res.     Cap.     RC       Top of Stack
Range                         (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------------
Metal1-Metal2    VIA12_1C     8.860    0.008    0.074    false
Metal2-Metal3    VIA23_1C     8.860    0.007    0.062    false
Metal3-Metal4    VIA34_1C     8.860    0.007    0.062    false
Metal4-Metal5    VIA45_1C     8.860    0.007    0.062    false
Metal5-Metal6    VIA5_0_VH    8.860    0.010    0.091    false
Metal6-Metal7    VIA6_0_HV    8.860    0.070    0.621    false
Metal7-Metal8    VIA7_0_VH    8.860    0.070    0.621    false
Metal8-Metal9    VIA8_0_VH    0.376    0.127    0.048    false
---------------------------------------------------------------------

Have 2 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.5 real=0:00:02.9)
Synthesizing clock trees...
  Preparing To Balance...
  Library trimming clock gates in power domain auto-default and half-corner slow_max:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Library trimming was not able to trim any cells:
  TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=36, nicg=0, l=2, total=38
      cell areas       : b=0.000um^2, i=0.000um^2, icg=233.928um^2, nicg=0.000um^2, l=8.208um^2, total=242.136um^2
      hp wire lengths  : top=0.000um, trunk=3.800um, leaf=6868.100um, total=6871.900um
    Clock DAG library cell distribution before merging {count}:
       ICGs: TLATNTSCAX2: 36 
     Logics: MX2X4: 2 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             36
    Globally unique enables                       34
    Potentially mergeable clock gates              2
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    -------------------------------------------------------
    Cannot merge reason               Number of occurrences
    -------------------------------------------------------
    GloballyUnique                             32
    ClockGateMergingDisabledOnTree              4
    -------------------------------------------------------
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              2
    Globally unique logic expressions               2
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   2
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=36, nicg=0, l=2, total=38
      cell areas       : b=0.000um^2, i=0.000um^2, icg=541.728um^2, nicg=0.000um^2, l=11.628um^2, total=553.356um^2
      hp wire lengths  : top=0.000um, trunk=3.800um, leaf=6868.100um, total=6871.900um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: TLATNTSCAX20: 36 
     Logics: MX2X8: 2 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree test_clk...
      Clock tree timing engine global stage delay update for slow_max:setup.late...
      Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clustering clock_tree test_clk done.
    Clustering clock_tree my_clk...
      Clustering clock_tree div_clk...
      Clustering clock_tree div_clk done.
    Clustering clock_tree my_clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=251, i=0, icg=36, nicg=0, l=2, total=289
      cell areas       : b=1282.158um^2, i=0.000um^2, icg=342.684um^2, nicg=0.000um^2, l=11.628um^2, total=1636.470um^2
      hp wire lengths  : top=0.000um, trunk=7919.390um, leaf=20692.930um, total=28612.320um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX12: 247 CLKBUFX8: 4 
       ICGs: TLATNTSCAX20: 9 TLATNTSCAX16: 1 TLATNTSCAX12: 1 TLATNTSCAX8: 5 TLATNTSCAX6: 3 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X8: 2 
    Bottom-up phase done. (took cpu=0:00:07.2 real=0:00:07.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (0:04:01 mem=2040.8M) ***
Total net bbox length = 1.528e+06 (8.024e+05 7.257e+05) (ext = 5.644e+05)
Move report: Detail placement moves 1841 insts, mean move: 1.13 um, max move: 6.00 um
	Max move on inst (proc0/CTS_ccl_buf_01051): (464.60, 372.21) --> (458.60, 372.21)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2040.8MB
Summary Report:
Instances move: 1841 (out of 35489 movable)
Instances flipped: 0
Mean displacement: 1.13 um
Max displacement: 6.00 um (Instance: proc0/CTS_ccl_buf_01051) (464.6, 372.21) -> (458.6, 372.21)
	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX12
Total net bbox length = 1.529e+06 (8.028e+05 7.260e+05) (ext = 5.643e+05)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2040.8MB
*** Finished refinePlace (0:04:02 mem=2040.8M) ***
    Moved 702, flipped 226 and cell swapped 0 of 11826 clock instance(s) during refinement.
    The largest move was 6 microns for proc0/CTS_ccl_buf_01051.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.3 real=0:00:01.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for slow_max:setup.late...
    Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.2,1.68)              3
    [1.68,2.16)             6
    [2.16,2.64)             0
    [2.64,3.12)             2
    [3.12,3.6)             19
    [3.6,4.08)              2
    [4.08,4.56)             0
    [4.56,5.04)             1
    [5.04,5.52)             0
    [5.52,6)                1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------
        6            (464.600,372.210)    (458.600,372.210)    ccl clock buffer, uid:A343a5 (a lib_cell CLKBUFX12) at (458.600,372.210), in power domain auto-default
        5            (723.600,182.400)    (718.600,182.400)    ccl_a clock buffer, uid:A34351 (a lib_cell CLKBUFX12) at (718.600,182.400), in power domain auto-default
        4            (722.600,182.400)    (726.600,182.400)    ccl_a clock buffer, uid:A3439c (a lib_cell CLKBUFX12) at (726.600,182.400), in power domain auto-default
        4            (281.000,151.620)    (285.000,151.620)    ccl_a clock buffer, uid:A34360 (a lib_cell CLKBUFX12) at (285.000,151.620), in power domain auto-default
        3.42         (233.000,509.010)    (233.000,505.590)    ccl_a clock buffer, uid:A3434e (a lib_cell CLKBUFX12) at (233.000,505.590), in power domain auto-default
        3.42         (329.400,546.630)    (329.400,543.210)    ccl_a clock buffer, uid:A3434d (a lib_cell CLKBUFX12) at (329.400,543.210), in power domain auto-default
        3.42         (389.200,522.690)    (389.200,519.270)    ccl_a clock buffer, uid:A342d2 (a lib_cell CLKBUFX12) at (389.200,519.270), in power domain auto-default
        3.42         (363.200,618.450)    (363.200,615.030)    ccl_a clock buffer, uid:A342d1 (a lib_cell CLKBUFX12) at (363.200,615.030), in power domain auto-default
        3.42         (329.000,553.470)    (329.000,550.050)    ccl_a clock buffer, uid:A342d0 (a lib_cell CLKBUFX12) at (329.000,550.050), in power domain auto-default
        3.42         (609.800,454.290)    (609.800,457.710)    ccl_a clock buffer, uid:A34252 (a lib_cell CLKBUFX12) at (609.800,457.710), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:02.2 real=0:00:01.9)
    Clock DAG stats after 'Clustering':
      cell counts      : b=251, i=0, icg=36, nicg=0, l=2, total=289
      cell areas       : b=1282.158um^2, i=0.000um^2, icg=342.684um^2, nicg=0.000um^2, l=11.628um^2, total=1636.470um^2
      cell capacitance : b=0.548pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.573pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=0.906pF, leaf=5.192pF, total=6.098pF
      wire lengths     : top=0.000um, trunk=10109.418um, leaf=51070.268um, total=61179.686um
      hp wire lengths  : top=0.000um, trunk=7973.040um, leaf=20741.395um, total=28714.435um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=8, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns, 0.000ns, 0.000ns]} avg=0.103ns sd=0.064ns sum=0.825ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=47 avg=0.066ns sd=0.025ns min=0.000ns max=0.103ns {17 <= 0.063ns, 20 <= 0.084ns, 5 <= 0.094ns, 3 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=246 avg=0.100ns sd=0.024ns min=0.050ns max=0.243ns {1 <= 0.063ns, 15 <= 0.084ns, 59 <= 0.094ns, 81 <= 0.100ns, 82 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX12: 247 CLKBUFX8: 4 
       ICGs: TLATNTSCAX20: 9 TLATNTSCAX16: 1 TLATNTSCAX12: 1 TLATNTSCAX8: 5 TLATNTSCAX6: 3 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X8: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.883, max=1.265, avg=1.177, sd=0.124], skew [0.382 vs 0.085*], 80.3% {1.182, 1.265} (wid=0.030 ws=0.026) (gid=1.244 gs=0.369)
    Skew group summary after 'Clustering':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.883, max=1.265, avg=1.177, sd=0.124], skew [0.382 vs 0.085*], 80.3% {1.182, 1.265} (wid=0.030 ws=0.026) (gid=1.244 gs=0.369)
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.564, max=0.954, avg=0.865, sd=0.127], skew [0.390 vs 0.085*], 80.3% {0.871, 0.954} (wid=0.027 ws=0.025) (gid=0.936 gs=0.379)
    Legalizer API calls during this step: 4740 succeeded with high effort: 4740 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:09.8 real=0:00:09.5)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       292 (unrouted=292, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52547 (unrouted=17165, trialRouted=35382, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=16747, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 292 nets for routing of which 292 have one or more fixed wires.
(ccopt eGR): Start to route 292 all nets
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1812
[NR-eGR] #PG Blockages       : 68621
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=35709  numIgnoredNets=35417
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 292 clock nets ( 292 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 292 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 292 net(s) in layer range [5, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.061779e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 177 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [4, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.017148e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 177 net(s) in layer range [5, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.000589e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 174 nets and layer range [5, 9]
[NR-eGR] Layer group 4: route 174 net(s) in layer range [5, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.387545e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 82 nets and layer range [3, 9]
[NR-eGR] Layer group 5: route 82 net(s) in layer range [3, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.748578e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 67 nets and layer range [2, 9]
[NR-eGR] Layer group 6: route 67 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 2.039021e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 144900
[NR-eGR] Metal2  (2V) length: 1.795458e+05um, number of vias: 183396
[NR-eGR] Metal3  (3H) length: 3.903756e+05um, number of vias: 96228
[NR-eGR] Metal4  (4V) length: 2.919179e+05um, number of vias: 16619
[NR-eGR] Metal5  (5H) length: 2.054691e+05um, number of vias: 6988
[NR-eGR] Metal6  (6V) length: 5.008450e+04um, number of vias: 566
[NR-eGR] Metal7  (7H) length: 2.045792e+04um, number of vias: 475
[NR-eGR] Metal8  (8V) length: 2.840658e+04um, number of vias: 106
[NR-eGR] Metal9  (9H) length: 7.556800e+03um, number of vias: 0
[NR-eGR] Total length: 1.173814e+06um, number of vias: 449278
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.159729e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 12113
[NR-eGR] Metal2  (2V) length: 6.681160e+03um, number of vias: 13244
[NR-eGR] Metal3  (3H) length: 8.711675e+03um, number of vias: 9199
[NR-eGR] Metal4  (4V) length: 7.864575e+03um, number of vias: 6740
[NR-eGR] Metal5  (5H) length: 2.186788e+04um, number of vias: 5456
[NR-eGR] Metal6  (6V) length: 1.595174e+04um, number of vias: 20
[NR-eGR] Metal7  (7H) length: 1.624000e+02um, number of vias: 4
[NR-eGR] Metal8  (8V) length: 3.578650e+02um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.159729e+04um, number of vias: 46776
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.159729e+04um, number of vias: 46776
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.92 sec, Real: 0.83 sec, Curr Mem: 1936.70 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_17486_mainuser09_user09_vvFEJm/.rgfFpSyfY
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.0 real=0:00:01.0)
    Routing using eGR only done.
Net route status summary:
  Clock:       292 (unrouted=0, trialRouted=0, noStatus=0, routed=292, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52547 (unrouted=17165, trialRouted=35382, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=16747, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1812
[NR-eGR] #PG Blockages       : 26919
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 292  Num Prerouted Wires = 51233
[NR-eGR] Read numTotalNets=35709  numIgnoredNets=292
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 35417 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 35417 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.131743e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.69 seconds, mem = 1982.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 156567
[NR-eGR] Metal2  (2V) length: 1.946998e+05um, number of vias: 201702
[NR-eGR] Metal3  (3H) length: 3.931919e+05um, number of vias: 102392
[NR-eGR] Metal4  (4V) length: 2.889766e+05um, number of vias: 19197
[NR-eGR] Metal5  (5H) length: 2.106889e+05um, number of vias: 7583
[NR-eGR] Metal6  (6V) length: 5.951331e+04um, number of vias: 890
[NR-eGR] Metal7  (7H) length: 3.308398e+04um, number of vias: 528
[NR-eGR] Metal8  (8V) length: 3.007231e+04um, number of vias: 128
[NR-eGR] Metal9  (9H) length: 8.819000e+03um, number of vias: 0
[NR-eGR] Total length: 1.219046e+06um, number of vias: 488987
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.62 seconds, mem = 1958.6M
End of congRepair (cpu=0:00:01.3, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:01.3 real=0:00:01.0)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.9 real=0:00:02.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'leon' of instances=35493 and nets=52839 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design leon.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1963.664M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock tree timing engine global stage delay update for slow_max:setup.late...
  Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=251, i=0, icg=36, nicg=0, l=2, total=289
    cell areas       : b=1282.158um^2, i=0.000um^2, icg=342.684um^2, nicg=0.000um^2, l=11.628um^2, total=1636.470um^2
    cell capacitance : b=0.548pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.573pF
    sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
    wire capacitance : top=0.000pF, trunk=0.936pF, leaf=5.344pF, total=6.280pF
    wire lengths     : top=0.000um, trunk=10109.418um, leaf=51070.268um, total=61179.686um
    hp wire lengths  : top=0.000um, trunk=7973.040um, leaf=20741.395um, total=28714.435um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=16, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.052ns sd=0.068ns sum=0.833ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=47 avg=0.067ns sd=0.025ns min=0.000ns max=0.105ns {16 <= 0.063ns, 19 <= 0.084ns, 5 <= 0.094ns, 4 <= 0.100ns, 3 <= 0.105ns}
    Leaf  : target=0.105ns count=246 avg=0.101ns sd=0.024ns min=0.051ns max=0.243ns {1 <= 0.063ns, 10 <= 0.084ns, 54 <= 0.094ns, 69 <= 0.100ns, 96 <= 0.105ns} {10 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX12: 247 CLKBUFX8: 4 
     ICGs: TLATNTSCAX20: 9 TLATNTSCAX16: 1 TLATNTSCAX12: 1 TLATNTSCAX8: 5 TLATNTSCAX6: 3 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
   Logics: MX2X8: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group my_clk/functional_func_slow_max: insertion delay [min=0.885, max=1.271, avg=1.183, sd=0.125], skew [0.386 vs 0.085*], 80.3% {1.189, 1.271} (wid=0.030 ws=0.026) (gid=1.250 gs=0.374)
  Skew group summary after clustering cong repair call:
    skew_group my_clk/functional_func_slow_max: insertion delay [min=0.885, max=1.271, avg=1.183, sd=0.125], skew [0.386 vs 0.085*], 80.3% {1.189, 1.271} (wid=0.030 ws=0.026) (gid=1.250 gs=0.374)
    skew_group test_clk/functional_func_slow_max: insertion delay [min=0.566, max=0.960, avg=0.870, sd=0.128], skew [0.394 vs 0.085*], 80.3% {0.877, 0.960} (wid=0.028 ws=0.025) (gid=0.941 gs=0.383)
  CongRepair After Initial Clustering done. (took cpu=0:00:03.9 real=0:00:03.4)
  Stage::Clustering done. (took cpu=0:00:13.8 real=0:00:12.9)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=253, i=0, icg=36, nicg=0, l=2, total=291
      cell areas       : b=1289.682um^2, i=0.000um^2, icg=349.182um^2, nicg=0.000um^2, l=11.628um^2, total=1650.492um^2
      cell capacitance : b=0.551pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.576pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=0.947pF, leaf=5.353pF, total=6.300pF
      wire lengths     : top=0.000um, trunk=10232.343um, leaf=51169.559um, total=61401.902um
      hp wire lengths  : top=0.000um, trunk=8062.860um, leaf=20876.845um, total=28939.705um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.825ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=48 avg=0.067ns sd=0.026ns min=0.000ns max=0.105ns {17 <= 0.063ns, 19 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 6 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.024ns min=0.051ns max=0.243ns {1 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 69 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX12: 247 CLKBUFX8: 6 
       ICGs: TLATNTSCAX20: 10 TLATNTSCAX16: 1 TLATNTSCAX12: 1 TLATNTSCAX8: 5 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X8: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.886, max=1.296], skew [0.410 vs 0.085*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.886, max=1.296], skew [0.410 vs 0.085*]
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.567, max=0.985], skew [0.418 vs 0.085*]
    Legalizer API calls during this step: 613 succeeded with high effort: 613 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:01.3 real=0:00:01.3)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=253, i=0, icg=36, nicg=0, l=2, total=291
      cell areas       : b=1289.682um^2, i=0.000um^2, icg=349.182um^2, nicg=0.000um^2, l=11.628um^2, total=1650.492um^2
      cell capacitance : b=0.551pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.576pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=0.947pF, leaf=5.353pF, total=6.300pF
      wire lengths     : top=0.000um, trunk=10232.343um, leaf=51169.559um, total=61401.902um
      hp wire lengths  : top=0.000um, trunk=8062.860um, leaf=20876.845um, total=28939.705um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.825ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=48 avg=0.067ns sd=0.026ns min=0.000ns max=0.105ns {17 <= 0.063ns, 19 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 6 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.024ns min=0.051ns max=0.243ns {1 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 69 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX12: 247 CLKBUFX8: 6 
       ICGs: TLATNTSCAX20: 10 TLATNTSCAX16: 1 TLATNTSCAX12: 1 TLATNTSCAX8: 5 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X8: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.886, max=1.296, avg=1.184, sd=0.125], skew [0.410 vs 0.085*], 79.8% {1.189, 1.274} (wid=0.030 ws=0.026) (gid=1.281 gs=0.404)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.886, max=1.296, avg=1.184, sd=0.125], skew [0.410 vs 0.085*], 79.8% {1.189, 1.274} (wid=0.030 ws=0.026) (gid=1.281 gs=0.404)
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.567, max=0.985, avg=0.871, sd=0.128], skew [0.418 vs 0.085*], 79.8% {0.877, 0.962} (wid=0.028 ws=0.025) (gid=0.972 gs=0.412)
    Legalizer API calls during this step: 242 succeeded with high effort: 242 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::DRV Fixing done. (took cpu=0:00:01.8 real=0:00:01.8)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=253, i=0, icg=36, nicg=0, l=2, total=291
      cell areas       : b=1289.682um^2, i=0.000um^2, icg=349.182um^2, nicg=0.000um^2, l=11.628um^2, total=1650.492um^2
      cell capacitance : b=0.551pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.576pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=0.947pF, leaf=5.353pF, total=6.300pF
      wire lengths     : top=0.000um, trunk=10232.343um, leaf=51169.559um, total=61401.902um
      hp wire lengths  : top=0.000um, trunk=8062.860um, leaf=20876.845um, total=28939.705um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.825ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=48 avg=0.067ns sd=0.026ns min=0.000ns max=0.105ns {17 <= 0.063ns, 19 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 6 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.024ns min=0.051ns max=0.243ns {1 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 69 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX12: 247 CLKBUFX8: 6 
       ICGs: TLATNTSCAX20: 10 TLATNTSCAX16: 1 TLATNTSCAX12: 1 TLATNTSCAX8: 5 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X8: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.886, max=1.296], skew [0.410 vs 0.085*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.886, max=1.296], skew [0.410 vs 0.085*]
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.567, max=0.985], skew [0.418 vs 0.085*]
    Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=253, i=0, icg=36, nicg=0, l=2, total=291
      cell areas       : b=1289.682um^2, i=0.000um^2, icg=349.182um^2, nicg=0.000um^2, l=11.628um^2, total=1650.492um^2
      cell capacitance : b=0.551pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.576pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=0.947pF, leaf=5.353pF, total=6.300pF
      wire lengths     : top=0.000um, trunk=10232.343um, leaf=51169.559um, total=61401.902um
      hp wire lengths  : top=0.000um, trunk=8062.860um, leaf=20876.845um, total=28939.705um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.825ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=48 avg=0.067ns sd=0.026ns min=0.000ns max=0.105ns {17 <= 0.063ns, 19 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 6 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.024ns min=0.051ns max=0.243ns {1 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 69 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX12: 247 CLKBUFX8: 6 
       ICGs: TLATNTSCAX20: 10 TLATNTSCAX16: 1 TLATNTSCAX12: 1 TLATNTSCAX8: 5 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X8: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.886, max=1.296], skew [0.410 vs 0.085*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.886, max=1.296], skew [0.410 vs 0.085*]
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.567, max=0.985], skew [0.418 vs 0.085*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=253, i=0, icg=36, nicg=0, l=2, total=291
      cell areas       : b=1289.682um^2, i=0.000um^2, icg=349.182um^2, nicg=0.000um^2, l=11.628um^2, total=1650.492um^2
      cell capacitance : b=0.551pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.576pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=0.947pF, leaf=5.353pF, total=6.300pF
      wire lengths     : top=0.000um, trunk=10232.343um, leaf=51169.559um, total=61401.902um
      hp wire lengths  : top=0.000um, trunk=8062.860um, leaf=20876.845um, total=28939.705um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.825ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=48 avg=0.067ns sd=0.026ns min=0.000ns max=0.105ns {17 <= 0.063ns, 19 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 6 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.024ns min=0.051ns max=0.243ns {1 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 69 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX12: 247 CLKBUFX8: 6 
       ICGs: TLATNTSCAX20: 10 TLATNTSCAX16: 1 TLATNTSCAX12: 1 TLATNTSCAX8: 5 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X8: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.886, max=1.296], skew [0.410 vs 0.085*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.886, max=1.296], skew [0.410 vs 0.085*]
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.567, max=0.985], skew [0.418 vs 0.085*]
    Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=252, i=0, icg=36, nicg=0, l=2, total=290
      cell areas       : b=1287.288um^2, i=0.000um^2, icg=349.182um^2, nicg=0.000um^2, l=11.628um^2, total=1648.098um^2
      cell capacitance : b=0.550pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.575pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=0.946pF, leaf=5.353pF, total=6.299pF
      wire lengths     : top=0.000um, trunk=10217.653um, leaf=51173.176um, total=61390.829um
      hp wire lengths  : top=0.000um, trunk=8047.930um, leaf=20882.165um, total=28930.095um
    Clock DAG net violations after 'Removing longest path buffering':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.825ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=47 avg=0.067ns sd=0.026ns min=0.000ns max=0.105ns {16 <= 0.063ns, 19 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 6 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.024ns min=0.051ns max=0.243ns {1 <= 0.063ns, 13 <= 0.084ns, 53 <= 0.094ns, 69 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX12: 248 CLKBUFX8: 4 
       ICGs: TLATNTSCAX20: 10 TLATNTSCAX16: 1 TLATNTSCAX12: 1 TLATNTSCAX8: 5 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X8: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.886, max=1.271], skew [0.385 vs 0.085*]
    Skew group summary after 'Removing longest path buffering':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.886, max=1.271], skew [0.385 vs 0.085*]
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.567, max=0.960], skew [0.393 vs 0.085*]
    Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=252, i=0, icg=36, nicg=0, l=2, total=290
      cell areas       : b=1287.288um^2, i=0.000um^2, icg=340.632um^2, nicg=0.000um^2, l=9.918um^2, total=1637.838um^2
      cell capacitance : b=0.550pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.575pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=0.925pF, leaf=5.351pF, total=6.277pF
      wire lengths     : top=0.000um, trunk=9992.072um, leaf=51155.873um, total=61147.945um
      hp wire lengths  : top=0.000um, trunk=7831.760um, leaf=20880.175um, total=28711.935um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.825ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=47 avg=0.067ns sd=0.025ns min=0.000ns max=0.105ns {16 <= 0.063ns, 19 <= 0.084ns, 5 <= 0.094ns, 2 <= 0.100ns, 5 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.024ns min=0.051ns max=0.243ns {1 <= 0.063ns, 13 <= 0.084ns, 53 <= 0.094ns, 69 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX12: 248 CLKBUFX8: 4 
       ICGs: TLATNTSCAX20: 8 TLATNTSCAX16: 2 TLATNTSCAX12: 1 TLATNTSCAX8: 5 TLATNTSCAX6: 3 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X8: 1 MX2X4: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.886, max=1.093, avg=1.044, sd=0.065], skew [0.206 vs 0.085*], 80.6% {1.008, 1.093} (wid=0.029 ws=0.024) (gid=1.076 gs=0.199)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.886, max=1.093, avg=1.044, sd=0.065], skew [0.206 vs 0.085*], 80.6% {1.008, 1.093} (wid=0.029 ws=0.024) (gid=1.076 gs=0.199)
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.568, max=0.848, avg=0.787, sd=0.091], skew [0.280 vs 0.085*], 80.6% {0.763, 0.848} (wid=0.027 ws=0.024) (gid=0.833 gs=0.273)
    Legalizer API calls during this step: 666 succeeded with high effort: 666 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.7 real=0:00:02.7)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:03.3 real=0:00:03.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:18.9 real=0:00:18.0)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=252, i=0, icg=36, nicg=0, l=2, total=290
      cell areas       : b=1287.288um^2, i=0.000um^2, icg=340.632um^2, nicg=0.000um^2, l=9.918um^2, total=1637.838um^2
      cell capacitance : b=0.550pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.575pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=0.923pF, leaf=5.351pF, total=6.275pF
      wire lengths     : top=0.000um, trunk=9970.648um, leaf=51155.873um, total=61126.521um
      hp wire lengths  : top=0.000um, trunk=7810.930um, leaf=20880.175um, total=28691.105um
    Clock DAG net violations after 'Improving clock tree routing':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.825ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=47 avg=0.067ns sd=0.025ns min=0.000ns max=0.105ns {16 <= 0.063ns, 19 <= 0.084ns, 5 <= 0.094ns, 2 <= 0.100ns, 5 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.024ns min=0.051ns max=0.243ns {1 <= 0.063ns, 13 <= 0.084ns, 53 <= 0.094ns, 69 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX12: 248 CLKBUFX8: 4 
       ICGs: TLATNTSCAX20: 8 TLATNTSCAX16: 2 TLATNTSCAX12: 1 TLATNTSCAX8: 5 TLATNTSCAX6: 3 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X8: 1 MX2X4: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.886, max=1.093], skew [0.206 vs 0.085*]
    Skew group summary after 'Improving clock tree routing':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.886, max=1.093], skew [0.206 vs 0.085*]
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.568, max=0.848], skew [0.280 vs 0.085*]
    Legalizer API calls during this step: 156 succeeded with high effort: 156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=252, i=0, icg=36, nicg=0, l=2, total=290
      cell areas       : b=1266.768um^2, i=0.000um^2, icg=318.402um^2, nicg=0.000um^2, l=9.918um^2, total=1595.088um^2
      cell capacitance : b=0.540pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.565pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=0.924pF, leaf=5.351pF, total=6.275pF
      wire lengths     : top=0.000um, trunk=9976.451um, leaf=51155.872um, total=61132.324um
      hp wire lengths  : top=0.000um, trunk=7810.930um, leaf=20880.175um, total=28691.105um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.825ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=47 avg=0.073ns sd=0.027ns min=0.000ns max=0.105ns {12 <= 0.063ns, 17 <= 0.084ns, 7 <= 0.094ns, 3 <= 0.100ns, 8 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.024ns min=0.051ns max=0.243ns {1 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 69 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX12: 233 CLKBUFX8: 19 
       ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 5 TLATNTSCAX8: 5 TLATNTSCAX6: 3 TLATNTSCAX4: 2 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X8: 1 MX2X4: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.898, max=1.092], skew [0.194 vs 0.085*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.898, max=1.092], skew [0.194 vs 0.085*]
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.574, max=0.847], skew [0.273 vs 0.085*]
    Legalizer API calls during this step: 621 succeeded with high effort: 621 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.9 real=0:00:00.6)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=252, i=0, icg=36, nicg=0, l=2, total=290
      cell areas       : b=1266.768um^2, i=0.000um^2, icg=318.402um^2, nicg=0.000um^2, l=9.918um^2, total=1595.088um^2
      cell capacitance : b=0.540pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.565pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=0.985pF, leaf=5.357pF, total=6.343pF
      wire lengths     : top=0.000um, trunk=10635.638um, leaf=51216.481um, total=61852.119um
      hp wire lengths  : top=0.000um, trunk=8246.610um, leaf=20884.450um, total=29131.060um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.826ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=47 avg=0.076ns sd=0.027ns min=0.000ns max=0.105ns {10 <= 0.063ns, 15 <= 0.084ns, 6 <= 0.094ns, 5 <= 0.100ns, 11 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.024ns min=0.051ns max=0.243ns {1 <= 0.063ns, 11 <= 0.084ns, 54 <= 0.094ns, 70 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX12: 233 CLKBUFX8: 19 
       ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 5 TLATNTSCAX8: 5 TLATNTSCAX6: 3 TLATNTSCAX4: 2 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X8: 1 MX2X4: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.964, max=1.091, avg=1.055, sd=0.039], skew [0.127 vs 0.085*], 84% {1.005, 1.090} (wid=0.029 ws=0.024) (gid=1.073 gs=0.123)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=0.964, max=1.091, avg=1.055, sd=0.039], skew [0.127 vs 0.085*], 84% {1.005, 1.090} (wid=0.029 ws=0.024) (gid=1.073 gs=0.123)
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.601, max=0.846, avg=0.790, sd=0.081], skew [0.246 vs 0.085*], 81.9% {0.767, 0.846} (wid=0.028 ws=0.024) (gid=0.829 gs=0.239)
    Legalizer API calls during this step: 689 succeeded with high effort: 689 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:02.5 real=0:00:02.5)
  Stage::Reducing Power done. (took cpu=0:00:03.7 real=0:00:03.4)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 11 fragments, 11 fraglets and 10 vertices; 87 variables and 240 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.2 real=0:00:01.2)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.199ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 295 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=252, i=0, icg=36, nicg=0, l=2, total=290
          cell areas       : b=1266.768um^2, i=0.000um^2, icg=318.402um^2, nicg=0.000um^2, l=9.918um^2, total=1595.088um^2
          cell capacitance : b=0.540pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.565pF
          sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
          wire capacitance : top=0.000pF, trunk=0.985pF, leaf=5.357pF, total=6.343pF
          wire lengths     : top=0.000um, trunk=10635.638um, leaf=51216.481um, total=61852.119um
          hp wire lengths  : top=0.000um, trunk=8246.610um, leaf=20884.450um, total=29131.060um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.826ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=47 avg=0.076ns sd=0.027ns min=0.000ns max=0.105ns {10 <= 0.063ns, 15 <= 0.084ns, 6 <= 0.094ns, 5 <= 0.100ns, 11 <= 0.105ns}
          Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.024ns min=0.051ns max=0.243ns {1 <= 0.063ns, 11 <= 0.084ns, 54 <= 0.094ns, 70 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX12: 233 CLKBUFX8: 19 
           ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 5 TLATNTSCAX8: 5 TLATNTSCAX6: 3 TLATNTSCAX4: 2 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
         Logics: MX2X8: 1 MX2X4: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=252, i=0, icg=36, nicg=0, l=2, total=290
          cell areas       : b=1265.400um^2, i=0.000um^2, icg=312.246um^2, nicg=0.000um^2, l=8.550um^2, total=1586.196um^2
          cell capacitance : b=0.540pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.565pF
          sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
          wire capacitance : top=0.000pF, trunk=0.985pF, leaf=5.358pF, total=6.343pF
          wire lengths     : top=0.000um, trunk=10635.038um, leaf=51225.261um, total=61860.299um
          hp wire lengths  : top=0.000um, trunk=8246.610um, leaf=20884.450um, total=29131.060um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.826ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=47 avg=0.077ns sd=0.027ns min=0.000ns max=0.105ns {9 <= 0.063ns, 15 <= 0.084ns, 6 <= 0.094ns, 6 <= 0.100ns, 11 <= 0.105ns}
          Leaf  : target=0.105ns count=247 avg=0.101ns sd=0.023ns min=0.066ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 70 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX12: 232 CLKBUFX8: 20 
           ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 3 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 10 
         Logics: MX2X6: 1 MX2X4: 1 
        Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.6 real=0:00:00.6)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=259, i=0, icg=36, nicg=0, l=2, total=297
          cell areas       : b=1291.734um^2, i=0.000um^2, icg=312.246um^2, nicg=0.000um^2, l=8.550um^2, total=1612.530um^2
          cell capacitance : b=0.550pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.575pF
          sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
          wire capacitance : top=0.000pF, trunk=1.033pF, leaf=5.358pF, total=6.391pF
          wire lengths     : top=0.000um, trunk=11167.589um, leaf=51225.261um, total=62392.849um
          hp wire lengths  : top=0.000um, trunk=8735.050um, leaf=20884.450um, total=29619.500um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.826ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=54 avg=0.072ns sd=0.028ns min=0.000ns max=0.105ns {15 <= 0.063ns, 16 <= 0.084ns, 7 <= 0.094ns, 5 <= 0.100ns, 11 <= 0.105ns}
          Leaf  : target=0.105ns count=247 avg=0.101ns sd=0.023ns min=0.066ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 70 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX12: 232 CLKBUFX8: 27 
           ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 3 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 10 
         Logics: MX2X6: 1 MX2X4: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=259, i=0, icg=36, nicg=0, l=2, total=297
          cell areas       : b=1291.734um^2, i=0.000um^2, icg=312.246um^2, nicg=0.000um^2, l=8.550um^2, total=1612.530um^2
          cell capacitance : b=0.550pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.575pF
          sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
          wire capacitance : top=0.000pF, trunk=1.033pF, leaf=5.358pF, total=6.391pF
          wire lengths     : top=0.000um, trunk=11167.589um, leaf=51225.261um, total=62392.849um
          hp wire lengths  : top=0.000um, trunk=8735.050um, leaf=20884.450um, total=29619.500um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
          Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.826ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.105ns count=54 avg=0.072ns sd=0.028ns min=0.000ns max=0.105ns {15 <= 0.063ns, 16 <= 0.084ns, 7 <= 0.094ns, 5 <= 0.100ns, 11 <= 0.105ns}
          Leaf  : target=0.105ns count=247 avg=0.101ns sd=0.023ns min=0.066ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 70 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CLKBUFX12: 232 CLKBUFX8: 27 
           ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 3 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 10 
         Logics: MX2X6: 1 MX2X4: 1 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.9 real=0:00:00.9)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=259, i=0, icg=36, nicg=0, l=2, total=297
      cell areas       : b=1291.734um^2, i=0.000um^2, icg=312.246um^2, nicg=0.000um^2, l=8.550um^2, total=1612.530um^2
      cell capacitance : b=0.550pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.575pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=1.033pF, leaf=5.358pF, total=6.391pF
      wire lengths     : top=0.000um, trunk=11167.589um, leaf=51225.261um, total=62392.849um
      hp wire lengths  : top=0.000um, trunk=8735.050um, leaf=20884.450um, total=29619.500um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.826ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=54 avg=0.072ns sd=0.028ns min=0.000ns max=0.105ns {15 <= 0.063ns, 16 <= 0.084ns, 7 <= 0.094ns, 5 <= 0.100ns, 11 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.101ns sd=0.023ns min=0.066ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 70 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX12: 232 CLKBUFX8: 27 
       ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 3 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 10 
     Logics: MX2X6: 1 MX2X4: 1 
    Legalizer API calls during this step: 438 succeeded with high effort: 438 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:03.3 real=0:00:03.3)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=259, i=0, icg=36, nicg=0, l=2, total=297
    cell areas       : b=1291.734um^2, i=0.000um^2, icg=312.246um^2, nicg=0.000um^2, l=8.550um^2, total=1612.530um^2
    cell capacitance : b=0.550pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.575pF
    sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
    wire capacitance : top=0.000pF, trunk=1.033pF, leaf=5.358pF, total=6.391pF
    wire lengths     : top=0.000um, trunk=11167.589um, leaf=51225.261um, total=62392.849um
    hp wire lengths  : top=0.000um, trunk=8735.050um, leaf=20884.450um, total=29619.500um
  Clock DAG net violations after Approximately balancing fragments:
    Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.826ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=54 avg=0.072ns sd=0.028ns min=0.000ns max=0.105ns {15 <= 0.063ns, 16 <= 0.084ns, 7 <= 0.094ns, 5 <= 0.100ns, 11 <= 0.105ns}
    Leaf  : target=0.105ns count=247 avg=0.101ns sd=0.023ns min=0.066ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 70 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX12: 232 CLKBUFX8: 27 
     ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 3 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 10 
   Logics: MX2X6: 1 MX2X4: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group my_clk/functional_func_slow_max: insertion delay [min=0.992, max=1.091], skew [0.099 vs 0.085*]
  Skew group summary after Approximately balancing fragments:
    skew_group my_clk/functional_func_slow_max: insertion delay [min=0.992, max=1.091], skew [0.099 vs 0.085*]
    skew_group test_clk/functional_func_slow_max: insertion delay [min=0.762, max=0.848], skew [0.085 vs 0.085*]
  Improving fragments clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=259, i=0, icg=36, nicg=0, l=2, total=297
      cell areas       : b=1291.734um^2, i=0.000um^2, icg=318.402um^2, nicg=0.000um^2, l=8.550um^2, total=1618.686um^2
      cell capacitance : b=0.550pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.575pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=1.038pF, leaf=5.358pF, total=6.396pF
      wire lengths     : top=0.000um, trunk=11226.259um, leaf=51222.471um, total=62448.729um
      hp wire lengths  : top=0.000um, trunk=8801.070um, leaf=20884.450um, total=29685.520um
    Clock DAG net violations after 'Improving fragments clock skew':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.826ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=54 avg=0.071ns sd=0.028ns min=0.000ns max=0.105ns {16 <= 0.063ns, 16 <= 0.084ns, 7 <= 0.094ns, 4 <= 0.100ns, 11 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.023ns min=0.066ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 70 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX12: 232 CLKBUFX8: 27 
       ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 2 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 3 TLATNTSCAX4: 2 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X6: 1 MX2X4: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.009, max=1.091], skew [0.083 vs 0.085]
    Skew group summary after 'Improving fragments clock skew':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.009, max=1.091], skew [0.083 vs 0.085]
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.768, max=0.848], skew [0.079 vs 0.085]
    BalancingStep Improving fragments clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {my_clk/functional_func_slow_max,WC: 1.091 -> 1.091, test_clk/functional_func_slow_max,WC: 0.846 -> 0.848}Legalizer API calls during this step: 116 succeeded with high effort: 116 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.6 real=0:00:00.6)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 11 fragments, 11 fraglets and 10 vertices; 87 variables and 240 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=259, i=0, icg=36, nicg=0, l=2, total=297
          cell areas       : b=1291.734um^2, i=0.000um^2, icg=318.402um^2, nicg=0.000um^2, l=8.550um^2, total=1618.686um^2
          cell capacitance : b=0.550pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.575pF
          sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
          wire capacitance : top=0.000pF, trunk=1.038pF, leaf=5.358pF, total=6.396pF
          wire lengths     : top=0.000um, trunk=11226.259um, leaf=51222.471um, total=62448.729um
          hp wire lengths  : top=0.000um, trunk=8801.070um, leaf=20884.450um, total=29685.520um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.826ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=54 avg=0.071ns sd=0.028ns min=0.000ns max=0.105ns {16 <= 0.063ns, 16 <= 0.084ns, 7 <= 0.094ns, 4 <= 0.100ns, 11 <= 0.105ns}
          Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.023ns min=0.066ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 70 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX12: 232 CLKBUFX8: 27 
           ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 2 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 3 TLATNTSCAX4: 2 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
         Logics: MX2X6: 1 MX2X4: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=259, i=0, icg=36, nicg=0, l=2, total=297
      cell areas       : b=1291.734um^2, i=0.000um^2, icg=318.402um^2, nicg=0.000um^2, l=8.550um^2, total=1618.686um^2
      cell capacitance : b=0.550pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.575pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=1.038pF, leaf=5.358pF, total=6.396pF
      wire lengths     : top=0.000um, trunk=11226.259um, leaf=51222.471um, total=62448.729um
      hp wire lengths  : top=0.000um, trunk=8801.070um, leaf=20884.450um, total=29685.520um
    Clock DAG net violations after 'Approximately balancing step':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.826ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=54 avg=0.071ns sd=0.028ns min=0.000ns max=0.105ns {16 <= 0.063ns, 16 <= 0.084ns, 7 <= 0.094ns, 4 <= 0.100ns, 11 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.023ns min=0.066ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 70 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX12: 232 CLKBUFX8: 27 
       ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 2 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 3 TLATNTSCAX4: 2 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X6: 1 MX2X4: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.009, max=1.091], skew [0.083 vs 0.085]
    Skew group summary after 'Approximately balancing step':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.009, max=1.091], skew [0.083 vs 0.085]
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.768, max=0.848], skew [0.079 vs 0.085]
    BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
    {my_clk/functional_func_slow_max,WC: 1.091 -> 1.092, test_clk/functional_func_slow_max,WC: 0.846 -> 0.848}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:01.0 real=0:00:01.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=259, i=0, icg=36, nicg=0, l=2, total=297
      cell areas       : b=1291.734um^2, i=0.000um^2, icg=318.402um^2, nicg=0.000um^2, l=8.550um^2, total=1618.686um^2
      cell capacitance : b=0.550pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.575pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=1.038pF, leaf=5.358pF, total=6.396pF
      wire lengths     : top=0.000um, trunk=11226.259um, leaf=51222.471um, total=62448.729um
      hp wire lengths  : top=0.000um, trunk=8801.070um, leaf=20884.450um, total=29685.520um
    Clock DAG net violations after 'Fixing clock tree overload':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.826ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=54 avg=0.071ns sd=0.028ns min=0.000ns max=0.105ns {16 <= 0.063ns, 16 <= 0.084ns, 7 <= 0.094ns, 4 <= 0.100ns, 11 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.023ns min=0.066ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 70 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX12: 232 CLKBUFX8: 27 
       ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 2 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 3 TLATNTSCAX4: 2 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X6: 1 MX2X4: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.009, max=1.091], skew [0.083 vs 0.085]
    Skew group summary after 'Fixing clock tree overload':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.009, max=1.091], skew [0.083 vs 0.085]
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.768, max=0.848], skew [0.079 vs 0.085]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=259, i=0, icg=36, nicg=0, l=2, total=297
      cell areas       : b=1291.734um^2, i=0.000um^2, icg=318.402um^2, nicg=0.000um^2, l=8.550um^2, total=1618.686um^2
      cell capacitance : b=0.550pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.575pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=1.038pF, leaf=5.358pF, total=6.396pF
      wire lengths     : top=0.000um, trunk=11226.259um, leaf=51222.471um, total=62448.729um
      hp wire lengths  : top=0.000um, trunk=8801.070um, leaf=20884.450um, total=29685.520um
    Clock DAG net violations after 'Approximately balancing paths':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.826ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=54 avg=0.071ns sd=0.028ns min=0.000ns max=0.105ns {16 <= 0.063ns, 16 <= 0.084ns, 7 <= 0.094ns, 4 <= 0.100ns, 11 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.023ns min=0.066ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 70 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX12: 232 CLKBUFX8: 27 
       ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 2 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 3 TLATNTSCAX4: 2 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X6: 1 MX2X4: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.009, max=1.091, avg=1.065, sd=0.020], skew [0.083 vs 0.085], 100% {1.009, 1.091} (wid=0.028 ws=0.021) (gid=1.073 gs=0.077)
    Skew group summary after 'Approximately balancing paths':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.009, max=1.091, avg=1.065, sd=0.020], skew [0.083 vs 0.085], 100% {1.009, 1.091} (wid=0.028 ws=0.021) (gid=1.073 gs=0.077)
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.768, max=0.848, avg=0.823, sd=0.017], skew [0.079 vs 0.085], 100% {0.768, 0.848} (wid=0.027 ws=0.020) (gid=0.838 gs=0.084)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Balancing done. (took cpu=0:00:05.6 real=0:00:05.6)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for slow_max:setup.late...
    Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
    Tried: 301 Succeeded: 1
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=258, i=0, icg=36, nicg=0, l=2, total=296
      cell areas       : b=1289.340um^2, i=0.000um^2, icg=318.402um^2, nicg=0.000um^2, l=8.550um^2, total=1616.292um^2
      cell capacitance : b=0.549pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.575pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=1.038pF, leaf=5.358pF, total=6.396pF
      wire lengths     : top=0.000um, trunk=11223.613um, leaf=51222.471um, total=62446.084um
      hp wire lengths  : top=0.000um, trunk=8800.030um, leaf=20884.450um, total=29684.480um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.826ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=53 avg=0.072ns sd=0.028ns min=0.000ns max=0.105ns {15 <= 0.063ns, 16 <= 0.084ns, 7 <= 0.094ns, 4 <= 0.100ns, 11 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.023ns min=0.066ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 70 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX12: 233 CLKBUFX8: 25 
       ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 2 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 3 TLATNTSCAX4: 2 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X6: 1 MX2X4: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.006, max=1.093], skew [0.087 vs 0.085*]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.006, max=1.093], skew [0.087 vs 0.085*]
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.773, max=0.856], skew [0.084 vs 0.085]
    BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
    {my_clk/functional_func_slow_max,WC: 1.092 -> 1.093, test_clk/functional_func_slow_max,WC: 0.848 -> 0.856}Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.7 real=0:00:00.6)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=258, i=0, icg=36, nicg=0, l=2, total=296
      cell areas       : b=1289.340um^2, i=0.000um^2, icg=312.588um^2, nicg=0.000um^2, l=8.550um^2, total=1610.478um^2
      cell capacitance : b=0.549pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.574pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=1.037pF, leaf=5.359pF, total=6.395pF
      wire lengths     : top=0.000um, trunk=11205.714um, leaf=51230.271um, total=62435.984um
      hp wire lengths  : top=0.000um, trunk=8774.570um, leaf=20891.950um, total=29666.520um
    Clock DAG net violations after 'Improving clock skew':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.826ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=53 avg=0.073ns sd=0.028ns min=0.000ns max=0.105ns {14 <= 0.063ns, 16 <= 0.084ns, 7 <= 0.094ns, 5 <= 0.100ns, 11 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.101ns sd=0.023ns min=0.066ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 70 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX12: 233 CLKBUFX8: 25 
       ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 3 TLATNTSCAX4: 3 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X6: 1 MX2X4: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.009, max=1.093, avg=1.065, sd=0.021], skew [0.085 vs 0.085], 100% {1.009, 1.093} (wid=0.028 ws=0.021) (gid=1.074 gs=0.075)
    Skew group summary after 'Improving clock skew':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.009, max=1.093, avg=1.065, sd=0.021], skew [0.085 vs 0.085], 100% {1.009, 1.093} (wid=0.028 ws=0.021) (gid=1.074 gs=0.075)
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.773, max=0.851, avg=0.825, sd=0.018], skew [0.078 vs 0.085], 100% {0.773, 0.851} (wid=0.027 ws=0.020) (gid=0.840 gs=0.082)
    BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {my_clk/functional_func_slow_max,WC: 1.092 -> 1.093, test_clk/functional_func_slow_max,WC: 0.848 -> 0.851}Legalizer API calls during this step: 145 succeeded with high effort: 145 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=8.165pF fall=8.168pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=8.162pF fall=8.165pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=258, i=0, icg=36, nicg=0, l=2, total=296
      cell areas       : b=1282.500um^2, i=0.000um^2, icg=295.830um^2, nicg=0.000um^2, l=7.524um^2, total=1585.854um^2
      cell capacitance : b=0.546pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.571pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=1.037pF, leaf=5.359pF, total=6.396pF
      wire lengths     : top=0.000um, trunk=11204.709um, leaf=51230.271um, total=62434.980um
      hp wire lengths  : top=0.000um, trunk=8774.570um, leaf=20891.950um, total=29666.520um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.826ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=53 avg=0.077ns sd=0.029ns min=0.000ns max=0.105ns {13 <= 0.063ns, 10 <= 0.084ns, 9 <= 0.094ns, 8 <= 0.100ns, 13 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.101ns sd=0.023ns min=0.066ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 70 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX12: 228 CLKBUFX8: 30 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 1 TLATNTSCAX12: 4 TLATNTSCAX8: 7 TLATNTSCAX6: 4 TLATNTSCAX4: 3 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X6: 1 MX2X2: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.009, max=1.091, avg=1.053, sd=0.018], skew [0.083 vs 0.085], 100% {1.009, 1.091} (wid=0.028 ws=0.020) (gid=1.074 gs=0.076)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.009, max=1.091, avg=1.053, sd=0.018], skew [0.083 vs 0.085], 100% {1.009, 1.091} (wid=0.028 ws=0.020) (gid=1.074 gs=0.076)
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.772, max=0.854, avg=0.814, sd=0.017], skew [0.082 vs 0.085], 100% {0.772, 0.854} (wid=0.027 ws=0.020) (gid=0.843 gs=0.085)
    Legalizer API calls during this step: 605 succeeded with high effort: 605 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:01.1 real=0:00:00.8)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=258, i=0, icg=36, nicg=0, l=2, total=296
      cell areas       : b=1282.500um^2, i=0.000um^2, icg=295.830um^2, nicg=0.000um^2, l=7.524um^2, total=1585.854um^2
      cell capacitance : b=0.546pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.571pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=1.037pF, leaf=5.359pF, total=6.396pF
      wire lengths     : top=0.000um, trunk=11204.709um, leaf=51230.271um, total=62434.980um
      hp wire lengths  : top=0.000um, trunk=8774.570um, leaf=20891.950um, total=29666.520um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=6, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns]} avg=0.138ns sd=0.000ns sum=0.826ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=53 avg=0.077ns sd=0.029ns min=0.000ns max=0.105ns {13 <= 0.063ns, 10 <= 0.084ns, 9 <= 0.094ns, 8 <= 0.100ns, 13 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.101ns sd=0.023ns min=0.066ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 55 <= 0.094ns, 70 <= 0.100ns, 105 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX12: 228 CLKBUFX8: 30 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 1 TLATNTSCAX12: 4 TLATNTSCAX8: 7 TLATNTSCAX6: 4 TLATNTSCAX4: 3 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X6: 1 MX2X2: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.009, max=1.091, avg=1.053, sd=0.018], skew [0.083 vs 0.085], 100% {1.009, 1.091} (wid=0.028 ws=0.020) (gid=1.074 gs=0.076)
    Skew group summary after 'Improving insertion delay':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.009, max=1.091, avg=1.053, sd=0.018], skew [0.083 vs 0.085], 100% {1.009, 1.091} (wid=0.028 ws=0.020) (gid=1.074 gs=0.076)
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.772, max=0.854, avg=0.814, sd=0.017], skew [0.082 vs 0.085], 100% {0.772, 0.854} (wid=0.027 ws=0.020) (gid=0.843 gs=0.085)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.4 real=0:00:00.4)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.3 real=0:00:00.3)
      Global shorten wires A0...
        Legalizer API calls during this step: 201 succeeded with high effort: 201 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=299, filtered=299, permitted=296, cannotCompute=0, computed=296, moveTooSmall=25, resolved=268, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=21, ignoredLeafDriver=0, worse=179, accepted=68
        Max accepted move=58.680um, total accepted move=1050.340um, average move=15.446um
        Move for wirelength. considered=299, filtered=299, permitted=296, cannotCompute=0, computed=296, moveTooSmall=58, resolved=226, predictFail=17, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=32, ignoredLeafDriver=0, worse=128, accepted=49
        Max accepted move=44.400um, total accepted move=667.200um, average move=13.616um
        Move for wirelength. considered=299, filtered=299, permitted=296, cannotCompute=0, computed=296, moveTooSmall=102, resolved=172, predictFail=9, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=42, ignoredLeafDriver=0, worse=94, accepted=27
        Max accepted move=27.350um, total accepted move=261.560um, average move=9.687um
        Legalizer API calls during this step: 640 succeeded with high effort: 640 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.2 real=0:00:04.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 211 succeeded with high effort: 211 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=299, filtered=299, permitted=296, cannotCompute=0, computed=296, moveTooSmall=55, resolved=24, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=13, accepted=2
        Max accepted move=5.510um, total accepted move=10.310um, average move=5.155um
        Move for wirelength. considered=299, filtered=299, permitted=296, cannotCompute=0, computed=296, moveTooSmall=45, resolved=9, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 31 succeeded with high effort: 31 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.8 real=0:00:00.8)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 1316 succeeded with high effort: 1316 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:01.6 real=0:00:01.6)
      Move For Wirelength - branch...
        Move for wirelength. considered=299, filtered=299, permitted=296, cannotCompute=0, computed=296, moveTooSmall=0, resolved=49, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=40, accepted=9
        Max accepted move=6.000um, total accepted move=12.200um, average move=1.355um
        Move for wirelength. considered=299, filtered=299, permitted=296, cannotCompute=0, computed=296, moveTooSmall=0, resolved=43, predictFail=39, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=1
        Max accepted move=0.200um, total accepted move=0.200um, average move=0.200um
        Move for wirelength. considered=299, filtered=299, permitted=296, cannotCompute=0, computed=296, moveTooSmall=0, resolved=43, predictFail=39, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=1
        Max accepted move=0.200um, total accepted move=0.200um, average move=0.200um
        Legalizer API calls during this step: 57 succeeded with high effort: 57 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=258, i=0, icg=36, nicg=0, l=2, total=296
        cell areas       : b=1282.500um^2, i=0.000um^2, icg=295.830um^2, nicg=0.000um^2, l=7.524um^2, total=1585.854um^2
        cell capacitance : b=0.546pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.571pF
        sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
        wire capacitance : top=0.000pF, trunk=0.913pF, leaf=5.357pF, total=6.270pF
        wire lengths     : top=0.000um, trunk=9826.625um, leaf=51242.117um, total=61068.742um
        hp wire lengths  : top=0.000um, trunk=8030.850um, leaf=21157.655um, total=29188.505um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=7, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns, 0.001ns]} avg=0.118ns sd=0.052ns sum=0.826ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=53 avg=0.073ns sd=0.028ns min=0.000ns max=0.105ns {14 <= 0.063ns, 15 <= 0.084ns, 12 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
        Leaf  : target=0.105ns count=247 avg=0.101ns sd=0.023ns min=0.066ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 58 <= 0.094ns, 70 <= 0.100ns, 101 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX12: 228 CLKBUFX8: 30 
         ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 1 TLATNTSCAX12: 4 TLATNTSCAX8: 7 TLATNTSCAX6: 4 TLATNTSCAX4: 3 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
       Logics: MX2X6: 1 MX2X2: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group my_clk/functional_func_slow_max: insertion delay [min=1.006, max=1.083, avg=1.043, sd=0.019], skew [0.077 vs 0.085], 100% {1.006, 1.083} (wid=0.028 ws=0.020) (gid=1.063 gs=0.075)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group my_clk/functional_func_slow_max: insertion delay [min=1.006, max=1.083, avg=1.043, sd=0.019], skew [0.077 vs 0.085], 100% {1.006, 1.083} (wid=0.028 ws=0.020) (gid=1.063 gs=0.075)
        skew_group test_clk/functional_func_slow_max: insertion delay [min=0.763, max=0.841, avg=0.801, sd=0.019], skew [0.078 vs 0.085], 100% {0.763, 0.841} (wid=0.027 ws=0.020) (gid=0.821 gs=0.074)
      Legalizer API calls during this step: 2456 succeeded with high effort: 2456 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:07.9 real=0:00:07.8)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 301 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 5 , Illegal = 296 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=258, i=0, icg=36, nicg=0, l=2, total=296
      cell areas       : b=1282.500um^2, i=0.000um^2, icg=295.830um^2, nicg=0.000um^2, l=7.524um^2, total=1585.854um^2
      cell capacitance : b=0.546pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.571pF
      sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
      wire capacitance : top=0.000pF, trunk=0.913pF, leaf=5.357pF, total=6.270pF
      wire lengths     : top=0.000um, trunk=9826.625um, leaf=51242.117um, total=61068.742um
      hp wire lengths  : top=0.000um, trunk=8030.850um, leaf=21157.655um, total=29188.505um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=7, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns, 0.001ns]} avg=0.118ns sd=0.052ns sum=0.826ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=53 avg=0.073ns sd=0.028ns min=0.000ns max=0.105ns {14 <= 0.063ns, 15 <= 0.084ns, 12 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=247 avg=0.101ns sd=0.023ns min=0.066ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 58 <= 0.094ns, 70 <= 0.100ns, 101 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX12: 228 CLKBUFX8: 30 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 1 TLATNTSCAX12: 4 TLATNTSCAX8: 7 TLATNTSCAX6: 4 TLATNTSCAX4: 3 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
     Logics: MX2X6: 1 MX2X2: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.006, max=1.083, avg=1.043, sd=0.019], skew [0.077 vs 0.085], 100% {1.006, 1.083} (wid=0.028 ws=0.020) (gid=1.063 gs=0.075)
    Skew group summary after 'Wire Opt OverFix':
      skew_group my_clk/functional_func_slow_max: insertion delay [min=1.006, max=1.083, avg=1.043, sd=0.019], skew [0.077 vs 0.085], 100% {1.006, 1.083} (wid=0.028 ws=0.020) (gid=1.063 gs=0.075)
      skew_group test_clk/functional_func_slow_max: insertion delay [min=0.763, max=0.841, avg=0.801, sd=0.019], skew [0.078 vs 0.085], 100% {0.763, 0.841} (wid=0.027 ws=0.020) (gid=0.821 gs=0.074)
    Legalizer API calls during this step: 2456 succeeded with high effort: 2456 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:08.2 real=0:00:08.2)
  Total capacitance is (rise=14.431pF fall=14.435pF), of which (rise=6.270pF fall=6.270pF) is wire, and (rise=8.162pF fall=8.165pF) is gate.
  Stage::Polishing done. (took cpu=0:00:10.8 real=0:00:10.4)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:04:33 mem=2047.0M) ***
Total net bbox length = 1.530e+06 (8.031e+05 7.265e+05) (ext = 5.643e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2047.0MB
Summary Report:
Instances move: 0 (out of 35496 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.530e+06 (8.031e+05 7.265e+05) (ext = 5.643e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2047.0MB
*** Finished refinePlace (0:04:33 mem=2047.0M) ***
  Moved 0, flipped 0 and cell swapped 0 of 11833 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Updating netlist done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Implementation done. (took cpu=0:00:20.8 real=0:00:20.1)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       299 (unrouted=298, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52544 (unrouted=17161, trialRouted=35383, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=16744, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 299 nets for routing of which 299 have one or more fixed wires.
(ccopt eGR): Start to route 299 all nets
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1812
[NR-eGR] #PG Blockages       : 68621
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=35716  numIgnoredNets=35417
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 299 clock nets ( 299 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 299 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 299 net(s) in layer range [5, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.076143e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 175 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [4, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.033222e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 175 net(s) in layer range [5, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.938520e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 173 nets and layer range [5, 9]
[NR-eGR] Layer group 4: route 173 net(s) in layer range [5, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.373352e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 85 nets and layer range [3, 9]
[NR-eGR] Layer group 5: route 85 net(s) in layer range [3, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.731204e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 68 nets and layer range [2, 9]
[NR-eGR] Layer group 6: route 68 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 2.017834e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 144916
[NR-eGR] Metal2  (2V) length: 1.769592e+05um, number of vias: 182681
[NR-eGR] Metal3  (3H) length: 3.722041e+05um, number of vias: 96943
[NR-eGR] Metal4  (4V) length: 2.829739e+05um, number of vias: 19226
[NR-eGR] Metal5  (5H) length: 2.102509e+05um, number of vias: 7730
[NR-eGR] Metal6  (6V) length: 5.981826e+04um, number of vias: 888
[NR-eGR] Metal7  (7H) length: 3.304938e+04um, number of vias: 528
[NR-eGR] Metal8  (8V) length: 3.005008e+04um, number of vias: 128
[NR-eGR] Metal9  (9H) length: 8.819000e+03um, number of vias: 0
[NR-eGR] Total length: 1.174125e+06um, number of vias: 453040
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.179540e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 12127
[NR-eGR] Metal2  (2V) length: 6.608675e+03um, number of vias: 13234
[NR-eGR] Metal3  (3H) length: 8.596280e+03um, number of vias: 9245
[NR-eGR] Metal4  (4V) length: 7.842820e+03um, number of vias: 6820
[NR-eGR] Metal5  (5H) length: 2.198587e+04um, number of vias: 5607
[NR-eGR] Metal6  (6V) length: 1.626552e+04um, number of vias: 22
[NR-eGR] Metal7  (7H) length: 1.606000e+02um, number of vias: 4
[NR-eGR] Metal8  (8V) length: 3.356350e+02um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.179540e+04um, number of vias: 47059
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.179540e+04um, number of vias: 47059
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.19 sec, Real: 1.08 sec, Curr Mem: 1968.98 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_17486_mainuser09_user09_vvFEJm/.rgfdKhlK4
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.3 real=0:00:01.2)
Set FIXED routing status on 299 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       299 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=299, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52544 (unrouted=17161, trialRouted=35383, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=16744, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.5 real=0:00:01.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'leon' of instances=35500 and nets=52843 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design leon.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1978.008M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_max:setup.late...
        Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=258, i=0, icg=36, nicg=0, l=2, total=296
          cell areas       : b=1282.500um^2, i=0.000um^2, icg=295.830um^2, nicg=0.000um^2, l=7.524um^2, total=1585.854um^2
          cell capacitance : b=0.546pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.571pF
          sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
          wire capacitance : top=0.000pF, trunk=0.917pF, leaf=5.319pF, total=6.236pF
          wire lengths     : top=0.000um, trunk=9868.721um, leaf=51926.905um, total=61795.625um
          hp wire lengths  : top=0.000um, trunk=8030.850um, leaf=21157.655um, total=29188.505um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=12, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.069ns sd=0.071ns sum=0.829ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=53 avg=0.073ns sd=0.028ns min=0.000ns max=0.105ns {14 <= 0.063ns, 13 <= 0.084ns, 14 <= 0.094ns, 8 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
          Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.023ns min=0.067ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 63 <= 0.094ns, 77 <= 0.100ns, 85 <= 0.105ns} {5 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX12: 228 CLKBUFX8: 30 
           ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 1 TLATNTSCAX12: 4 TLATNTSCAX8: 7 TLATNTSCAX6: 4 TLATNTSCAX4: 3 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
         Logics: MX2X6: 1 MX2X2: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group my_clk/functional_func_slow_max: insertion delay [min=1.004, max=1.083, avg=1.043, sd=0.019], skew [0.079 vs 0.085], 100% {1.004, 1.083} (wid=0.027 ws=0.020) (gid=1.062 gs=0.073)
        Skew group summary eGRPC initial state:
          skew_group my_clk/functional_func_slow_max: insertion delay [min=1.004, max=1.083, avg=1.043, sd=0.019], skew [0.079 vs 0.085], 100% {1.004, 1.083} (wid=0.027 ws=0.020) (gid=1.062 gs=0.073)
          skew_group test_clk/functional_func_slow_max: insertion delay [min=0.762, max=0.841, avg=0.801, sd=0.019], skew [0.079 vs 0.085], 100% {0.762, 0.841} (wid=0.026 ws=0.020) (gid=0.820 gs=0.073)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
        
          Nodes to move:         6
          Processed:             6
          Moved (slew improved): 0
          Moved (slew fixed):    0
          Not moved:             6
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=258, i=0, icg=36, nicg=0, l=2, total=296
          cell areas       : b=1282.500um^2, i=0.000um^2, icg=295.830um^2, nicg=0.000um^2, l=7.524um^2, total=1585.854um^2
          cell capacitance : b=0.546pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.571pF
          sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
          wire capacitance : top=0.000pF, trunk=0.917pF, leaf=5.319pF, total=6.236pF
          wire lengths     : top=0.000um, trunk=9868.721um, leaf=51926.905um, total=61795.625um
          hp wire lengths  : top=0.000um, trunk=8030.850um, leaf=21157.655um, total=29188.505um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=12, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.069ns sd=0.071ns sum=0.829ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=53 avg=0.073ns sd=0.028ns min=0.000ns max=0.105ns {14 <= 0.063ns, 13 <= 0.084ns, 14 <= 0.094ns, 8 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
          Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.023ns min=0.067ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 63 <= 0.094ns, 77 <= 0.100ns, 85 <= 0.105ns} {5 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CLKBUFX12: 228 CLKBUFX8: 30 
           ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 1 TLATNTSCAX12: 4 TLATNTSCAX8: 7 TLATNTSCAX6: 4 TLATNTSCAX4: 3 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
         Logics: MX2X6: 1 MX2X2: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group my_clk/functional_func_slow_max: insertion delay [min=1.004, max=1.083, avg=1.043, sd=0.019], skew [0.079 vs 0.085], 100% {1.004, 1.083} (wid=0.027 ws=0.020) (gid=1.062 gs=0.073)
        Skew group summary eGRPC after moving buffers:
          skew_group my_clk/functional_func_slow_max: insertion delay [min=1.004, max=1.083, avg=1.043, sd=0.019], skew [0.079 vs 0.085], 100% {1.004, 1.083} (wid=0.027 ws=0.020) (gid=1.062 gs=0.073)
          skew_group test_clk/functional_func_slow_max: insertion delay [min=0.762, max=0.841, avg=0.801, sd=0.019], skew [0.079 vs 0.085], 100% {0.762, 0.841} (wid=0.026 ws=0.020) (gid=0.820 gs=0.073)
        Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 48 long paths. The largest offset applied was 0.001ns.
          
          
          Skew Group Offsets:
          
          ---------------------------------------------------------------------------------------------------------------
          Skew Group                           Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                               Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ---------------------------------------------------------------------------------------------------------------
          my_clk/functional_func_slow_max      11537      48         0.416%      0.001ns       1.083ns         1.081ns
          test_clk/functional_func_slow_max    11537      45         0.390%      0.001ns       0.841ns         0.839ns
          ---------------------------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000        3
            0.000      and above     45
          -------------------------------
          
          Mean=0.000ns Median=0.000ns Std.Dev=0.000ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 29, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 252, numSkippedDueToCloseToSkewTarget = 18
        CCOpt-eGRPC Downsizing: considered: 29, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 29, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=258, i=0, icg=36, nicg=0, l=2, total=296
          cell areas       : b=1282.500um^2, i=0.000um^2, icg=295.830um^2, nicg=0.000um^2, l=7.524um^2, total=1585.854um^2
          cell capacitance : b=0.546pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.571pF
          sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
          wire capacitance : top=0.000pF, trunk=0.917pF, leaf=5.319pF, total=6.236pF
          wire lengths     : top=0.000um, trunk=9868.721um, leaf=51926.905um, total=61795.625um
          hp wire lengths  : top=0.000um, trunk=8030.850um, leaf=21157.655um, total=29188.505um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=12, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.069ns sd=0.071ns sum=0.829ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=53 avg=0.073ns sd=0.028ns min=0.000ns max=0.105ns {14 <= 0.063ns, 13 <= 0.084ns, 14 <= 0.094ns, 8 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
          Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.023ns min=0.067ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 63 <= 0.094ns, 77 <= 0.100ns, 85 <= 0.105ns} {5 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CLKBUFX12: 228 CLKBUFX8: 30 
           ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 1 TLATNTSCAX12: 4 TLATNTSCAX8: 7 TLATNTSCAX6: 4 TLATNTSCAX4: 3 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
         Logics: MX2X6: 1 MX2X2: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group my_clk/functional_func_slow_max: insertion delay [min=1.004, max=1.083, avg=1.043, sd=0.019], skew [0.079 vs 0.085], 100% {1.004, 1.083} (wid=0.027 ws=0.020) (gid=1.062 gs=0.073)
        Skew group summary eGRPC after downsizing:
          skew_group my_clk/functional_func_slow_max: insertion delay [min=1.004, max=1.083, avg=1.043, sd=0.019], skew [0.079 vs 0.085], 100% {1.004, 1.083} (wid=0.027 ws=0.020) (gid=1.062 gs=0.073)
          skew_group test_clk/functional_func_slow_max: insertion delay [min=0.762, max=0.841, avg=0.801, sd=0.019], skew [0.079 vs 0.085], 100% {0.762, 0.841} (wid=0.026 ws=0.020) (gid=0.820 gs=0.073)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.4 real=0:00:00.4)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 299, tested: 299, violation detected: 12, violation ignored (due to small violation): 4, cannot run: 0, attempted: 8, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------------------------
        Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        -------------------------------------------------------------------------------------------------------------------
        top                0                    0           0            0                    0                  0
        trunk              0                    0           0            0                    0                  0
        leaf               8 [100.0%]           0           0            0                    0 (0.0%)           8 (100.0%)
        -------------------------------------------------------------------------------------------------------------------
        Total              8 [100.0%]           0           0            0                    0 (0.0%)           8 (100.0%)
        -------------------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 8, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=258, i=0, icg=36, nicg=0, l=2, total=296
          cell areas       : b=1282.500um^2, i=0.000um^2, icg=295.830um^2, nicg=0.000um^2, l=7.524um^2, total=1585.854um^2
          cell capacitance : b=0.546pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.571pF
          sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
          wire capacitance : top=0.000pF, trunk=0.917pF, leaf=5.319pF, total=6.236pF
          wire lengths     : top=0.000um, trunk=9868.721um, leaf=51926.905um, total=61795.625um
          hp wire lengths  : top=0.000um, trunk=8030.850um, leaf=21157.655um, total=29188.505um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=12, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.069ns sd=0.071ns sum=0.829ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=53 avg=0.073ns sd=0.028ns min=0.000ns max=0.105ns {14 <= 0.063ns, 13 <= 0.084ns, 14 <= 0.094ns, 8 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
          Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.023ns min=0.067ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 63 <= 0.094ns, 77 <= 0.100ns, 85 <= 0.105ns} {5 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CLKBUFX12: 228 CLKBUFX8: 30 
           ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 1 TLATNTSCAX12: 4 TLATNTSCAX8: 7 TLATNTSCAX6: 4 TLATNTSCAX4: 3 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
         Logics: MX2X6: 1 MX2X2: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group my_clk/functional_func_slow_max: insertion delay [min=1.004, max=1.083, avg=1.043, sd=0.019], skew [0.079 vs 0.085], 100% {1.004, 1.083} (wid=0.027 ws=0.020) (gid=1.062 gs=0.073)
        Skew group summary eGRPC after DRV fixing:
          skew_group my_clk/functional_func_slow_max: insertion delay [min=1.004, max=1.083, avg=1.043, sd=0.019], skew [0.079 vs 0.085], 100% {1.004, 1.083} (wid=0.027 ws=0.020) (gid=1.062 gs=0.073)
          skew_group test_clk/functional_func_slow_max: insertion delay [min=0.762, max=0.841, avg=0.801, sd=0.019], skew [0.079 vs 0.085], 100% {0.762, 0.841} (wid=0.026 ws=0.020) (gid=0.820 gs=0.073)
        Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=5, unsuccessful=0, alreadyClose=0, noImprovementFound=4, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 53 insts, 107 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=258, i=0, icg=36, nicg=0, l=2, total=296
          cell areas       : b=1282.500um^2, i=0.000um^2, icg=295.830um^2, nicg=0.000um^2, l=7.524um^2, total=1585.854um^2
          cell capacitance : b=0.546pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.571pF
          sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
          wire capacitance : top=0.000pF, trunk=0.917pF, leaf=5.319pF, total=6.236pF
          wire lengths     : top=0.000um, trunk=9868.721um, leaf=51926.905um, total=61795.625um
          hp wire lengths  : top=0.000um, trunk=8029.140um, leaf=21157.655um, total=29186.795um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=12, worst=[0.138ns, 0.138ns, 0.138ns, 0.137ns, 0.137ns, 0.137ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.069ns sd=0.071ns sum=0.829ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=53 avg=0.073ns sd=0.028ns min=0.000ns max=0.105ns {14 <= 0.063ns, 13 <= 0.084ns, 14 <= 0.094ns, 8 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
          Leaf  : target=0.105ns count=247 avg=0.100ns sd=0.023ns min=0.067ns max=0.243ns {0 <= 0.063ns, 11 <= 0.084ns, 63 <= 0.094ns, 77 <= 0.100ns, 85 <= 0.105ns} {5 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX12: 228 CLKBUFX8: 30 
           ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 1 TLATNTSCAX12: 4 TLATNTSCAX8: 7 TLATNTSCAX6: 4 TLATNTSCAX4: 3 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
         Logics: MX2X6: 1 MX2X2: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group my_clk/functional_func_slow_max: insertion delay [min=1.004, max=1.083, avg=1.043, sd=0.019], skew [0.079 vs 0.085], 100% {1.004, 1.083} (wid=0.027 ws=0.020) (gid=1.062 gs=0.073)
        Skew group summary before routing clock trees:
          skew_group my_clk/functional_func_slow_max: insertion delay [min=1.004, max=1.083, avg=1.043, sd=0.019], skew [0.079 vs 0.085], 100% {1.004, 1.083} (wid=0.027 ws=0.020) (gid=1.062 gs=0.073)
          skew_group test_clk/functional_func_slow_max: insertion delay [min=0.762, max=0.841, avg=0.801, sd=0.019], skew [0.079 vs 0.085], 100% {0.762, 0.841} (wid=0.026 ws=0.020) (gid=0.820 gs=0.073)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:04:38 mem=2050.9M) ***
Total net bbox length = 1.530e+06 (8.031e+05 7.265e+05) (ext = 5.643e+05)
Move report: Detail placement moves 662 insts, mean move: 0.88 um, max move: 3.31 um
	Max move on inst (proc0/rf0/u0/u1/g225108): (617.00, 606.48) --> (615.40, 608.19)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2050.9MB
Summary Report:
Instances move: 662 (out of 35496 movable)
Instances flipped: 0
Mean displacement: 0.88 um
Max displacement: 3.31 um (Instance: proc0/rf0/u0/u1/g225108) (617, 606.48) -> (615.4, 608.19)
	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X2
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.530e+06 (8.033e+05 7.266e+05) (ext = 5.643e+05)
Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 2050.9MB
*** Finished refinePlace (0:04:39 mem=2050.9M) ***
  Moved 142, flipped 1 and cell swapped 0 of 11833 clock instance(s) during refinement.
  The largest move was 1.91 microns for proc0/rf0/u0/u1/rfd_reg_64_10/DFF.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:00.9)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:06.3 real=0:00:05.8)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       299 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=299, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52544 (unrouted=17161, trialRouted=35383, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=16744, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 299 nets for routing of which 299 have one or more fixed wires.
(ccopt eGR): Start to route 299 all nets
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1812
[NR-eGR] #PG Blockages       : 68621
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=35716  numIgnoredNets=35417
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 299 clock nets ( 299 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 299 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 299 net(s) in layer range [5, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.080247e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 173 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [4, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.036471e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 173 net(s) in layer range [5, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.895428e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 171 nets and layer range [5, 9]
[NR-eGR] Layer group 4: route 171 net(s) in layer range [5, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.364563e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 86 nets and layer range [3, 9]
[NR-eGR] Layer group 5: route 86 net(s) in layer range [3, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.726553e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 69 nets and layer range [2, 9]
[NR-eGR] Layer group 6: route 69 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 2.017834e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 144916
[NR-eGR] Metal2  (2V) length: 1.769778e+05um, number of vias: 182683
[NR-eGR] Metal3  (3H) length: 3.721695e+05um, number of vias: 96946
[NR-eGR] Metal4  (4V) length: 2.829587e+05um, number of vias: 19233
[NR-eGR] Metal5  (5H) length: 2.102739e+05um, number of vias: 7742
[NR-eGR] Metal6  (6V) length: 5.984087e+04um, number of vias: 888
[NR-eGR] Metal7  (7H) length: 3.304978e+04um, number of vias: 528
[NR-eGR] Metal8  (8V) length: 3.005008e+04um, number of vias: 128
[NR-eGR] Metal9  (9H) length: 8.819000e+03um, number of vias: 0
[NR-eGR] Total length: 1.174140e+06um, number of vias: 453064
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.181019e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 12127
[NR-eGR] Metal2  (2V) length: 6.627295e+03um, number of vias: 13236
[NR-eGR] Metal3  (3H) length: 8.561670e+03um, number of vias: 9248
[NR-eGR] Metal4  (4V) length: 7.827620e+03um, number of vias: 6827
[NR-eGR] Metal5  (5H) length: 2.200884e+04um, number of vias: 5619
[NR-eGR] Metal6  (6V) length: 1.628813e+04um, number of vias: 22
[NR-eGR] Metal7  (7H) length: 1.610000e+02um, number of vias: 4
[NR-eGR] Metal8  (8V) length: 3.356350e+02um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.181019e+04um, number of vias: 47083
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.181019e+04um, number of vias: 47083
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.16 sec, Real: 1.05 sec, Curr Mem: 1956.37 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_17486_mainuser09_user09_vvFEJm/.rgfdxgGNo
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.3 real=0:00:01.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 299 clock nets with NanoRoute.
  0 nets are default rule and 299 are 2w2s.
  Removed pre-existing routes for 299 nets.
  Preferred NanoRoute mode settings: Current
-routeIgnoreAntennaTopCellPin true
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=05/26 22:29:23, mem=1549.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeIgnoreAntennaTopCellPin false
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri May 26 22:29:23 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tm of net tm because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_en of net clk_en because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resetn of net resetn because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/scan_clk of net scan_clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[27] of net address[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[26] of net address[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[25] of net address[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[24] of net address[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[23] of net address[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[22] of net address[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[21] of net address[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[20] of net address[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[19] of net address[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[18] of net address[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[17] of net address[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[16] of net address[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[15] of net address[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[14] of net address[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[13] of net address[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=52843)
#WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER Metal3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER Metal5. This will cause routability problems for NanoRoute.
#ERROR (NRDB-631) NET VSS has more than one top-level logical pin which has no physical port (pin geometries) or has not been placed. Correct the pins before continue.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.26 (MB)
#Total memory = 1557.79 (MB)
#Peak memory = 1932.38 (MB)
#WARNING (NRIF-19) Failed to complete globalDetailRoute on Fri May 26 22:29:23 2023
#
% End globalDetailRoute (date=05/26 22:29:23, total cpu=0:00:00.7, real=0:00:00.0, peak res=1555.8M, current mem=1555.8M)
        NanoRoute done. (took cpu=0:00:00.7 real=0:00:00.6)
      Clock detailed routing done.
**ERROR: (IMPCCOPT-5053):	NanoRoute did not finish successfully. See log file for details.
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1976.25 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1812
[NR-eGR] #PG Blockages       : 26919
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=35716  numIgnoredNets=0
[NR-eGR] There are 299 clock nets ( 299 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 299 
[NR-eGR] Rule id: 1  Nets: 35417 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 299 net(s) in layer range [5, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 5.830587e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 35417 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.190594e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 156581
[NR-eGR] Metal2  (2V) length: 1.930190e+05um, number of vias: 200933
[NR-eGR] Metal3  (3H) length: 4.041457e+05um, number of vias: 104558
[NR-eGR] Metal4  (4V) length: 2.876112e+05um, number of vias: 22532
[NR-eGR] Metal5  (5H) length: 1.944529e+05um, number of vias: 19808
[NR-eGR] Metal6  (6V) length: 6.334936e+04um, number of vias: 1470
[NR-eGR] Metal7  (7H) length: 3.731406e+04um, number of vias: 548
[NR-eGR] Metal8  (8V) length: 3.103947e+04um, number of vias: 138
[NR-eGR] Metal9  (9H) length: 9.480800e+03um, number of vias: 0
[NR-eGR] Total length: 1.220413e+06um, number of vias: 506568
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.180106e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.47 sec, Real: 1.14 sec, Curr Mem: 1994.81 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.7 real=0:00:01.4)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       299 (unrouted=0, trialRouted=299, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52544 (unrouted=17127, trialRouted=35417, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=16744, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.0 real=0:00:03.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'leon' of instances=35500 and nets=52843 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design leon.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1981.809M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
  Clock tree timing engine global stage delay update for slow_max:setup.late...
  Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.3 real=0:00:00.2)
  Clock DAG stats after routing clock trees:
    cell counts      : b=258, i=0, icg=36, nicg=0, l=2, total=296
    cell areas       : b=1282.500um^2, i=0.000um^2, icg=295.830um^2, nicg=0.000um^2, l=7.524um^2, total=1585.854um^2
    cell capacitance : b=0.546pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.571pF
    sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
    wire capacitance : top=0.000pF, trunk=1.095pF, leaf=6.086pF, total=7.181pF
    wire lengths     : top=0.000um, trunk=10312.865um, leaf=51488.415um, total=61801.280um
    hp wire lengths  : top=0.000um, trunk=8029.140um, leaf=21157.455um, total=29186.595um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=133, worst=[0.137ns, 0.136ns, 0.136ns, 0.136ns, 0.136ns, 0.136ns, 0.056ns, 0.038ns, 0.015ns, 0.013ns, ...]} avg=0.011ns sd=0.028ns sum=1.522ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=53 avg=0.080ns sd=0.033ns min=0.000ns max=0.161ns {13 <= 0.063ns, 12 <= 0.084ns, 5 <= 0.094ns, 6 <= 0.100ns, 11 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 2 <= 0.126ns, 1 <= 0.158ns, 1 > 0.158ns}
    Leaf  : target=0.105ns count=247 avg=0.107ns sd=0.022ns min=0.073ns max=0.242ns {0 <= 0.063ns, 6 <= 0.084ns, 19 <= 0.094ns, 31 <= 0.100ns, 64 <= 0.105ns} {74 <= 0.110ns, 43 <= 0.115ns, 4 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX12: 228 CLKBUFX8: 30 
     ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 1 TLATNTSCAX12: 4 TLATNTSCAX8: 7 TLATNTSCAX6: 4 TLATNTSCAX4: 3 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
   Logics: MX2X6: 1 MX2X2: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group my_clk/functional_func_slow_max: insertion delay [min=1.030, max=1.174, avg=1.075, sd=0.021], skew [0.144 vs 0.085*], 97.9% {1.034, 1.119} (wid=0.042 ws=0.035) (gid=1.132 gs=0.121)
  Skew group summary after routing clock trees:
    skew_group my_clk/functional_func_slow_max: insertion delay [min=1.030, max=1.174, avg=1.075, sd=0.021], skew [0.144 vs 0.085*], 97.9% {1.034, 1.119} (wid=0.042 ws=0.035) (gid=1.132 gs=0.121)
    skew_group test_clk/functional_func_slow_max: insertion delay [min=0.773, max=0.926, avg=0.825, sd=0.022], skew [0.153 vs 0.085*], 94.6% {0.778, 0.863} (wid=0.041 ws=0.034) (gid=0.885 gs=0.124)
  CCOpt::Phase::Routing done. (took cpu=0:00:05.3 real=0:00:04.6)
**WARN: (IMPCCOPT-2204):	Skipping Post Conditioning: The clock network is not routed.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        258     1282.500       0.546
  Inverters                        0        0.000       0.000
  Integrated Clock Gates          36      295.830       0.022
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      2        7.524       0.003
  All                            296     1585.854       0.571
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     10312.865
  Leaf      51488.415
  Total     61801.280
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       8029.140
  Leaf       21157.455
  Total      29186.595
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.572    1.095     1.666
  Leaf     7.593    6.086    13.680
  Total    8.165    7.181    15.346
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  11537    7.593     0.001       0.003      0.001    0.150
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        133      0.011       0.028      1.522    [0.137, 0.136, 0.136, 0.136, 0.136, 0.136, 0.056, 0.038, 0.015, 0.013, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       53      0.080       0.033      0.000    0.161    {13 <= 0.063ns, 12 <= 0.084ns, 5 <= 0.094ns, 6 <= 0.100ns, 11 <= 0.105ns}    {2 <= 0.110ns, 0 <= 0.115ns, 2 <= 0.126ns, 1 <= 0.158ns, 1 > 0.158ns}
  Leaf        0.105      247      0.107       0.022      0.073    0.242    {0 <= 0.063ns, 6 <= 0.084ns, 19 <= 0.094ns, 31 <= 0.100ns, 64 <= 0.105ns}    {74 <= 0.110ns, 43 <= 0.115ns, 4 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------------
  Name            Type      Inst     Inst Area 
                            Count    (um^2)
  ---------------------------------------------
  CLKBUFX12       buffer     228      1169.640
  CLKBUFX8        buffer      30       112.860
  TLATNTSCAX20    icg          1        15.048
  TLATNTSCAX16    icg          1        12.996
  TLATNTSCAX12    icg          4        43.776
  TLATNTSCAX8     icg          7        62.244
  TLATNTSCAX6     icg          4        34.200
  TLATNTSCAX4     icg          3        21.546
  TLATNTSCAX3     icg          6        41.040
  TLATNTSCAX2     icg         10        64.980
  MX2X6           logic        1         4.446
  MX2X2           logic        1         3.078
  ---------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner            Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_max:setup.late    my_clk/functional_func_slow_max    1.030     1.174     0.144    0.085*           0.035           0.013           1.075        0.021     97.9% {1.034, 1.119}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner            Skew Group                           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_max:setup.late    my_clk/functional_func_slow_max      1.030     1.174     0.144    0.085*           0.035           0.013           1.075        0.021     97.9% {1.034, 1.119}
  slow_max:setup.late    test_clk/functional_func_slow_max    0.773     0.926     0.153    0.085*           0.034           0.013           0.825        0.022     94.6% {0.778, 0.863}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------
  Half-corner            Skew Group                           Min/Max    Delay    Pin
  ------------------------------------------------------------------------------------------------------------------
  slow_max:setup.late    my_clk/functional_func_slow_max      Min        1.030    mcore0/mctrl0/r_reg_ramsn_3/DFF/CK
  slow_max:setup.late    my_clk/functional_func_slow_max      Max        1.174    proc0/cmem0/dtags0/u0/id0/CK1
  slow_max:setup.late    test_clk/functional_func_slow_max    Min        0.773    mcore0/mctrl0/r_reg_ramsn_3/DFF/CK
  slow_max:setup.late    test_clk/functional_func_slow_max    Max        0.926    proc0/cmem0/dtags0/u0/id0/CK1
  ------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 6588 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  --------------------------------------------------------------------------------------------------------------------------
  Half corner          Violation  Slew    Slew      Dont   Ideal  Target         Pin
                       amount     target  achieved  touch  net?   source         
                                                    net?                         
  --------------------------------------------------------------------------------------------------------------------------
  slow_max:setup.late    0.137    0.105    0.242    N      N      auto computed  proc0/cmem0/itags0/u0/id0/CK2
  slow_max:setup.late    0.136    0.105    0.241    N      N      auto computed  proc0/cmem0/ddata0/u0/id0/CK
  slow_max:setup.late    0.136    0.105    0.241    N      N      auto computed  proc0/cmem0/dtags0/u0/id0/CK1
  slow_max:setup.late    0.136    0.105    0.241    N      N      auto computed  proc0/cmem0/idata0/u0/id0/CK
  slow_max:setup.late    0.136    0.105    0.241    N      N      auto computed  proc0/cmem0/itags0/u0/id0/CK1
  slow_max:setup.late    0.136    0.105    0.241    N      N      auto computed  proc0/cmem0/dtags0/u0/id0/CK2
  slow_max:setup.late    0.135    0.105    0.240    N      N      auto computed  proc0/cmem0/itags0/u0/CTS_ccl_a_buf_00949/Y
  slow_max:setup.late    0.135    0.105    0.240    N      N      auto computed  proc0/cmem0/ddata0/u0/CTS_ccl_a_buf_00969/Y
  slow_max:setup.late    0.135    0.105    0.240    N      N      auto computed  proc0/cmem0/dtags0/u0/CTS_ccl_a_buf_00965/Y
  slow_max:setup.late    0.135    0.105    0.240    N      N      auto computed  proc0/cmem0/itags0/u0/CTS_ccl_a_buf_00953/Y
  --------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.5 real=0:00:00.5)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_fast_min'
#################################################################################
# Design Stage: PreRoute
# Design Name: leon
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_fast_min'
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (2 T). (MEM=2117.52)
**WARN: (IMPESI-3014):	The RC network is incomplete for net resetn. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net scan_clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net scan_clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net resetn. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 36226
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
**WARN: (IMPESI-3014):	The RC network is incomplete for net resetn. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net resetn. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net scan_clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net scan_clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 36226
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2246.2 CPU=0:00:01.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2246.2 CPU=0:00:02.5 REAL=0:00:01.0)
	Clock: my_clk, View: func_fast_min, Ideal Latency: 0, Propagated Latency: 0.374497
	 Executing: set_clock_latency -source -early -min -rise -0.374497 [get_pins clk]
	Clock: my_clk, View: func_fast_min, Ideal Latency: 0, Propagated Latency: 0.374497
	 Executing: set_clock_latency -source -late -min -rise -0.374497 [get_pins clk]
	Clock: my_clk, View: func_fast_min, Ideal Latency: 0, Propagated Latency: 0.367381
	 Executing: set_clock_latency -source -early -min -fall -0.367381 [get_pins clk]
	Clock: my_clk, View: func_fast_min, Ideal Latency: 0, Propagated Latency: 0.367381
	 Executing: set_clock_latency -source -late -min -fall -0.367381 [get_pins clk]
	Clock: my_clk, View: func_fast_min, Ideal Latency: 0, Propagated Latency: 0.374497
	 Executing: set_clock_latency -source -early -max -rise -0.374497 [get_pins clk]
	Clock: my_clk, View: func_fast_min, Ideal Latency: 0, Propagated Latency: 0.374497
	 Executing: set_clock_latency -source -late -max -rise -0.374497 [get_pins clk]
	Clock: my_clk, View: func_fast_min, Ideal Latency: 0, Propagated Latency: 0.367381
	 Executing: set_clock_latency -source -early -max -fall -0.367381 [get_pins clk]
	Clock: my_clk, View: func_fast_min, Ideal Latency: 0, Propagated Latency: 0.367381
	 Executing: set_clock_latency -source -late -max -fall -0.367381 [get_pins clk]
	Clock: test_clk, View: func_slow_max, Ideal Latency: 0, Propagated Latency: 0.830637
	 Executing: set_clock_latency -source -early -min -rise -0.830637 [get_pins scan_clk]
	Clock: test_clk, View: func_slow_max, Ideal Latency: 0, Propagated Latency: 0.830637
	 Executing: set_clock_latency -source -late -min -rise -0.830637 [get_pins scan_clk]
	Clock: test_clk, View: func_slow_max, Ideal Latency: 0, Propagated Latency: 0.804228
	 Executing: set_clock_latency -source -early -min -fall -0.804228 [get_pins scan_clk]
	Clock: test_clk, View: func_slow_max, Ideal Latency: 0, Propagated Latency: 0.804228
	 Executing: set_clock_latency -source -late -min -fall -0.804228 [get_pins scan_clk]
	Clock: test_clk, View: func_slow_max, Ideal Latency: 0, Propagated Latency: 0.830637
	 Executing: set_clock_latency -source -early -max -rise -0.830637 [get_pins scan_clk]
	Clock: test_clk, View: func_slow_max, Ideal Latency: 0, Propagated Latency: 0.830637
	 Executing: set_clock_latency -source -late -max -rise -0.830637 [get_pins scan_clk]
	Clock: test_clk, View: func_slow_max, Ideal Latency: 0, Propagated Latency: 0.804228
	 Executing: set_clock_latency -source -early -max -fall -0.804228 [get_pins scan_clk]
	Clock: test_clk, View: func_slow_max, Ideal Latency: 0, Propagated Latency: 0.804228
	 Executing: set_clock_latency -source -late -max -fall -0.804228 [get_pins scan_clk]
	Clock: test_clk, View: func_fast_min, Ideal Latency: 0, Propagated Latency: 0.29748
	 Executing: set_clock_latency -source -early -min -rise -0.29748 [get_pins scan_clk]
	Clock: test_clk, View: func_fast_min, Ideal Latency: 0, Propagated Latency: 0.29748
	 Executing: set_clock_latency -source -late -min -rise -0.29748 [get_pins scan_clk]
	Clock: test_clk, View: func_fast_min, Ideal Latency: 0, Propagated Latency: 0.297772
	 Executing: set_clock_latency -source -early -min -fall -0.297772 [get_pins scan_clk]
	Clock: test_clk, View: func_fast_min, Ideal Latency: 0, Propagated Latency: 0.297772
	 Executing: set_clock_latency -source -late -min -fall -0.297772 [get_pins scan_clk]
	Clock: test_clk, View: func_fast_min, Ideal Latency: 0, Propagated Latency: 0.29748
	 Executing: set_clock_latency -source -early -max -rise -0.29748 [get_pins scan_clk]
	Clock: test_clk, View: func_fast_min, Ideal Latency: 0, Propagated Latency: 0.29748
	 Executing: set_clock_latency -source -late -max -rise -0.29748 [get_pins scan_clk]
	Clock: test_clk, View: func_fast_min, Ideal Latency: 0, Propagated Latency: 0.297772
	 Executing: set_clock_latency -source -early -max -fall -0.297772 [get_pins scan_clk]
	Clock: test_clk, View: func_fast_min, Ideal Latency: 0, Propagated Latency: 0.297772
	 Executing: set_clock_latency -source -late -max -fall -0.297772 [get_pins scan_clk]
	Clock: my_clk, View: func_slow_max, Ideal Latency: 0, Propagated Latency: 1.07528
	 Executing: set_clock_latency -source -early -min -rise -1.07528 [get_pins clk]
	Clock: my_clk, View: func_slow_max, Ideal Latency: 0, Propagated Latency: 1.07528
	 Executing: set_clock_latency -source -late -min -rise -1.07528 [get_pins clk]
	Clock: my_clk, View: func_slow_max, Ideal Latency: 0, Propagated Latency: 1.02656
	 Executing: set_clock_latency -source -early -min -fall -1.02656 [get_pins clk]
	Clock: my_clk, View: func_slow_max, Ideal Latency: 0, Propagated Latency: 1.02656
	 Executing: set_clock_latency -source -late -min -fall -1.02656 [get_pins clk]
	Clock: my_clk, View: func_slow_max, Ideal Latency: 0, Propagated Latency: 1.07528
	 Executing: set_clock_latency -source -early -max -rise -1.07528 [get_pins clk]
	Clock: my_clk, View: func_slow_max, Ideal Latency: 0, Propagated Latency: 1.07528
	 Executing: set_clock_latency -source -late -max -rise -1.07528 [get_pins clk]
	Clock: my_clk, View: func_slow_max, Ideal Latency: 0, Propagated Latency: 1.02656
	 Executing: set_clock_latency -source -early -max -fall -1.02656 [get_pins clk]
	Clock: my_clk, View: func_slow_max, Ideal Latency: 0, Propagated Latency: 1.02656
	 Executing: set_clock_latency -source -late -max -fall -1.02656 [get_pins clk]
	Executing: set_clock_latency -min -rise 0.820785 [get_clocks div_clk]
	Executing: set_clock_latency -min -fall 0.739359 [get_clocks div_clk]
	Executing: set_clock_latency -max -rise 0.820785 [get_clocks div_clk]
	Executing: set_clock_latency -max -fall 0.739359 [get_clocks div_clk]
	Executing: set_clock_latency -min -rise 0.288097 [get_clocks div_clk]
	Executing: set_clock_latency -min -fall 0.271781 [get_clocks div_clk]
	Executing: set_clock_latency -max -rise 0.288097 [get_clocks div_clk]
	Executing: set_clock_latency -max -fall 0.271781 [get_clocks div_clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:04.9 real=0:00:03.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=258, i=0, icg=36, nicg=0, l=2, total=296
  cell areas       : b=1282.500um^2, i=0.000um^2, icg=295.830um^2, nicg=0.000um^2, l=7.524um^2, total=1585.854um^2
  cell capacitance : b=0.546pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.571pF
  sink capacitance : count=11537, total=7.593pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
  wire capacitance : top=0.000pF, trunk=1.095pF, leaf=6.086pF, total=7.181pF
  wire lengths     : top=0.000um, trunk=10312.865um, leaf=51488.415um, total=61801.280um
  hp wire lengths  : top=0.000um, trunk=8029.140um, leaf=21157.455um, total=29186.595um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=133, worst=[0.137ns, 0.136ns, 0.136ns, 0.136ns, 0.136ns, 0.136ns, 0.056ns, 0.038ns, 0.015ns, 0.013ns, ...]} avg=0.011ns sd=0.028ns sum=1.522ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=53 avg=0.080ns sd=0.033ns min=0.000ns max=0.161ns {13 <= 0.063ns, 12 <= 0.084ns, 5 <= 0.094ns, 6 <= 0.100ns, 11 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 2 <= 0.126ns, 1 <= 0.158ns, 1 > 0.158ns}
  Leaf  : target=0.105ns count=247 avg=0.107ns sd=0.022ns min=0.073ns max=0.242ns {0 <= 0.063ns, 6 <= 0.084ns, 19 <= 0.094ns, 31 <= 0.100ns, 64 <= 0.105ns} {74 <= 0.110ns, 43 <= 0.115ns, 4 <= 0.126ns, 0 <= 0.158ns, 6 > 0.158ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX12: 228 CLKBUFX8: 30 
   ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 1 TLATNTSCAX12: 4 TLATNTSCAX8: 7 TLATNTSCAX6: 4 TLATNTSCAX4: 3 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
 Logics: MX2X6: 1 MX2X2: 1 
Primary reporting skew groups after update timingGraph:
  skew_group my_clk/functional_func_slow_max: insertion delay [min=1.030, max=1.174, avg=1.075, sd=0.021], skew [0.144 vs 0.085*], 97.9% {1.034, 1.119} (wid=0.042 ws=0.035) (gid=1.132 gs=0.121)
Skew group summary after update timingGraph:
  skew_group my_clk/functional_func_slow_max: insertion delay [min=1.030, max=1.174, avg=1.075, sd=0.021], skew [0.144 vs 0.085*], 97.9% {1.034, 1.119} (wid=0.042 ws=0.035) (gid=1.132 gs=0.121)
  skew_group test_clk/functional_func_slow_max: insertion delay [min=0.773, max=0.926, avg=0.825, sd=0.022], skew [0.153 vs 0.085*], 94.6% {0.778, 0.863} (wid=0.041 ws=0.034) (gid=0.885 gs=0.124)
Logging CTS constraint violations...
  Clock tree div_clk has 19 slew violations.
  Clock tree my_clk has 111 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell proc0/cmem0/itags0/u0/CTS_ccl_a_buf_00949 (a lib_cell CLKBUFX12) at (718.600,182.400), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/cmem0/itags0/u0/id0/CK2 with a slew time target of 0.105ns. Achieved a slew time of 0.242ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell proc0/cmem0/ddata0/u0/CTS_ccl_a_buf_00969 (a lib_cell CLKBUFX12) at (285.000,151.620), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/cmem0/ddata0/u0/id0/CK with a slew time target of 0.105ns. Achieved a slew time of 0.241ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell proc0/cmem0/dtags0/u0/CTS_ccl_a_buf_00965 (a lib_cell CLKBUFX12) at (757.800,180.690), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/cmem0/dtags0/u0/id0/CK1 with a slew time target of 0.105ns. Achieved a slew time of 0.241ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell proc0/cmem0/idata0/u0/CTS_ccl_a_buf_00957 (a lib_cell CLKBUFX12) at (281.000,149.910), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/cmem0/idata0/u0/id0/CK with a slew time target of 0.105ns. Achieved a slew time of 0.241ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell proc0/cmem0/itags0/u0/CTS_ccl_a_buf_00953 (a lib_cell CLKBUFX12) at (753.800,182.400), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/cmem0/itags0/u0/id0/CK1 with a slew time target of 0.105ns. Achieved a slew time of 0.241ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell proc0/cmem0/dtags0/u0/CTS_ccl_a_buf_00961 (a lib_cell CLKBUFX12) at (722.600,180.690), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/cmem0/dtags0/u0/id0/CK2 with a slew time target of 0.105ns. Achieved a slew time of 0.241ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 3 slew violations below cell proc0/CTS_ccl_a_buf_01049 (a lib_cell CLKBUFX8) at (686.200,379.050), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/cmem0/CTS_ccl_a_buf_01038/A with a slew time target of 0.105ns. Achieved a slew time of 0.161ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 4 slew violations below cell CTS_ccl_a_buf_01036 (a lib_cell CLKBUFX8) at (433.200,291.840), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/cmem0/idata0/u0/CTS_ccl_a_buf_00957/A with a slew time target of 0.105ns. Achieved a slew time of 0.143ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 7 slew violations below cell CTS_ccl_a_buf_01056 (a lib_cell CLKBUFX12) at (294.400,394.440), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/RC_CG_HIER_INST32/RC_CGIC_INST/CK with a slew time target of 0.105ns. Achieved a slew time of 0.120ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 61 slew violations below cell proc0/rf0/u0/u1/CTS_ccl_a_buf_00202 (a lib_cell CLKBUFX12) at (702.600,570.570), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u1/rfd_reg_110_24/DFF/CK with a slew time target of 0.105ns. Achieved a slew time of 0.118ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree div_clk at (420.300,368.125), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin clk_div_reg/Q with a slew time target of 0.105ns. Achieved a slew time of 0.118ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 57 slew violations below cell proc0/rf0/u0/u0/CTS_ccl_a_buf_00176 (a lib_cell CLKBUFX12) at (336.800,522.690), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u0/rfd_reg_95_2/DFF/CK with a slew time target of 0.105ns. Achieved a slew time of 0.117ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 57 slew violations below cell proc0/rf0/u0/u1/CTS_ccl_a_buf_00196 (a lib_cell CLKBUFX12) at (632.200,546.630), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u1/rfd_reg_110_31/DFF/CK with a slew time target of 0.105ns. Achieved a slew time of 0.116ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 61 slew violations below cell proc0/rf0/u0/u1/CTS_ccl_a_buf_00556 (a lib_cell CLKBUFX12) at (622.200,397.860), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u1/rfd_reg_39_21/DFF/CK with a slew time target of 0.105ns. Achieved a slew time of 0.116ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 60 slew violations below cell proc0/rf0/u0/u0/CTS_ccl_a_buf_00746 (a lib_cell CLKBUFX12) at (472.800,666.330), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u0/rfd_reg_6_24/DFF/CK with a slew time target of 0.105ns. Achieved a slew time of 0.115ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 48 slew violations below cell proc0/rf0/u0/u1/CTS_ccl_a_buf_00608 (a lib_cell CLKBUFX12) at (590.000,512.430), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u1/rfd_reg_134_9/DFF/CK with a slew time target of 0.105ns. Achieved a slew time of 0.115ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 60 slew violations below cell proc0/rf0/u0/u0/CTS_ccl_a_buf_00766 (a lib_cell CLKBUFX12) at (452.800,560.310), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u0/rfd_reg_3_6/DFF/CK with a slew time target of 0.105ns. Achieved a slew time of 0.115ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 60 slew violations below cell proc0/rf0/u0/u1/CTS_ccl_a_buf_00337 (a lib_cell CLKBUFX12) at (668.400,594.510), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u1/rfd_reg_99_31/DFF/CK with a slew time target of 0.105ns. Achieved a slew time of 0.114ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 57 slew violations below cell proc0/rf0/u0/u0/CTS_ccl_a_buf_00168 (a lib_cell CLKBUFX12) at (270.400,447.450), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u0/rfd_reg_89_6/DFF/CK with a slew time target of 0.105ns. Achieved a slew time of 0.114ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 54 slew violations below cell proc0/rf0/u0/u1/CTS_ccl_a_buf_00564 (a lib_cell CLKBUFX12) at (650.200,456.000), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u1/rfd_reg_33_25/DFF/CK with a slew time target of 0.105ns. Achieved a slew time of 0.114ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1007) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.085ns for skew group test_clk/functional_func_slow_max in half corner slow_max:setup.late. Achieved skew of 0.153ns.
Type 'man IMPCCOPT-1023' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.085ns for skew group my_clk/functional_func_slow_max in half corner slow_max:setup.late. Achieved skew of 0.145ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:05.6 real=0:00:03.8)
Runtime done. (took cpu=0:01:01 real=0:00:56.3)
Runtime Summary
===============
Clock Runtime:  (73%) Core CTS          41.29 (Init 2.19, Construction 14.06, Implementation 19.81, eGRPC 3.11, PostConditioning 0.00, Other 2.12)
Clock Runtime:  (14%) CTS services       8.26 (RefinePlace 2.37, EarlyGlobalClock 3.78, NanoRoute 0.58, ExtractRC 1.52, TimingAnalysis 0.00)
Clock Runtime:  (11%) Other CTS          6.73 (Init 1.21, CongRepair/EGR-DP 2.38, TimingUpdate 3.13, Other 0.00)
Clock Runtime: (100%) Total             56.28

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPESI-3014          8  The RC network is incomplete for net %s....
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        9  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2204        1  Skipping Post Conditioning: The clock ne...
ERROR     IMPCCOPT-5053        1  NanoRoute did not finish successfully. S...
WARNING   IMPCCOPT-1007      130  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        2  Did not meet the skew target of %s       
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 152 warning(s), 1 error(s)

#% End ccopt_design (date=05/26 22:29:30, total cpu=0:01:02, real=0:00:56.0, peak res=1628.6M, current mem=1486.8M)
innovus 25> saveDesign DBS/cts.enc
#% Begin save design ... (date=05/26 22:29:30, mem=1486.8M)
% Begin Save ccopt configuration ... (date=05/26 22:29:30, mem=1486.8M)
% End Save ccopt configuration ... (date=05/26 22:29:31, total cpu=0:00:00.2, real=0:00:01.0, peak res=1487.7M, current mem=1487.7M)
% Begin Save netlist data ... (date=05/26 22:29:31, mem=1487.7M)
Writing Binary DB to DBS/cts.enc.dat.tmp/vbin/leon.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/26 22:29:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1487.7M, current mem=1487.7M)
Saving congestion map file DBS/cts.enc.dat.tmp/leon.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 22:29:33, mem=1488.5M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 22:29:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1488.5M, current mem=1488.5M)
% Begin Save clock tree data ... (date=05/26 22:29:33, mem=1488.5M)
% End Save clock tree data ... (date=05/26 22:29:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1488.5M, current mem=1488.5M)
Saving preference file DBS/cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/26 22:29:34, mem=1488.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/26 22:29:36, total cpu=0:00:00.1, real=0:00:02.0, peak res=1488.6M, current mem=1488.6M)
Saving PG file DBS/cts.enc.dat.tmp/leon.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1935.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/26 22:29:37, mem=1488.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=05/26 22:29:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1488.6M, current mem=1488.6M)
% Begin Save routing data ... (date=05/26 22:29:37, mem=1488.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1935.8M) ***
% End Save routing data ... (date=05/26 22:29:38, total cpu=0:00:00.2, real=0:00:01.0, peak res=1488.9M, current mem=1488.9M)
Saving property file DBS/cts.enc.dat.tmp/leon.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1938.8M) ***
% Begin Save power constraints data ... (date=05/26 22:29:38, mem=1488.9M)
% End Save power constraints data ... (date=05/26 22:29:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1488.9M, current mem=1488.9M)
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=05/26 22:29:39, total cpu=0:00:01.9, real=0:00:09.0, peak res=1489.8M, current mem=1489.8M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 26> 
innovus 26> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1948.9M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: leon
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (2 T). (MEM=2008.82)
**WARN: (IMPESI-3014):	The RC network is incomplete for net tm. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net resetn. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net resetn. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net scan_clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net scan_clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pio_2pad_5. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net address[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net address[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net read. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net ahbsi_out[83]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net ahbsi_out[503]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net BG_scan_out_13. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net BG_scan_out_3. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 36226
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2148.29 CPU=0:00:02.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2148.29 CPU=0:00:04.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:03.0 totSessionCpu=0:04:59 mem=2148.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_slow_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.038  | -0.014  | -0.038  |  1.908  |
|           TNS (ns):| -0.072  | -0.033  | -0.038  |  0.000  |
|    Violating Paths:|    5    |    4    |    1    |    0    |
|          All Paths:|  12273  |  11430  |   33    |  1052   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |  -19.916   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.786%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 8.1 sec
Total Real time: 14.0 sec
Total Memory Usage: 2019.074219 Mbytes
0
innovus 27> 
innovus 27> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1567.7M, totSessionCpu=0:05:01 **
**WARN: (IMPOPT-576):	893 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	tm : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clk_en : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	resetn : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	scan_clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	address[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1589.9M, totSessionCpu=0:05:03 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2048.8M)
Compute RC Scale Done ...

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_slow_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.038  | -0.014  | -0.038  |  1.908  |
|           TNS (ns):| -0.072  | -0.033  | -0.038  |  0.000  |
|    Violating Paths:|    5    |    4    |    1    |    0    |
|          All Paths:|  12273  |  11430  |   33    |  1052   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |  -19.916   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.786%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1654.4M, totSessionCpu=0:05:06 **
** INFO : this run is activating low effort ccoptDesign flow
#optDebug: fT-E <X 2 0 0 1>
*** Starting optimizing excluded clock nets MEM= 2124.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2124.8M) ***
*** Starting optimizing excluded clock nets MEM= 2124.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2124.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 2 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 298 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:07.1/0:05:10.3 (1.0), mem = 2124.8M
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    46.79%|        -|  -0.038|  -0.072|   0:00:00.0| 2195.4M|
|    46.79%|        -|  -0.038|  -0.072|   0:00:00.0| 2214.5M|
+----------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2214.5M) ***


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt [finish] : cpu/real = 0:00:03.1/0:00:02.6 (1.2), totSession cpu/real = 0:05:10.1/0:05:12.9 (1.0), mem = 2153.9M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 2 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
Info: 298 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:10.8/0:05:13.3 (1.0), mem = 2153.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|     4|    -0.01|     1|     1|   -19.99|     0|     0|     0|     0|    -0.04|    -0.07|       0|       0|       0|  46.79|          |         |
|     0|     0|     0.00|     1|     1|   -19.99|     0|     0|     0|     0|    -0.04|    -0.07|       2|       0|       0|  46.79| 0:00:00.0|  2271.7M|
|     0|     0|     0.00|     1|     1|   -19.99|     0|     0|     0|     0|    -0.04|    -0.07|       0|       0|       0|  46.79| 0:00:00.0|  2271.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=2271.7M) ***

*** Starting refinePlace (0:05:13 mem=2271.7M) ***
Total net bbox length = 1.530e+06 (8.033e+05 7.266e+05) (ext = 5.643e+05)
Move report: Detail placement moves 2 insts, mean move: 3.21 um, max move: 3.42 um
	Max move on inst (proc0/rf0/u0/u0/FE_OFC774_n_3042): (367.20, 572.28) --> (367.20, 568.86)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2278.2MB
Summary Report:
Instances move: 2 (out of 35498 movable)
Instances flipped: 0
Mean displacement: 3.21 um
Max displacement: 3.42 um (Instance: proc0/rf0/u0/u0/FE_OFC774_n_3042) (367.2, 572.28) -> (367.2, 568.86)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: BUFX3
Total net bbox length = 1.530e+06 (8.033e+05 7.266e+05) (ext = 5.643e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2278.2MB
*** Finished refinePlace (0:05:14 mem=2278.2M) ***
*** maximum move = 3.42 um ***
*** Finished re-routing un-routed nets (2278.2M) ***

*** Finish Physical Update (cpu=0:00:06.4 real=0:00:07.0 mem=2278.2M) ***
*** DrvOpt [finish] : cpu/real = 0:00:08.9/0:00:08.3 (1.1), totSession cpu/real = 0:05:19.6/0:05:21.6 (1.0), mem = 2217.6M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------
     Summary (cpu=0.15min real=0.15min mem=2133.6M)                             
------------------------------------------------------------

Setup views included:
 func_slow_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.038  | -0.014  | -0.038  |  1.908  |
|           TNS (ns):| -0.072  | -0.033  | -0.038  |  0.000  |
|    Violating Paths:|    5    |    4    |    1    |    0    |
|          All Paths:|  12273  |  11430  |   33    |  1052   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |  -19.566   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.787%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:18, mem = 1674.3M, totSessionCpu=0:05:21 **
*** Timing NOT met, worst failing slack is -0.038
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 2 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
Info: 298 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:21.2/0:05:22.6 (1.0), mem = 2135.1M
*info: 298 clock nets excluded
*info: 2 special nets excluded.
*info: 12108 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.038 TNS Slack -0.072 Density 46.79
OptDebug: Start of Optimizer TNS Pass: default* WNS 1.908 TNS 0.000; reg2cgate* WNS -0.038 TNS -0.038; reg2reg* WNS -0.014 TNS -0.033; HEPG WNS -0.038 TNS -0.072; all paths WNS -0.038 TNS -0.072
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
|  -0.038|   -0.038|  -0.072|   -0.072|    46.79%|   0:00:00.0| 2195.7M|func_slow_max|reg2cgate| mcore0/mctrl0/RC_CG_HIER_INST6/RC_CGIC_INST/E      |
|   0.000|    0.001|   0.000|    0.000|    46.79%|   0:00:01.0| 2320.7M|func_slow_max|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=2320.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=2320.7M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS 1.908 TNS 0.000; reg2cgate* WNS 0.043 TNS 0.000; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS 0.001 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 46.79
*** Starting refinePlace (0:05:25 mem=2320.7M) ***
Total net bbox length = 1.530e+06 (8.033e+05 7.266e+05) (ext = 5.643e+05)
Density distribution unevenness ratio = 36.191%
Move report: Detail placement moves 3 insts, mean move: 1.67 um, max move: 1.71 um
	Max move on inst (proc0/rf0/u0/u0/FE_OFC206_n_660): (369.40, 515.85) --> (369.40, 514.14)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2328.4MB
Summary Report:
Instances move: 3 (out of 35497 movable)
Instances flipped: 0
Mean displacement: 1.67 um
Max displacement: 1.71 um (Instance: proc0/rf0/u0/u0/FE_OFC206_n_660) (369.4, 515.85) -> (369.4, 514.14)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
Total net bbox length = 1.530e+06 (8.033e+05 7.266e+05) (ext = 5.643e+05)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2328.4MB
*** Finished refinePlace (0:05:26 mem=2328.4M) ***
*** maximum move = 1.71 um ***
*** Finished re-routing un-routed nets (2328.4M) ***

*** Finish Physical Update (cpu=0:00:06.2 real=0:00:06.0 mem=2328.4M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 46.79

*** Finish post-CTS Setup Fixing (cpu=0:00:07.0 real=0:00:07.0 mem=2328.4M) ***

*** SetupOpt [finish] : cpu/real = 0:00:10.3/0:00:10.1 (1.0), totSession cpu/real = 0:05:31.5/0:05:32.7 (1.0), mem = 2267.8M
End: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal reclaim -numThreads 2 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 298 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:32.4/0:05:33.6 (1.0), mem = 2207.4M
Usable buffer cells for single buffer setup transform:
BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX20 
Number of usable buffer cells above: 8
Reclaim Optimization WNS Slack 0.001  TNS Slack 0.000 Density 46.79
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    46.79%|        -|   0.001|   0.000|   0:00:00.0| 2207.4M|
|    46.79%|        0|   0.001|   0.000|   0:00:01.0| 2245.6M|
|    46.79%|        0|   0.001|   0.000|   0:00:00.0| 2245.6M|
|    46.79%|        5|   0.001|   0.000|   0:00:00.0| 2283.8M|
|    46.79%|        7|   0.001|   0.000|   0:00:00.0| 2285.8M|
|    46.79%|        0|   0.001|   0.000|   0:00:00.0| 2285.8M|
|    46.79%|        0|   0.001|   0.000|   0:00:00.0| 2285.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.001  TNS Slack 0.000 Density 46.79
End: Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:02.0) **
*** Starting refinePlace (0:05:35 mem=2285.8M) ***
Total net bbox length = 1.530e+06 (8.032e+05 7.266e+05) (ext = 5.643e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2285.8MB
Summary Report:
Instances move: 0 (out of 35492 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.530e+06 (8.032e+05 7.266e+05) (ext = 5.643e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2285.8MB
*** Finished refinePlace (0:05:36 mem=2285.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2285.8M) ***

*** Finish Physical Update (cpu=0:00:05.1 real=0:00:05.0 mem=2285.8M) ***
*** AreaOpt [finish] : cpu/real = 0:00:07.7/0:00:06.7 (1.1), totSession cpu/real = 0:05:40.0/0:05:40.3 (1.0), mem = 2285.8M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=2149.14M, totSessionCpu=0:05:40).
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1812
[NR-eGR] #PG Blockages       : 26919
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=35712  numIgnoredNets=0
[NR-eGR] There are 299 clock nets ( 299 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35413 
[NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 299 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 299 net(s) in layer range [5, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 5.831100e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 35413 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.190536e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 156573
[NR-eGR] Metal2  (2V) length: 1.927803e+05um, number of vias: 201048
[NR-eGR] Metal3  (3H) length: 4.024034e+05um, number of vias: 104667
[NR-eGR] Metal4  (4V) length: 2.882863e+05um, number of vias: 22518
[NR-eGR] Metal5  (5H) length: 1.951321e+05um, number of vias: 19819
[NR-eGR] Metal6  (6V) length: 6.309267e+04um, number of vias: 1476
[NR-eGR] Metal7  (7H) length: 3.754228e+04um, number of vias: 562
[NR-eGR] Metal8  (8V) length: 3.159465e+04um, number of vias: 140
[NR-eGR] Metal9  (9H) length: 9.531200e+03um, number of vias: 0
[NR-eGR] Total length: 1.220363e+06um, number of vias: 506803
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.179672e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.61 sec, Real: 1.28 sec, Curr Mem: 2087.57 MB )
Extraction called for design 'leon' of instances=35496 and nets=48325 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design leon.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2072.570M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: leon
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (2 T). (MEM=2105.88)
Total number of fetched objects 36222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2246.36 CPU=0:00:02.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2246.36 CPU=0:00:03.4 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 2 -maintainWNS -postCTS
Info: 298 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:49.1/0:05:46.9 (1.0), mem = 2241.4M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|   -19.99|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  46.79|          |         |
|     0|     0|     0.00|     1|     1|   -19.99|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  46.79| 0:00:00.0|  2309.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2309.1M) ***

*** DrvOpt [finish] : cpu/real = 0:00:03.5/0:00:02.8 (1.3), totSession cpu/real = 0:05:52.7/0:05:49.7 (1.0), mem = 2248.5M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 1.056%; Threshold: 100; Threshold for Hold: 100
Re-routed 381 nets
Extraction called for design 'leon' of instances=35496 and nets=48325 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design leon.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2144.473M)
#################################################################################
# Design Stage: PreRoute
# Design Name: leon
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (2 T). (MEM=2119.46)
Total number of fetched objects 36222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2258.94 CPU=0:00:02.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2258.94 CPU=0:00:03.2 REAL=0:00:02.0)
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 func_slow_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'leon' of instances=35496 and nets=48325 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design leon.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2065.188M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2065.19 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1812
[NR-eGR] #PG Blockages       : 26919
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=35712  numIgnoredNets=0
[NR-eGR] There are 299 clock nets ( 299 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35413 
[NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 299 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 299 net(s) in layer range [5, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 5.831100e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 35413 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.190536e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.96 sec, Real: 0.85 sec, Curr Mem: 2119.11 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: leon
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (2 T). (MEM=2125.84)
Total number of fetched objects 36222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2255.78 CPU=0:00:02.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2255.78 CPU=0:00:02.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:02.0 totSessionCpu=0:06:06 mem=2255.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:05, real = 0:00:53, mem = 1668.6M, totSessionCpu=0:06:06 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_slow_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.045  |  1.905  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12273  |  11430  |   33    |  1052   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |  -19.909   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.786%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:07, real = 0:01:03, mem = 1661.7M, totSessionCpu=0:06:07 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
0
innovus 28> saveDesign DBS/postcts.enc
#% Begin save design ... (date=05/26 22:30:57, mem=1564.1M)
% Begin Save ccopt configuration ... (date=05/26 22:30:57, mem=1564.1M)
% End Save ccopt configuration ... (date=05/26 22:30:57, total cpu=0:00:00.2, real=0:00:00.0, peak res=1564.5M, current mem=1564.5M)
% Begin Save netlist data ... (date=05/26 22:30:57, mem=1564.5M)
Writing Binary DB to DBS/postcts.enc.dat.tmp/vbin/leon.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/26 22:30:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1564.9M, current mem=1564.9M)
Saving congestion map file DBS/postcts.enc.dat.tmp/leon.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 22:30:59, mem=1565.9M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 22:30:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1565.9M, current mem=1565.9M)
% Begin Save clock tree data ... (date=05/26 22:30:59, mem=1565.9M)
% End Save clock tree data ... (date=05/26 22:30:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1565.9M, current mem=1565.9M)
Saving preference file DBS/postcts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/26 22:31:01, mem=1565.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/26 22:31:02, total cpu=0:00:00.1, real=0:00:01.0, peak res=1565.9M, current mem=1565.9M)
Saving PG file DBS/postcts.enc.dat.tmp/leon.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2048.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/26 22:31:03, mem=1565.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=05/26 22:31:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1565.9M, current mem=1565.9M)
% Begin Save routing data ... (date=05/26 22:31:03, mem=1565.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=2048.9M) ***
% End Save routing data ... (date=05/26 22:31:04, total cpu=0:00:00.1, real=0:00:01.0, peak res=1566.2M, current mem=1566.2M)
Saving property file DBS/postcts.enc.dat.tmp/leon.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2051.9M) ***
Saving rc congestion map DBS/postcts.enc.dat.tmp/leon.congmap.gz ...
% Begin Save power constraints data ... (date=05/26 22:31:06, mem=1566.2M)
% End Save power constraints data ... (date=05/26 22:31:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1566.2M, current mem=1566.2M)
Generated self-contained design postcts.enc.dat.tmp
#% End save design ... (date=05/26 22:31:06, total cpu=0:00:01.9, real=0:00:10.0, peak res=1566.9M, current mem=1566.9M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 29> 
innovus 29> routeDesign
#% Begin routeDesign (date=05/26 22:31:07, mem=1566.9M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1566.88 (MB), peak = 1932.38 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2048.9M, init mem=2064.8M)
*info: Placed = 35496          (Fixed = 4)
*info: Unplaced = 0           
Placement Density:46.79%(172754/369239)
Placement Density (including fixed std cells):46.79%(172754/369239)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2057.6M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2057.6M) ***
#Start route 299 clock and analog nets...
% Begin globalDetailRoute (date=05/26 22:31:07, mem=1566.5M)

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeIgnoreAntennaTopCellPin false
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri May 26 22:31:07 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tm of net tm because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_en of net clk_en because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resetn of net resetn because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/scan_clk of net scan_clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[27] of net address[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[26] of net address[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[25] of net address[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[24] of net address[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[23] of net address[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[22] of net address[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[21] of net address[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[20] of net address[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[19] of net address[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[18] of net address[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[17] of net address[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[16] of net address[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[15] of net address[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[14] of net address[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[13] of net address[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=48026
#need_extraction net=48026 (total=48325)
#WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER Metal3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER Metal5. This will cause routability problems for NanoRoute.
#ERROR (NRDB-631) NET VSS has more than one top-level logical pin which has no physical port (pin geometries) or has not been placed. Correct the pins before continue.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 26.69 (MB)
#Total memory = 1593.17 (MB)
#Peak memory = 1932.38 (MB)
#WARNING (NRIF-19) Failed to complete globalDetailRoute on Fri May 26 22:31:08 2023
#
% End globalDetailRoute (date=05/26 22:31:08, total cpu=0:00:01.1, real=0:00:01.0, peak res=1592.8M, current mem=1592.8M)
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1592.82 (MB), peak = 1932.38 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=05/26 22:31:08, total cpu=0:00:01.2, real=0:00:01.0, peak res=1592.8M, current mem=1592.8M)
0
innovus 30> saveDesign DBS/route.enc
#% Begin save design ... (date=05/26 22:31:08, mem=1592.8M)
% Begin Save ccopt configuration ... (date=05/26 22:31:08, mem=1592.8M)
% End Save ccopt configuration ... (date=05/26 22:31:08, total cpu=0:00:00.2, real=0:00:00.0, peak res=1592.8M, current mem=1587.3M)
% Begin Save netlist data ... (date=05/26 22:31:08, mem=1587.3M)
Writing Binary DB to DBS/route.enc.dat.tmp/vbin/leon.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/26 22:31:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1587.3M, current mem=1586.2M)
Saving congestion map file DBS/route.enc.dat.tmp/leon.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 22:31:10, mem=1586.4M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 22:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1586.4M, current mem=1586.4M)
% Begin Save clock tree data ... (date=05/26 22:31:11, mem=1586.5M)
% End Save clock tree data ... (date=05/26 22:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1586.5M, current mem=1586.5M)
Saving preference file DBS/route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/26 22:31:12, mem=1586.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/26 22:31:13, total cpu=0:00:00.1, real=0:00:01.0, peak res=1586.6M, current mem=1586.6M)
Saving PG file DBS/route.enc.dat.tmp/leon.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2074.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/26 22:31:14, mem=1586.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=05/26 22:31:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1586.6M, current mem=1586.6M)
% Begin Save routing data ... (date=05/26 22:31:14, mem=1586.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2074.7M) ***
% End Save routing data ... (date=05/26 22:31:15, total cpu=0:00:00.1, real=0:00:01.0, peak res=1587.8M, current mem=1586.9M)
Saving property file DBS/route.enc.dat.tmp/leon.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2077.7M) ***
Saving rc congestion map DBS/route.enc.dat.tmp/leon.congmap.gz ...
% Begin Save power constraints data ... (date=05/26 22:31:16, mem=1586.9M)
% End Save power constraints data ... (date=05/26 22:31:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1586.9M, current mem=1586.9M)
Generated self-contained design route.enc.dat.tmp
#% End save design ... (date=05/26 22:31:17, total cpu=0:00:01.9, real=0:00:09.0, peak res=1592.8M, current mem=1587.7M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 31> 
innovus 31> setExtractRCMode -engine postRoute
innovus 32> setExtractRCMode -effortLevel medium
innovus 33> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tm of net tm because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_en of net clk_en because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resetn of net resetn because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/scan_clk of net scan_clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[27] of net address[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[26] of net address[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[25] of net address[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[24] of net address[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[23] of net address[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[22] of net address[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[21] of net address[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[20] of net address[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[19] of net address[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[18] of net address[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[17] of net address[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[16] of net address[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[15] of net address[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[14] of net address[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[13] of net address[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=48325)
#WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER Metal3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER Metal5. This will cause routability problems for NanoRoute.
#ERROR (NRDB-631) NET VSS has more than one top-level logical pin which has no physical port (pin geometries) or has not been placed. Correct the pins before continue.
#WARNING (NRIF-19) Failed to complete extract_rc on Fri May 26 22:31:18 2023
#
false
innovus 34> timeDesign -postRoute -hold
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tm of net tm because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_en of net clk_en because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resetn of net resetn because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/scan_clk of net scan_clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[27] of net address[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[26] of net address[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[25] of net address[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[24] of net address[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[23] of net address[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[22] of net address[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[21] of net address[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[20] of net address[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[19] of net address[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[18] of net address[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[17] of net address[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[16] of net address[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[15] of net address[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[14] of net address[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/address[13] of net address[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=48325)
#WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER Metal3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER Metal5. This will cause routability problems for NanoRoute.
#ERROR (NRDB-631) NET VSS has more than one top-level logical pin which has no physical port (pin geometries) or has not been placed. Correct the pins before continue.
#WARNING (NRIF-19) Failed to complete extract_rc on Fri May 26 22:31:19 2023
#
false
innovus 35> 
innovus 35> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1584.2M, totSessionCpu=0:06:14 **
**ERROR: (IMPOPT-608):	Design is not routed yet.
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:       12
 | signal nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:    35795
 | clock nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:      298
 +--------------------------------------------------------------
**INFO: Design is not detail routed
**INFO: Less than half the nets are routed, this design is not in postRoute stage
1
innovus 36> saveDesign DBS/postroute.enc
#% Begin save design ... (date=05/26 22:31:19, mem=1584.2M)
% Begin Save ccopt configuration ... (date=05/26 22:31:19, mem=1584.2M)
% End Save ccopt configuration ... (date=05/26 22:31:19, total cpu=0:00:00.2, real=0:00:00.0, peak res=1585.1M, current mem=1585.1M)
% Begin Save netlist data ... (date=05/26 22:31:19, mem=1585.1M)
Writing Binary DB to DBS/postroute.enc.dat.tmp/vbin/leon.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/26 22:31:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1585.1M, current mem=1585.1M)
Saving congestion map file DBS/postroute.enc.dat.tmp/leon.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 22:31:22, mem=1585.4M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 22:31:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1585.4M, current mem=1585.4M)
% Begin Save clock tree data ... (date=05/26 22:31:22, mem=1585.4M)
% End Save clock tree data ... (date=05/26 22:31:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1585.4M, current mem=1585.4M)
Saving preference file DBS/postroute.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/26 22:31:23, mem=1585.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/26 22:31:24, total cpu=0:00:00.1, real=0:00:01.0, peak res=1585.5M, current mem=1585.5M)
Saving PG file DBS/postroute.enc.dat.tmp/leon.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2090.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/26 22:31:25, mem=1585.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=05/26 22:31:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1585.5M, current mem=1585.5M)
% Begin Save routing data ... (date=05/26 22:31:25, mem=1585.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2090.7M) ***
% End Save routing data ... (date=05/26 22:31:26, total cpu=0:00:00.0, real=0:00:01.0, peak res=1585.8M, current mem=1585.8M)
Saving property file DBS/postroute.enc.dat.tmp/leon.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2093.7M) ***
Saving rc congestion map DBS/postroute.enc.dat.tmp/leon.congmap.gz ...
% Begin Save power constraints data ... (date=05/26 22:31:28, mem=1585.8M)
% End Save power constraints data ... (date=05/26 22:31:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1585.8M, current mem=1585.8M)
Generated self-contained design postroute.enc.dat.tmp
#% End save design ... (date=05/26 22:31:29, total cpu=0:00:01.9, real=0:00:10.0, peak res=1586.8M, current mem=1586.8M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 37> 
innovus 37> verifyGeometry                                          
 *** Starting Verify Geometry (MEM: 2106.9) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 1920
Multi-CPU acceleration using 2 CPU(s).
Saving Drc markers ...
... No Drc file written since there is no markers found.
  VERIFY GEOMETRY ...... SubArea : 1 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 2 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 4 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 3 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 5 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 6 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 8 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 7 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 10 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 9 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 11 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 13 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 12 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 15 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 14 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 16 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 18 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 17 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 19 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 21 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 20 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 23 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 22 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 24 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 25 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 26 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 28 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 27 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 29 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 30 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 31 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 32 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 33 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 34 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 35 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 36 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 37 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 38 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 39 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 40 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 42 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 41 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 44 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 43 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 46 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 45 of 48  Thread : 0
  VERIFY GEOMETRY ...... SubArea : 48 of 48  Thread : 1
  VERIFY GEOMETRY ...... SubArea : 47 of 48  Thread : 0
VG: elapsed time: 5.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 1
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:08.1  MEM: 163.2M)

innovus 38> report_qor -file metrics.html -format html              
innovus 39> 
