$date
	Sat Dec 06 22:52:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module instr_mem_tb $end
$var wire 32 ! instr_out [31:0] $end
$var reg 32 " read_address [31:0] $end
$var reg 1 # reset $end
$scope module IM $end
$var wire 32 $ instr_out [31:0] $end
$var wire 32 % read_address [31:0] $end
$var wire 1 # reset $end
$var integer 32 & k [31:0] $end
$upscope $end
$scope task init $end
$upscope $end
$scope task reset_dut $end
$upscope $end
$upscope $end
$scope module program_counter_tb $end
$var wire 32 ' pc_out [31:0] $end
$var reg 1 ( clk $end
$var reg 1 ) load_en $end
$var reg 32 * present_val [31:0] $end
$var reg 1 + reset_n $end
$scope module PC $end
$var wire 1 ( clk $end
$var wire 1 ) load_en $end
$var wire 32 , present_val [31:0] $end
$var wire 1 + reset_n $end
$var reg 32 - pc_out [31:0] $end
$upscope $end
$scope task init $end
$upscope $end
$scope task reset_dut $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 -
b0 ,
0+
b0 *
0)
0(
b0 '
b1000000 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#5000
1(
#10000
b1000000 &
0(
1+
1#
#15000
b100 '
b100 -
1(
#20000
0(
b10100000000000010010011 !
b10100000000000010010011 $
#25000
1(
#30000
0(
1)
b10000 *
b10000 ,
b101000000000000100010011 !
b101000000000000100010011 $
b1 "
b1 %
#35000
b10000 '
b10000 -
1(
#40000
0(
0)
b1000001000000110110011 !
b1000001000000110110011 $
b10 "
b10 %
#45000
b10100 '
b10100 -
1(
#50000
0(
