// Seed: 1306910355
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    output wor  id_2,
    input  wire id_3,
    input  tri0 id_4,
    input  wire id_5
);
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input wand id_2,
    input tri id_3,
    input uwire id_4,
    output wire id_5,
    output uwire id_6,
    output wor id_7,
    input supply1 id_8
);
  wand id_10;
  supply1 id_11 = id_10;
  module_0(
      id_11, id_6, id_6, id_8, id_8, id_1
  );
  assign #(1 == 1) id_10 = id_1;
  wire id_12;
endmodule
