## =============================================================================================================================================================
## Xilinx Design Constraint File (XDC)
## =============================================================================================================================================================
## Board:         Digilent - ArtyZ7
## FPGA:          Xilinx Zynq 7000
## =============================================================================================================================================================
## General Purpose I/O 
## =============================================================================================================================================================
## PMOD JA
## =============================================================================================================================================================
## -----------------------------------------------------------------------------
##	Bank:						34
##	VCCO:						3.3V (VCC3V3)
##	Location:					JA1_P,JA1_N,JA2_P,JA2_N,JA3_P,JA3_N,JA4_P,JA4_N
## -----------------------------------------------------------------------------

## {IN}			JA1_P
set_property PACKAGE_PIN  Y18        [ get_ports ArtyZ7_PMOD_JA_Port[0] ]  
## {IN}			JA1_N                                        
set_property PACKAGE_PIN  Y19        [ get_ports ArtyZ7_PMOD_JA_Port[1] ]  
## {IN}			JA2_P                                       
set_property PACKAGE_PIN  Y16        [ get_ports ArtyZ7_PMOD_JA_Port[2] ]  
## {IN}			JA2_N                                       
set_property PACKAGE_PIN  Y17        [ get_ports ArtyZ7_PMOD_JA_Port[3] ]  
## {IN}			JA3_P                                         
set_property PACKAGE_PIN  U18        [ get_ports ArtyZ7_PMOD_JA_Port[4] ]  
## {IN}			JA3_N                                         
set_property PACKAGE_PIN  U19        [ get_ports ArtyZ7_PMOD_JA_Port[5] ]  
## {IN}			JA4_P                                         
set_property PACKAGE_PIN  W18        [ get_ports ArtyZ7_PMOD_JA_Port[6] ]  
## {IN}			JA4_N                                        
set_property PACKAGE_PIN  W19        [ get_ports ArtyZ7_PMOD_JA_Port[7] ]  


