	component lab62_soc is
		port (
			clk_clk                        : in    std_logic                     := 'X';             -- clk
			game_end_export                : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			game_end_port_new_signal       : out   std_logic_vector(1 downto 0);                     -- new_signal
			game_reset_export              : out   std_logic_vector(1 downto 0);                     -- export
			game_reset_port_new_signal     : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- new_signal
			hex_digits_export              : out   std_logic_vector(15 downto 0);                    -- export
			key_external_connection_export : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			keycode_export                 : out   std_logic_vector(31 downto 0);                    -- export
			keycode_port_new_signal        : in    std_logic_vector(31 downto 0) := (others => 'X'); -- new_signal
			leds_export                    : out   std_logic_vector(13 downto 0);                    -- export
			maze_ready_export              : out   std_logic;                                        -- export
			maze_ready_port_new_signal     : in    std_logic                     := 'X';             -- new_signal
			reset_reset_n                  : in    std_logic                     := 'X';             -- reset_n
			sdram_clk_clk                  : out   std_logic;                                        -- clk
			sdram_wire_addr                : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                  : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n               : out   std_logic;                                        -- cas_n
			sdram_wire_cke                 : out   std_logic;                                        -- cke
			sdram_wire_cs_n                : out   std_logic;                                        -- cs_n
			sdram_wire_dq                  : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                 : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n               : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                : out   std_logic;                                        -- we_n
			spawn_pos_export               : out   std_logic_vector(19 downto 0);                    -- export
			spawn_pos_port_new_signal      : in    std_logic_vector(19 downto 0) := (others => 'X'); -- new_signal
			spi0_MISO                      : in    std_logic                     := 'X';             -- MISO
			spi0_MOSI                      : out   std_logic;                                        -- MOSI
			spi0_SCLK                      : out   std_logic;                                        -- SCLK
			spi0_SS_n                      : out   std_logic;                                        -- SS_n
			usb_gpx_export                 : in    std_logic                     := 'X';             -- export
			usb_irq_export                 : in    std_logic                     := 'X';             -- export
			usb_rst_export                 : out   std_logic;                                        -- export
			vga_port_new_signal            : out   std_logic_vector(7 downto 0);                     -- new_signal
			vga_port_new_signal_1          : out   std_logic_vector(7 downto 0);                     -- new_signal_1
			vga_port_new_signal_2          : out   std_logic;                                        -- new_signal_2
			vga_port_new_signal_3          : out   std_logic_vector(7 downto 0);                     -- new_signal_3
			vga_port_new_signal_4          : out   std_logic                                         -- new_signal_4
		);
	end component lab62_soc;

