\hypertarget{stm32f4xx__hal__dma_8h_source}{}\doxysection{stm32f4xx\+\_\+hal\+\_\+dma.\+h}
\label{stm32f4xx__hal__dma_8h_source}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_dma.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_dma.h}}
\mbox{\hyperlink{stm32f4xx__hal__dma_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{20 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#ifndef \_\_STM32F4xx\_HAL\_DMA\_H}}
\DoxyCodeLine{22 \textcolor{preprocessor}{\#define \_\_STM32F4xx\_HAL\_DMA\_H}}
\DoxyCodeLine{23 }
\DoxyCodeLine{24 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{25  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{26 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{27 }
\DoxyCodeLine{28 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{30 }
\DoxyCodeLine{39 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{40 }
\DoxyCodeLine{49 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{50 \{}
\DoxyCodeLine{51   uint32\_t \mbox{\hyperlink{struct_d_m_a___init_type_def_af62608eb25864208cae5d59acef282a6}{Channel}};              }
\DoxyCodeLine{54   uint32\_t \mbox{\hyperlink{struct_d_m_a___init_type_def_a0145b5d0e074fa8e2e185ecf2c4a15ca}{Direction}};            }
\DoxyCodeLine{58   uint32\_t \mbox{\hyperlink{struct_d_m_a___init_type_def_a46811eb656170cb5c542054d1a41db3a}{PeriphInc}};            }
\DoxyCodeLine{61   uint32\_t \mbox{\hyperlink{struct_d_m_a___init_type_def_a49b187ba5ab8ba4354e02837e8b99414}{MemInc}};               }
\DoxyCodeLine{64   uint32\_t \mbox{\hyperlink{struct_d_m_a___init_type_def_a10a4a549953efa20c235dcbb381b6f0b}{PeriphDataAlignment}};  }
\DoxyCodeLine{67   uint32\_t \mbox{\hyperlink{struct_d_m_a___init_type_def_a7784efedc4a61325fa7364fcace10136}{MemDataAlignment}};     }
\DoxyCodeLine{70   uint32\_t \mbox{\hyperlink{struct_d_m_a___init_type_def_adbbca090b53d32ac93cc7359b7994db2}{Mode}};                 }
\DoxyCodeLine{75   uint32\_t \mbox{\hyperlink{struct_d_m_a___init_type_def_af110cc02c840207930e3c0e5de5d7dc4}{Priority}};             }
\DoxyCodeLine{78   uint32\_t \mbox{\hyperlink{struct_d_m_a___init_type_def_acda0396cf55baab166f51b1ea1deed0d}{FIFOMode}};             }
\DoxyCodeLine{83   uint32\_t \mbox{\hyperlink{struct_d_m_a___init_type_def_a2f994cc2979b82cd215e9f38edbbc6ed}{FIFOThreshold}};        }
\DoxyCodeLine{86   uint32\_t \mbox{\hyperlink{struct_d_m_a___init_type_def_ad5e266a0b90f58365e21c349654bc68d}{MemBurst}};             }
\DoxyCodeLine{92   uint32\_t \mbox{\hyperlink{struct_d_m_a___init_type_def_a3fbfe4dd664e24845dc75f5c8f43b5a3}{PeriphBurst}};          }
\DoxyCodeLine{97 \}\mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\_InitTypeDef}};}
\DoxyCodeLine{98 }
\DoxyCodeLine{99 }
\DoxyCodeLine{103 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{104 \{}
\DoxyCodeLine{105   \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2}{HAL\_DMA\_STATE\_RESET}}             = 0x00U,  }
\DoxyCodeLine{106   \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}}             = 0x01U,  }
\DoxyCodeLine{107   \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}}              = 0x02U,  }
\DoxyCodeLine{108   \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb}{HAL\_DMA\_STATE\_TIMEOUT}}           = 0x03U,  }
\DoxyCodeLine{109   \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ac2ce65c7cb2410c143b14e309ba83742}{HAL\_DMA\_STATE\_ERROR}}             = 0x04U,  }
\DoxyCodeLine{110   \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755}{HAL\_DMA\_STATE\_ABORT}}             = 0x05U,  }
\DoxyCodeLine{111 \}\mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{HAL\_DMA\_StateTypeDef}};}
\DoxyCodeLine{112 }
\DoxyCodeLine{116 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{117 \{}
\DoxyCodeLine{118   \mbox{\hyperlink{group___d_m_a___exported___types_ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468}{HAL\_DMA\_FULL\_TRANSFER}}           = 0x00U,  }
\DoxyCodeLine{119   \mbox{\hyperlink{group___d_m_a___exported___types_ggaee3245eea8fa938edeb35a6c9596fd86ad0ba8bc74a2ae6dcdc3e316e8be0d5d8}{HAL\_DMA\_HALF\_TRANSFER}}           = 0x01U   }
\DoxyCodeLine{120 \}\mbox{\hyperlink{group___d_m_a___exported___types_gaee3245eea8fa938edeb35a6c9596fd86}{HAL\_DMA\_LevelCompleteTypeDef}};}
\DoxyCodeLine{121 }
\DoxyCodeLine{125 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{126 \{}
\DoxyCodeLine{127   \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12}{HAL\_DMA\_XFER\_CPLT\_CB\_ID}}         = 0x00U,  }
\DoxyCodeLine{128   \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046}{HAL\_DMA\_XFER\_HALFCPLT\_CB\_ID}}     = 0x01U,  }
\DoxyCodeLine{129   \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051}{HAL\_DMA\_XFER\_M1CPLT\_CB\_ID}}       = 0x02U,  }
\DoxyCodeLine{130   \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9}{HAL\_DMA\_XFER\_M1HALFCPLT\_CB\_ID}}   = 0x03U,  }
\DoxyCodeLine{131   \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6}{HAL\_DMA\_XFER\_ERROR\_CB\_ID}}        = 0x04U,  }
\DoxyCodeLine{132   \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e}{HAL\_DMA\_XFER\_ABORT\_CB\_ID}}        = 0x05U,  }
\DoxyCodeLine{133   \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0}{HAL\_DMA\_XFER\_ALL\_CB\_ID}}          = 0x06U   }
\DoxyCodeLine{134 \}\mbox{\hyperlink{group___d_m_a___exported___types_gafbe8b2bd9ce2128de6cdc08ccde7e8ad}{HAL\_DMA\_CallbackIDTypeDef}};}
\DoxyCodeLine{135 }
\DoxyCodeLine{139 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}}}
\DoxyCodeLine{140 \{}
\DoxyCodeLine{141   \mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}         *\mbox{\hyperlink{struct_____d_m_a___handle_type_def_ac4b645b1c2beb1107dbec7dae98747e1}{Instance}};                                                        }
\DoxyCodeLine{143   \mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\_InitTypeDef}}            \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3792cb34cedb0e2ab204e41b53ef75ad}{Init}};                                                             }
\DoxyCodeLine{145   \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}            \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a005e867f695aa4b85aca665af7345b51}{Lock}};                                                             }
\DoxyCodeLine{147   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{HAL\_DMA\_StateTypeDef}}  \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a9759b676141bec799cdab94c3e08e6e4}{State}};                                                            }
\DoxyCodeLine{149   \textcolor{keywordtype}{void}                       *\mbox{\hyperlink{struct_____d_m_a___handle_type_def_af42684decd26b1c5d49a529fcf99be30}{Parent}};                                                          }
\DoxyCodeLine{151   void                       (* \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4d3306134cfab7bde2b4912ae652b24b}{XferCpltCallback}})( \textcolor{keyword}{struct }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}} * hdma);         }
\DoxyCodeLine{153   void                       (* \mbox{\hyperlink{struct_____d_m_a___handle_type_def_ab18b84e2f0ff70605946b5d37688427e}{XferHalfCpltCallback}})( \textcolor{keyword}{struct }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}} * hdma);     }
\DoxyCodeLine{155   void                       (* \mbox{\hyperlink{struct_____d_m_a___handle_type_def_adec909b8921ddf15872ebd569cdb5f8e}{XferM1CpltCallback}})( \textcolor{keyword}{struct }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}} * hdma);       }
\DoxyCodeLine{157   void                       (* \mbox{\hyperlink{struct_____d_m_a___handle_type_def_ac9c9b7344813ff7cc64c5f3d201afb7a}{XferM1HalfCpltCallback}})( \textcolor{keyword}{struct }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}} * hdma);   }
\DoxyCodeLine{159   void                       (* \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a940b278bd8b7f975770b547e28b5c87f}{XferErrorCallback}})( \textcolor{keyword}{struct }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}} * hdma);        }
\DoxyCodeLine{161   void                       (* \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2bd9fe30ccc5365f0d8b6341a1f59559}{XferAbortCallback}})( \textcolor{keyword}{struct }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}} * hdma);        }
\DoxyCodeLine{163   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a67a2a8b907bc9b5c0af87f9de2bffc29}{ErrorCode}};                                                        }
\DoxyCodeLine{165   uint32\_t                   \mbox{\hyperlink{struct_____d_m_a___handle_type_def_ab9250d33bdf9de7b87fa4325382518c4}{StreamBaseAddress}};                                                }
\DoxyCodeLine{167   uint32\_t                   \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3ada2bc091757d7b92ab8ca70211ccae}{StreamIndex}};                                                      }
\DoxyCodeLine{169 \}\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}};}
\DoxyCodeLine{170 }
\DoxyCodeLine{175 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{176 }
\DoxyCodeLine{186 \textcolor{preprocessor}{\#define HAL\_DMA\_ERROR\_NONE            0x00000000U    }}
\DoxyCodeLine{187 \textcolor{preprocessor}{\#define HAL\_DMA\_ERROR\_TE              0x00000001U    }}
\DoxyCodeLine{188 \textcolor{preprocessor}{\#define HAL\_DMA\_ERROR\_FE              0x00000002U    }}
\DoxyCodeLine{189 \textcolor{preprocessor}{\#define HAL\_DMA\_ERROR\_DME             0x00000004U    }}
\DoxyCodeLine{190 \textcolor{preprocessor}{\#define HAL\_DMA\_ERROR\_TIMEOUT         0x00000020U    }}
\DoxyCodeLine{191 \textcolor{preprocessor}{\#define HAL\_DMA\_ERROR\_PARAM           0x00000040U    }}
\DoxyCodeLine{192 \textcolor{preprocessor}{\#define HAL\_DMA\_ERROR\_NO\_XFER         0x00000080U    }}
\DoxyCodeLine{193 \textcolor{preprocessor}{\#define HAL\_DMA\_ERROR\_NOT\_SUPPORTED   0x00000100U    }}
\DoxyCodeLine{202 \textcolor{preprocessor}{\#define DMA\_CHANNEL\_0                 0x00000000U    }}
\DoxyCodeLine{203 \textcolor{preprocessor}{\#define DMA\_CHANNEL\_1                 0x02000000U    }}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#define DMA\_CHANNEL\_2                 0x04000000U    }}
\DoxyCodeLine{205 \textcolor{preprocessor}{\#define DMA\_CHANNEL\_3                 0x06000000U    }}
\DoxyCodeLine{206 \textcolor{preprocessor}{\#define DMA\_CHANNEL\_4                 0x08000000U    }}
\DoxyCodeLine{207 \textcolor{preprocessor}{\#define DMA\_CHANNEL\_5                 0x0A000000U    }}
\DoxyCodeLine{208 \textcolor{preprocessor}{\#define DMA\_CHANNEL\_6                 0x0C000000U    }}
\DoxyCodeLine{209 \textcolor{preprocessor}{\#define DMA\_CHANNEL\_7                 0x0E000000U    }}
\DoxyCodeLine{210 \textcolor{preprocessor}{\#if defined (DMA\_SxCR\_CHSEL\_3)}}
\DoxyCodeLine{211 \textcolor{preprocessor}{\#define DMA\_CHANNEL\_8                 0x10000000U    }}
\DoxyCodeLine{212 \textcolor{preprocessor}{\#define DMA\_CHANNEL\_9                 0x12000000U    }}
\DoxyCodeLine{213 \textcolor{preprocessor}{\#define DMA\_CHANNEL\_10                0x14000000U    }}
\DoxyCodeLine{214 \textcolor{preprocessor}{\#define DMA\_CHANNEL\_11                0x16000000U    }}
\DoxyCodeLine{215 \textcolor{preprocessor}{\#define DMA\_CHANNEL\_12                0x18000000U    }}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#define DMA\_CHANNEL\_13                0x1A000000U    }}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#define DMA\_CHANNEL\_14                0x1C000000U    }}
\DoxyCodeLine{218 \textcolor{preprocessor}{\#define DMA\_CHANNEL\_15                0x1E000000U    }}
\DoxyCodeLine{219 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMA\_SxCR\_CHSEL\_3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{228 \textcolor{preprocessor}{\#define DMA\_PERIPH\_TO\_MEMORY          0x00000000U                 }}
\DoxyCodeLine{229 \textcolor{preprocessor}{\#define DMA\_MEMORY\_TO\_PERIPH          ((uint32\_t)DMA\_SxCR\_DIR\_0)  }}
\DoxyCodeLine{230 \textcolor{preprocessor}{\#define DMA\_MEMORY\_TO\_MEMORY          ((uint32\_t)DMA\_SxCR\_DIR\_1)  }}
\DoxyCodeLine{239 \textcolor{preprocessor}{\#define DMA\_PINC\_ENABLE               ((uint32\_t)DMA\_SxCR\_PINC)   }}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define DMA\_PINC\_DISABLE              0x00000000U                 }}
\DoxyCodeLine{249 \textcolor{preprocessor}{\#define DMA\_MINC\_ENABLE               ((uint32\_t)DMA\_SxCR\_MINC)   }}
\DoxyCodeLine{250 \textcolor{preprocessor}{\#define DMA\_MINC\_DISABLE              0x00000000U                 }}
\DoxyCodeLine{259 \textcolor{preprocessor}{\#define DMA\_PDATAALIGN\_BYTE           0x00000000U                  }}
\DoxyCodeLine{260 \textcolor{preprocessor}{\#define DMA\_PDATAALIGN\_HALFWORD       ((uint32\_t)DMA\_SxCR\_PSIZE\_0) }}
\DoxyCodeLine{261 \textcolor{preprocessor}{\#define DMA\_PDATAALIGN\_WORD           ((uint32\_t)DMA\_SxCR\_PSIZE\_1) }}
\DoxyCodeLine{270 \textcolor{preprocessor}{\#define DMA\_MDATAALIGN\_BYTE           0x00000000U                  }}
\DoxyCodeLine{271 \textcolor{preprocessor}{\#define DMA\_MDATAALIGN\_HALFWORD       ((uint32\_t)DMA\_SxCR\_MSIZE\_0) }}
\DoxyCodeLine{272 \textcolor{preprocessor}{\#define DMA\_MDATAALIGN\_WORD           ((uint32\_t)DMA\_SxCR\_MSIZE\_1) }}
\DoxyCodeLine{281 \textcolor{preprocessor}{\#define DMA\_NORMAL                    0x00000000U                  }}
\DoxyCodeLine{282 \textcolor{preprocessor}{\#define DMA\_CIRCULAR                  ((uint32\_t)DMA\_SxCR\_CIRC)    }}
\DoxyCodeLine{283 \textcolor{preprocessor}{\#define DMA\_PFCTRL                    ((uint32\_t)DMA\_SxCR\_PFCTRL)  }}
\DoxyCodeLine{292 \textcolor{preprocessor}{\#define DMA\_PRIORITY\_LOW              0x00000000U                 }}
\DoxyCodeLine{293 \textcolor{preprocessor}{\#define DMA\_PRIORITY\_MEDIUM           ((uint32\_t)DMA\_SxCR\_PL\_0)   }}
\DoxyCodeLine{294 \textcolor{preprocessor}{\#define DMA\_PRIORITY\_HIGH             ((uint32\_t)DMA\_SxCR\_PL\_1)   }}
\DoxyCodeLine{295 \textcolor{preprocessor}{\#define DMA\_PRIORITY\_VERY\_HIGH        ((uint32\_t)DMA\_SxCR\_PL)     }}
\DoxyCodeLine{304 \textcolor{preprocessor}{\#define DMA\_FIFOMODE\_DISABLE          0x00000000U                 }}
\DoxyCodeLine{305 \textcolor{preprocessor}{\#define DMA\_FIFOMODE\_ENABLE           ((uint32\_t)DMA\_SxFCR\_DMDIS) }}
\DoxyCodeLine{314 \textcolor{preprocessor}{\#define DMA\_FIFO\_THRESHOLD\_1QUARTERFULL       0x00000000U                  }}
\DoxyCodeLine{315 \textcolor{preprocessor}{\#define DMA\_FIFO\_THRESHOLD\_HALFFULL           ((uint32\_t)DMA\_SxFCR\_FTH\_0)  }}
\DoxyCodeLine{316 \textcolor{preprocessor}{\#define DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL      ((uint32\_t)DMA\_SxFCR\_FTH\_1)  }}
\DoxyCodeLine{317 \textcolor{preprocessor}{\#define DMA\_FIFO\_THRESHOLD\_FULL               ((uint32\_t)DMA\_SxFCR\_FTH)    }}
\DoxyCodeLine{326 \textcolor{preprocessor}{\#define DMA\_MBURST\_SINGLE             0x00000000U}}
\DoxyCodeLine{327 \textcolor{preprocessor}{\#define DMA\_MBURST\_INC4               ((uint32\_t)DMA\_SxCR\_MBURST\_0)  }}
\DoxyCodeLine{328 \textcolor{preprocessor}{\#define DMA\_MBURST\_INC8               ((uint32\_t)DMA\_SxCR\_MBURST\_1)  }}
\DoxyCodeLine{329 \textcolor{preprocessor}{\#define DMA\_MBURST\_INC16              ((uint32\_t)DMA\_SxCR\_MBURST)  }}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#define DMA\_PBURST\_SINGLE             0x00000000U}}
\DoxyCodeLine{339 \textcolor{preprocessor}{\#define DMA\_PBURST\_INC4               ((uint32\_t)DMA\_SxCR\_PBURST\_0)}}
\DoxyCodeLine{340 \textcolor{preprocessor}{\#define DMA\_PBURST\_INC8               ((uint32\_t)DMA\_SxCR\_PBURST\_1)}}
\DoxyCodeLine{341 \textcolor{preprocessor}{\#define DMA\_PBURST\_INC16              ((uint32\_t)DMA\_SxCR\_PBURST)}}
\DoxyCodeLine{350 \textcolor{preprocessor}{\#define DMA\_IT\_TC                     ((uint32\_t)DMA\_SxCR\_TCIE)}}
\DoxyCodeLine{351 \textcolor{preprocessor}{\#define DMA\_IT\_HT                     ((uint32\_t)DMA\_SxCR\_HTIE)}}
\DoxyCodeLine{352 \textcolor{preprocessor}{\#define DMA\_IT\_TE                     ((uint32\_t)DMA\_SxCR\_TEIE)}}
\DoxyCodeLine{353 \textcolor{preprocessor}{\#define DMA\_IT\_DME                    ((uint32\_t)DMA\_SxCR\_DMEIE)}}
\DoxyCodeLine{354 \textcolor{preprocessor}{\#define DMA\_IT\_FE                     0x00000080U}}
\DoxyCodeLine{363 \textcolor{preprocessor}{\#define DMA\_FLAG\_FEIF0\_4              0x00000001U}}
\DoxyCodeLine{364 \textcolor{preprocessor}{\#define DMA\_FLAG\_DMEIF0\_4             0x00000004U}}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define DMA\_FLAG\_TEIF0\_4              0x00000008U}}
\DoxyCodeLine{366 \textcolor{preprocessor}{\#define DMA\_FLAG\_HTIF0\_4              0x00000010U}}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#define DMA\_FLAG\_TCIF0\_4              0x00000020U}}
\DoxyCodeLine{368 \textcolor{preprocessor}{\#define DMA\_FLAG\_FEIF1\_5              0x00000040U}}
\DoxyCodeLine{369 \textcolor{preprocessor}{\#define DMA\_FLAG\_DMEIF1\_5             0x00000100U}}
\DoxyCodeLine{370 \textcolor{preprocessor}{\#define DMA\_FLAG\_TEIF1\_5              0x00000200U}}
\DoxyCodeLine{371 \textcolor{preprocessor}{\#define DMA\_FLAG\_HTIF1\_5              0x00000400U}}
\DoxyCodeLine{372 \textcolor{preprocessor}{\#define DMA\_FLAG\_TCIF1\_5              0x00000800U}}
\DoxyCodeLine{373 \textcolor{preprocessor}{\#define DMA\_FLAG\_FEIF2\_6              0x00010000U}}
\DoxyCodeLine{374 \textcolor{preprocessor}{\#define DMA\_FLAG\_DMEIF2\_6             0x00040000U}}
\DoxyCodeLine{375 \textcolor{preprocessor}{\#define DMA\_FLAG\_TEIF2\_6              0x00080000U}}
\DoxyCodeLine{376 \textcolor{preprocessor}{\#define DMA\_FLAG\_HTIF2\_6              0x00100000U}}
\DoxyCodeLine{377 \textcolor{preprocessor}{\#define DMA\_FLAG\_TCIF2\_6              0x00200000U}}
\DoxyCodeLine{378 \textcolor{preprocessor}{\#define DMA\_FLAG\_FEIF3\_7              0x00400000U}}
\DoxyCodeLine{379 \textcolor{preprocessor}{\#define DMA\_FLAG\_DMEIF3\_7             0x01000000U}}
\DoxyCodeLine{380 \textcolor{preprocessor}{\#define DMA\_FLAG\_TEIF3\_7              0x02000000U}}
\DoxyCodeLine{381 \textcolor{preprocessor}{\#define DMA\_FLAG\_HTIF3\_7              0x04000000U}}
\DoxyCodeLine{382 \textcolor{preprocessor}{\#define DMA\_FLAG\_TCIF3\_7              0x08000000U}}
\DoxyCodeLine{391 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{392 }
\DoxyCodeLine{397 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_)-\/>State = HAL\_DMA\_STATE\_RESET)}}
\DoxyCodeLine{398 }
\DoxyCodeLine{411 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_GET\_FS(\_\_HANDLE\_\_)      (((\_\_HANDLE\_\_)-\/>Instance-\/>FCR \& (DMA\_SxFCR\_FS)))}}
\DoxyCodeLine{412 }
\DoxyCodeLine{418 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_ENABLE(\_\_HANDLE\_\_)      ((\_\_HANDLE\_\_)-\/>Instance-\/>CR |=  DMA\_SxCR\_EN)}}
\DoxyCodeLine{419 }
\DoxyCodeLine{425 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_DISABLE(\_\_HANDLE\_\_)     ((\_\_HANDLE\_\_)-\/>Instance-\/>CR \&=  \string~DMA\_SxCR\_EN)}}
\DoxyCodeLine{426 }
\DoxyCodeLine{427 \textcolor{comment}{/* Interrupt \& Flag management */}}
\DoxyCodeLine{428 }
\DoxyCodeLine{434 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_GET\_TC\_FLAG\_INDEX(\_\_HANDLE\_\_) \(\backslash\)}}
\DoxyCodeLine{435 \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream0))? DMA\_FLAG\_TCIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{436 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream0))? DMA\_FLAG\_TCIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{437 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream4))? DMA\_FLAG\_TCIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{438 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream4))? DMA\_FLAG\_TCIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{439 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream1))? DMA\_FLAG\_TCIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{440 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream1))? DMA\_FLAG\_TCIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{441 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream5))? DMA\_FLAG\_TCIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{442 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream5))? DMA\_FLAG\_TCIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{443 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream2))? DMA\_FLAG\_TCIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{444 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream2))? DMA\_FLAG\_TCIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{445 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream6))? DMA\_FLAG\_TCIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{446 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream6))? DMA\_FLAG\_TCIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{447 \textcolor{preprocessor}{   DMA\_FLAG\_TCIF3\_7)}}
\DoxyCodeLine{448 }
\DoxyCodeLine{454 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_GET\_HT\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{455 \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream0))? DMA\_FLAG\_HTIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{456 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream0))? DMA\_FLAG\_HTIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{457 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream4))? DMA\_FLAG\_HTIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{458 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream4))? DMA\_FLAG\_HTIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{459 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream1))? DMA\_FLAG\_HTIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{460 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream1))? DMA\_FLAG\_HTIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{461 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream5))? DMA\_FLAG\_HTIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{462 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream5))? DMA\_FLAG\_HTIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{463 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream2))? DMA\_FLAG\_HTIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{464 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream2))? DMA\_FLAG\_HTIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{465 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream6))? DMA\_FLAG\_HTIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{466 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream6))? DMA\_FLAG\_HTIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{467 \textcolor{preprocessor}{   DMA\_FLAG\_HTIF3\_7)}}
\DoxyCodeLine{468 }
\DoxyCodeLine{474 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_GET\_TE\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{475 \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream0))? DMA\_FLAG\_TEIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{476 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream0))? DMA\_FLAG\_TEIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{477 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream4))? DMA\_FLAG\_TEIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{478 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream4))? DMA\_FLAG\_TEIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{479 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream1))? DMA\_FLAG\_TEIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{480 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream1))? DMA\_FLAG\_TEIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{481 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream5))? DMA\_FLAG\_TEIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{482 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream5))? DMA\_FLAG\_TEIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{483 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream2))? DMA\_FLAG\_TEIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{484 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream2))? DMA\_FLAG\_TEIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{485 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream6))? DMA\_FLAG\_TEIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{486 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream6))? DMA\_FLAG\_TEIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{487 \textcolor{preprocessor}{   DMA\_FLAG\_TEIF3\_7)}}
\DoxyCodeLine{488 }
\DoxyCodeLine{494 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_GET\_FE\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{495 \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream0))? DMA\_FLAG\_FEIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{496 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream0))? DMA\_FLAG\_FEIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{497 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream4))? DMA\_FLAG\_FEIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{498 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream4))? DMA\_FLAG\_FEIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{499 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream1))? DMA\_FLAG\_FEIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{500 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream1))? DMA\_FLAG\_FEIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{501 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream5))? DMA\_FLAG\_FEIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{502 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream5))? DMA\_FLAG\_FEIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{503 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream2))? DMA\_FLAG\_FEIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{504 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream2))? DMA\_FLAG\_FEIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{505 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream6))? DMA\_FLAG\_FEIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{506 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream6))? DMA\_FLAG\_FEIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{507 \textcolor{preprocessor}{   DMA\_FLAG\_FEIF3\_7)}}
\DoxyCodeLine{508 }
\DoxyCodeLine{514 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_GET\_DME\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{515 \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream0))? DMA\_FLAG\_DMEIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{516 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream0))? DMA\_FLAG\_DMEIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{517 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream4))? DMA\_FLAG\_DMEIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{518 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream4))? DMA\_FLAG\_DMEIF0\_4 :\(\backslash\)}}
\DoxyCodeLine{519 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream1))? DMA\_FLAG\_DMEIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{520 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream1))? DMA\_FLAG\_DMEIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{521 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream5))? DMA\_FLAG\_DMEIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{522 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream5))? DMA\_FLAG\_DMEIF1\_5 :\(\backslash\)}}
\DoxyCodeLine{523 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream2))? DMA\_FLAG\_DMEIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{524 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream2))? DMA\_FLAG\_DMEIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{525 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Stream6))? DMA\_FLAG\_DMEIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{526 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Stream6))? DMA\_FLAG\_DMEIF2\_6 :\(\backslash\)}}
\DoxyCodeLine{527 \textcolor{preprocessor}{   DMA\_FLAG\_DMEIF3\_7)}}
\DoxyCodeLine{528 }
\DoxyCodeLine{542 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_GET\_FLAG(\_\_HANDLE\_\_, \_\_FLAG\_\_)\(\backslash\)}}
\DoxyCodeLine{543 \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) > (uint32\_t)DMA2\_Stream3)? (DMA2-\/>HISR \& (\_\_FLAG\_\_)) :\(\backslash\)}}
\DoxyCodeLine{544 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) > (uint32\_t)DMA1\_Stream7)? (DMA2-\/>LISR \& (\_\_FLAG\_\_)) :\(\backslash\)}}
\DoxyCodeLine{545 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) > (uint32\_t)DMA1\_Stream3)? (DMA1-\/>HISR \& (\_\_FLAG\_\_)) : (DMA1-\/>LISR \& (\_\_FLAG\_\_)))}}
\DoxyCodeLine{546 }
\DoxyCodeLine{560 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_CLEAR\_FLAG(\_\_HANDLE\_\_, \_\_FLAG\_\_) \(\backslash\)}}
\DoxyCodeLine{561 \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) > (uint32\_t)DMA2\_Stream3)? (DMA2-\/>HIFCR = (\_\_FLAG\_\_)) :\(\backslash\)}}
\DoxyCodeLine{562 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) > (uint32\_t)DMA1\_Stream7)? (DMA2-\/>LIFCR = (\_\_FLAG\_\_)) :\(\backslash\)}}
\DoxyCodeLine{563 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) > (uint32\_t)DMA1\_Stream3)? (DMA1-\/>HIFCR = (\_\_FLAG\_\_)) : (DMA1-\/>LIFCR = (\_\_FLAG\_\_)))}}
\DoxyCodeLine{564 }
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_ENABLE\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)   (((\_\_INTERRUPT\_\_) != DMA\_IT\_FE)? \(\backslash\)}}
\DoxyCodeLine{578 \textcolor{preprocessor}{((\_\_HANDLE\_\_)-\/>Instance-\/>CR |= (\_\_INTERRUPT\_\_)) : ((\_\_HANDLE\_\_)-\/>Instance-\/>FCR |= (\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{579 }
\DoxyCodeLine{592 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_DISABLE\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)  (((\_\_INTERRUPT\_\_) != DMA\_IT\_FE)? \(\backslash\)}}
\DoxyCodeLine{593 \textcolor{preprocessor}{((\_\_HANDLE\_\_)-\/>Instance-\/>CR \&= \string~(\_\_INTERRUPT\_\_)) : ((\_\_HANDLE\_\_)-\/>Instance-\/>FCR \&= \string~(\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{594 }
\DoxyCodeLine{607 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_GET\_IT\_SOURCE(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)  (((\_\_INTERRUPT\_\_) != DMA\_IT\_FE)? \(\backslash\)}}
\DoxyCodeLine{608 \textcolor{preprocessor}{                                                        ((\_\_HANDLE\_\_)-\/>Instance-\/>CR \& (\_\_INTERRUPT\_\_)) : \(\backslash\)}}
\DoxyCodeLine{609 \textcolor{preprocessor}{                                                        ((\_\_HANDLE\_\_)-\/>Instance-\/>FCR \& (\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{610 }
\DoxyCodeLine{628 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_SET\_COUNTER(\_\_HANDLE\_\_, \_\_COUNTER\_\_) ((\_\_HANDLE\_\_)-\/>Instance-\/>NDTR = (uint16\_t)(\_\_COUNTER\_\_))}}
\DoxyCodeLine{629 }
\DoxyCodeLine{636 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_GET\_COUNTER(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_)-\/>Instance-\/>NDTR)}}
\DoxyCodeLine{637 }
\DoxyCodeLine{638 }
\DoxyCodeLine{639 \textcolor{comment}{/* Include DMA HAL Extension module */}}
\DoxyCodeLine{640 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f4xx__hal__dma__ex_8h}{stm32f4xx\_hal\_dma\_ex.h}}"{}}   }
\DoxyCodeLine{641 }
\DoxyCodeLine{642 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{643 }
\DoxyCodeLine{653 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMA\_Init(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma); }
\DoxyCodeLine{654 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMA\_DeInit(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{663 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMA\_Start (\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, uint32\_t SrcAddress, uint32\_t DstAddress, uint32\_t DataLength);}
\DoxyCodeLine{664 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMA\_Start\_IT(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, uint32\_t SrcAddress, uint32\_t DstAddress, uint32\_t DataLength);}
\DoxyCodeLine{665 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMA\_Abort(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{666 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMA\_Abort\_IT(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{667 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMA\_PollForTransfer(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, \mbox{\hyperlink{group___d_m_a___exported___types_gaee3245eea8fa938edeb35a6c9596fd86}{HAL\_DMA\_LevelCompleteTypeDef}} CompleteLevel, uint32\_t Timeout);}
\DoxyCodeLine{668 \textcolor{keywordtype}{void}              HAL\_DMA\_IRQHandler(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{669 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMA\_CleanCallbacks(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{670 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMA\_RegisterCallback(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, \mbox{\hyperlink{group___d_m_a___exported___types_gafbe8b2bd9ce2128de6cdc08ccde7e8ad}{HAL\_DMA\_CallbackIDTypeDef}} CallbackID, \textcolor{keywordtype}{void} (* pCallback)(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *\_hdma));}
\DoxyCodeLine{671 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMA\_UnRegisterCallback(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, \mbox{\hyperlink{group___d_m_a___exported___types_gafbe8b2bd9ce2128de6cdc08ccde7e8ad}{HAL\_DMA\_CallbackIDTypeDef}} CallbackID);}
\DoxyCodeLine{672 }
\DoxyCodeLine{681 \mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{HAL\_DMA\_StateTypeDef}} HAL\_DMA\_GetState(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{682 uint32\_t             HAL\_DMA\_GetError(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{689 \textcolor{comment}{/* Private Constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{698 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{703 \textcolor{preprocessor}{\#if defined (DMA\_SxCR\_CHSEL\_3)}}
\DoxyCodeLine{704 \textcolor{preprocessor}{\#define IS\_DMA\_CHANNEL(CHANNEL) (((CHANNEL) == DMA\_CHANNEL\_0) || \(\backslash\)}}
\DoxyCodeLine{705 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_1) || \(\backslash\)}}
\DoxyCodeLine{706 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_2) || \(\backslash\)}}
\DoxyCodeLine{707 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_3) || \(\backslash\)}}
\DoxyCodeLine{708 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_4) || \(\backslash\)}}
\DoxyCodeLine{709 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_5) || \(\backslash\)}}
\DoxyCodeLine{710 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_6) || \(\backslash\)}}
\DoxyCodeLine{711 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_7) || \(\backslash\)}}
\DoxyCodeLine{712 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_8) || \(\backslash\)}}
\DoxyCodeLine{713 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_9) || \(\backslash\)}}
\DoxyCodeLine{714 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_10)|| \(\backslash\)}}
\DoxyCodeLine{715 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_11)|| \(\backslash\)}}
\DoxyCodeLine{716 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_12)|| \(\backslash\)}}
\DoxyCodeLine{717 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_13)|| \(\backslash\)}}
\DoxyCodeLine{718 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_14)|| \(\backslash\)}}
\DoxyCodeLine{719 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_15))}}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#define IS\_DMA\_CHANNEL(CHANNEL) (((CHANNEL) == DMA\_CHANNEL\_0) || \(\backslash\)}}
\DoxyCodeLine{722 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_1) || \(\backslash\)}}
\DoxyCodeLine{723 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_2) || \(\backslash\)}}
\DoxyCodeLine{724 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_3) || \(\backslash\)}}
\DoxyCodeLine{725 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_4) || \(\backslash\)}}
\DoxyCodeLine{726 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_5) || \(\backslash\)}}
\DoxyCodeLine{727 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_6) || \(\backslash\)}}
\DoxyCodeLine{728 \textcolor{preprocessor}{                                 ((CHANNEL) == DMA\_CHANNEL\_7))}}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMA\_SxCR\_CHSEL\_3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{730 }
\DoxyCodeLine{731 \textcolor{preprocessor}{\#define IS\_DMA\_DIRECTION(DIRECTION) (((DIRECTION) == DMA\_PERIPH\_TO\_MEMORY ) || \(\backslash\)}}
\DoxyCodeLine{732 \textcolor{preprocessor}{                                     ((DIRECTION) == DMA\_MEMORY\_TO\_PERIPH)  || \(\backslash\)}}
\DoxyCodeLine{733 \textcolor{preprocessor}{                                     ((DIRECTION) == DMA\_MEMORY\_TO\_MEMORY)) }}
\DoxyCodeLine{734 }
\DoxyCodeLine{735 \textcolor{preprocessor}{\#define IS\_DMA\_BUFFER\_SIZE(SIZE) (((SIZE) >= 0x01U) \&\& ((SIZE) < 0x10000U))}}
\DoxyCodeLine{736 }
\DoxyCodeLine{737 \textcolor{preprocessor}{\#define IS\_DMA\_PERIPHERAL\_INC\_STATE(STATE) (((STATE) == DMA\_PINC\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{738 \textcolor{preprocessor}{                                            ((STATE) == DMA\_PINC\_DISABLE))}}
\DoxyCodeLine{739 }
\DoxyCodeLine{740 \textcolor{preprocessor}{\#define IS\_DMA\_MEMORY\_INC\_STATE(STATE) (((STATE) == DMA\_MINC\_ENABLE)  || \(\backslash\)}}
\DoxyCodeLine{741 \textcolor{preprocessor}{                                        ((STATE) == DMA\_MINC\_DISABLE))}}
\DoxyCodeLine{742 }
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define IS\_DMA\_PERIPHERAL\_DATA\_SIZE(SIZE) (((SIZE) == DMA\_PDATAALIGN\_BYTE)     || \(\backslash\)}}
\DoxyCodeLine{744 \textcolor{preprocessor}{                                           ((SIZE) == DMA\_PDATAALIGN\_HALFWORD) || \(\backslash\)}}
\DoxyCodeLine{745 \textcolor{preprocessor}{                                           ((SIZE) == DMA\_PDATAALIGN\_WORD))}}
\DoxyCodeLine{746 }
\DoxyCodeLine{747 \textcolor{preprocessor}{\#define IS\_DMA\_MEMORY\_DATA\_SIZE(SIZE) (((SIZE) == DMA\_MDATAALIGN\_BYTE)     || \(\backslash\)}}
\DoxyCodeLine{748 \textcolor{preprocessor}{                                       ((SIZE) == DMA\_MDATAALIGN\_HALFWORD) || \(\backslash\)}}
\DoxyCodeLine{749 \textcolor{preprocessor}{                                       ((SIZE) == DMA\_MDATAALIGN\_WORD ))}}
\DoxyCodeLine{750 }
\DoxyCodeLine{751 \textcolor{preprocessor}{\#define IS\_DMA\_MODE(MODE) (((MODE) == DMA\_NORMAL )  || \(\backslash\)}}
\DoxyCodeLine{752 \textcolor{preprocessor}{                           ((MODE) == DMA\_CIRCULAR) || \(\backslash\)}}
\DoxyCodeLine{753 \textcolor{preprocessor}{                           ((MODE) == DMA\_PFCTRL)) }}
\DoxyCodeLine{754 }
\DoxyCodeLine{755 \textcolor{preprocessor}{\#define IS\_DMA\_PRIORITY(PRIORITY) (((PRIORITY) == DMA\_PRIORITY\_LOW )   || \(\backslash\)}}
\DoxyCodeLine{756 \textcolor{preprocessor}{                                   ((PRIORITY) == DMA\_PRIORITY\_MEDIUM) || \(\backslash\)}}
\DoxyCodeLine{757 \textcolor{preprocessor}{                                   ((PRIORITY) == DMA\_PRIORITY\_HIGH)   || \(\backslash\)}}
\DoxyCodeLine{758 \textcolor{preprocessor}{                                   ((PRIORITY) == DMA\_PRIORITY\_VERY\_HIGH)) }}
\DoxyCodeLine{759 }
\DoxyCodeLine{760 \textcolor{preprocessor}{\#define IS\_DMA\_FIFO\_MODE\_STATE(STATE) (((STATE) == DMA\_FIFOMODE\_DISABLE ) || \(\backslash\)}}
\DoxyCodeLine{761 \textcolor{preprocessor}{                                       ((STATE) == DMA\_FIFOMODE\_ENABLE))}}
\DoxyCodeLine{762 }
\DoxyCodeLine{763 \textcolor{preprocessor}{\#define IS\_DMA\_FIFO\_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA\_FIFO\_THRESHOLD\_1QUARTERFULL ) || \(\backslash\)}}
\DoxyCodeLine{764 \textcolor{preprocessor}{                                          ((THRESHOLD) == DMA\_FIFO\_THRESHOLD\_HALFFULL)      || \(\backslash\)}}
\DoxyCodeLine{765 \textcolor{preprocessor}{                                          ((THRESHOLD) == DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL) || \(\backslash\)}}
\DoxyCodeLine{766 \textcolor{preprocessor}{                                          ((THRESHOLD) == DMA\_FIFO\_THRESHOLD\_FULL))}}
\DoxyCodeLine{767 }
\DoxyCodeLine{768 \textcolor{preprocessor}{\#define IS\_DMA\_MEMORY\_BURST(BURST) (((BURST) == DMA\_MBURST\_SINGLE) || \(\backslash\)}}
\DoxyCodeLine{769 \textcolor{preprocessor}{                                    ((BURST) == DMA\_MBURST\_INC4)   || \(\backslash\)}}
\DoxyCodeLine{770 \textcolor{preprocessor}{                                    ((BURST) == DMA\_MBURST\_INC8)   || \(\backslash\)}}
\DoxyCodeLine{771 \textcolor{preprocessor}{                                    ((BURST) == DMA\_MBURST\_INC16))}}
\DoxyCodeLine{772 }
\DoxyCodeLine{773 \textcolor{preprocessor}{\#define IS\_DMA\_PERIPHERAL\_BURST(BURST) (((BURST) == DMA\_PBURST\_SINGLE) || \(\backslash\)}}
\DoxyCodeLine{774 \textcolor{preprocessor}{                                        ((BURST) == DMA\_PBURST\_INC4)   || \(\backslash\)}}
\DoxyCodeLine{775 \textcolor{preprocessor}{                                        ((BURST) == DMA\_PBURST\_INC8)   || \(\backslash\)}}
\DoxyCodeLine{776 \textcolor{preprocessor}{                                        ((BURST) == DMA\_PBURST\_INC16))}}
\DoxyCodeLine{781 \textcolor{comment}{/* Private functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{798 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{799 \}}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{801 }
\DoxyCodeLine{802 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F4xx\_HAL\_DMA\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{803 }
\DoxyCodeLine{804 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
