	component system2_1 is
		port (
			clk_clk                                 : in    std_logic                    := 'X';             -- clk
			custom_pio_0_external_connection_export : inout std_logic_vector(7 downto 0) := (others => 'X'); -- export
			reset_reset_n                           : in    std_logic                    := 'X'              -- reset_n
		);
	end component system2_1;

