{"Source Block": ["oh/ecfg/hdl/ecfg.v@262:276@HdlStmProcess", "   assign ecfg_cclk_pllcfg[3:0]    = ecfg_cfgclk_reg[7:4];\n\n   //###########################\n   //# ESYSCOREID\n   //###########################\n   always @ (posedge mi_clk)\n     if(hw_reset)\n       ecfg_coreid_reg[IDW-1:0] <= DEFAULT_COREID;\n     else if (ecfg_coreid_write)\n       ecfg_coreid_reg[IDW-1:0] <= mi_din[IDW-1:0];   \n   \n   assign ecfg_coreid[IDW-1:0] = ecfg_coreid_reg[IDW-1:0];\n\n   //###########################\n   //# ESYSDATAIN\n"], "Clone Blocks": [["oh/ecfg/hdl/ecfg.v@268:278", "     if(hw_reset)\n       ecfg_coreid_reg[IDW-1:0] <= DEFAULT_COREID;\n     else if (ecfg_coreid_write)\n       ecfg_coreid_reg[IDW-1:0] <= mi_din[IDW-1:0];   \n   \n   assign ecfg_coreid[IDW-1:0] = ecfg_coreid_reg[IDW-1:0];\n\n   //###########################\n   //# ESYSDATAIN\n   //###########################\n   always @ (posedge mi_clk)\n"]], "Diff Content": {"Delete": [[267, "   always @ (posedge mi_clk)\n"], [269, "       ecfg_coreid_reg[IDW-1:0] <= DEFAULT_COREID;\n"], [271, "       ecfg_coreid_reg[IDW-1:0] <= mi_din[IDW-1:0];   \n"]], "Add": [[267, "   always @ (posedge clk)\n"], [269, "       ecfg_coreid_reg[11:0] <= DEFAULT_COREID;\n"], [271, "       ecfg_coreid_reg[11:0] <= mi_din[11:0];   \n"]]}}