Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Reading design: passkeyEntry.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "passkeyEntry.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "passkeyEntry"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : passkeyEntry
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "K:/Final Project/buzz_clk_div.vhd" in Library work.
Architecture buzz_clk_div of Entity buzz_clk_div is up to date.
Compiling vhdl file "K:/Final Project/count_clk_div.vhd" in Library work.
Architecture count_clk_div of Entity count_clk_div is up to date.
Compiling vhdl file "K:/Final Project/Latch.vhd" in Library work.
Architecture behavioral of Entity latch is up to date.
Compiling vhdl file "K:/Final Project/sseg_dec.vhd" in Library work.
Architecture my_sseg of Entity sseg_dec is up to date.
Architecture my_ckt of Entity bin2bcdconv is up to date.
Architecture my_clk_div of Entity clk_div is up to date.
Compiling vhdl file "K:/Final Project/my_clk_div.vhd" in Library work.
Architecture my_clk_div of Entity my_clk_div is up to date.
Compiling vhdl file "K:/Final Project/keypadDecoder.vhd" in Library work.
Architecture behavioral of Entity keypaddecoder is up to date.
Compiling vhdl file "K:/Final Project/FSM.vhd" in Library work.
Architecture behavioral of Entity sequencedetectorfsm is up to date.
Compiling vhdl file "K:/Final Project/buzzerWrapper.vhd" in Library work.
Architecture behavioral of Entity buzzerwrapper is up to date.
Compiling vhdl file "K:/Final Project/passkeyEntry.vhd" in Library work.
Architecture behavioral of Entity passkeyentry is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <passkeyEntry> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sseg_dec> in library <work> (architecture <my_sseg>).

Analyzing hierarchy for entity <my_clk_div> in library <work> (architecture <my_clk_div>).

Analyzing hierarchy for entity <keypadDecoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SequenceDetectorFSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <buzzerWrapper> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bin2bcdconv> in library <work> (architecture <my_ckt>).

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <my_clk_div>).

Analyzing hierarchy for entity <Latch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <buzz_clk_div> in library <work> (architecture <buzz_clk_div>).

Analyzing hierarchy for entity <count_clk_div> in library <work> (architecture <count_clk_div>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <passkeyEntry> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "K:/Final Project/passkeyEntry.vhd" line 90: Unconnected output port 'LEDS' of component 'keypadDecoder'.
Entity <passkeyEntry> analyzed. Unit <passkeyEntry> generated.

Analyzing Entity <sseg_dec> in library <work> (Architecture <my_sseg>).
INFO:Xst:1561 - "K:/Final Project/sseg_dec.vhd" line 129: Mux is complete : default of case is discarded
INFO:Xst:1561 - "K:/Final Project/sseg_dec.vhd" line 137: Mux is complete : default of case is discarded
Entity <sseg_dec> analyzed. Unit <sseg_dec> generated.

Analyzing Entity <bin2bcdconv> in library <work> (Architecture <my_ckt>).
Entity <bin2bcdconv> analyzed. Unit <bin2bcdconv> generated.

Analyzing Entity <clk_div> in library <work> (Architecture <my_clk_div>).
Entity <clk_div> analyzed. Unit <clk_div> generated.

Analyzing Entity <my_clk_div> in library <work> (Architecture <my_clk_div>).
Entity <my_clk_div> analyzed. Unit <my_clk_div> generated.

Analyzing Entity <keypadDecoder> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <t_valid> in unit <keypadDecoder> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <keypadDecoder> analyzed. Unit <keypadDecoder> generated.

Analyzing Entity <Latch> in library <work> (Architecture <behavioral>).
Entity <Latch> analyzed. Unit <Latch> generated.

Analyzing Entity <SequenceDetectorFSM> in library <work> (Architecture <behavioral>).
Entity <SequenceDetectorFSM> analyzed. Unit <SequenceDetectorFSM> generated.

Analyzing Entity <buzzerWrapper> in library <work> (Architecture <behavioral>).
Entity <buzzerWrapper> analyzed. Unit <buzzerWrapper> generated.

Analyzing Entity <buzz_clk_div> in library <work> (Architecture <buzz_clk_div>).
Entity <buzz_clk_div> analyzed. Unit <buzz_clk_div> generated.

Analyzing Entity <count_clk_div> in library <work> (Architecture <count_clk_div>).
Entity <count_clk_div> analyzed. Unit <count_clk_div> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <my_clk_div>.
    Related source file is "K:/Final Project/my_clk_div.vhd".
    Found 32-bit up counter for signal <div_cnt>.
    Found 1-bit register for signal <tmp_clk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clk_div> synthesized.


Synthesizing Unit <SequenceDetectorFSM>.
    Related source file is "K:/Final Project/FSM.vhd".
    Found finite state machine <FSM_0> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <Correct_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Correct_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Correct_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Correct_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <SequenceDetectorFSM> synthesized.


Synthesizing Unit <bin2bcdconv>.
    Related source file is "K:/Final Project/sseg_dec.vhd".
    Using one-hot encoding for signal <msd$mux0000>.
    Using one-hot encoding for signal <mmsd$mux0000>.
    Found 16x4-bit ROM for signal <LSD_OUT>.
    Found 8-bit adder for signal <cnt_tot$addsub0000> created at line 178.
    Found 8-bit adder for signal <cnt_tot$addsub0001> created at line 179.
    Found 8-bit adder for signal <cnt_tot$addsub0002> created at line 180.
    Found 8-bit adder for signal <cnt_tot$addsub0003> created at line 181.
    Found 8-bit adder for signal <cnt_tot$addsub0004> created at line 182.
    Found 8-bit adder for signal <cnt_tot$addsub0005> created at line 183.
    Found 8-bit adder for signal <cnt_tot$addsub0006> created at line 184.
    Found 8-bit subtractor for signal <cnt_tot$addsub0007> created at line 195.
    Found 8-bit subtractor for signal <cnt_tot$addsub0008> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0009> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0010> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0011> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0012> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0013> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0014> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0015> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0016> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0017> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0018> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0019> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0020> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0021> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0022> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0023> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0024> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0025> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0026> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0027> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0028> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$addsub0029> created at line 202.
    Found 8-bit comparator less for signal <cnt_tot$cmp_lt0000> created at line 192.
    Found 8-bit comparator less for signal <cnt_tot$cmp_lt0001> created at line 195.
    Found 8-bit comparator less for signal <cnt_tot$cmp_lt0002> created at line 199.
    Found 8-bit comparator less for signal <cnt_tot$cmp_lt0003> created at line 202.
    Found 8-bit comparator less for signal <cnt_tot$cmp_lt0004> created at line 202.
    Found 8-bit comparator less for signal <cnt_tot$cmp_lt0005> created at line 202.
    Found 8-bit comparator less for signal <cnt_tot$cmp_lt0006> created at line 202.
    Found 8-bit comparator less for signal <cnt_tot$cmp_lt0007> created at line 202.
    Found 8-bit comparator less for signal <cnt_tot$cmp_lt0008> created at line 202.
    Found 8-bit comparator less for signal <cnt_tot$cmp_lt0009> created at line 202.
    Found 8-bit comparator less for signal <cnt_tot$cmp_lt0010> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$sub0000> created at line 195.
    Found 8-bit subtractor for signal <cnt_tot$sub0008> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$sub0015> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$sub0021> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$sub0026> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$sub0030> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$sub0033> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$sub0035> created at line 202.
    Found 8-bit subtractor for signal <cnt_tot$sub0036> created at line 202.
    Found 8-bit subtractor for signal <msd$addsub0000> created at line 202.
    Found 8-bit subtractor for signal <msd$addsub0001> created at line 202.
    Found 8-bit subtractor for signal <msd$addsub0002> created at line 202.
    Found 8-bit subtractor for signal <msd$addsub0003> created at line 202.
    Found 8-bit subtractor for signal <msd$addsub0004> created at line 202.
    Found 8-bit subtractor for signal <msd$addsub0005> created at line 202.
    Found 8-bit subtractor for signal <msd$addsub0006> created at line 202.
    Found 8-bit comparator less for signal <msd$cmp_lt0000> created at line 202.
    Found 8-bit comparator less for signal <msd$cmp_lt0001> created at line 202.
    Found 8-bit comparator less for signal <msd$cmp_lt0002> created at line 202.
    Found 8-bit comparator less for signal <msd$cmp_lt0003> created at line 202.
    Found 8-bit comparator less for signal <msd$cmp_lt0004> created at line 202.
    Found 8-bit comparator less for signal <msd$cmp_lt0005> created at line 202.
    Found 8-bit comparator less for signal <msd$cmp_lt0006> created at line 202.
    Summary:
	inferred   1 ROM(s).
	inferred  46 Adder/Subtractor(s).
	inferred  18 Comparator(s).
Unit <bin2bcdconv> synthesized.


Synthesizing Unit <clk_div>.
    Related source file is "K:/Final Project/sseg_dec.vhd".
    Found 32-bit up counter for signal <div_cnt>.
    Found 1-bit register for signal <tmp_clk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_div> synthesized.


Synthesizing Unit <Latch>.
    Related source file is "K:/Final Project/Latch.vhd".
    Found 4-bit register for signal <Q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Latch> synthesized.


Synthesizing Unit <buzz_clk_div>.
    Related source file is "K:/Final Project/buzz_clk_div.vhd".
    Found 32-bit up counter for signal <div_cnt>.
    Found 1-bit register for signal <tmp_clk>.
    Found 17-bit comparator equal for signal <tmp_clk$cmp_eq0000> created at line 23.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <buzz_clk_div> synthesized.


Synthesizing Unit <count_clk_div>.
    Related source file is "K:/Final Project/count_clk_div.vhd".
    Found 32-bit up counter for signal <div_cnt>.
    Found 1-bit register for signal <tmp_clk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <count_clk_div> synthesized.


Synthesizing Unit <sseg_dec>.
    Related source file is "K:/Final Project/sseg_dec.vhd".
    Found 16x8-bit ROM for signal <SEGMENTS>.
    Found 1-of-4 decoder for signal <DISP_EN>.
    Found 2-bit up counter for signal <cnt_dig>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   1 Decoder(s).
Unit <sseg_dec> synthesized.


Synthesizing Unit <keypadDecoder>.
    Related source file is "K:/Final Project/keypadDecoder.vhd".
    Found finite state machine <FSM_1> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | col0                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 4-bit latch for signal <t_output>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <keypadDecoder> synthesized.


Synthesizing Unit <buzzerWrapper>.
    Related source file is "K:/Final Project/buzzerWrapper.vhd".
    Found finite state machine <FSM_2> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 16                                             |
    | Clock              | t1                        (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <buzzerWrapper> synthesized.


Synthesizing Unit <passkeyEntry>.
    Related source file is "K:/Final Project/passkeyEntry.vhd".
Unit <passkeyEntry> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x4-bit ROM                                          : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 46
 8-bit adder                                           : 7
 8-bit subtractor                                      : 39
# Counters                                             : 5
 2-bit up counter                                      : 1
 32-bit up counter                                     : 4
# Registers                                            : 5
 1-bit register                                        : 4
 4-bit register                                        : 1
# Latches                                              : 5
 1-bit latch                                           : 4
 4-bit latch                                           : 1
# Comparators                                          : 19
 17-bit comparator equal                               : 1
 8-bit comparator less                                 : 18
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <d5/PS/FSM> on signal <PS[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 playing1 | 01
 playing2 | 10
 playing3 | 11
----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <d3/PS/FSM> on signal <PS[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 col0  | 001
 col1  | 010
 col2  | 100
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <d4/PS/FSM> on signal <PS[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00001
 a     | 00010
 b     | 00100
 c     | 01000
 d     | 10000
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block Correct_0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block Correct_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block Correct_2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block Correct_3.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 2
 16x4-bit ROM                                          : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 46
 4-bit subtractor                                      : 1
 8-bit adder                                           : 7
 8-bit subtractor                                      : 38
# Counters                                             : 5
 2-bit up counter                                      : 1
 32-bit up counter                                     : 4
# Registers                                            : 8
 Flip-Flops                                            : 8
# Latches                                              : 5
 1-bit latch                                           : 4
 4-bit latch                                           : 1
# Comparators                                          : 19
 17-bit comparator equal                               : 1
 8-bit comparator less                                 : 18
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch Correct_0 hinder the constant cleaning in the block SequenceDetectorFSM.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch Correct_1 hinder the constant cleaning in the block SequenceDetectorFSM.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch Correct_2 hinder the constant cleaning in the block SequenceDetectorFSM.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch Correct_3 hinder the constant cleaning in the block SequenceDetectorFSM.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <d5/d2/div_cnt_25> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d2/div_cnt_26> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d2/div_cnt_27> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d2/div_cnt_28> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d2/div_cnt_29> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d2/div_cnt_30> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d2/div_cnt_31> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d1/div_cnt_17> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d1/div_cnt_18> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d1/div_cnt_19> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d1/div_cnt_20> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d1/div_cnt_21> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d1/div_cnt_22> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d1/div_cnt_23> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d1/div_cnt_24> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d1/div_cnt_25> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d1/div_cnt_26> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d1/div_cnt_27> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d1/div_cnt_28> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d1/div_cnt_29> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d1/div_cnt_30> of sequential type is unconnected in block <passkeyEntry>.
WARNING:Xst:2677 - Node <d5/d1/div_cnt_31> of sequential type is unconnected in block <passkeyEntry>.

Optimizing unit <passkeyEntry> ...

Optimizing unit <SequenceDetectorFSM> ...

Optimizing unit <bin2bcdconv> ...

Optimizing unit <sseg_dec> ...

Optimizing unit <keypadDecoder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block passkeyEntry, actual ratio is 2.

Final Macro Processing ...

Processing Unit <passkeyEntry> :
	Found 2-bit shift register for signal <d4/PS_FSM_FFd4>.
Unit <passkeyEntry> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 124
 Flip-Flops                                            : 124
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : passkeyEntry.ngr
Top Level Output File Name         : passkeyEntry
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 432
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 103
#      LUT2                        : 9
#      LUT3                        : 6
#      LUT4                        : 55
#      MUXCY                       : 133
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 106
# FlipFlops/Latches                : 133
#      FD                          : 9
#      FDE                         : 8
#      FDR                         : 107
#      FDRS                        : 1
#      LD                          : 4
#      LDE                         : 4
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 4
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       97  out of   4656     2%  
 Number of Slice Flip Flops:            133  out of   9312     1%  
 Number of 4 input LUTs:                186  out of   9312     1%  
    Number used as logic:               185
    Number used as Shift registers:       1
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    232    11%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------+------------------------+-------+
Clock Signal                                       | Clock buffer(FF name)  | Load  |
---------------------------------------------------+------------------------+-------+
CLK                                                | BUFGP                  | 114   |
d5/d2/tmp_clk                                      | NONE(d5/PS_FSM_FFd1)   | 2     |
d2/tmp_clk                                         | NONE(d4/PS_FSM_FFd1)   | 8     |
d4/Correct_0_cmp_eq0000(d4/Correct_0_cmp_eq00001:O)| NONE(*)(d4/Correct_0)  | 1     |
d4/Correct_1_cmp_eq0000(d4/Correct_1_cmp_eq00001:O)| NONE(*)(d4/Correct_1)  | 1     |
d4/Correct_2_cmp_eq0000(d4/Correct_2_cmp_eq00001:O)| NONE(*)(d4/Correct_2)  | 1     |
d4/Correct_3_cmp_eq0000(d4/Correct_3_cmp_eq00001:O)| NONE(*)(d4/Correct_3)  | 1     |
d1/my_clk/tmp_clk                                  | NONE(d1/cnt_dig_1)     | 2     |
d3/t_latch(d3/t_latch:O)                           | NONE(*)(d3/t_output_3) | 4     |
---------------------------------------------------+------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.240ns (Maximum Frequency: 190.857MHz)
   Minimum input arrival time before clock: 5.941ns
   Maximum output required time after clock: 8.031ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.240ns (frequency: 190.857MHz)
  Total number of paths / destination ports: 4606 / 220
-------------------------------------------------------------------------
Delay:               5.240ns (Levels of Logic = 9)
  Source:            d2/div_cnt_8 (FF)
  Destination:       d2/div_cnt_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: d2/div_cnt_8 to d2/div_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  d2/div_cnt_8 (d2/div_cnt_8)
     LUT4:I0->O            1   0.704   0.000  d2/tmp_clk_cmp_eq0000_wg_lut<0> (d2/tmp_clk_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  d2/tmp_clk_cmp_eq0000_wg_cy<0> (d2/tmp_clk_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  d2/tmp_clk_cmp_eq0000_wg_cy<1> (d2/tmp_clk_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  d2/tmp_clk_cmp_eq0000_wg_cy<2> (d2/tmp_clk_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  d2/tmp_clk_cmp_eq0000_wg_cy<3> (d2/tmp_clk_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  d2/tmp_clk_cmp_eq0000_wg_cy<4> (d2/tmp_clk_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  d2/tmp_clk_cmp_eq0000_wg_cy<5> (d2/tmp_clk_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  d2/tmp_clk_cmp_eq0000_wg_cy<6> (d2/tmp_clk_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  d2/tmp_clk_cmp_eq0000_wg_cy<7> (d2/tmp_clk_cmp_eq0000)
     FDR:R                     0.911          d2/div_cnt_0
    ----------------------------------------
    Total                      5.240ns (3.355ns logic, 1.885ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'd5/d2/tmp_clk'
  Clock period: 2.535ns (frequency: 394.477MHz)
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Delay:               2.535ns (Levels of Logic = 1)
  Source:            d5/PS_FSM_FFd2 (FF)
  Destination:       d5/PS_FSM_FFd1 (FF)
  Source Clock:      d5/d2/tmp_clk rising
  Destination Clock: d5/d2/tmp_clk rising

  Data Path: d5/PS_FSM_FFd2 to d5/PS_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             8   0.591   0.932  d5/PS_FSM_FFd2 (d5/PS_FSM_FFd2)
     LUT2:I0->O            1   0.704   0.000  d5/PS_FSM_FFd1-In1 (d5/PS_FSM_FFd1-In)
     FD:D                      0.308          d5/PS_FSM_FFd1
    ----------------------------------------
    Total                      2.535ns (1.603ns logic, 0.932ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'd2/tmp_clk'
  Clock period: 4.014ns (frequency: 249.128MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               4.014ns (Levels of Logic = 0)
  Source:            d4/Mshreg_PS_FSM_FFd4 (FF)
  Destination:       d4/PS_FSM_FFd4 (FF)
  Source Clock:      d2/tmp_clk rising
  Destination Clock: d2/tmp_clk rising

  Data Path: d4/Mshreg_PS_FSM_FFd4 to d4/PS_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          1   3.706   0.000  d4/Mshreg_PS_FSM_FFd4 (d4/Mshreg_PS_FSM_FFd4)
     FD:D                      0.308          d4/PS_FSM_FFd4
    ----------------------------------------
    Total                      4.014ns (4.014ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'd1/my_clk/tmp_clk'
  Clock period: 2.739ns (frequency: 365.097MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.739ns (Levels of Logic = 1)
  Source:            d1/cnt_dig_1 (FF)
  Destination:       d1/cnt_dig_1 (FF)
  Source Clock:      d1/my_clk/tmp_clk rising
  Destination Clock: d1/my_clk/tmp_clk rising

  Data Path: d1/cnt_dig_1 to d1/cnt_dig_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.591   1.136  d1/cnt_dig_1 (d1/cnt_dig_1)
     LUT2:I0->O            1   0.704   0.000  d1/Mcount_cnt_dig_xor<1>11 (d1/Result<1>)
     FD:D                      0.308          d1/cnt_dig_1
    ----------------------------------------
    Total                      2.739ns (1.603ns logic, 1.136ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              5.465ns (Levels of Logic = 3)
  Source:            ROWS<3> (PAD)
  Destination:       d3/l1/Q_0 (FF)
  Destination Clock: CLK rising

  Data Path: ROWS<3> to d3/l1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  ROWS_3_IBUF (ROWS_3_IBUF)
     LUT4:I0->O            1   0.704   0.595  d3/t_latch_SW0 (N1)
     LUT4:I0->O            8   0.704   0.757  d3/t_latch (d3/t_latch)
     FDE:CE                    0.555          d3/l1/Q_0
    ----------------------------------------
    Total                      5.465ns (3.181ns logic, 2.284ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'd3/t_latch'
  Total number of paths / destination ports: 28 / 4
-------------------------------------------------------------------------
Offset:              5.941ns (Levels of Logic = 5)
  Source:            ROWS<3> (PAD)
  Destination:       d3/t_output_1 (LATCH)
  Destination Clock: d3/t_latch falling

  Data Path: ROWS<3> to d3/t_output_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  ROWS_3_IBUF (ROWS_3_IBUF)
     LUT4:I0->O            1   0.704   0.000  d3/t_output_mux0011<1>51_G (N32)
     MUXF5:I1->O           1   0.321   0.455  d3/t_output_mux0011<1>51 (d3/t_output_mux0011<1>51)
     LUT3:I2->O            1   0.704   0.595  d3/t_output_mux0011<1>68_SW0 (N17)
     LUT4:I0->O            1   0.704   0.000  d3/t_output_mux0011<1>68 (d3/t_output_mux0011<1>)
     LD:D                      0.308          d3/t_output_1
    ----------------------------------------
    Total                      5.941ns (3.959ns logic, 1.982ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd4/Correct_1_cmp_eq0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.694ns (Levels of Logic = 2)
  Source:            d4/Correct_1 (LATCH)
  Destination:       DETECTEDLED (PAD)
  Source Clock:      d4/Correct_1_cmp_eq0000 falling

  Data Path: d4/Correct_1 to DETECTEDLED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.676   0.595  d4/Correct_1 (d4/Correct_1)
     LUT4:I0->O            2   0.704   0.447  d4/DETECTED_cmp_eq00001 (DETECTEDLED_OBUF)
     OBUF:I->O                 3.272          DETECTEDLED_OBUF (DETECTEDLED)
    ----------------------------------------
    Total                      5.694ns (4.652ns logic, 1.042ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd4/Correct_0_cmp_eq0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.598ns (Levels of Logic = 2)
  Source:            d4/Correct_0 (LATCH)
  Destination:       DETECTEDLED (PAD)
  Source Clock:      d4/Correct_0_cmp_eq0000 falling

  Data Path: d4/Correct_0 to DETECTEDLED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.676   0.499  d4/Correct_0 (d4/Correct_0)
     LUT4:I1->O            2   0.704   0.447  d4/DETECTED_cmp_eq00001 (DETECTEDLED_OBUF)
     OBUF:I->O                 3.272          DETECTEDLED_OBUF (DETECTEDLED)
    ----------------------------------------
    Total                      5.598ns (4.652ns logic, 0.946ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd4/Correct_3_cmp_eq0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.554ns (Levels of Logic = 2)
  Source:            d4/Correct_3 (LATCH)
  Destination:       DETECTEDLED (PAD)
  Source Clock:      d4/Correct_3_cmp_eq0000 falling

  Data Path: d4/Correct_3 to DETECTEDLED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.676   0.455  d4/Correct_3 (d4/Correct_3)
     LUT4:I2->O            2   0.704   0.447  d4/DETECTED_cmp_eq00001 (DETECTEDLED_OBUF)
     OBUF:I->O                 3.272          DETECTEDLED_OBUF (DETECTEDLED)
    ----------------------------------------
    Total                      5.554ns (4.652ns logic, 0.902ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd4/Correct_2_cmp_eq0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.523ns (Levels of Logic = 2)
  Source:            d4/Correct_2 (LATCH)
  Destination:       DETECTEDLED (PAD)
  Source Clock:      d4/Correct_2_cmp_eq0000 falling

  Data Path: d4/Correct_2 to DETECTEDLED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.676   0.424  d4/Correct_2 (d4/Correct_2)
     LUT4:I3->O            2   0.704   0.447  d4/DETECTED_cmp_eq00001 (DETECTEDLED_OBUF)
     OBUF:I->O                 3.272          DETECTEDLED_OBUF (DETECTEDLED)
    ----------------------------------------
    Total                      5.523ns (4.652ns logic, 0.871ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 85 / 8
-------------------------------------------------------------------------
Offset:              7.827ns (Levels of Logic = 4)
  Source:            d3/l1/Q_1 (FF)
  Destination:       CATHODES<7> (PAD)
  Source Clock:      CLK rising

  Data Path: d3/l1/Q_1 to CATHODES<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.591   0.932  d3/l1/Q_1 (d3/l1/Q_1)
     LUT4:I0->O            1   0.704   0.000  d1/digit<1>1 (d1/digit<1>1)
     MUXF5:I1->O           7   0.321   0.883  d1/digit<1>_f5 (d1/digit<1>)
     LUT4:I0->O            1   0.704   0.420  d1/Mrom_SEGMENTS111 (CATHODES_1_OBUF)
     OBUF:I->O                 3.272          CATHODES_1_OBUF (CATHODES<1>)
    ----------------------------------------
    Total                      7.827ns (5.592ns logic, 2.235ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd1/my_clk/tmp_clk'
  Total number of paths / destination ports: 99 / 11
-------------------------------------------------------------------------
Offset:              8.031ns (Levels of Logic = 4)
  Source:            d1/cnt_dig_0 (FF)
  Destination:       CATHODES<7> (PAD)
  Source Clock:      d1/my_clk/tmp_clk rising

  Data Path: d1/cnt_dig_0 to CATHODES<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.591   1.136  d1/cnt_dig_0 (d1/cnt_dig_0)
     LUT3:I0->O            1   0.704   0.000  d1/digit<1>2 (d1/digit<1>2)
     MUXF5:I0->O           7   0.321   0.883  d1/digit<1>_f5 (d1/digit<1>)
     LUT4:I0->O            1   0.704   0.420  d1/Mrom_SEGMENTS111 (CATHODES_1_OBUF)
     OBUF:I->O                 3.272          CATHODES_1_OBUF (CATHODES<1>)
    ----------------------------------------
    Total                      8.031ns (5.592ns logic, 2.439ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd2/tmp_clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.920ns (Levels of Logic = 2)
  Source:            d3/PS_FSM_FFd1 (FF)
  Destination:       COLUMNS<2> (PAD)
  Source Clock:      d2/tmp_clk rising

  Data Path: d3/PS_FSM_FFd1 to COLUMNS<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.591   0.933  d3/PS_FSM_FFd1 (d3/PS_FSM_FFd1)
     INV:I->O              1   0.704   0.420  d3/PS_FSM_Out31_INV_0 (COLUMNS_2_OBUF)
     OBUF:I->O                 3.272          COLUMNS_2_OBUF (COLUMNS<2>)
    ----------------------------------------
    Total                      5.920ns (4.567ns logic, 1.353ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 29.71 secs
 
--> 

Total memory usage is 267312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    5 (   0 filtered)

