<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-16726</identifier><datestamp>2014-12-28T14:14:48Z</datestamp><dc:title>Epitaxially Defined FinFET: Variability Resistant and High-Performance Technology</dc:title><dc:creator>MITTAL, S</dc:creator><dc:creator>GUPTA, S</dc:creator><dc:creator>NAINANI, A</dc:creator><dc:creator>ABRAHAM, MC</dc:creator><dc:creator>SCHUEGRAF, K</dc:creator><dc:creator>LODHA, S</dc:creator><dc:creator>GANGULY, U</dc:creator><dc:subject>DTMOS configuration of EDFinFET (DTEDFinFET)</dc:subject><dc:subject>epitaxially defined FinFET (EDFinFET)</dc:subject><dc:subject>FinFET</dc:subject><dc:subject>line edge roughness (LER)</dc:subject><dc:subject>V-T variability</dc:subject><dc:subject>DOPANT FLUCTUATIONS</dc:subject><dc:subject>BIPOLAR-TRANSISTORS</dc:subject><dc:subject>SIMULATION</dc:subject><dc:subject>MOSFETS</dc:subject><dc:subject>DEVICES</dc:subject><dc:subject>SILICON</dc:subject><dc:subject>GATE</dc:subject><dc:subject>TEMPERATURE</dc:subject><dc:subject>MOBILITY</dc:subject><dc:subject>DESIGN</dc:subject><dc:description>FinFET technology is prone to suffer from line edge roughness (LER)-based V-T variation with scaling. It also lacks a simple implementation of multiple V-T technology needed for power management. To address these challenges, in this paper we present an epitaxially defined FinFET (EDFinFET) as an alternate to FinFET architecture for nodes 15 nm and beyond. We show by statistical simulations that EDFinFET reduces overall V-T variability with an 80% reduction in LER-based variability in comparison with FinFETs. We present dynamic threshold MOS (DTMOS) configuration of EDFinFET using the available body terminal to individual transistors. The DTMOS configuration reduces LER-based variability by 90% and overall variability by 59%. It also has excellent subthreshold slope (SS) and gives 43% higher I-ON compared with FinFETs. Meanwhile, EDFinFET shows poorer SS and lower I-ON than FinFET due to single gate control. However, it is capable of multiple V-T, which leads to circuit level power optimization.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2014-12-28T14:14:48Z</dc:date><dc:date>2014-12-28T14:14:48Z</dc:date><dc:date>2014</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON ELECTRON DEVICES, 61(8)2711-2718</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>1557-9646</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TED.2014.2329993</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/jspui/handle/100/16726</dc:identifier><dc:language>English</dc:language></oai_dc:dc>