{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670862118802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670862118818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 23:21:58 2022 " "Processing started: Mon Dec 12 23:21:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670862118818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862118818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avamap -c avamap " "Command: quartus_map --read_settings_files=on --write_settings_files=off avamap -c avamap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862118818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670862121598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670862121598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mat_mul_2x2.v 1 1 " "Found 1 design units, including 1 entities, in source file mat_mul_2x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAT_MUL_2x2 " "Found entity 1: MAT_MUL_2x2" {  } { { "MAT_MUL_2x2.v" "" { Text "D:/FPGAs/Lab6/hardware/MAT_MUL_2x2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862161039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862161039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avamap.v 1 1 " "Found 1 design units, including 1 entities, in source file avamap.v" { { "Info" "ISGN_ENTITY_NAME" "1 avamap " "Found entity 1: avamap" {  } { { "avamap.v" "" { Text "D:/FPGAs/Lab6/hardware/avamap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862161054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862161054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_avamap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32_avamap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32_avamap-Structure " "Found design unit 1: reg32_avamap-Structure" {  } { { "reg32_avamap.vhd" "" { Text "D:/FPGAs/Lab6/hardware/reg32_avamap.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163241 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32_avamap " "Found entity 1: reg32_avamap" {  } { { "reg32_avamap.vhd" "" { Text "D:/FPGAs/Lab6/hardware/reg32_avamap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-Behavior " "Found design unit 1: reg32-Behavior" {  } { { "reg32.vhd" "" { Text "D:/FPGAs/Lab6/hardware/reg32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163241 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "D:/FPGAs/Lab6/hardware/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_2x2_matrix_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_2x2_matrix_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_2x2_matrix_multiplier-behavior " "Found design unit 1: four_bit_2x2_matrix_multiplier-behavior" {  } { { "four_bit_2x2_matrix_multiplier.vhd" "" { Text "D:/FPGAs/Lab6/hardware/four_bit_2x2_matrix_multiplier.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163257 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_2x2_matrix_multiplier " "Found entity 1: four_bit_2x2_matrix_multiplier" {  } { { "four_bit_2x2_matrix_multiplier.vhd" "" { Text "D:/FPGAs/Lab6/hardware/four_bit_2x2_matrix_multiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/firmware.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/firmware.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware " "Found entity 1: firmware" {  } { { "../qsys/synthesis/firmware.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/firmware.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_irq_mapper " "Found entity 1: firmware_irq_mapper" {  } { { "../qsys/synthesis/submodules/firmware_irq_mapper.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0 " "Found entity 1: firmware_mm_interconnect_0" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_avalon_st_adapter " "Found entity 1: firmware_mm_interconnect_0_avalon_st_adapter" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_rsp_mux_001 " "Found entity 1: firmware_mm_interconnect_0_rsp_mux_001" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163335 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_rsp_mux " "Found entity 1: firmware_mm_interconnect_0_rsp_mux" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_rsp_demux_002 " "Found entity 1: firmware_mm_interconnect_0_rsp_demux_002" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_rsp_demux " "Found entity 1: firmware_mm_interconnect_0_rsp_demux" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_cmd_mux_002 " "Found entity 1: firmware_mm_interconnect_0_cmd_mux_002" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_cmd_mux " "Found entity 1: firmware_mm_interconnect_0_cmd_mux" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_cmd_demux_001 " "Found entity 1: firmware_mm_interconnect_0_cmd_demux_001" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_cmd_demux " "Found entity 1: firmware_mm_interconnect_0_cmd_demux" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163413 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel firmware_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router_004.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670862163428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel firmware_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router_004.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670862163428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_router_004_default_decode " "Found entity 1: firmware_mm_interconnect_0_router_004_default_decode" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router_004.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163428 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_mm_interconnect_0_router_004 " "Found entity 2: firmware_mm_interconnect_0_router_004" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router_004.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel firmware_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670862163444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel firmware_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670862163444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_router_002_default_decode " "Found entity 1: firmware_mm_interconnect_0_router_002_default_decode" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163444 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_mm_interconnect_0_router_002 " "Found entity 2: firmware_mm_interconnect_0_router_002" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel firmware_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670862163444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel firmware_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670862163444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_router_001_default_decode " "Found entity 1: firmware_mm_interconnect_0_router_001_default_decode" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163460 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_mm_interconnect_0_router_001 " "Found entity 2: firmware_mm_interconnect_0_router_001" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel firmware_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670862163460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel firmware_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670862163460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_router_default_decode " "Found entity 1: firmware_mm_interconnect_0_router_default_decode" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163460 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_mm_interconnect_0_router " "Found entity 2: firmware_mm_interconnect_0_router" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_jtag_uart_0_sim_scfifo_w " "Found entity 1: firmware_jtag_uart_0_sim_scfifo_w" {  } { { "../qsys/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163522 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_jtag_uart_0_scfifo_w " "Found entity 2: firmware_jtag_uart_0_scfifo_w" {  } { { "../qsys/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163522 ""} { "Info" "ISGN_ENTITY_NAME" "3 firmware_jtag_uart_0_sim_scfifo_r " "Found entity 3: firmware_jtag_uart_0_sim_scfifo_r" {  } { { "../qsys/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163522 ""} { "Info" "ISGN_ENTITY_NAME" "4 firmware_jtag_uart_0_scfifo_r " "Found entity 4: firmware_jtag_uart_0_scfifo_r" {  } { { "../qsys/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163522 ""} { "Info" "ISGN_ENTITY_NAME" "5 firmware_jtag_uart_0 " "Found entity 5: firmware_jtag_uart_0" {  } { { "../qsys/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_PIO " "Found entity 1: firmware_PIO" {  } { { "../qsys/synthesis/submodules/firmware_PIO.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_PIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_MEMORY " "Found entity 1: firmware_MEMORY" {  } { { "../qsys/synthesis/submodules/firmware_MEMORY.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_MEMORY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/reg32_avamap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/reg32_avamap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32_avamap-Structure " "Found design unit 1: reg32_avamap-Structure" {  } { { "../qsys/synthesis/submodules/reg32_avamap.vhd" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/reg32_avamap.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163553 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32_avamap " "Found entity 1: reg32_avamap" {  } { { "../qsys/synthesis/submodules/reg32_avamap.vhd" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/reg32_avamap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU " "Found entity 1: firmware_CPU" {  } { { "../qsys/synthesis/submodules/firmware_CPU.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862163553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862163553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_ic_data_module " "Found entity 1: firmware_CPU_cpu_ic_data_module" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_CPU_cpu_ic_tag_module " "Found entity 2: firmware_CPU_cpu_ic_tag_module" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "3 firmware_CPU_cpu_bht_module " "Found entity 3: firmware_CPU_cpu_bht_module" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "4 firmware_CPU_cpu_register_bank_a_module " "Found entity 4: firmware_CPU_cpu_register_bank_a_module" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "5 firmware_CPU_cpu_register_bank_b_module " "Found entity 5: firmware_CPU_cpu_register_bank_b_module" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "6 firmware_CPU_cpu_dc_tag_module " "Found entity 6: firmware_CPU_cpu_dc_tag_module" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "7 firmware_CPU_cpu_dc_data_module " "Found entity 7: firmware_CPU_cpu_dc_data_module" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "8 firmware_CPU_cpu_dc_victim_module " "Found entity 8: firmware_CPU_cpu_dc_victim_module" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "9 firmware_CPU_cpu_nios2_oci_debug " "Found entity 9: firmware_CPU_cpu_nios2_oci_debug" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "10 firmware_CPU_cpu_nios2_oci_break " "Found entity 10: firmware_CPU_cpu_nios2_oci_break" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "11 firmware_CPU_cpu_nios2_oci_xbrk " "Found entity 11: firmware_CPU_cpu_nios2_oci_xbrk" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "12 firmware_CPU_cpu_nios2_oci_dbrk " "Found entity 12: firmware_CPU_cpu_nios2_oci_dbrk" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "13 firmware_CPU_cpu_nios2_oci_itrace " "Found entity 13: firmware_CPU_cpu_nios2_oci_itrace" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "14 firmware_CPU_cpu_nios2_oci_td_mode " "Found entity 14: firmware_CPU_cpu_nios2_oci_td_mode" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "15 firmware_CPU_cpu_nios2_oci_dtrace " "Found entity 15: firmware_CPU_cpu_nios2_oci_dtrace" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "16 firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "17 firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "18 firmware_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: firmware_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "19 firmware_CPU_cpu_nios2_oci_fifo " "Found entity 19: firmware_CPU_cpu_nios2_oci_fifo" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "20 firmware_CPU_cpu_nios2_oci_pib " "Found entity 20: firmware_CPU_cpu_nios2_oci_pib" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "21 firmware_CPU_cpu_nios2_oci_im " "Found entity 21: firmware_CPU_cpu_nios2_oci_im" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "22 firmware_CPU_cpu_nios2_performance_monitors " "Found entity 22: firmware_CPU_cpu_nios2_performance_monitors" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "23 firmware_CPU_cpu_nios2_avalon_reg " "Found entity 23: firmware_CPU_cpu_nios2_avalon_reg" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "24 firmware_CPU_cpu_ociram_sp_ram_module " "Found entity 24: firmware_CPU_cpu_ociram_sp_ram_module" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "25 firmware_CPU_cpu_nios2_ocimem " "Found entity 25: firmware_CPU_cpu_nios2_ocimem" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "26 firmware_CPU_cpu_nios2_oci " "Found entity 26: firmware_CPU_cpu_nios2_oci" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""} { "Info" "ISGN_ENTITY_NAME" "27 firmware_CPU_cpu " "Found entity 27: firmware_CPU_cpu" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862165553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_debug_slave_sysclk " "Found entity 1: firmware_CPU_cpu_debug_slave_sysclk" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu_debug_slave_sysclk.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862165568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_debug_slave_tck " "Found entity 1: firmware_CPU_cpu_debug_slave_tck" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu_debug_slave_tck.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862165584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_debug_slave_wrapper " "Found entity 1: firmware_CPU_cpu_debug_slave_wrapper" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862165584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_mult_cell " "Found entity 1: firmware_CPU_cpu_mult_cell" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu_mult_cell.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862165600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgas/lab6/qsys/synthesis/submodules/firmware_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgas/lab6/qsys/synthesis/submodules/firmware_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_test_bench " "Found entity 1: firmware_CPU_cpu_test_bench" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu_test_bench.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862165615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862165615 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "avamap.v(8) " "Verilog HDL Instantiation warning at avamap.v(8): instance has no name" {  } { { "avamap.v" "" { Text "D:/FPGAs/Lab6/hardware/avamap.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670862165631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avamap " "Elaborating entity \"avamap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670862166178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware firmware:comb_3 " "Elaborating entity \"firmware\" for hierarchy \"firmware:comb_3\"" {  } { { "avamap.v" "comb_3" { Text "D:/FPGAs/Lab6/hardware/avamap.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862166224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU firmware:comb_3\|firmware_CPU:cpu " "Elaborating entity \"firmware_CPU\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\"" {  } { { "../qsys/synthesis/firmware.v" "cpu" { Text "D:/FPGAs/Lab6/qsys/synthesis/firmware.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862166334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu " "Elaborating entity \"firmware_CPU_cpu\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU.v" "cpu" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862166459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_test_bench firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_test_bench:the_firmware_CPU_cpu_test_bench " "Elaborating entity \"firmware_CPU_cpu_test_bench\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_test_bench:the_firmware_CPU_cpu_test_bench\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_test_bench" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862167771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_ic_data_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_data_module:firmware_CPU_cpu_ic_data " "Elaborating entity \"firmware_CPU_cpu_ic_data_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_data_module:firmware_CPU_cpu_ic_data\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_ic_data" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862167927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_data_module:firmware_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_data_module:firmware_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_altsyncram" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862168755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862169020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862169020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_data_module:firmware_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_data_module:firmware_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862169020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_ic_tag_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_tag_module:firmware_CPU_cpu_ic_tag " "Elaborating entity \"firmware_CPU_cpu_ic_tag_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_tag_module:firmware_CPU_cpu_ic_tag\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_ic_tag" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862169208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_tag_module:firmware_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_tag_module:firmware_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_altsyncram" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862169286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgj1 " "Found entity 1: altsyncram_tgj1" {  } { { "db/altsyncram_tgj1.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/altsyncram_tgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862169505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862169505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgj1 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_tag_module:firmware_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated " "Elaborating entity \"altsyncram_tgj1\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_tag_module:firmware_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862169505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_bht_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_bht_module:firmware_CPU_cpu_bht " "Elaborating entity \"firmware_CPU_cpu_bht_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_bht_module:firmware_CPU_cpu_bht\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_bht" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862169661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_bht_module:firmware_CPU_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_bht_module:firmware_CPU_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_altsyncram" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862169723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862169942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862169942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_bht_module:firmware_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_bht_module:firmware_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862169942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_register_bank_a_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_register_bank_a_module:firmware_CPU_cpu_register_bank_a " "Elaborating entity \"firmware_CPU_cpu_register_bank_a_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_register_bank_a_module:firmware_CPU_cpu_register_bank_a\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_register_bank_a" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862170083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_register_bank_a_module:firmware_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_register_bank_a_module:firmware_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_altsyncram" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862170176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862170379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862170379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_register_bank_a_module:firmware_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_register_bank_a_module:firmware_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862170379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_register_bank_b_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_register_bank_b_module:firmware_CPU_cpu_register_bank_b " "Elaborating entity \"firmware_CPU_cpu_register_bank_b_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_register_bank_b_module:firmware_CPU_cpu_register_bank_b\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_register_bank_b" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862170598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_mult_cell firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell " "Elaborating entity \"firmware_CPU_cpu_mult_cell\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_mult_cell" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862170692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862170942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "D:/FPGAs/Lab6/hardware/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862171145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862171145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862171145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "D:/FPGAs/Lab6/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862171473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862171660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862171738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862171816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862171973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862172316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862172425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862172597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862172754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862172800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862172910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862173191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862174097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862174378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862174440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862174581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862174644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862174784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862174940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_dc_tag_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_tag_module:firmware_CPU_cpu_dc_tag " "Elaborating entity \"firmware_CPU_cpu_dc_tag_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_tag_module:firmware_CPU_cpu_dc_tag\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_dc_tag" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862179658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_tag_module:firmware_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_tag_module:firmware_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_altsyncram" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862179704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pi1 " "Found entity 1: altsyncram_5pi1" {  } { { "db/altsyncram_5pi1.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/altsyncram_5pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862179954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862179954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pi1 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_tag_module:firmware_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated " "Elaborating entity \"altsyncram_5pi1\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_tag_module:firmware_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862179954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_dc_data_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_data_module:firmware_CPU_cpu_dc_data " "Elaborating entity \"firmware_CPU_cpu_dc_data_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_data_module:firmware_CPU_cpu_dc_data\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_dc_data" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862180126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_data_module:firmware_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_data_module:firmware_CPU_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_altsyncram" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862180204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862180423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862180423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_data_module:firmware_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_data_module:firmware_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862180423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_dc_victim_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_victim_module:firmware_CPU_cpu_dc_victim " "Elaborating entity \"firmware_CPU_cpu_dc_victim_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_victim_module:firmware_CPU_cpu_dc_victim\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_dc_victim" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862180595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_victim_module:firmware_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_victim_module:firmware_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_altsyncram" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862180642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862180860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862180860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_victim_module:firmware_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_victim_module:firmware_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862180876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci " "Elaborating entity \"firmware_CPU_cpu_nios2_oci\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862181063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_debug firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_debug:the_firmware_CPU_cpu_nios2_oci_debug " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_debug\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_debug:the_firmware_CPU_cpu_nios2_oci_debug\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_debug" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862181266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_debug:the_firmware_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_debug:the_firmware_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_altera_std_synchronizer" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862181423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_break firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_break:the_firmware_CPU_cpu_nios2_oci_break " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_break\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_break:the_firmware_CPU_cpu_nios2_oci_break\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_break" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862181563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_xbrk firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_xbrk:the_firmware_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_xbrk:the_firmware_CPU_cpu_nios2_oci_xbrk\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_xbrk" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862181813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_dbrk firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_dbrk:the_firmware_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_dbrk:the_firmware_CPU_cpu_nios2_oci_dbrk\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_dbrk" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862181938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_itrace firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_itrace:the_firmware_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_itrace\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_itrace:the_firmware_CPU_cpu_nios2_oci_itrace\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_itrace" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862182079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_dtrace firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_dtrace:the_firmware_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_dtrace:the_firmware_CPU_cpu_nios2_oci_dtrace\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_dtrace" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862182204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_td_mode firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_dtrace:the_firmware_CPU_cpu_nios2_oci_dtrace\|firmware_CPU_cpu_nios2_oci_td_mode:firmware_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_dtrace:the_firmware_CPU_cpu_nios2_oci_dtrace\|firmware_CPU_cpu_nios2_oci_td_mode:firmware_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862182469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_fifo firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_fifo:the_firmware_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_fifo\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_fifo:the_firmware_CPU_cpu_nios2_oci_fifo\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_fifo" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862182610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_fifo:the_firmware_CPU_cpu_nios2_oci_fifo\|firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_fifo:the_firmware_CPU_cpu_nios2_oci_fifo\|firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862182828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_fifo:the_firmware_CPU_cpu_nios2_oci_fifo\|firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_fifo:the_firmware_CPU_cpu_nios2_oci_fifo\|firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862182969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_fifo_cnt_inc firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_fifo:the_firmware_CPU_cpu_nios2_oci_fifo\|firmware_CPU_cpu_nios2_oci_fifo_cnt_inc:the_firmware_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_fifo:the_firmware_CPU_cpu_nios2_oci_fifo\|firmware_CPU_cpu_nios2_oci_fifo_cnt_inc:the_firmware_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862183110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_pib firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_pib:the_firmware_CPU_cpu_nios2_oci_pib " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_pib\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_pib:the_firmware_CPU_cpu_nios2_oci_pib\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_pib" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862183250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_im firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_im:the_firmware_CPU_cpu_nios2_oci_im " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_im\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_im:the_firmware_CPU_cpu_nios2_oci_im\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_im" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862183422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_avalon_reg firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_avalon_reg:the_firmware_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"firmware_CPU_cpu_nios2_avalon_reg\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_avalon_reg:the_firmware_CPU_cpu_nios2_avalon_reg\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_avalon_reg" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862183578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_ocimem firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_ocimem:the_firmware_CPU_cpu_nios2_ocimem " "Elaborating entity \"firmware_CPU_cpu_nios2_ocimem\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_ocimem:the_firmware_CPU_cpu_nios2_ocimem\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_ocimem" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862183719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_ociram_sp_ram_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_ocimem:the_firmware_CPU_cpu_nios2_ocimem\|firmware_CPU_cpu_ociram_sp_ram_module:firmware_CPU_cpu_ociram_sp_ram " "Elaborating entity \"firmware_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_ocimem:the_firmware_CPU_cpu_nios2_ocimem\|firmware_CPU_cpu_ociram_sp_ram_module:firmware_CPU_cpu_ociram_sp_ram\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_ociram_sp_ram" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862183984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_ocimem:the_firmware_CPU_cpu_nios2_ocimem\|firmware_CPU_cpu_ociram_sp_ram_module:firmware_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_ocimem:the_firmware_CPU_cpu_nios2_ocimem\|firmware_CPU_cpu_ociram_sp_ram_module:firmware_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_altsyncram" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862184047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862184250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862184250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_ocimem:the_firmware_CPU_cpu_nios2_ocimem\|firmware_CPU_cpu_ociram_sp_ram_module:firmware_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_ocimem:the_firmware_CPU_cpu_nios2_ocimem\|firmware_CPU_cpu_ociram_sp_ram_module:firmware_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862184250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_debug_slave_wrapper firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"firmware_CPU_cpu_debug_slave_wrapper\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_debug_slave_wrapper" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862184344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_debug_slave_tck firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|firmware_CPU_cpu_debug_slave_tck:the_firmware_CPU_cpu_debug_slave_tck " "Elaborating entity \"firmware_CPU_cpu_debug_slave_tck\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|firmware_CPU_cpu_debug_slave_tck:the_firmware_CPU_cpu_debug_slave_tck\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" "the_firmware_CPU_cpu_debug_slave_tck" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862184375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_debug_slave_sysclk firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|firmware_CPU_cpu_debug_slave_sysclk:the_firmware_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"firmware_CPU_cpu_debug_slave_sysclk\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|firmware_CPU_cpu_debug_slave_sysclk:the_firmware_CPU_cpu_debug_slave_sysclk\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" "the_firmware_CPU_cpu_debug_slave_sysclk" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862184578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:firmware_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:firmware_CPU_cpu_debug_slave_phy\"" {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" "firmware_CPU_cpu_debug_slave_phy" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862184843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:firmware_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:firmware_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862184875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:firmware_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:firmware_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862185234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:firmware_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:firmware_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862185687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_avamap firmware:comb_3\|reg32_avamap:mat_mult " "Elaborating entity \"reg32_avamap\" for hierarchy \"firmware:comb_3\|reg32_avamap:mat_mult\"" {  } { { "../qsys/synthesis/firmware.v" "mat_mult" { Text "D:/FPGAs/Lab6/qsys/synthesis/firmware.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862185859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAT_MUL_2x2 firmware:comb_3\|reg32_avamap:mat_mult\|MAT_MUL_2x2:reg_instance " "Elaborating entity \"MAT_MUL_2x2\" for hierarchy \"firmware:comb_3\|reg32_avamap:mat_mult\|MAT_MUL_2x2:reg_instance\"" {  } { { "../qsys/synthesis/submodules/reg32_avamap.vhd" "reg_instance" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/reg32_avamap.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862185874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_2x2_matrix_multiplier firmware:comb_3\|reg32_avamap:mat_mult\|MAT_MUL_2x2:reg_instance\|four_bit_2x2_matrix_multiplier:b2v_inst2 " "Elaborating entity \"four_bit_2x2_matrix_multiplier\" for hierarchy \"firmware:comb_3\|reg32_avamap:mat_mult\|MAT_MUL_2x2:reg_instance\|four_bit_2x2_matrix_multiplier:b2v_inst2\"" {  } { { "MAT_MUL_2x2.v" "b2v_inst2" { Text "D:/FPGAs/Lab6/hardware/MAT_MUL_2x2.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862185890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 firmware:comb_3\|reg32_avamap:mat_mult\|MAT_MUL_2x2:reg_instance\|reg32:b2v_inst3 " "Elaborating entity \"reg32\" for hierarchy \"firmware:comb_3\|reg32_avamap:mat_mult\|MAT_MUL_2x2:reg_instance\|reg32:b2v_inst3\"" {  } { { "MAT_MUL_2x2.v" "b2v_inst3" { Text "D:/FPGAs/Lab6/hardware/MAT_MUL_2x2.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862185921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_MEMORY firmware:comb_3\|firmware_MEMORY:memory " "Elaborating entity \"firmware_MEMORY\" for hierarchy \"firmware:comb_3\|firmware_MEMORY:memory\"" {  } { { "../qsys/synthesis/firmware.v" "memory" { Text "D:/FPGAs/Lab6/qsys/synthesis/firmware.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862185968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\"" {  } { { "../qsys/synthesis/submodules/firmware_MEMORY.v" "the_altsyncram" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_MEMORY.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862186062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\"" {  } { { "../qsys/synthesis/submodules/firmware_MEMORY.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_MEMORY.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862186093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862186109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file firmware_MEMORY.hex " "Parameter \"init_file\" = \"firmware_MEMORY.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862186109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862186109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862186109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862186109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862186109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862186109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862186109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862186109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862186109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862186109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862186109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862186109 ""}  } { { "../qsys/synthesis/submodules/firmware_MEMORY.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_MEMORY.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670862186109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qkm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qkm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qkm1 " "Found entity 1: altsyncram_qkm1" {  } { { "db/altsyncram_qkm1.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/altsyncram_qkm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862186390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862186390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qkm1 firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_qkm1:auto_generated " "Elaborating entity \"altsyncram_qkm1\" for hierarchy \"firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_qkm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862186390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/decode_cla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862190373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862190373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_qkm1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_qkm1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_qkm1.tdf" "decode3" { Text "D:/FPGAs/Lab6/hardware/db/altsyncram_qkm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862190388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/mux_9hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862190576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862190576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_qkm1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_qkm1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_qkm1.tdf" "mux2" { Text "D:/FPGAs/Lab6/hardware/db/altsyncram_qkm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862190576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_PIO firmware:comb_3\|firmware_PIO:pio " "Elaborating entity \"firmware_PIO\" for hierarchy \"firmware:comb_3\|firmware_PIO:pio\"" {  } { { "../qsys/synthesis/firmware.v" "pio" { Text "D:/FPGAs/Lab6/qsys/synthesis/firmware.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862192794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_jtag_uart_0 firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"firmware_jtag_uart_0\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\"" {  } { { "../qsys/synthesis/firmware.v" "jtag_uart_0" { Text "D:/FPGAs/Lab6/qsys/synthesis/firmware.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862192856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_jtag_uart_0_scfifo_w firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w " "Elaborating entity \"firmware_jtag_uart_0_scfifo_w\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\"" {  } { { "../qsys/synthesis/submodules/firmware_jtag_uart_0.v" "the_firmware_jtag_uart_0_scfifo_w" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862192888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys/synthesis/submodules/firmware_jtag_uart_0.v" "wfifo" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862193747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862193762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862193762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862193762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862193762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862193762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862193762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862193762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862193762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862193762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862193762 ""}  } { { "../qsys/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670862193762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862193981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862193981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862193981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862194075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862194075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/FPGAs/Lab6/hardware/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862194090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862194184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862194184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/FPGAs/Lab6/hardware/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862194200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862194387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862194387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/FPGAs/Lab6/hardware/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862194403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862194606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862194606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/FPGAs/Lab6/hardware/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862194606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/FPGAs/Lab6/hardware/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862194793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862194793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/FPGAs/Lab6/hardware/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862194793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_jtag_uart_0_scfifo_r firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_r:the_firmware_jtag_uart_0_scfifo_r " "Elaborating entity \"firmware_jtag_uart_0_scfifo_r\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_r:the_firmware_jtag_uart_0_scfifo_r\"" {  } { { "../qsys/synthesis/submodules/firmware_jtag_uart_0.v" "the_firmware_jtag_uart_0_scfifo_r" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862194918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../qsys/synthesis/submodules/firmware_jtag_uart_0.v" "firmware_jtag_uart_0_alt_jtag_atlantic" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862195793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../qsys/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862195855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862195871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862195871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862195871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670862195871 ""}  } { { "../qsys/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670862195871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862195980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862196074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"firmware_mm_interconnect_0\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../qsys/synthesis/firmware.v" "mm_interconnect_0" { Text "D:/FPGAs/Lab6/qsys/synthesis/firmware.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862196137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862196715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862196761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862196808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mat_mult_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mat_mult_avalon_slave_0_translator\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "mat_mult_avalon_slave_0_translator" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862196871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862196933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "memory_s1_translator" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862196980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "pio_s1_translator" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862197058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862197168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 1051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862197199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862197277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862197371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862197464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_router firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router:router " "Elaborating entity \"firmware_mm_interconnect_0_router\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router:router\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "router" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862197683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_router_default_decode firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router:router\|firmware_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"firmware_mm_interconnect_0_router_default_decode\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router:router\|firmware_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862197745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_router_001 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"firmware_mm_interconnect_0_router_001\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_001:router_001\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "router_001" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862197792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_router_001_default_decode firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_001:router_001\|firmware_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"firmware_mm_interconnect_0_router_001_default_decode\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_001:router_001\|firmware_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862197855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_router_002 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"firmware_mm_interconnect_0_router_002\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_002:router_002\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "router_002" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862197917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_router_002_default_decode firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_002:router_002\|firmware_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"firmware_mm_interconnect_0_router_002_default_decode\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_002:router_002\|firmware_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862197949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_router_004 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"firmware_mm_interconnect_0_router_004\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_004:router_004\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "router_004" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_router_004_default_decode firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_004:router_004\|firmware_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"firmware_mm_interconnect_0_router_004_default_decode\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_004:router_004\|firmware_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_cmd_demux firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"firmware_mm_interconnect_0_cmd_demux\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "cmd_demux" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 1929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_cmd_demux_001 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"firmware_mm_interconnect_0_cmd_demux_001\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 1952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_cmd_mux firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"firmware_mm_interconnect_0_cmd_mux\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "cmd_mux" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_cmd_mux_002 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"firmware_mm_interconnect_0_cmd_mux_002\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 2009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_rsp_demux firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"firmware_mm_interconnect_0_rsp_demux\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "rsp_demux" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_rsp_demux_002 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"firmware_mm_interconnect_0_rsp_demux_002\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 2106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_rsp_mux firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"firmware_mm_interconnect_0_rsp_mux\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "rsp_mux" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 2187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_rsp_mux_001 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"firmware_mm_interconnect_0_rsp_mux_001\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_avalon_st_adapter firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"firmware_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0.v" 2239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862198979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../qsys/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862199011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_irq_mapper firmware:comb_3\|firmware_irq_mapper:irq_mapper " "Elaborating entity \"firmware_irq_mapper\" for hierarchy \"firmware:comb_3\|firmware_irq_mapper:irq_mapper\"" {  } { { "../qsys/synthesis/firmware.v" "irq_mapper" { Text "D:/FPGAs/Lab6/qsys/synthesis/firmware.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862199151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller firmware:comb_3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"firmware:comb_3\|altera_reset_controller:rst_controller\"" {  } { { "../qsys/synthesis/firmware.v" "rst_controller" { Text "D:/FPGAs/Lab6/qsys/synthesis/firmware.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862199167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer firmware:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"firmware:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862199229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer firmware:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"firmware:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862199245 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_firmware_CPU_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_firmware_CPU_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "../qsys/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_itrace" { Text "D:/FPGAs/Lab6/qsys/synthesis/submodules/firmware_CPU_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670862202135 "|avamap|firmware:comb_3|firmware_CPU:cpu|firmware_CPU_cpu:cpu|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci|firmware_CPU_cpu_nios2_oci_itrace:the_firmware_CPU_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670862204587 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.12.23:23:43 Progress: Loading slddd6a0cf3/alt_sld_fab_wrapper_hw.tcl " "2022.12.12.23:23:43 Progress: Loading slddd6a0cf3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862223800 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862234796 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862235499 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862242307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862242635 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862242947 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862243307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862243338 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862243338 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670862244291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd6a0cf3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddd6a0cf3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddd6a0cf3/alt_sld_fab.v" "" { Text "D:/FPGAs/Lab6/hardware/db/ip/slddd6a0cf3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862244962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862244962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/FPGAs/Lab6/hardware/db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862245275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862245275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/FPGAs/Lab6/hardware/db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862245306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862245306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/FPGAs/Lab6/hardware/db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862245525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862245525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FPGAs/Lab6/hardware/db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862245806 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FPGAs/Lab6/hardware/db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862245806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862245806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/FPGAs/Lab6/hardware/db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862246009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862246009 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1670862259833 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1670862259833 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1670862259989 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1670862259989 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1670862259989 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1670862259989 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1670862259989 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670862260036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862267643 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670862272875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862273828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGAs/Lab6/hardware/avamap.map.smsg " "Generated suppressed messages file D:/FPGAs/Lab6/hardware/avamap.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862275343 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670862282185 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862282185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3851 " "Implemented 3851 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670862284309 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670862284309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3377 " "Implemented 3377 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670862284309 ""} { "Info" "ICUT_CUT_TM_RAMS" "461 " "Implemented 461 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670862284309 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1670862284309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670862284309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4999 " "Peak virtual memory: 4999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670862284465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 23:24:44 2022 " "Processing ended: Mon Dec 12 23:24:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670862284465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:46 " "Elapsed time: 00:02:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670862284465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:55 " "Total CPU time (on all processors): 00:02:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670862284465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862284465 ""}
