* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     May 31 2025 14:22:32

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev  D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP  --package  TQ144  --outdir  D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc  --dst_sdc_file  D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: U111_TOP
Used Logic Cell: 239/3520
Used Logic Tile: 142/440
Used IO Cell:    95/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK40
Clock Source: GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 clk40_in CONSTANT_ONE_NET 
Clock Driver: pll (SB_PLL40_2F_PAD)
Driver Position: (12, 21, 1)
Fanout to FF: 99
Fanout to Tile: 61


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   1 2 1 0 2 1 3 2 1 1 0 5 1 1 0 0 0 0 1 1 0 1 4 2   
19|   2 1 1 0 2 1 1 0 0 0 0 1 1 1 0 0 0 0 1 1 0 1 3 4   
18|   2 2 1 0 1 0 0 1 0 2 0 0 0 0 0 0 0 0 0 0 0 1 0 3   
17|   3 2 1 0 0 0 0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 1 0 1   
16|   0 1 1 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 1   
15|   2 0 1 0 0 0 0 1 1 0 2 0 0 0 0 0 0 0 0 0 0 0 0 1   
14|   2 0 0 0 0 0 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 1   
13|   2 1 1 0 0 0 0 0 0 0 2 1 0 0 0 0 0 0 0 0 0 0 0 3   
12|   1 1 1 0 2 0 0 0 2 2 2 1 0 0 0 0 0 0 0 0 0 0 0 1   
11|   0 1 1 0 0 0 1 0 6 3 3 7 1 0 0 0 0 0 0 0 0 0 0 2   
10|   2 0 0 0 2 0 0 1 4 8 4 3 1 0 0 0 0 0 0 0 0 0 1 3   
 9|   1 0 0 0 0 0 1 1 1 1 1 1 0 1 0 0 0 0 0 0 0 0 0 2   
 8|   2 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 4   
 7|   2 1 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 2   
 6|   2 1 0 0 0 1 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 2 3   
 5|   1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2   
 4|   1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 2   
 3|   1 1 1 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 3   
 2|   3 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 3   
 1|   0 0 2 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 1.68

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     4  2  1  0  4  1  2  5  3  3  0 12  3  3  0  0  0  0  1  1  0  1  4  4    
19|     2  4  4  0  2  4  4  0  0  0  0  3  3  3  0  0  0  0  4  4  0  4  4  4    
18|     2  4  1  0  4  0  0  3  0  6  0  0  0  0  0  0  0  0  0  0  0  1  0  4    
17|     3  4  4  0  0  0  0  3  0  0  3  3  0  0  0  0  0  0  0  0  0  4  0  1    
16|     0  4  4  0  0  0  0  0  0  0  0  5  0  0  0  0  0  0  0  0  0  0  0  4    
15|     2  0  4  0  0  0  0  3  3  0  5  0  0  0  0  0  0  0  0  0  0  0  0  1    
14|     4  0  0  0  0  0  0  0  0  0  0  7  0  0  0  0  0  0  0  0  0  0  0  1    
13|     2  4  4  0  0  0  0  0  0  0  5  1  0  0  0  0  0  0  0  0  0  0  0  4    
12|     1  4  1  0  5  0  0  0  5  6  6  1  0  0  0  0  0  0  0  0  0  0  0  1    
11|     0  1  4  0  0  0  3  0 16 10  3  7  3  0  0  0  0  0  0  0  0  0  0  4    
10|     3  0  0  0  5  0  0  4 10 19 10  3  3  0  0  0  0  0  0  0  0  0  4  3    
 9|     1  0  0  0  0  0  3  2  4  1  4  1  0  3  0  0  0  0  0  0  0  0  0  2    
 8|     4  4  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  1  4    
 7|     2  4  0  0  0  0  0  3  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  2    
 6|     2  4  0  0  0  2  0  0  0  3  0  3  0  0  0  0  0  0  0  0  0  0  4  3    
 5|     4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  4    
 4|     1  4  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  4  2    
 3|     4  1  4  0  0  3  3  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  4  4    
 2|     3  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  1  3    
 1|     0  0  3  0  3  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 19
Average number of input nets per logic tile: 3.54

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     4  2  1  0  8  1  2  6  3  3  0 15  3  3  0  0  0  0  1  1  0  1  4  8    
19|     2  4  4  0  2  4  4  0  0  0  0  3  3  3  0  0  0  0  4  4  0  4 12  4    
18|     2  8  1  0  4  0  0  3  0  6  0  0  0  0  0  0  0  0  0  0  0  1  0 12    
17|     3  8  4  0  0  0  0  3  0  0  3  3  0  0  0  0  0  0  0  0  0  4  0  1    
16|     0  4  4  0  0  0  0  0  0  0  0  6  0  0  0  0  0  0  0  0  0  0  0  4    
15|     2  0  4  0  0  0  0  3  3  0  6  0  0  0  0  0  0  0  0  0  0  0  0  1    
14|     8  0  0  0  0  0  0  0  0  0  0  9  0  0  0  0  0  0  0  0  0  0  0  1    
13|     2  4  4  0  0  0  0  0  0  0  5  1  0  0  0  0  0  0  0  0  0  0  0 12    
12|     1  4  1  0  6  0  0  0  5  6  6  1  0  0  0  0  0  0  0  0  0  0  0  1    
11|     0  1  4  0  0  0  3  0 24 10  3  7  3  0  0  0  0  0  0  0  0  0  0  8    
10|     3  0  0  0  6  0  0  4 12 29 12  3  3  0  0  0  0  0  0  0  0  0  4  3    
 9|     1  0  0  0  0  0  3  2  4  1  4  1  0  3  0  0  0  0  0  0  0  0  0  2    
 8|     8  4  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  1 16    
 7|     2  4  0  0  0  0  0  3  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  2    
 6|     2  4  0  0  0  2  0  0  0  3  0  3  0  0  0  0  0  0  0  0  0  0  8  3    
 5|     4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  8    
 4|     1  4  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  4  2    
 3|     4  1  4  0  0  3  3  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  4 12    
 2|     3  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  1  3    
 1|     0  0  4  0  3  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 29
Average number of input pins per logic tile: 4.33

***** Run Time Info *****
Run Time:  0
