

================================================================
== Vitis HLS Report for 'HLS_CISR_spmv_accel'
================================================================
* Date:           Sat May  7 20:19:19 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HLS_CISR_runtime_spmv
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.024 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       30|  0.300 us|  0.360 us|   26|   31|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        4|        4|         1|          1|          1|     4|       yes|
        |- VITIS_LOOP_68_1  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cmd_start"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cmd_start, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_vec, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inp_vec"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slot_data_arr, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %slot_data_arr"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %slot_arr_row_len, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %slot_arr_row_len"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_vec, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_vec"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%cmd_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmd_start" [HLS_CISR_spmv_accel.c:140]   --->   Operation 36 'read' 'cmd_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %cmd_start_read, void %initialize.exit, void" [HLS_CISR_spmv_accel.c:21]   --->   Operation 37 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 0, i32 %max_row_id" [HLS_CISR_spmv_accel.c:23]   --->   Operation 38 'store' 'store_ln23' <Predicate = (cmd_start_read)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln26 = br void" [HLS_CISR_spmv_accel.c:26]   --->   Operation 39 'br' 'br_ln26' <Predicate = (cmd_start_read)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%slot_id = phi i3 %add_ln26, void %.split4819, i3 0, void" [HLS_CISR_spmv_accel.c:26]   --->   Operation 40 'phi' 'slot_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.65ns)   --->   "%add_ln26 = add i3 %slot_id, i3 1" [HLS_CISR_spmv_accel.c:26]   --->   Operation 41 'add' 'add_ln26' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.13ns)   --->   "%icmp_ln26 = icmp_eq  i3 %slot_id, i3 4" [HLS_CISR_spmv_accel.c:26]   --->   Operation 43 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split4, void %initialize.exit.loopexit" [HLS_CISR_spmv_accel.c:26]   --->   Operation 45 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %slot_id, i1 0" [HLS_CISR_spmv_accel.c:37]   --->   Operation 46 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %tmp_2" [HLS_CISR_spmv_accel.c:37]   --->   Operation 47 'zext' 'zext_ln37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_4 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln37" [HLS_CISR_spmv_accel.c:37]   --->   Operation 48 'getelementptr' 'row_len_slot_arr_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln37 = or i4 %tmp_2, i4 1" [HLS_CISR_spmv_accel.c:37]   --->   Operation 49 'or' 'or_ln37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln37" [HLS_CISR_spmv_accel.c:37]   --->   Operation 50 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_6 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_3" [HLS_CISR_spmv_accel.c:37]   --->   Operation 51 'getelementptr' 'row_len_slot_arr_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [HLS_CISR_spmv_accel.c:26]   --->   Operation 52 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i3 %slot_id" [HLS_CISR_spmv_accel.c:29]   --->   Operation 53 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.30ns)   --->   "%switch_ln29 = switch i2 %trunc_ln29, void %branch31, i2 0, void %branch28, i2 1, void %branch29, i2 2, void %branch30" [HLS_CISR_spmv_accel.c:29]   --->   Operation 54 'switch' 'switch_ln29' <Predicate = (!icmp_ln26)> <Delay = 1.30>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:29]   --->   Operation 55 'store' 'store_ln29' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:30]   --->   Operation 56 'store' 'store_ln30' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:31]   --->   Operation 57 'store' 'store_ln31' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 1.70>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:32]   --->   Operation 58 'store' 'store_ln32' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_2" [HLS_CISR_spmv_accel.c:33]   --->   Operation 59 'store' 'store_ln33' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split4819"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:29]   --->   Operation 61 'store' 'store_ln29' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:30]   --->   Operation 62 'store' 'store_ln30' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:31]   --->   Operation 63 'store' 'store_ln31' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 1.70>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:32]   --->   Operation 64 'store' 'store_ln32' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:33]   --->   Operation 65 'store' 'store_ln33' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split4819"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:29]   --->   Operation 67 'store' 'store_ln29' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:30]   --->   Operation 68 'store' 'store_ln30' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:31]   --->   Operation 69 'store' 'store_ln31' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 1.70>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:32]   --->   Operation 70 'store' 'store_ln32' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:33]   --->   Operation 71 'store' 'store_ln33' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split4819"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:29]   --->   Operation 73 'store' 'store_ln29' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:30]   --->   Operation 74 'store' 'store_ln30' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 75 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:31]   --->   Operation 75 'store' 'store_ln31' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 1.70>
ST_2 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:32]   --->   Operation 76 'store' 'store_ln32' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_3" [HLS_CISR_spmv_accel.c:33]   --->   Operation 77 'store' 'store_ln33' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split4819"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_4" [HLS_CISR_spmv_accel.c:37]   --->   Operation 79 'store' 'store_ln37' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 80 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_6" [HLS_CISR_spmv_accel.c:37]   --->   Operation 80 'store' 'store_ln37' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %initialize.exit"   --->   Operation 82 'br' 'br_ln0' <Predicate = (cmd_start_read)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr = getelementptr i32 %slot_arr_row_len, i64 0, i64 0" [HLS_CISR_spmv_accel.c:55]   --->   Operation 83 'getelementptr' 'slot_arr_row_len_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i2 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:55]   --->   Operation 84 'load' 'slot_arr_row_len_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 7.11>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%slot_row_count = load i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:53]   --->   Operation 85 'load' 'slot_row_count' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i2 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:55]   --->   Operation 86 'load' 'slot_arr_row_len_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 87 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_eq  i32 %slot_arr_row_len_load, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 87 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void, void %initialize.exit._crit_edge" [HLS_CISR_spmv_accel.c:55]   --->   Operation 88 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i32 %slot_row_count" [HLS_CISR_spmv_accel.c:58]   --->   Operation 89 'zext' 'zext_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 90 'getelementptr' 'row_len_slot_arr_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load, i3 %row_len_slot_arr_addr" [HLS_CISR_spmv_accel.c:58]   --->   Operation 91 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln59 = add i32 %slot_row_count, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 92 'add' 'add_ln59' <Predicate = (!icmp_ln55)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:59]   --->   Operation 93 'store' 'store_ln59' <Predicate = (!icmp_ln55)> <Delay = 1.58>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln60 = br void %initialize.exit._crit_edge" [HLS_CISR_spmv_accel.c:60]   --->   Operation 94 'br' 'br_ln60' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr_1 = getelementptr i32 %slot_arr_row_len, i64 0, i64 1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 95 'getelementptr' 'slot_arr_row_len_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load_1 = load i2 %slot_arr_row_len_addr_1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 96 'load' 'slot_arr_row_len_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 7.11>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%slot_row_count_1 = load i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:53]   --->   Operation 97 'load' 'slot_row_count_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load_1 = load i2 %slot_arr_row_len_addr_1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 98 'load' 'slot_arr_row_len_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 99 [1/1] (2.47ns)   --->   "%icmp_ln55_1 = icmp_eq  i32 %slot_arr_row_len_load_1, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 99 'icmp' 'icmp_ln55_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_1, void, void %._crit_edge" [HLS_CISR_spmv_accel.c:55]   --->   Operation 100 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %slot_row_count_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 101 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.65ns)   --->   "%add_ln58 = add i3 %trunc_ln58, i3 2" [HLS_CISR_spmv_accel.c:58]   --->   Operation 102 'add' 'add_ln58' <Predicate = (!icmp_ln55_1)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i3 %add_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 103 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_1 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 104 'getelementptr' 'row_len_slot_arr_addr_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load_1, i3 %row_len_slot_arr_addr_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 105 'store' 'store_ln58' <Predicate = (!icmp_ln55_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln59_1 = add i32 %slot_row_count_1, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 106 'add' 'add_ln59_1' <Predicate = (!icmp_ln55_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59_1, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 107 'store' 'store_ln59' <Predicate = (!icmp_ln55_1)> <Delay = 1.58>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln60 = br void %._crit_edge" [HLS_CISR_spmv_accel.c:60]   --->   Operation 108 'br' 'br_ln60' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr_2 = getelementptr i32 %slot_arr_row_len, i64 0, i64 2" [HLS_CISR_spmv_accel.c:55]   --->   Operation 109 'getelementptr' 'slot_arr_row_len_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load_2 = load i2 %slot_arr_row_len_addr_2" [HLS_CISR_spmv_accel.c:55]   --->   Operation 110 'load' 'slot_arr_row_len_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 7.11>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%slot_row_count_2 = load i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:53]   --->   Operation 111 'load' 'slot_row_count_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load_2 = load i2 %slot_arr_row_len_addr_2" [HLS_CISR_spmv_accel.c:55]   --->   Operation 112 'load' 'slot_arr_row_len_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 113 [1/1] (2.47ns)   --->   "%icmp_ln55_2 = icmp_eq  i32 %slot_arr_row_len_load_2, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 113 'icmp' 'icmp_ln55_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_2, void, void %._crit_edge1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 114 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i32 %slot_row_count_2" [HLS_CISR_spmv_accel.c:58]   --->   Operation 115 'trunc' 'trunc_ln58_1' <Predicate = (!icmp_ln55_2)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.96ns)   --->   "%xor_ln58 = xor i3 %trunc_ln58_1, i3 4" [HLS_CISR_spmv_accel.c:58]   --->   Operation 116 'xor' 'xor_ln58' <Predicate = (!icmp_ln55_2)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i3 %xor_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 117 'zext' 'zext_ln58_2' <Predicate = (!icmp_ln55_2)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_2 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58_2" [HLS_CISR_spmv_accel.c:58]   --->   Operation 118 'getelementptr' 'row_len_slot_arr_addr_2' <Predicate = (!icmp_ln55_2)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load_2, i3 %row_len_slot_arr_addr_2" [HLS_CISR_spmv_accel.c:58]   --->   Operation 119 'store' 'store_ln58' <Predicate = (!icmp_ln55_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 120 [1/1] (2.55ns)   --->   "%add_ln59_2 = add i32 %slot_row_count_2, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 120 'add' 'add_ln59_2' <Predicate = (!icmp_ln55_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59_2, i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:59]   --->   Operation 121 'store' 'store_ln59' <Predicate = (!icmp_ln55_2)> <Delay = 1.58>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln60 = br void %._crit_edge1" [HLS_CISR_spmv_accel.c:60]   --->   Operation 122 'br' 'br_ln60' <Predicate = (!icmp_ln55_2)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr_3 = getelementptr i32 %slot_arr_row_len, i64 0, i64 3" [HLS_CISR_spmv_accel.c:55]   --->   Operation 123 'getelementptr' 'slot_arr_row_len_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load_3 = load i2 %slot_arr_row_len_addr_3" [HLS_CISR_spmv_accel.c:55]   --->   Operation 124 'load' 'slot_arr_row_len_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 7.11>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%slot_row_count_3 = load i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:53]   --->   Operation 125 'load' 'slot_row_count_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load_3 = load i2 %slot_arr_row_len_addr_3" [HLS_CISR_spmv_accel.c:55]   --->   Operation 126 'load' 'slot_arr_row_len_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 127 [1/1] (2.47ns)   --->   "%icmp_ln55_3 = icmp_eq  i32 %slot_arr_row_len_load_3, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 127 'icmp' 'icmp_ln55_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_3, void, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:55]   --->   Operation 128 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln58_2 = trunc i32 %slot_row_count_3" [HLS_CISR_spmv_accel.c:58]   --->   Operation 129 'trunc' 'trunc_ln58_2' <Predicate = (!icmp_ln55_3)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (1.65ns)   --->   "%add_ln58_1 = add i3 %trunc_ln58_2, i3 6" [HLS_CISR_spmv_accel.c:58]   --->   Operation 130 'add' 'add_ln58_1' <Predicate = (!icmp_ln55_3)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i3 %add_ln58_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 131 'zext' 'zext_ln58_3' <Predicate = (!icmp_ln55_3)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_3 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58_3" [HLS_CISR_spmv_accel.c:58]   --->   Operation 132 'getelementptr' 'row_len_slot_arr_addr_3' <Predicate = (!icmp_ln55_3)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load_3, i3 %row_len_slot_arr_addr_3" [HLS_CISR_spmv_accel.c:58]   --->   Operation 133 'store' 'store_ln58' <Predicate = (!icmp_ln55_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 134 [1/1] (2.55ns)   --->   "%add_ln59_3 = add i32 %slot_row_count_3, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 134 'add' 'add_ln59_3' <Predicate = (!icmp_ln55_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59_3, i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:59]   --->   Operation 135 'store' 'store_ln59' <Predicate = (!icmp_ln55_3)> <Delay = 1.58>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln60 = br void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:60]   --->   Operation 136 'br' 'br_ln60' <Predicate = (!icmp_ln55_3)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (1.58ns)   --->   "%br_ln68 = br void" [HLS_CISR_spmv_accel.c:68]   --->   Operation 137 'br' 'br_ln68' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 6.85>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%slot_id2 = phi i3 %add_ln68, void %.split._crit_edge, i3 0, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:68]   --->   Operation 138 'phi' 'slot_id2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (1.65ns)   --->   "%add_ln68 = add i3 %slot_id2, i3 1" [HLS_CISR_spmv_accel.c:68]   --->   Operation 139 'add' 'add_ln68' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 140 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (1.13ns)   --->   "%icmp_ln68 = icmp_eq  i3 %slot_id2, i3 4" [HLS_CISR_spmv_accel.c:68]   --->   Operation 141 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 142 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split, void %CISR_decoder.exit" [HLS_CISR_spmv_accel.c:68]   --->   Operation 143 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i3 %slot_id2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 144 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln68 = shl i3 %slot_id2, i3 1" [HLS_CISR_spmv_accel.c:68]   --->   Operation 145 'shl' 'shl_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS_CISR_spmv_accel.c:68]   --->   Operation 146 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load_1 = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 147 'load' 'slot_row_counter_0_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load_1 = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:80]   --->   Operation 148 'load' 'slot_row_counter_1_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%slot_row_counter_2_load_1 = load i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:80]   --->   Operation 149 'load' 'slot_row_counter_2_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%slot_row_counter_3_load_1 = load i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:80]   --->   Operation 150 'load' 'slot_row_counter_3_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_counter_0_load_1, i32 %slot_row_counter_1_load_1, i32 %slot_row_counter_2_load_1, i32 %slot_row_counter_3_load_1, i2 %trunc_ln86" [HLS_CISR_spmv_accel.c:80]   --->   Operation 151 'mux' 'tmp' <Predicate = (!icmp_ln68)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i32 %tmp, i32 0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 152 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln68)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split._crit_edge, void" [HLS_CISR_spmv_accel.c:80]   --->   Operation 153 'br' 'br_ln80' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (1.30ns)   --->   "%switch_ln83 = switch i2 %trunc_ln86, void %branch27, i2 0, void %branch24, i2 1, void %branch25, i2 2, void %branch26" [HLS_CISR_spmv_accel.c:83]   --->   Operation 154 'switch' 'switch_ln83' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.30>
ST_8 : Operation 155 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:83]   --->   Operation 155 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 1.58>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 156 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:83]   --->   Operation 157 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 1.58>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 158 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:83]   --->   Operation 159 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 1.58>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 160 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:83]   --->   Operation 161 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 1.58>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 162 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%slot_row_len_id_0_load = load i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:86]   --->   Operation 163 'load' 'slot_row_len_id_0_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%slot_row_len_id_1_load = load i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 164 'load' 'slot_row_len_id_1_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%slot_row_len_id_2_load = load i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 165 'load' 'slot_row_len_id_2_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%slot_row_len_id_3_load = load i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:86]   --->   Operation 166 'load' 'slot_row_len_id_3_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_len_id_0_load, i32 %slot_row_len_id_1_load, i32 %slot_row_len_id_2_load, i32 %slot_row_len_id_3_load, i2 %trunc_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 167 'mux' 'tmp_1' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i32 %tmp_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 168 'trunc' 'trunc_ln86_1' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (1.65ns)   --->   "%add_ln86 = add i3 %shl_ln68, i3 %trunc_ln86_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 169 'add' 'add_ln86' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i3 %add_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 170 'zext' 'zext_ln86' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_5 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 171 'getelementptr' 'row_len_slot_arr_addr_5' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 172 [2/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_5" [HLS_CISR_spmv_accel.c:86]   --->   Operation 172 'load' 'row_len_slot_arr_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 173 [1/1] (1.30ns)   --->   "%switch_ln86 = switch i2 %trunc_ln86, void %branch19, i2 0, void %branch16, i2 1, void %branch17, i2 2, void %branch18" [HLS_CISR_spmv_accel.c:86]   --->   Operation 173 'switch' 'switch_ln86' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.30>
ST_8 : Operation 174 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %tmp_1, i32 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 174 'add' 'add_ln87' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (1.30ns)   --->   "%switch_ln87 = switch i2 %trunc_ln86, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2" [HLS_CISR_spmv_accel.c:87]   --->   Operation 175 'switch' 'switch_ln87' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.30>
ST_8 : Operation 176 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:87]   --->   Operation 176 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 1.58>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 177 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 178 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 1.58>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 179 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:87]   --->   Operation 180 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 1.58>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 181 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:87]   --->   Operation 182 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 1.58>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 183 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%max_row_id_load = load i32 %max_row_id" [HLS_CISR_spmv_accel.c:91]   --->   Operation 184 'load' 'max_row_id_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i32 %max_row_id_load" [HLS_CISR_spmv_accel.c:91]   --->   Operation 185 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (1.30ns)   --->   "%switch_ln91 = switch i2 %trunc_ln86, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch10" [HLS_CISR_spmv_accel.c:91]   --->   Operation 186 'switch' 'switch_ln91' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.30>
ST_8 : Operation 187 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln91, i3 %slot_row_id_2" [HLS_CISR_spmv_accel.c:91]   --->   Operation 187 'store' 'store_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 1.58>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln91 = br void" [HLS_CISR_spmv_accel.c:91]   --->   Operation 188 'br' 'br_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln91, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:91]   --->   Operation 189 'store' 'store_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 1.58>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln91 = br void" [HLS_CISR_spmv_accel.c:91]   --->   Operation 190 'br' 'br_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln91, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:91]   --->   Operation 191 'store' 'store_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 1.58>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln91 = br void" [HLS_CISR_spmv_accel.c:91]   --->   Operation 192 'br' 'br_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln91, i3 %slot_row_id_3" [HLS_CISR_spmv_accel.c:91]   --->   Operation 193 'store' 'store_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 1.58>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln91 = br void" [HLS_CISR_spmv_accel.c:91]   --->   Operation 194 'br' 'br_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (2.55ns)   --->   "%add_ln92 = add i32 %max_row_id_load, i32 1" [HLS_CISR_spmv_accel.c:92]   --->   Operation 195 'add' 'add_ln92' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (1.58ns)   --->   "%store_ln92 = store i32 %add_ln92, i32 %max_row_id" [HLS_CISR_spmv_accel.c:92]   --->   Operation 196 'store' 'store_ln92' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.58>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln94 = br void %.split._crit_edge" [HLS_CISR_spmv_accel.c:94]   --->   Operation 197 'br' 'br_ln94' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 198 'br' 'br_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.02>
ST_9 : Operation 199 [1/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_5" [HLS_CISR_spmv_accel.c:86]   --->   Operation 199 'load' 'row_len_slot_arr_load' <Predicate = (icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 200 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 200 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 2)> <Delay = 1.70>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 201 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 2)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 202 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 1)> <Delay = 1.70>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 203 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 1)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:86]   --->   Operation 204 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 0)> <Delay = 1.70>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 205 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 0)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:86]   --->   Operation 206 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 3)> <Delay = 1.70>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 207 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 3)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 4.25>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%slot_data_arr_addr = getelementptr i64 %slot_data_arr, i64 0, i64 0" [HLS_CISR_spmv_accel.c:107]   --->   Operation 208 'getelementptr' 'slot_data_arr_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [2/2] (2.32ns)   --->   "%slot_data_arr_load = load i2 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:107]   --->   Operation 209 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:115]   --->   Operation 210 'load' 'slot_row_counter_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (2.55ns)   --->   "%add_ln115 = add i32 %slot_row_counter_0_load, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 211 'add' 'add_ln115' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (1.70ns)   --->   "%store_ln115 = store i32 %add_ln115, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:115]   --->   Operation 212 'store' 'store_ln115' <Predicate = true> <Delay = 1.70>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:115]   --->   Operation 213 'load' 'slot_row_counter_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (2.55ns)   --->   "%add_ln115_1 = add i32 %slot_row_counter_1_load, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 214 'add' 'add_ln115_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (1.70ns)   --->   "%store_ln115 = store i32 %add_ln115_1, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:115]   --->   Operation 215 'store' 'store_ln115' <Predicate = true> <Delay = 1.70>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%slot_row_counter_2_load = load i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:115]   --->   Operation 216 'load' 'slot_row_counter_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (2.55ns)   --->   "%add_ln115_2 = add i32 %slot_row_counter_2_load, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 217 'add' 'add_ln115_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/1] (1.70ns)   --->   "%store_ln115 = store i32 %add_ln115_2, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:115]   --->   Operation 218 'store' 'store_ln115' <Predicate = true> <Delay = 1.70>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%slot_row_counter_3_load = load i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:115]   --->   Operation 219 'load' 'slot_row_counter_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (2.55ns)   --->   "%add_ln115_3 = add i32 %slot_row_counter_3_load, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 220 'add' 'add_ln115_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (1.70ns)   --->   "%store_ln115 = store i32 %add_ln115_3, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:115]   --->   Operation 221 'store' 'store_ln115' <Predicate = true> <Delay = 1.70>

State 11 <SV = 9> <Delay = 4.64>
ST_11 : Operation 222 [1/2] (2.32ns)   --->   "%slot_data_arr_load = load i2 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:107]   --->   Operation 222 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %slot_data_arr_load" [HLS_CISR_spmv_accel.c:107]   --->   Operation 223 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%col_index = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 224 'partselect' 'col_index' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %col_index" [HLS_CISR_spmv_accel.c:111]   --->   Operation 225 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%inp_vec_addr = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 226 'getelementptr' 'inp_vec_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 227 [2/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:111]   --->   Operation 227 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_1 = getelementptr i64 %slot_data_arr, i64 0, i64 1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 228 'getelementptr' 'slot_data_arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [2/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i2 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 229 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 12 <SV = 10> <Delay = 8.02>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%matrix_val = bitcast i32 %trunc_ln107" [HLS_CISR_spmv_accel.c:107]   --->   Operation 230 'bitcast' 'matrix_val' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:111]   --->   Operation 231 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %inp_vec_load" [HLS_CISR_spmv_accel.c:111]   --->   Operation 232 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 233 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [1/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i2 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 234 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i64 %slot_data_arr_load_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 235 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%col_index_1 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_1, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 236 'partselect' 'col_index_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i3 %col_index_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 237 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%inp_vec_addr_1 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 238 'getelementptr' 'inp_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 239 [2/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 239 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_2 = getelementptr i64 %slot_data_arr, i64 0, i64 2" [HLS_CISR_spmv_accel.c:107]   --->   Operation 240 'getelementptr' 'slot_data_arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [2/2] (2.32ns)   --->   "%slot_data_arr_load_2 = load i2 %slot_data_arr_addr_2" [HLS_CISR_spmv_accel.c:107]   --->   Operation 241 'load' 'slot_data_arr_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 13 <SV = 11> <Delay = 8.02>
ST_13 : Operation 242 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 242 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%matrix_val_1 = bitcast i32 %trunc_ln107_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 243 'bitcast' 'matrix_val_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 244 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln111_1 = bitcast i32 %inp_vec_load_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 245 'bitcast' 'bitcast_ln111_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [4/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 246 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 247 [1/2] (2.32ns)   --->   "%slot_data_arr_load_2 = load i2 %slot_data_arr_addr_2" [HLS_CISR_spmv_accel.c:107]   --->   Operation 247 'load' 'slot_data_arr_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = trunc i64 %slot_data_arr_load_2" [HLS_CISR_spmv_accel.c:107]   --->   Operation 248 'trunc' 'trunc_ln107_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%col_index_2 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_2, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 249 'partselect' 'col_index_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i3 %col_index_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 250 'zext' 'zext_ln111_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%inp_vec_addr_2 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 251 'getelementptr' 'inp_vec_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 252 [2/2] (2.32ns)   --->   "%inp_vec_load_2 = load i3 %inp_vec_addr_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 252 'load' 'inp_vec_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_3 = getelementptr i64 %slot_data_arr, i64 0, i64 3" [HLS_CISR_spmv_accel.c:107]   --->   Operation 253 'getelementptr' 'slot_data_arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 254 [2/2] (2.32ns)   --->   "%slot_data_arr_load_3 = load i2 %slot_data_arr_addr_3" [HLS_CISR_spmv_accel.c:107]   --->   Operation 254 'load' 'slot_data_arr_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 14 <SV = 12> <Delay = 8.02>
ST_14 : Operation 255 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 255 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [3/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 256 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%matrix_val_2 = bitcast i32 %trunc_ln107_2" [HLS_CISR_spmv_accel.c:107]   --->   Operation 257 'bitcast' 'matrix_val_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 258 [1/2] (2.32ns)   --->   "%inp_vec_load_2 = load i3 %inp_vec_addr_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 258 'load' 'inp_vec_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%bitcast_ln111_2 = bitcast i32 %inp_vec_load_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 259 'bitcast' 'bitcast_ln111_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [4/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln111_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 260 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 261 [1/2] (2.32ns)   --->   "%slot_data_arr_load_3 = load i2 %slot_data_arr_addr_3" [HLS_CISR_spmv_accel.c:107]   --->   Operation 261 'load' 'slot_data_arr_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln107_3 = trunc i64 %slot_data_arr_load_3" [HLS_CISR_spmv_accel.c:107]   --->   Operation 262 'trunc' 'trunc_ln107_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%col_index_3 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_3, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 263 'partselect' 'col_index_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i3 %col_index_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 264 'zext' 'zext_ln111_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%inp_vec_addr_3 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 265 'getelementptr' 'inp_vec_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 266 [2/2] (2.32ns)   --->   "%inp_vec_load_3 = load i3 %inp_vec_addr_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 266 'load' 'inp_vec_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 15 <SV = 13> <Delay = 8.02>
ST_15 : Operation 267 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 267 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 268 [2/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 268 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 269 [3/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln111_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 269 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%matrix_val_3 = bitcast i32 %trunc_ln107_3" [HLS_CISR_spmv_accel.c:107]   --->   Operation 270 'bitcast' 'matrix_val_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 271 [1/2] (2.32ns)   --->   "%inp_vec_load_3 = load i3 %inp_vec_addr_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 271 'load' 'inp_vec_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%bitcast_ln111_3 = bitcast i32 %inp_vec_load_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 272 'bitcast' 'bitcast_ln111_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 273 [4/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln111_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 273 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%slot_res_arr_0_load = load i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:111]   --->   Operation 274 'load' 'slot_res_arr_0_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 275 [5/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 275 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 276 [1/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 276 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 277 [2/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln111_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 277 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 278 [3/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln111_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 278 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 279 [4/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 279 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%slot_res_arr_1_load = load i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 280 'load' 'slot_res_arr_1_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 281 [5/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 281 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 282 [1/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln111_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 282 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 283 [2/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln111_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 283 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 284 [3/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 284 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 285 [4/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 285 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%slot_res_arr_2_load = load i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 286 'load' 'slot_res_arr_2_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 287 [5/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 287 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 288 [1/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln111_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 288 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 289 [2/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 289 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 290 [3/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 290 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 291 [4/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 291 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "%slot_res_arr_3_load = load i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 292 'load' 'slot_res_arr_3_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 293 [5/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 293 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 294 [1/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 294 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [2/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 295 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [3/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 296 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 297 [4/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 297 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 7.25>
ST_21 : Operation 298 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_i, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:111]   --->   Operation 298 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_21 : Operation 299 [1/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 299 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 300 [2/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 300 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [3/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 301 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%row_index = load i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:130]   --->   Operation 302 'load' 'row_index' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i3 %row_index" [HLS_CISR_spmv_accel.c:131]   --->   Operation 303 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%bitcast_ln131 = bitcast i32 %add_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 304 'bitcast' 'bitcast_ln131' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%output_vec_addr = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131" [HLS_CISR_spmv_accel.c:131]   --->   Operation 305 'getelementptr' 'output_vec_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131, i3 %output_vec_addr" [HLS_CISR_spmv_accel.c:131]   --->   Operation 306 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 22 <SV = 20> <Delay = 7.25>
ST_22 : Operation 307 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_1_i, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 307 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 308 [1/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 308 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 309 [2/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 309 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%row_index_1 = load i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:130]   --->   Operation 310 'load' 'row_index_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i3 %row_index_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 311 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 312 [1/1] (0.00ns)   --->   "%bitcast_ln131_1 = bitcast i32 %add_1_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 312 'bitcast' 'bitcast_ln131_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 313 [1/1] (0.00ns)   --->   "%output_vec_addr_1 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 313 'getelementptr' 'output_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 314 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131_1, i3 %output_vec_addr_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 314 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 23 <SV = 21> <Delay = 7.25>
ST_23 : Operation 315 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_2_i, i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 315 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_23 : Operation 316 [1/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 316 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 317 [1/1] (0.00ns)   --->   "%row_index_2 = load i3 %slot_row_id_2" [HLS_CISR_spmv_accel.c:130]   --->   Operation 317 'load' 'row_index_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i3 %row_index_2" [HLS_CISR_spmv_accel.c:131]   --->   Operation 318 'zext' 'zext_ln131_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln131_2 = bitcast i32 %add_2_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 319 'bitcast' 'bitcast_ln131_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 320 [1/1] (0.00ns)   --->   "%output_vec_addr_2 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131_2" [HLS_CISR_spmv_accel.c:131]   --->   Operation 320 'getelementptr' 'output_vec_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 321 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131_2, i3 %output_vec_addr_2" [HLS_CISR_spmv_accel.c:131]   --->   Operation 321 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 24 <SV = 22> <Delay = 2.32>
ST_24 : Operation 322 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_3_i, i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 322 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 323 [1/1] (0.00ns)   --->   "%row_index_3 = load i3 %slot_row_id_3" [HLS_CISR_spmv_accel.c:130]   --->   Operation 323 'load' 'row_index_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln131_3 = zext i3 %row_index_3" [HLS_CISR_spmv_accel.c:131]   --->   Operation 324 'zext' 'zext_ln131_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln131_3 = bitcast i32 %add_3_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 325 'bitcast' 'bitcast_ln131_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 326 [1/1] (0.00ns)   --->   "%output_vec_addr_3 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131_3" [HLS_CISR_spmv_accel.c:131]   --->   Operation 326 'getelementptr' 'output_vec_addr_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 327 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131_3, i3 %output_vec_addr_3" [HLS_CISR_spmv_accel.c:131]   --->   Operation 327 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 328 [1/1] (0.00ns)   --->   "%ret_ln200 = ret" [HLS_CISR_spmv_accel.c:200]   --->   Operation 328 'ret' 'ret_ln200' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12ns, clock uncertainty: 3.24ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln23', HLS_CISR_spmv_accel.c:23) of constant 0 on static variable 'max_row_id' [46]  (1.59 ns)

 <State 2>: 3.45ns
The critical path consists of the following:
	'phi' operation ('slot_id', HLS_CISR_spmv_accel.c:26) with incoming values : ('add_ln26', HLS_CISR_spmv_accel.c:26) [49]  (0 ns)
	'getelementptr' operation ('row_len_slot_arr_addr_4', HLS_CISR_spmv_accel.c:37) [58]  (0 ns)
	'store' operation ('store_ln37', HLS_CISR_spmv_accel.c:37) of constant 0 on array 'row_len_slot_arr' [94]  (2.32 ns)
	blocking operation 1.13 ns on control path)

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('slot_arr_row_len_addr', HLS_CISR_spmv_accel.c:55) [101]  (0 ns)
	'load' operation ('slot_arr_row_len_load', HLS_CISR_spmv_accel.c:55) on array 'slot_arr_row_len' [102]  (2.32 ns)

 <State 4>: 7.12ns
The critical path consists of the following:
	'load' operation ('slot_arr_row_len_load', HLS_CISR_spmv_accel.c:55) on array 'slot_arr_row_len' [102]  (2.32 ns)
	'icmp' operation ('icmp_ln55', HLS_CISR_spmv_accel.c:55) [103]  (2.47 ns)
	blocking operation 2.32 ns on control path)

 <State 5>: 7.12ns
The critical path consists of the following:
	'load' operation ('slot_arr_row_len_load_1', HLS_CISR_spmv_accel.c:55) on array 'slot_arr_row_len' [115]  (2.32 ns)
	'icmp' operation ('icmp_ln55_1', HLS_CISR_spmv_accel.c:55) [116]  (2.47 ns)
	blocking operation 2.32 ns on control path)

 <State 6>: 7.12ns
The critical path consists of the following:
	'load' operation ('slot_arr_row_len_load_2', HLS_CISR_spmv_accel.c:55) on array 'slot_arr_row_len' [130]  (2.32 ns)
	'icmp' operation ('icmp_ln55_2', HLS_CISR_spmv_accel.c:55) [131]  (2.47 ns)
	blocking operation 2.32 ns on control path)

 <State 7>: 7.12ns
The critical path consists of the following:
	'load' operation ('slot_arr_row_len_load_3', HLS_CISR_spmv_accel.c:55) on array 'slot_arr_row_len' [145]  (2.32 ns)
	'icmp' operation ('icmp_ln55_3', HLS_CISR_spmv_accel.c:55) [146]  (2.47 ns)
	blocking operation 2.32 ns on control path)

 <State 8>: 6.85ns
The critical path consists of the following:
	'phi' operation ('slot_id2', HLS_CISR_spmv_accel.c:68) with incoming values : ('add_ln68', HLS_CISR_spmv_accel.c:68) [160]  (0 ns)
	'mux' operation ('tmp_1', HLS_CISR_spmv_accel.c:86) [196]  (1.83 ns)
	'add' operation ('add_ln87', HLS_CISR_spmv_accel.c:87) [216]  (2.55 ns)
	'store' operation ('store_ln87', HLS_CISR_spmv_accel.c:87) of variable 'add_ln87', HLS_CISR_spmv_accel.c:87 on static variable 'slot_row_len_id_2' [219]  (1.59 ns)
	blocking operation 0.886 ns on control path)

 <State 9>: 4.03ns
The critical path consists of the following:
	'load' operation ('row_len_slot_arr_load', HLS_CISR_spmv_accel.c:86) on array 'row_len_slot_arr' [201]  (2.32 ns)
	'store' operation ('store_ln86', HLS_CISR_spmv_accel.c:86) of variable 'row_len_slot_arr_load', HLS_CISR_spmv_accel.c:86 on static variable 'slot_row_counter_2' [204]  (1.71 ns)

 <State 10>: 4.26ns
The critical path consists of the following:
	'load' operation ('slot_row_counter_0_load', HLS_CISR_spmv_accel.c:115) on static variable 'slot_row_counter_0' [266]  (0 ns)
	'add' operation ('add_ln115', HLS_CISR_spmv_accel.c:115) [267]  (2.55 ns)
	'store' operation ('store_ln115', HLS_CISR_spmv_accel.c:115) of variable 'add_ln115', HLS_CISR_spmv_accel.c:115 on static variable 'slot_row_counter_0' [268]  (1.71 ns)

 <State 11>: 4.64ns
The critical path consists of the following:
	'load' operation ('slot_data_arr_load', HLS_CISR_spmv_accel.c:107) on array 'slot_data_arr' [254]  (2.32 ns)
	'getelementptr' operation ('inp_vec_addr', HLS_CISR_spmv_accel.c:111) [259]  (0 ns)
	'load' operation ('inp_vec_load', HLS_CISR_spmv_accel.c:111) on array 'inp_vec' [260]  (2.32 ns)

 <State 12>: 8.02ns
The critical path consists of the following:
	'load' operation ('inp_vec_load', HLS_CISR_spmv_accel.c:111) on array 'inp_vec' [260]  (2.32 ns)
	'fmul' operation ('mul_i', HLS_CISR_spmv_accel.c:111) [262]  (5.7 ns)

 <State 13>: 8.02ns
The critical path consists of the following:
	'load' operation ('inp_vec_load_1', HLS_CISR_spmv_accel.c:111) on array 'inp_vec' [276]  (2.32 ns)
	'fmul' operation ('mul_1_i', HLS_CISR_spmv_accel.c:111) [278]  (5.7 ns)

 <State 14>: 8.02ns
The critical path consists of the following:
	'load' operation ('inp_vec_load_2', HLS_CISR_spmv_accel.c:111) on array 'inp_vec' [292]  (2.32 ns)
	'fmul' operation ('mul_2_i', HLS_CISR_spmv_accel.c:111) [294]  (5.7 ns)

 <State 15>: 8.02ns
The critical path consists of the following:
	'load' operation ('inp_vec_load_3', HLS_CISR_spmv_accel.c:111) on array 'inp_vec' [308]  (2.32 ns)
	'fmul' operation ('mul_3_i', HLS_CISR_spmv_accel.c:111) [310]  (5.7 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'load' operation ('slot_res_arr_0_load', HLS_CISR_spmv_accel.c:111) on static variable 'slot_res_arr_0' [263]  (0 ns)
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:111) [264]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:111) [264]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:111) [264]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:111) [264]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:111) [264]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_1_i', HLS_CISR_spmv_accel.c:111) [280]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_2_i', HLS_CISR_spmv_accel.c:111) [296]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_3_i', HLS_CISR_spmv_accel.c:111) [312]  (7.26 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'load' operation ('row_index', HLS_CISR_spmv_accel.c:130) on static variable 'slot_row_id_3' [332]  (0 ns)
	'getelementptr' operation ('output_vec_addr_3', HLS_CISR_spmv_accel.c:131) [335]  (0 ns)
	'store' operation ('store_ln131', HLS_CISR_spmv_accel.c:131) of variable 'bitcast_ln131_3', HLS_CISR_spmv_accel.c:131 on array 'output_vec' [336]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
