{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746618479820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746618479820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  7 05:47:59 2025 " "Processing started: Wed May  7 05:47:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746618479820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618479820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Game -c Topmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off Game -c Topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618479820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746618480412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746618480412 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Board_Manager.sv(13) " "Verilog HDL information at Board_Manager.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "Board_Manager.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Board_Manager.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746618491224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file board_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Board_Manager " "Found entity 1: Board_Manager" {  } { { "Board_Manager.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Board_Manager.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_board_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_board_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Board_Manager " "Found entity 1: tb_Board_Manager" {  } { { "tb_Board_Manager.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_Board_Manager.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player1_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file player1_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Player1_Input " "Found entity 1: Player1_Input" {  } { { "Player1_Input.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Player1_Input.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_player1_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_player1_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Player1_Input " "Found entity 1: tb_Player1_Input" {  } { { "tb_Player1_Input.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_Player1_Input.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_win_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_win_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Win_Checker " "Found entity 1: tb_Win_Checker" {  } { { "tb_Win_Checker.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_Win_Checker.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491232 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Win_Checker.sv(14) " "Verilog HDL information at Win_Checker.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "Win_Checker.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Win_Checker.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746618491233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Win_Checker " "Found entity 1: Win_Checker" {  } { { "Win_Checker.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Win_Checker.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turn_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file turn_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Turn_Timer " "Found entity 1: Turn_Timer" {  } { { "Turn_Timer.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Turn_Timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_turn_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_turn_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Turn_Timer " "Found entity 1: tb_Turn_Timer" {  } { { "tb_Turn_Timer.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_Turn_Timer.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491247 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Random_Move_Generator.sv(26) " "Verilog HDL information at Random_Move_Generator.sv(26): always construct contains both blocking and non-blocking assignments" {  } { { "Random_Move_Generator.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Random_Move_Generator.sv" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746618491248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_move_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_move_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Random_Move_Generator " "Found entity 1: Random_Move_Generator" {  } { { "Random_Move_Generator.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Random_Move_Generator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_random_move_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_random_move_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Random_Move_Generator " "Found entity 1: tb_Random_Move_Generator" {  } { { "tb_Random_Move_Generator.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_Random_Move_Generator.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg_Controller " "Found entity 1: SevenSeg_Controller" {  } { { "SevenSeg_Controller.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/SevenSeg_Controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sevenseg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sevenseg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SevenSeg_Controller " "Found entity 1: tb_SevenSeg_Controller" {  } { { "tb_SevenSeg_Controller.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_SevenSeg_Controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491252 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_Controller.sv " "Can't analyze file -- file VGA_Controller.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1746618491255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file status_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Status_Register " "Found entity 1: Status_Register" {  } { { "Status_Register.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Status_Register.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_status_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_status_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Status_Register " "Found entity 1: tb_Status_Register" {  } { { "tb_Status_Register.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_Status_Register.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player2_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file player2_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Player2_Input " "Found entity 1: Player2_Input" {  } { { "Player2_Input.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Player2_Input.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Game_Controller " "Found entity 1: FSM_Game_Controller" {  } { { "FSM_Game_Controller.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/FSM_Game_Controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fsm_game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_fsm_game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FSM_Game_Controller " "Found entity 1: tb_FSM_Game_Controller" {  } { { "tb_FSM_Game_Controller.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_FSM_Game_Controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Topmodule " "Found entity 1: Topmodule" {  } { { "Topmodule.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_TopModule " "Found entity 1: tb_TopModule" {  } { { "tb_Topmodule.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/tb_Topmodule.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 9 8 " "Found 9 design units, including 8 entities, in source file vga.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoardConstants (SystemVerilog) " "Found design unit 1: BoardConstants (SystemVerilog)" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491277 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491277 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491277 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491277 ""} { "Info" "ISGN_ENTITY_NAME" "4 grid_calculator " "Found entity 4: grid_calculator" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491277 ""} { "Info" "ISGN_ENTITY_NAME" "5 player_labels_calculator " "Found entity 5: player_labels_calculator" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491277 ""} { "Info" "ISGN_ENTITY_NAME" "6 select_calculator " "Found entity 6: select_calculator" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491277 ""} { "Info" "ISGN_ENTITY_NAME" "7 pixel_drawer " "Found entity 7: pixel_drawer" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 392 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491277 ""} { "Info" "ISGN_ENTITY_NAME" "8 board_drawer " "Found entity 8: board_drawer" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746618491277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in_p1_label_area vga.sv(224) " "Verilog HDL Implicit Net warning at vga.sv(224): created implicit net for \"in_p1_label_area\"" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746618491278 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in_p2_label_area vga.sv(228) " "Verilog HDL Implicit Net warning at vga.sv(228): created implicit net for \"in_p2_label_area\"" {  } { { "vga.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/vga.sv" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746618491278 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "enable Turn_Timer.sv(28) " "Verilog HDL error at Turn_Timer.sv(28): object \"enable\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Turn_Timer.sv" "" { Text "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/Turn_Timer.sv" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746618491279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/output_files/Topmodule.map.smsg " "Generated suppressed messages file C:/DEV/Laboratorios-CE3201/Laboratorio #3/Game/output_files/Topmodule.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491302 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746618491346 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May  7 05:48:11 2025 " "Processing ended: Wed May  7 05:48:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746618491346 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746618491346 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746618491346 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618491346 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746618492009 ""}
