Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2e54806bf686437daaa4d65a017d692b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_sopc1_tb_behav xil_defaultlib.mips_sopc1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wb_wdata' [C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/pipline_cpu.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wb_wd' [C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/pipline_cpu.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waddr' [C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/pipline_cpu.v:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
