```verilog
module my_dff ( input clk, input d, output reg q );
    always @(posedge clk) begin
        q <= d;
    end
endmodule

module top_module ( input clk, input d, output q );
    wire q1, q2; // Intermediate connections between flip-flops

    // Instantiate the first D flip-flop
    my_dff ff1 (
        .clk(clk),
        .d(d),
        .q(q1)
    );

    // Instantiate the second D flip-flop
    my_dff ff2 (
        .clk(clk),
        .d(q1),
        .q(q2)
    );

    // Instantiate the third D flip-flop
    my_dff ff3 (
        .clk(clk),
        .d(q2),
        .q(q)
    );
endmodule
```