// Seed: 753509486
module module_0;
  assign module_1.id_3 = 0;
  logic id_1;
  ;
  always_comb id_1 <= "";
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    output tri1 id_2,
    output tri1 id_3,
    input wire id_4,
    input supply0 id_5,
    output wand id_6["" : -1],
    output logic id_7,
    input wor id_8,
    input wire id_9
);
  assign id_3 = -1;
  assign id_3 = id_8;
  wire [1 'b0 : 1] id_11 = -1'd0, id_12 = id_4;
  initial begin : LABEL_0
    $clog2(63);
    ;
    foreach (id_13) id_7 = id_9;
  end
  assign id_1 = -1 == -1 ? id_11 : -1 ? id_9 : id_12;
  module_0 modCall_1 ();
  tri id_14, id_15 = 1;
  logic id_16, id_17 = "";
endmodule
