#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: YLJ
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Tue Nov 12 03:44:52 2024
# pvf -action compile

pvf_reg_constant cnt[26] 0

pvf_reg_constant cnt[25] 0

pvf_reg_constant delay_u0/dly_cnt[31] 0

pvf_reg_constant delay_u0/dly_cnt[30] 0

pvf_reg_constant delay_u0/dly_cnt[29] 0

pvf_reg_constant delay_u0/dly_cnt[28] 0

pvf_reg_constant delay_u0/dly_cnt[27] 0

pvf_reg_constant delay_u0/dly_cnt[26] 0

pvf_reg_constant delay_u0/dly_cnt[25] 0

pvf_reg_constant delay_u0/dly_cnt[24] 0

pvf_reg_constant delay_u0/dly_cnt[23] 0

pvf_reg_constant delay_u0/dly_cnt[22] 0

pvf_reg_constant delay_u0/dly_cnt[21] 0

pvf_reg_constant delay_u0/dly_cnt[20] 0

pvf_reg_constant delay_u0/dly_cnt[19] 0

pvf_reg_constant delay_u0/dly_cnt[18] 0

pvf_reg_constant delay_u0/dly_cnt[17] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] 0

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cs_n

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_we_n

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cas_n -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ras_n

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_1_ff 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_1 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_en_1_ff 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_EN_1 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[2] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_odt 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit2_bus_ff[0] 0

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_cs_n -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_ras_n

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[0]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[10] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[10]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[9] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[9]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[8] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[8]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[7] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[7]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[6] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[6]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[5] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[5]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[4] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[4]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[3] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[3]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[2] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[2]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[1] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[1]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[0] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[0]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[10] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[10]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[9] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[9]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[8] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[8]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[7] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[7]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[6] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[6]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[5] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[5]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[4] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[4]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[3] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[3]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[2] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[2]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[1] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[1]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[0] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[0]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[10] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[10]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[9] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[9]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[8] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[8]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[7] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[7]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[6] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[6]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[5] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[5]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[4] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[4]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[3] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[3]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[2] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[2]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[1] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[1]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[0] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[0]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[10] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[10]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[9] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[9]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[8] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[8]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[7] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[7]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[6] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[6]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[5] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[5]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[4] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[4]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[3] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[3]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[2] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[2]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[1] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[1]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[0] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[0]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[10] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[10]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[9] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[9]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[8] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[8]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[7] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[7]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[6] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[6]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[5] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[5]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[4] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[4]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[3] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[3]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[2] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[2]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[1] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[1]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[0] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[0]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[10] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[10]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[9] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[9]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[8] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[8]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[7] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[7]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[6] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[6]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[5] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[5]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[4] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[4]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[3] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[3]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[2] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[2]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[1] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[1]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[0] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[0]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[10] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[10]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[9] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[9]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[8] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[8]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[7] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[7]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[6] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[6]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[5] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[5]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[4] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[4]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[3] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[3]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[2] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[2]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[1] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[1]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[0] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[0]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[10] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[10]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[9] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[9]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[8] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[8]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[7] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[7]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[6] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[6]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[5] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[5]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[4] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[4]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[3] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[3]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[2] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[2]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[1] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[1]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[0] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[0]

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0
