/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_13z;
  reg [3:0] celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_38z;
  reg [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [9:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  reg [15:0] celloutsig_0_62z;
  wire [10:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [16:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [38:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  reg [20:0] celloutsig_1_7z;
  wire [17:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[86] & in_data[8]);
  assign celloutsig_1_5z = ~in_data[172];
  assign celloutsig_0_40z = celloutsig_0_19z[2] ^ celloutsig_0_25z[3];
  assign celloutsig_0_61z = ~(celloutsig_0_40z ^ celloutsig_0_38z[3]);
  assign celloutsig_1_0z = ~(in_data[181] ^ in_data[117]);
  assign celloutsig_1_1z = { in_data[181:180], celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[171:169] };
  assign celloutsig_1_8z = celloutsig_1_7z[18:1] / { 1'h1, in_data[116:100] };
  assign celloutsig_0_10z = celloutsig_0_4z[8:4] || { celloutsig_0_1z[5:2], celloutsig_0_8z };
  assign celloutsig_0_29z = { celloutsig_0_7z[1:0], celloutsig_0_0z } || { celloutsig_0_14z[1:0], celloutsig_0_0z };
  assign celloutsig_0_34z = celloutsig_0_19z[7:2] < { celloutsig_0_1z[5:4], celloutsig_0_18z };
  assign celloutsig_0_15z = { celloutsig_0_7z[8:3], celloutsig_0_0z, celloutsig_0_9z } % { 1'h1, celloutsig_0_9z[6:2], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_38z = { celloutsig_0_32z[14:12], celloutsig_0_34z } * celloutsig_0_27z[3:0];
  assign celloutsig_0_4z = { celloutsig_0_1z[4:1], celloutsig_0_1z } * { in_data[12:6], celloutsig_0_3z };
  assign celloutsig_1_9z = { celloutsig_1_6z[2:1], celloutsig_1_5z, celloutsig_1_0z } * celloutsig_1_6z[3:0];
  assign celloutsig_1_15z = { celloutsig_1_7z[18:3], celloutsig_1_12z } * celloutsig_1_8z[17:1];
  assign celloutsig_1_10z = { celloutsig_1_7z[12], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z } != { celloutsig_1_4z[2], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_22z = ~ { celloutsig_0_5z[4], celloutsig_0_13z };
  assign celloutsig_0_25z = ~ celloutsig_0_15z[11:3];
  assign celloutsig_0_27z = ~ { celloutsig_0_25z[3], celloutsig_0_22z };
  assign celloutsig_1_2z = | { in_data[177:168], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_12z = | { celloutsig_1_6z[6:4], celloutsig_1_6z };
  assign celloutsig_0_16z = | in_data[20:14];
  assign celloutsig_1_13z = | { celloutsig_1_9z, celloutsig_1_6z[3] };
  assign celloutsig_0_8z = | celloutsig_0_4z[5:0];
  assign celloutsig_0_2z = | { in_data[46:12], celloutsig_0_0z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_1z[2:1], celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_9z };
  assign celloutsig_1_3z = { in_data[110:108], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } << { in_data[125:120], celloutsig_1_2z };
  assign celloutsig_1_4z = celloutsig_1_1z[2:0] << { celloutsig_1_3z[4], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_13z = celloutsig_0_1z << celloutsig_0_6z[10:5];
  assign celloutsig_0_1z = { in_data[58:54], celloutsig_0_0z } << { in_data[74:70], celloutsig_0_0z };
  assign celloutsig_0_18z = in_data[86:83] << celloutsig_0_15z[5:2];
  assign celloutsig_0_19z = { celloutsig_0_9z[7:3], celloutsig_0_3z } << { celloutsig_0_1z[0], celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_6z = { in_data[93:90], celloutsig_0_2z, celloutsig_0_5z } >>> { in_data[29:20], celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_6z[2:0], celloutsig_1_4z, celloutsig_1_10z } >>> { in_data[130:127], celloutsig_1_4z };
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } >>> { celloutsig_0_4z[9:4], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_9z = in_data[27:18] >>> celloutsig_0_6z[9:0];
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z } ~^ in_data[20:15];
  assign celloutsig_1_6z = { celloutsig_1_3z[2:0], celloutsig_1_1z } ~^ { celloutsig_1_3z[5:2], celloutsig_1_4z };
  assign celloutsig_1_14z = celloutsig_1_7z[16:14] ~^ celloutsig_1_8z[8:6];
  assign celloutsig_1_19z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_4z } ~^ { celloutsig_1_7z[10:5], celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_6z };
  assign celloutsig_0_32z = { in_data[63:62], celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_29z } ~^ { celloutsig_0_7z[5:1], celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_27z };
  always_latch
    if (clkin_data[96]) celloutsig_0_62z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_62z = { celloutsig_0_11z[6:3], celloutsig_0_14z, celloutsig_0_27z };
  always_latch
    if (clkin_data[128]) celloutsig_1_7z = 21'h000000;
    else if (clkin_data[32]) celloutsig_1_7z = in_data[128:108];
  always_latch
    if (!clkin_data[64]) celloutsig_0_14z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_14z = { celloutsig_0_13z[5:3], celloutsig_0_10z };
  always_latch
    if (clkin_data[64]) celloutsig_0_3z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_3z = celloutsig_0_1z[3:1];
  assign { celloutsig_0_11z[8:3], celloutsig_0_11z[0], celloutsig_0_11z[2] } = ~ { celloutsig_0_7z[8:3], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_11z[1] = celloutsig_0_11z[2];
  assign { out_data[128:96], out_data[32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z[33:2], celloutsig_0_61z, celloutsig_0_62z };
endmodule
