//! **************************************************************************
// Written by: Map P.58f on Wed Jul 13 12:24:39 2016
//! **************************************************************************

SCHEMATIC START;
COMP "Q0_CLK1_MGTREFCLK_N_IPAD" LOCATE = SITE "AH5" LEVEL 1;
COMP "Q0_CLK1_MGTREFCLK_P_IPAD" LOCATE = SITE "AH6" LEVEL 1;
PIN IBERT_SYSCLOCK_P_IPAD_pin<0> = BEL "IBERT_SYSCLOCK_P_IPAD" PINNAME PAD;
PIN "IBERT_SYSCLOCK_P_IPAD_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i" LOCATE = SITE
        "GTXE1_X0Y0" LEVEL 1;
PIN U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<12> = BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i" PINNAME DCLK;
TIMEGRP D_CLK = BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_in_rdy_last"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_last"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_16"
        PIN "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<12>" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_dummy_dummy_dummy_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_dummy_dummy_dummy_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_dummy_dummy_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_dummy_dummy_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/user_valid"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_reg_in_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/stat_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/stat_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/stat_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_en"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_STAT/shift_en"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_27"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_26"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_25"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_24"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_23"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_27"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_26"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_25"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_24"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_23"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/shift_reg_in_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/shift_reg_in_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/stat_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/stat_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/stat_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/stat_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/shift_en"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_dummy_dummy_dummy_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_dummy_dummy_dummy_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_dummy_dummy_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_dummy_dummy_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/ma_err_r_FSM_FFd1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/ma_err_r_FSM_FFd2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_TIMER/count_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_TIMER/count_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_TIMER/count_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_TIMER/count_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_TIMER/count_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_TIMER/count_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_TIMER/count_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/current_state_FSM_FFd1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/current_state_FSM_FFd2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/current_state_FSM_FFd3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/current_state_FSM_FFd4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/current_state_FSM_FFd5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/flag"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/last_flag"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/flag"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/sl_rst_r_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/in_normal_mode"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/s_dwe_dly_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/s_dwe_dly_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/s_den_dly_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/s_den_dly_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/s_den_dly_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/patternHandlerRxBramRange_r"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/patternHandlerTxBramRange_r"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/mgtAttrRange_r"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00218/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00217/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00216/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00213/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020c/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00204/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00203/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00201/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00112/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00112/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00112/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00112/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00112/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00112/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00112/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00112/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00112/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00112/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00112/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00112/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00112/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00112/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00112/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00112/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00111/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00111/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00111/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00111/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00111/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00111/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00111/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00111/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00111/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00111/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00111/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00111/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00111/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00111/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00111/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00111/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00211/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00110/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00110/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00110/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00110/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00110/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00110/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00110/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00110/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00110/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00110/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00110/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00110/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00110/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00110/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00110/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00110/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020f/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010d/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00108/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00108/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00108/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00108/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00108/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00108/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00108/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00108/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00108/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00108/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00108/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00108/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00108/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00108/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00108/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00108/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00208/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00208/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00208/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00208/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00208/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00208/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00208/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00208/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00208/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00208/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00208/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00208/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00208/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00208/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00208/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00208/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00107/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00107/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00107/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00107/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00107/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00107/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00107/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00107/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00107/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00107/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00107/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00107/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00107/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00107/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00107/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00107/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00207/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00207/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00207/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00207/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00207/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00207/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00207/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00207/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00207/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00207/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00207/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00207/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00207/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00207/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00207/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00207/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00106/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00106/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00106/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00106/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00206/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00206/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00206/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00206/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00206/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00206/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00206/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00206/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00206/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00206/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00206/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00206/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00206/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00206/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00206/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00206/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00105/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00105/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00105/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00105/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00105/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00105/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00105/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00105/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00105/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00105/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00105/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00105/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00105/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00105/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00105/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00105/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00102/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00102/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00102/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00102/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00102/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00102/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00102/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00102/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00102/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00102/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00102/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00102/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00102/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00102/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00102/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00102/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00202/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00202/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00202/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00202/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00202/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00202/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00202/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00101/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00101/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00101/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00101/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00101/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00101/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00101/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00101/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00101/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00101/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00101/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00101/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00101/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00101/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00101/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00101/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00100/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00100/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00100/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00100/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00100/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00100/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00100/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00100/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00100/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00100/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00100/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00100/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00100/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00100/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00100/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00100/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00210/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/portRangeDen"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/drdy_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/drdy_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/drdy_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/dwe"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/logicRangeDen"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00104/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00104/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00104/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00104/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00104/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00104/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00104/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00104/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00104/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00104/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00104/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00104/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00104/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00104/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00104/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00104/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00109/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00109/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00109/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00109/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00109/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00109/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00109/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00109/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00109/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00109/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00109/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00109/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00109/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00109/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00109/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00109/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0010b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00114/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00114/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00114/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00114/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00114/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00114/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00114/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00114/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00114/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00114/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00114/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00114/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00114/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00114/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00114/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00114/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00115/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00115/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00115/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00115/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00115/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00115/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00115/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00115/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00115/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00115/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00115/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00115/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00115/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00115/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00115/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00115/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/do_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/do_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/do_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/do_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/do_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/do_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/do_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/do_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/do_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/do_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/do_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/do_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/do_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/do_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/do_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/do_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_do_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_do_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_do_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_do_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_do_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_do_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_do_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_do_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_do_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_do_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_do_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_do_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_do_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_do_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_do_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_do_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_test_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_test_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_test_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_test_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_test_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_test_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_test_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_test_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_test_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_test_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_test_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_test_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_test_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_test_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_test_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_test_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_di_r_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_di_r_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_di_r_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_di_r_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_di_r_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_di_r_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_di_r_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_di_r_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_di_r_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_di_r_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_di_r_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_di_r_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_di_r_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_di_r_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_di_r_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_di_r_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_dwe_r"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_47"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_46"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_45"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_44"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_43"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_42"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_41"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_40"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_39"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_38"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_37"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_36"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_35"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_34"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_33"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_32"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_31"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_30"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_29"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_28"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_27"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_26"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_25"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_24"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_23"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/counter_o_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_47"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_46"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_45"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_44"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_43"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_42"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_41"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_40"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_39"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_38"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_37"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_36"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_35"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_34"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_33"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_32"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_31"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_30"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_29"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_28"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_27"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_26"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_25"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_24"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_23"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_47"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_46"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_45"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_44"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_43"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_42"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_41"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_40"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_39"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_38"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_37"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_36"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_35"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_34"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_33"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_32"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_31"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_30"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_29"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_28"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_27"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_26"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_25"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_24"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_23"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample0_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_47"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_46"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_45"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_44"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_43"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_42"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_41"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_40"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_39"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_38"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_37"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_36"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_35"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_34"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_33"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_32"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_31"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_30"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_29"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_28"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_27"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_26"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_25"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_24"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_23"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_47"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_46"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_45"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_44"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_43"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_42"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_41"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_40"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_39"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_38"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_37"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_36"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_35"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_34"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_33"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_32"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_31"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_30"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_29"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_28"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_27"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_26"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_25"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_24"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_23"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_47"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_46"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_45"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_44"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_43"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_42"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_41"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_40"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_39"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_38"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_37"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_36"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_35"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_34"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_33"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_32"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_31"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_30"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_29"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_28"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_27"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_26"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_25"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_24"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_23"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/current_state_FSM_FFd2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/current_state_FSM_FFd3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/current_state_FSM_FFd1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/rxresetdone_dly2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/txresetdone_dly2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/mgt_reset_dly2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/rxresetdone_dly1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/txresetdone_dly1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/mgt_reset_dly1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/gtxrxreset_o"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/gtxtxreset_o"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/hold_clk_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/hold_clk_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/hold_clk_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/hold_clk_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/state_FSM_FFd1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/state_FSM_FFd2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/hold_clk_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/hold_clk_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/hold_clk_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/hold_clk_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/state_FSM_FFd1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/state_FSM_FFd2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/refclk_cnt_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/hold_clk_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/hold_clk_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/hold_clk_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/hold_clk_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/state_FSM_FFd1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/state_FSM_FFd2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/FREQ_CNT_O_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/FREQ_CNT_O_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/FREQ_CNT_O_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/FREQ_CNT_O_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/FREQ_CNT_O_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/FREQ_CNT_O_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/FREQ_CNT_O_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/FREQ_CNT_O_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/FREQ_CNT_O_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/FREQ_CNT_O_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/FREQ_CNT_O_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/FREQ_CNT_O_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/FREQ_CNT_O_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/FREQ_CNT_O_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/FREQ_CNT_O_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/FREQ_CNT_O_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/hold_clk_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/hold_clk_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/hold_clk_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/hold_clk_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/state_FSM_FFd1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/state_FSM_FFd2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/hold_clk_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/hold_clk_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/hold_clk_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/hold_clk_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/state_FSM_FFd1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/state_FSM_FFd2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/refclk_cnt_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/refclk_cnt_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/refclk_cnt_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/refclk_cnt_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/refclk_cnt_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/refclk_cnt_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/refclk_cnt_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/refclk_cnt_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/refclk_cnt_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/refclk_cnt_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/refclk_cnt_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/refclk_cnt_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/refclk_cnt_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/refclk_cnt_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/refclk_cnt_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/refclk_cnt_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/hold_clk_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/hold_clk_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/hold_clk_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/hold_clk_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/state_FSM_FFd1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/state_FSM_FFd2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/FREQ_CNT_O_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/FREQ_CNT_O_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/FREQ_CNT_O_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/FREQ_CNT_O_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/FREQ_CNT_O_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/FREQ_CNT_O_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/FREQ_CNT_O_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/FREQ_CNT_O_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/FREQ_CNT_O_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/FREQ_CNT_O_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/FREQ_CNT_O_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/FREQ_CNT_O_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/FREQ_CNT_O_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/FREQ_CNT_O_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/FREQ_CNT_O_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/FREQ_CNT_O_0"
        BEL "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_47" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_46" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_45" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_44" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_43" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_42" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_41" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_40" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_39" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_38" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_37" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_36" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_35" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_34" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_33" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_32" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_31" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_30" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_29" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_28" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_27" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_26" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_25" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_24" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_23" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_22" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_21" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_20" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_19" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_18" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_17" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_16" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_15" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_14" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_13" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_12" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_11" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_10" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_9" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_8" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_7" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_6" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_5" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_4" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_3" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_2" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_1" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_0" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_47" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_46" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_45" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_44" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_43" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_42" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_41" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_40" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_39" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_38" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_37" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_36" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_35" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_34" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_33" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_32" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_31" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_30" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_29" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_28" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_27" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_26" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_25" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_24" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_23" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_22" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_21" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_20" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_19" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_18" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_17" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_16" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_15" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_14" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_13" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_12" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_11" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_10" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_9" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_8" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_7" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_6" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_5" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_4" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_3" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_2" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_1" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_SYSTEM_TIMER/timer_hold_0" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/drdy"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/sl_den_r_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/sl_berr_r_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/sl_dwe_r_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/auto_sl_drdy"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/in_write_mode"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/dec_wdc_r"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/inc_addr_r"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/clr_abort_rd"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/in_idle_mode"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/clr_rd_req"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/in_read_mode"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/timer_rst"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_ADDRESS_CONTROLLER/addr_in_rdy_rise_edge"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_rise_edge"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/mgtAttrRangeDen"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/portAndLogicRangeDen"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/reg_drdy"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_den_r"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/Mshreg_stat_reg_ld_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/Mshreg_stat_reg_ld_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_STAT/Mshreg_stat_reg_ld_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_1"
        BEL "U_ICON/U0/U_ICON/U_TDO_reg" BEL "U_ICON/U0/U_ICON/U_TDI_reg" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_STAT/U_TDO" BEL
        "U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE" BEL
        "U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE" BEL
        "U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE" BEL
        "U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE" BEL
        "U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE" BEL
        "U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE" BEL
        "U_ICON/U0/U_ICON/U_SYNC/U_SYNC" BEL
        "U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR" BEL
        "U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR" BEL
        "U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR" BEL
        "U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR" BEL
        "U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR" BEL
        "U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR" BEL
        "U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/SP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM33/DP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM33/SP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/DP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/SP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM33/DP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM33/SP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/DP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD";
PIN U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<251> = BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i" PINNAME RXUSRCLK;
PIN U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<252> = BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i" PINNAME RXUSRCLK2;
TIMEGRP TNM_X0Y0_RXRECCLK = BEL "U_IBERT/U0/U_IBERT_CORE/U_RXOUTCLK_2_BUFG"
        PIN "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<251>" PIN
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<252>" PIN
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<251>" PIN
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<252>" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/U_RX_COUNT_RST/sync_ff_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_23"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_24"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_25"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_26"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_27"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_30"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/data_o_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/data_o_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/prbs_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/prbs_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/prbs_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/prbs_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/prbs_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/prbs_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/prbs_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/prbs_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/prbs_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/prbs_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/prbs_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/prbs_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/prbs_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/prbs_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/prbs_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_15bit/bit20.p15_20/data_o_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/data_o_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/data_o_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/error_cmp_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/err_cnt_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_39"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_38"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_37"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_36"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_35"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_34"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_33"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_32"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_31"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_30"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_29"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_28"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_27"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_26"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_25"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_24"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_23"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/seed_r2_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/err_cnt_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/err_cnt_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/err_cnt_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/err_cnt_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/err_cnt_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/link"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/ones_cnt_o_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/ones_cnt_o_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/ones_cnt_o_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/ones_cnt_o_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/ones_cnt_o_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/cnt_i_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/cnt_i_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/cnt_i_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/cnt_i_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/cnt_i_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/cnt_a_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/cnt_a_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/cnt_a_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/cnt_a_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/cnt_b_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/cnt_b_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/cnt_b_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/cnt_b_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/any_one_o"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/i_ones_counter/any_one_i"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_47"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_46"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_45"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_44"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_43"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_42"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_41"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_40"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_39"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_38"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_37"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_36"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_35"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_34"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_33"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_32"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_31"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_30"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_29"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_28"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_27"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_26"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_25"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_24"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_23"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/b_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/b_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/b_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/b_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/b_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_47"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_46"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_45"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_44"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_43"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_42"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_41"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_40"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_39"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_38"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_37"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_36"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_35"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_34"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_33"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_32"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_31"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_30"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_29"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_28"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_27"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_26"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_25"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_24"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_23"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/a_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/b_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/err_rst_cnt_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/err_rst_cnt_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/err_rst_cnt_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/err_rst_cnt_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/err_rst_cnt_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/err_rst_cnt_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/ecr_dly3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/rstd_dly3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/ecr_dly2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/rstd_dly2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/ecr_dly1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/rstd_dly1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_COMPLEX_RESET_HANDLER/mgt_errcnt_reset_o"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_div4_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_div4_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_div4_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK2_FREQ_COUNTER/testclk_div4_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_cnt_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_cnt_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_cnt_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_cnt_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_cnt_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_cnt_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_cnt_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_cnt_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_cnt_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_cnt_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_cnt_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_cnt_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_cnt_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_cnt_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_cnt_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_cnt_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/tstclk_rst_dly2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/tstclk_rst_dly1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_div4_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_div4_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_div4_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_RXRECCLK_FREQ_COUNTER/testclk_div4_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/link_down"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_init_r1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/init_r1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_23"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_23"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_24"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_24"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_25"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_25"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_28"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_28"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_26"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_26"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_27"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_27"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_29"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_29"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_30"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1_30"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_0";
PIN U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<403> = BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i" PINNAME TXUSRCLK;
PIN U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<404> = BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i" PINNAME TXUSRCLK2;
TIMEGRP TNM_X0Y0_TXOUTCLK = BEL "U_IBERT/U0/U_IBERT_CORE/U_TXOUTCLK_2_BUFG"
        PIN "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<403>" PIN
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<404>" PIN
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<403>" PIN
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<404>" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/tei_dly2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/tei_dly1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/data_o_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/data_o_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/data_o_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/data_o_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/data_o_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/data_o_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/data_o_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/data_o_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/data_o_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/data_o_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/data_o_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/data_o_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/data_o_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/data_o_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/data_o_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/data_o_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/init_r1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/data_o_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/data_o_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_30"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_29"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_28"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_27"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_26"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_25"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_24"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_23"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_div4_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_div4_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_div4_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK2_FREQ_COUNTER/testclk_div4_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_COMPLEX/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_0"
        BEL "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXDATA_O_15" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXDATA_O_14" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXDATA_O_13" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXDATA_O_12" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXDATA_O_10" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXDATA_O_9" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXDATA_O_7" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXDATA_O_6" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXDATA_O_5" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXDATA_O_4" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXDATA_O_1" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXDATA_O_0" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXCHARDISPVAL_O_1" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXCHARDISPVAL_O_0" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXCHARDISPMODE_O_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXCHARDISPMODE_O_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/Mshreg_TXDATA_O_11"
        BEL "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXDATA_O_11" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/Mshreg_TXDATA_O_8" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXDATA_O_8" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/Mshreg_TXDATA_O_3" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXDATA_O_3" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/Mshreg_TXDATA_O_2" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_PH_DATA/TXDATA_O_2";
PIN U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<126> = BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i" PINNAME
        MGTREFCLKRX1;
PIN U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<127> = BEL
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i" PINNAME
        MGTREFCLKTX1;
TIMEGRP TNM_GT_QUAD_CLK_0_1 = PIN
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<126>" PIN
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<127>" PIN
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<126>" PIN
        "U_IBERT/U0/U_IBERT_CORE/U_GTCPX_X0Y0/U_GT/gtxe1_i_pins<127>";
TIMEGRP J_CLK = BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_dummy_dummy_dummy_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_dummy_dummy_dummy_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/user_valid"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_reg_in_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_en"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_STAT/shift_en"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_27"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_26"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_25"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_24"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_23"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_22"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_21"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_20"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_19"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_18"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_17"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_16"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/shift_reg_in_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/shift_reg_in_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD2/shift_en"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD1/shift_reg_in_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_dummy_dummy_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_dummy_dummy_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_0"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_15"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_14"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_13"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_12"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_11"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_10"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_9"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_8"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_7"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_6"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_5"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_4"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_3"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_2"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_0"
        BEL "U_ICON/U0/U_ICON/U_TDO_reg" BEL "U_ICON/U0/U_ICON/U_TDI_reg" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET" BEL
        "U_ICON/U0/U_ICON/U_STAT/U_TDO" BEL
        "U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE" BEL
        "U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE" BEL
        "U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE" BEL
        "U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE" BEL
        "U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE" BEL
        "U_ICON/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE" BEL
        "U_ICON/U0/U_ICON/U_SYNC/U_SYNC" BEL
        "U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR" BEL
        "U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR" BEL
        "U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR" BEL
        "U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR" BEL
        "U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR" BEL
        "U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR" BEL
        "U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR" BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/SP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM33/DP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM33/SP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/DP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SP"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "U_IBERT/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD";
TIMEGRP U_CLK = BEL "U_ICON/U0/U_ICON/U_iDATA_CMD";
NET "U_IBERT/U0/U_IBERT_CORE/ma_dclk" PERIOD = 10 ns HIGH 50%;
TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
PATH TS_U_TO_D_path = FROM TIMEGRP "U_CLK" TO TIMEGRP "D_CLK";
PATH "TS_U_TO_D_path" TIG;
PATH TS_J_TO_D_path = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK";
PATH "TS_J_TO_D_path" TIG;
PATH TS_D_TO_J_path = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK";
PATH "TS_D_TO_J_path" TIG;
TS_GT_QUAD_CLK_0_1 = PERIOD TIMEGRP "TNM_GT_QUAD_CLK_0_1" 6.4 ns HIGH 50%;
TS_X0Y0_TXOUTCLK = PERIOD TIMEGRP "TNM_X0Y0_TXOUTCLK" 6.4 ns HIGH 50%;
TS_X0Y0_RXRECCLK = PERIOD TIMEGRP "TNM_X0Y0_RXRECCLK" 6.4 ns HIGH 50%;
PIN
        U_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>
        = BEL
        "U_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS"
        PINNAME SHIFT;
PIN
        "U_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>"
        TIG;
SCHEMATIC END;

