INFO-FLOW: Workspace /home/coder/sparse/model_sparse/model_test_prj/solution1 opened at Fri Jan 31 21:59:14 UTC 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.25 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     config_compile done; 0.11 sec.
Execute     set_part xcvu13p-flga2577-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
Execute       create_platform xcvu13p-flga2577-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
Command       create_platform done; 3.63 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 3.86 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Command     create_clock done; 0.21 sec.
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
Execute         set_directive_top model_test -name=model_test 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Command         ap_source done; 1.34 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Command           ap_source done; 0.65 sec.
Command         ap_source done; 1.37 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/model_test.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/model_test.cpp as C++
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang firmware/model_test.cpp -foptimization-record-file=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.cpp.clang.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 3.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/clang.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 207-5532] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (firmware/nnet_utils/nnet_conv2d.h:47:26)
WARNING: [HLS 207-5532] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (firmware/nnet_utils/nnet_conv2d.h:63:26)
WARNING: [HLS 207-5559] unexpected pragma argument 'compute_output_buffer_1d', expects function/operation (firmware/nnet_utils/nnet_conv2d_stream.h:79:34)
WARNING: [HLS 207-5559] unexpected pragma argument 'compute_output_buffer_2d', expects function/operation (firmware/nnet_utils/nnet_conv2d_stream.h:80:34)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp std=c++0x -target fpga  -directive=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.48 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp std=c++0x -target fpga  -directive=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.25 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.69 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/model_test.cpp:220:52)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 firmware/model_test.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file firmware/model_test.cpp
Command         send_msg_by_id done; 0.13 sec.
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.18 seconds. CPU system time: 0.8 seconds. Elapsed time: 17.38 seconds; current allocated memory: 1.454 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.g.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.39 sec.
Execute         run_link_or_opt -opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 2.13 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 5.85 sec.
Execute         run_link_or_opt -opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=model_test -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=model_test -reflow-float-conversion -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.58 sec.
Execute         run_link_or_opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=model_test 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=model_test -mllvm -hls-db-dir -mllvm /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,230 Compile/Link /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,230 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 63,781 Unroll/Inline /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 63,781 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 24,319 Performance/Pipeline /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,319 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 24,303 Optimizations /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,303 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'MultAddLoop1' (firmware/model_test.cpp:126:5) in function 'sparse_compute' completely with a factor of 10 (firmware/model_test.cpp:124:0)
INFO: [HLS 214-186] Unrolling loop 'MultAddLoop2' (firmware/model_test.cpp:137:9) in function 'sparse_compute' completely with a factor of 10 (firmware/model_test.cpp:124:0)
INFO: [HLS 214-186] Unrolling loop 'SparseFillLoop1' (firmware/model_test.cpp:71:5) in function 'sparse_input' completely with a factor of 10 (firmware/model_test.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'SparseFillLoop2' (firmware/model_test.cpp:76:9) in function 'sparse_input' completely with a factor of 100 (firmware/model_test.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'ActiveBitLoop' (firmware/model_test.cpp:57:5) in function 'sparse_input' completely with a factor of 100 (firmware/model_test.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'active_bit': Complete partitioning on dimension 1. (firmware/model_test.cpp:52:16)
INFO: [HLS 214-248] Applying array_partition to 'hash_arr': Complete partitioning on dimension 1. (firmware/model_test.cpp:214:14)
INFO: [HLS 214-248] Applying array_partition to 'feat_arr': Complete partitioning on dimension 1. (firmware/model_test.cpp:215:13)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:191:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/model_test.cpp:191:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 36.09 seconds. CPU system time: 0.66 seconds. Elapsed time: 45.15 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.454 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top model_test -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.0.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.84 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.92 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.1.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.7 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.496 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.1.bc to /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.1.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'model_test' (firmware/model_test.cpp:214:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry1_proc'
	 'sparse_input'
	 'sparse_compute'.
Command           transform done; 3.97 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/model_test.cpp:134:43) to (firmware/model_test.cpp:183:1) in function 'sparse_compute'... converting 1406 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_input' (firmware/model_test.cpp:52:17)...199 expression(s) balanced.
Command           transform done; 1.63 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.6 seconds; current allocated memory: 1.565 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.2.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.97 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.606 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 9.29 sec.
Command       elaborate done; 71.98 sec.
Execute       ap_eval exec zip -j /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'model_test' ...
Execute         ap_set_top_model model_test 
Execute         get_model_list model_test -filter all-wo-channel -topdown 
Execute         preproc_iomode -model model_test 
Execute         preproc_iomode -model sparse_compute 
Execute         preproc_iomode -model sparse_input 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list model_test -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc sparse_input sparse_compute model_test
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : sparse_input ...
Execute         set_default_model sparse_input 
Execute         apply_spec_resource_limit sparse_input 
INFO-FLOW: Configuring Module : sparse_compute ...
Execute         set_default_model sparse_compute 
Execute         apply_spec_resource_limit sparse_compute 
INFO-FLOW: Configuring Module : model_test ...
Execute         set_default_model model_test 
Execute         apply_spec_resource_limit model_test 
INFO-FLOW: Model list for preprocess: entry_proc sparse_input sparse_compute model_test
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: sparse_input ...
Execute         set_default_model sparse_input 
Execute         cdfg_preprocess -model sparse_input 
Execute         rtl_gen_preprocess sparse_input 
INFO-FLOW: Preprocessing Module: sparse_compute ...
Execute         set_default_model sparse_compute 
Execute         cdfg_preprocess -model sparse_compute 
Execute         rtl_gen_preprocess sparse_compute 
INFO-FLOW: Preprocessing Module: model_test ...
Execute         set_default_model model_test 
Execute         cdfg_preprocess -model model_test 
Execute         rtl_gen_preprocess model_test 
INFO-FLOW: Model list for synthesis: entry_proc sparse_input sparse_compute model_test
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_input 
Execute         schedule -model sparse_input 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 56.06 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 55.78 seconds. CPU system time: 0.31 seconds. Elapsed time: 56.92 seconds; current allocated memory: 2.205 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.39 sec.
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.sched.adb -f 
Command         db_write done; 0.34 sec.
INFO-FLOW: Finish scheduling sparse_input.
Execute         set_default_model sparse_input 
Execute         bind -model sparse_input 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.56 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.29 seconds; current allocated memory: 2.205 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.bind.adb -f 
Command         db_write done; 0.43 sec.
INFO-FLOW: Finish binding sparse_input.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_compute 
Execute         schedule -model sparse_compute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 14.78 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.43 seconds. CPU system time: 0.07 seconds. Elapsed time: 15.66 seconds; current allocated memory: 2.205 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.sched.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling sparse_compute.
Execute         set_default_model sparse_compute 
Execute         bind -model sparse_compute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.92 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 2.205 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.bind.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish binding sparse_compute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model model_test 
Execute         schedule -model model_test 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.205 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.sched.adb -f 
INFO-FLOW: Finish scheduling model_test.
Execute         set_default_model model_test 
Execute         bind -model model_test 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.63 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.205 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.bind.adb -f 
INFO-FLOW: Finish binding model_test.
Execute         get_model_list model_test -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess sparse_input 
Execute         rtl_gen_preprocess sparse_compute 
Execute         rtl_gen_preprocess model_test 
INFO-FLOW: Model list for RTL generation: entry_proc sparse_input sparse_compute model_test
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix model_test_ -sub_prefix model_test_ -mg_file /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.205 GB.
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/vhdl/model_test_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model entry_proc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model entry_proc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model entry_proc -f -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_input -top_prefix model_test_ -sub_prefix model_test_ -mg_file /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input'.
Command         create_rtl_model done; 1.69 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.22 seconds; current allocated memory: 2.205 GB.
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_input -style xilinx -f -lang vhdl -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/vhdl/model_test_sparse_input 
Execute         gen_rtl sparse_input -style xilinx -f -lang vlog -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_sparse_input 
Execute         syn_report -csynth -model sparse_input -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/sparse_input_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 5.41 sec.
Execute         syn_report -rtlxml -model sparse_input -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/sparse_input_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.21 sec.
Execute         syn_report -verbosereport -model sparse_input -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 4.27 sec.
Execute         db_write -model sparse_input -f -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.adb 
Command         db_write done; 4 sec.
Execute         db_write -model sparse_input -bindview -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.7 sec.
Execute         gen_tb_info sparse_input -p /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_compute -top_prefix model_test_ -sub_prefix model_test_ -mg_file /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_compute'.
Command         create_rtl_model done; 1.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.32 seconds. CPU system time: 0.24 seconds. Elapsed time: 17.94 seconds; current allocated memory: 2.205 GB.
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_compute -style xilinx -f -lang vhdl -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/vhdl/model_test_sparse_compute 
Execute         gen_rtl sparse_compute -style xilinx -f -lang vlog -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_sparse_compute 
Execute         syn_report -csynth -model sparse_compute -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/sparse_compute_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 2.15 sec.
Execute         syn_report -rtlxml -model sparse_compute -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/sparse_compute_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model sparse_compute -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 2.43 sec.
Execute         db_write -model sparse_compute -f -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.adb 
Command         db_write done; 2.51 sec.
Execute         db_write -model sparse_compute -bindview -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.28 sec.
Execute         gen_tb_info sparse_compute -p /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model model_test -top_prefix  -sub_prefix model_test_ -mg_file /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'model_test' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_test'.
INFO: [RTMG 210-285] Implementing FIFO 'x_in_c_U(model_test_fifo_w1200_d3_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_channel_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_1_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_2_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_3_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_4_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_5_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_6_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_7_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_8_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_9_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_10_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_11_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_12_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_13_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_14_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_15_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_16_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_17_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_18_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_channel_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_1_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_2_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_3_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_4_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_5_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_6_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_7_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_8_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sparse_input_U0_U(model_test_start_for_sparse_input_U0)' using Shift Registers.
Command         create_rtl_model done; 7.56 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.19 seconds. CPU system time: 0.22 seconds. Elapsed time: 16.2 seconds; current allocated memory: 2.205 GB.
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute         gen_rtl model_test -istop -style xilinx -f -lang vhdl -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/vhdl/model_test 
Command         gen_rtl done; 0.38 sec.
Execute         gen_rtl model_test -istop -style xilinx -f -lang vlog -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test 
Command         gen_rtl done; 0.19 sec.
Execute         syn_report -csynth -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/model_test_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.2 sec.
Execute         syn_report -rtlxml -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/model_test_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.2 sec.
Execute         syn_report -verbosereport -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 6.07 sec.
Execute         db_write -model model_test -f -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.adb 
Command         db_write done; 0.19 sec.
Execute         db_write -model model_test -bindview -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info model_test -p /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test 
Execute         export_constraint_db -f -tool general -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.constraint.tcl 
Execute         syn_report -designview -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.design.xml 
Command         syn_report done; 6.43 sec.
Execute         syn_report -csynthDesign -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth.rpt -MHOut /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -wcfg -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.protoinst 
Execute         sc_get_clocks model_test 
Execute         sc_get_portdomain model_test 
INFO-FLOW: Model list for RTL component generation: entry_proc sparse_input sparse_compute model_test
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [sparse_input] ... 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.compgen.tcl 
INFO-FLOW: Handling components in module [sparse_compute] ... 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.compgen.tcl 
INFO-FLOW: Handling components in module [model_test] ... 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.compgen.tcl 
INFO-FLOW: Found component model_test_fifo_w1200_d3_A.
INFO-FLOW: Append model model_test_fifo_w1200_d3_A
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_start_for_sparse_input_U0.
INFO-FLOW: Append model model_test_start_for_sparse_input_U0
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model sparse_input
INFO-FLOW: Append model sparse_compute
INFO-FLOW: Append model model_test
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: model_test_fifo_w1200_d3_A model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_start_for_sparse_input_U0 entry_proc sparse_input sparse_compute model_test
INFO-FLOW: Generating /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model model_test_fifo_w1200_d3_A
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_start_for_sparse_input_U0
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model sparse_input
INFO-FLOW: To file: write model sparse_compute
INFO-FLOW: To file: write model model_test
INFO-FLOW: Generating /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Command           ap_source done; 1.12 sec.
Command         ap_source done; 3.22 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Command         ap_source done; 2.65 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/vlog' tclDir='/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db' modelList='model_test_fifo_w1200_d3_A
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_start_for_sparse_input_U0
entry_proc
sparse_input
sparse_compute
model_test
' expOnly='0'
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.compgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.compgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 13.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 20.28 seconds; current allocated memory: 2.205 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='model_test_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name sparse_input
INFO-FLOW: Done: create_csynth_xml bind info time: 0.7 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='model_test_fifo_w1200_d3_A
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_start_for_sparse_input_U0
entry_proc
sparse_input
sparse_compute
model_test
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.compgen.dataonly.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.tbgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.tbgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.constraint.tcl 
Execute         sc_get_clocks model_test 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST model_test MODULE2INSTS {model_test model_test entry_proc entry_proc_U0 sparse_input sparse_input_U0 sparse_compute sparse_compute_U0} INST2MODULE {model_test model_test entry_proc_U0 entry_proc sparse_input_U0 sparse_input sparse_compute_U0 sparse_compute} INSTDATA {model_test {DEPTH 1 CHILDREN {entry_proc_U0 sparse_input_U0 sparse_compute_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} sparse_input_U0 {DEPTH 2 CHILDREN {}} sparse_compute_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_compute {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_fu_428_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_fu_434_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_2921_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_1_fu_2938_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_1_fu_2942_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_1_fu_2968_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_2_fu_5611_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_2_fu_5615_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_2_fu_5633_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_3_fu_5886_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_3_fu_5890_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_3_fu_9081_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_4_fu_9294_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_4_fu_9298_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_4_fu_9316_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_5_fu_11928_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_5_fu_11932_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_5_fu_11950_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_6_fu_15183_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_6_fu_15187_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_6_fu_15205_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_7_fu_18377_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_7_fu_18381_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_7_fu_18399_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_8_fu_18652_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_8_fu_18656_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_8_fu_21860_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_9_fu_788_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_9_fu_794_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_10_fu_3264_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_10_fu_3268_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_9_fu_3288_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_11_fu_5968_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_11_fu_5972_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_10_fu_5987_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_12_fu_6240_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_12_fu_6244_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_11_fu_9370_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_13_fu_9583_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_13_fu_9587_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_12_fu_9602_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_14_fu_12294_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_14_fu_12298_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_13_fu_12313_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_15_fu_15496_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_15_fu_15500_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_14_fu_15515_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_16_fu_18721_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_16_fu_18725_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_15_fu_18740_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_17_fu_18993_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_17_fu_18997_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_16_fu_22106_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_18_fu_1022_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_18_fu_1028_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_17_fu_3567_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_19_fu_3584_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_19_fu_3588_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_18_fu_3604_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_20_fu_6333_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_20_fu_6337_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_19_fu_6352_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_21_fu_6605_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_21_fu_6609_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_20_fu_9650_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_22_fu_9863_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_22_fu_9867_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_21_fu_9882_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_23_fu_12651_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_23_fu_12655_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_22_fu_12670_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_24_fu_15826_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_24_fu_15830_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_23_fu_15845_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_25_fu_19079_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_25_fu_19083_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_24_fu_19098_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_26_fu_19351_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_26_fu_19355_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_25_fu_22352_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_27_fu_1256_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_27_fu_1262_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_26_fu_3849_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_28_fu_3866_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_28_fu_3870_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_27_fu_3886_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_29_fu_6698_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_29_fu_6702_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_28_fu_6717_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_30_fu_6951_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_30_fu_6955_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_29_fu_9939_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_31_fu_10152_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_31_fu_10156_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_30_fu_10171_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_32_fu_13008_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_32_fu_13012_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_31_fu_13027_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_33_fu_16136_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_33_fu_16140_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_32_fu_16155_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_34_fu_19420_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_34_fu_19424_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_33_fu_19439_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_35_fu_19692_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_35_fu_19696_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_34_fu_22598_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_36_fu_1490_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_36_fu_1496_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_35_fu_4123_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_37_fu_4140_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_37_fu_4144_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_36_fu_4160_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_38_fu_7044_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_38_fu_7048_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_37_fu_7063_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_39_fu_7297_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_39_fu_7301_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_38_fu_10225_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_40_fu_10420_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_40_fu_10424_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_39_fu_10434_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_41_fu_13384_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_41_fu_13388_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_40_fu_13403_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_42_fu_16489_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_42_fu_16493_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_41_fu_16508_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_43_fu_19778_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_43_fu_19782_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_42_fu_19797_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_44_fu_20050_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_44_fu_20054_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_43_fu_22844_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_45_fu_1724_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_45_fu_1730_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_44_fu_4389_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_46_fu_4406_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_46_fu_4410_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_45_fu_4426_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_47_fu_7390_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_47_fu_7394_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_46_fu_7409_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_48_fu_7643_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_48_fu_7647_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_47_fu_10477_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_49_fu_10672_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_49_fu_10676_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_48_fu_10691_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_50_fu_13709_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_50_fu_13713_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_49_fu_13728_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_51_fu_16799_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_51_fu_16803_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_50_fu_16818_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_52_fu_20119_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_52_fu_20123_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_51_fu_20138_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_53_fu_20391_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_53_fu_20395_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_52_fu_23090_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_54_fu_1958_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_54_fu_1964_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_53_fu_4647_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_55_fu_4664_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_55_fu_4668_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_54_fu_4684_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_56_fu_7736_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_56_fu_7740_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_55_fu_7755_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_57_fu_7989_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_57_fu_7993_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_56_fu_10734_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_58_fu_10929_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_58_fu_10933_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_57_fu_10948_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_59_fu_14060_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_59_fu_14064_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_58_fu_14079_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_60_fu_17140_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_60_fu_17144_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_59_fu_17159_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_61_fu_20460_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_61_fu_20464_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_60_fu_20479_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_62_fu_20732_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_62_fu_20736_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_61_fu_23336_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_63_fu_2192_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_63_fu_2198_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_62_fu_4897_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_64_fu_4914_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_64_fu_4918_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_63_fu_4934_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_65_fu_8082_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_65_fu_8086_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_64_fu_8101_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_66_fu_8335_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_66_fu_8339_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_65_fu_10991_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_67_fu_11186_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_67_fu_11190_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_66_fu_11205_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_68_fu_14381_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_68_fu_14385_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_67_fu_14400_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_69_fu_17493_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_69_fu_17497_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_68_fu_17512_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_70_fu_20832_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_70_fu_20836_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_69_fu_20851_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_71_fu_21104_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_71_fu_21108_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_70_fu_23579_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_72_fu_2426_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_72_fu_2432_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_71_fu_5139_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_73_fu_5156_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_73_fu_5160_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_72_fu_5176_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_74_fu_8428_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_74_fu_8432_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_73_fu_8447_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_75_fu_8681_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_75_fu_8685_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_74_fu_11248_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_76_fu_11443_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_76_fu_11447_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_75_fu_11457_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_77_fu_14697_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_77_fu_14701_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_76_fu_14716_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_78_fu_17819_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_78_fu_17823_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_77_fu_17838_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_79_fu_21201_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_79_fu_21205_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_78_fu_21220_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_80_fu_21455_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_80_fu_21459_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_79_fu_23821_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_81_fu_2660_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_81_fu_2666_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_80_fu_5373_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_82_fu_5390_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_82_fu_5394_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_81_fu_5410_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_83_fu_8774_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_83_fu_8778_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_82_fu_8793_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_84_fu_9027_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_84_fu_9031_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_83_fu_11500_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_85_fu_11695_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_85_fu_11699_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_84_fu_11709_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_86_fu_14987_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_86_fu_14991_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_85_fu_15006_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_87_fu_18139_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_87_fu_18143_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_86_fu_18158_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_88_fu_21552_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_88_fu_21556_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_87_fu_21571_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_89_fu_21806_p2 SOURCE firmware/model_test.cpp:141 VARIABLE offset_h_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_89_fu_21810_p2 SOURCE firmware/model_test.cpp:142 VARIABLE offset_w_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_88_fu_24063_p2 SOURCE firmware/model_test.cpp:145 VARIABLE add_ln145_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} model_test {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME x_in_c_U SOURCE {} VARIABLE x_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_channel_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_1_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_2_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_3_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_4_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_5_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_6_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_7_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_8_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_9_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_10_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_11_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_12_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_13_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_14_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_15_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_16_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_17_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_18_U SOURCE firmware/model_test.cpp:218 VARIABLE hash_arr_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_channel_U SOURCE firmware/model_test.cpp:218 VARIABLE feat_arr_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_U SOURCE firmware/model_test.cpp:218 VARIABLE feat_arr LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_1_U SOURCE firmware/model_test.cpp:218 VARIABLE feat_arr_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_2_U SOURCE firmware/model_test.cpp:218 VARIABLE feat_arr_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_3_U SOURCE firmware/model_test.cpp:218 VARIABLE feat_arr_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_4_U SOURCE firmware/model_test.cpp:218 VARIABLE feat_arr_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_5_U SOURCE firmware/model_test.cpp:218 VARIABLE feat_arr_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_6_U SOURCE firmware/model_test.cpp:218 VARIABLE feat_arr_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_7_U SOURCE firmware/model_test.cpp:218 VARIABLE feat_arr_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_8_U SOURCE firmware/model_test.cpp:218 VARIABLE feat_arr_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} sparse_input {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.205 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for model_test.
INFO: [VLOG 209-307] Generating Verilog RTL for model_test.
Execute         syn_report -model model_test -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 228.73 MHz
Command         syn_report done; 0.19 sec.
Command       autosyn done; 142.32 sec.
Command     csynth_design done; 214.45 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 172.4 seconds. CPU system time: 2.63 seconds. Elapsed time: 214.45 seconds; current allocated memory: 773.645 MB.
Execute     add_files -tb model_test_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-1510] Running: add_files -tb model_test_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'model_test_test.cpp' to the project
Execute     cosim_design -trace_level all -setup 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: TB processing: /home/coder/sparse/model_sparse/model_test_test.cpp /home/coder/sparse/model_sparse/model_test_prj/solution1/./sim/autowrap/testbench/model_test_test.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/coder/sparse/model_sparse/model_test_prj/solution1/./sim/autowrap/testbench/model_test_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/coder/sparse/model_sparse/model_test_prj/solution1/./sim/autowrap/testbench/model_test_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 2.24 sec.
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: TB processing: /home/coder/sparse/model_sparse/firmware/model_test.cpp /home/coder/sparse/model_sparse/model_test_prj/solution1/./sim/autowrap/testbench/model_test.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/coder/sparse/model_sparse/model_test_prj/solution1/./sim/autowrap/testbench/model_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/coder/sparse/model_sparse/model_test_prj/solution1/./sim/autowrap/testbench/model_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 2.31 sec.
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.2 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.DependenceCheck.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Command     cosim_design done; 17.25 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 13.5 seconds. CPU system time: 2.17 seconds. Elapsed time: 17.26 seconds; current allocated memory: 0.000 MB.
Execute     source ./project.tcl 
Execute     source run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 72.19 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.25 sec.
