Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov 11 12:45:02 2022
| Host         : DESKTOP-J7D9945 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file interpolator_top_timing_summary_routed.rpt -pb interpolator_top_timing_summary_routed.pb -rpx interpolator_top_timing_summary_routed.rpx -warn_on_violation
| Design       : interpolator_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 91 register/latch pins with no clock driven by root clock pin: clk_8_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 178 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 145 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.224        0.000                      0                   27        0.275        0.000                      0                   27        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.224        0.000                      0                   27        0.275        0.000                      0                   27        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 mu_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 5.720ns (66.036%)  route 2.942ns (33.964%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 14.682 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.852     5.058    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.419     5.477 f  mu_cnt_reg[1]/Q
                         net (fo=43, routed)          1.167     6.643    mu_cnt[1]
    SLICE_X12Y151        LUT3 (Prop_lut3_I2_O)        0.299     6.942 r  mult_result1_i_2/O
                         net (fo=1, routed)           0.544     7.486    mu_squar[2]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[4]_P[6])
                                                      3.656    11.142 r  mult_result1/P[6]
                         net (fo=3, routed)           1.231    12.373    test1_OBUF[23]
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    12.497 r  test3_OBUF[20]_inst_i_5/O
                         net (fo=1, routed)           0.000    12.497    test3_OBUF[20]_inst_i_5_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.029 r  test3_OBUF[20]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.029    test3_OBUF[20]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  test3_OBUF[16]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.143    test3_OBUF[16]_inst_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  test3_OBUF[12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.257    test3_OBUF[12]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.371 r  test3_OBUF[8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.372    test3_OBUF[8]_inst_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.720 r  test3_OBUF[0]_inst_i_1/O[1]
                         net (fo=2, routed)           0.000    13.720    test3_OBUF[6]
    SLICE_X1Y150         FDRE                                         r  final_buff1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.723    14.682    clk_IBUF_BUFG
    SLICE_X1Y150         FDRE                                         r  final_buff1_reg[7]/C
                         clock pessimism              0.246    14.928    
                         clock uncertainty           -0.035    14.893    
    SLICE_X1Y150         FDRE (Setup_fdre_C_D)        0.051    14.944    final_buff1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -13.720    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 mu_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 5.701ns (65.962%)  route 2.942ns (34.038%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 14.682 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.852     5.058    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.419     5.477 f  mu_cnt_reg[1]/Q
                         net (fo=43, routed)          1.167     6.643    mu_cnt[1]
    SLICE_X12Y151        LUT3 (Prop_lut3_I2_O)        0.299     6.942 r  mult_result1_i_2/O
                         net (fo=1, routed)           0.544     7.486    mu_squar[2]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[4]_P[6])
                                                      3.656    11.142 r  mult_result1/P[6]
                         net (fo=3, routed)           1.231    12.373    test1_OBUF[23]
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    12.497 r  test3_OBUF[20]_inst_i_5/O
                         net (fo=1, routed)           0.000    12.497    test3_OBUF[20]_inst_i_5_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.029 r  test3_OBUF[20]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.029    test3_OBUF[20]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  test3_OBUF[16]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.143    test3_OBUF[16]_inst_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  test3_OBUF[12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.257    test3_OBUF[12]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.371 r  test3_OBUF[8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.372    test3_OBUF[8]_inst_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.701 r  test3_OBUF[0]_inst_i_1/O[3]
                         net (fo=6, routed)           0.000    13.701    test3_OBUF[4]
    SLICE_X1Y150         FDRE                                         r  final_buff1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.723    14.682    clk_IBUF_BUFG
    SLICE_X1Y150         FDRE                                         r  final_buff1_reg[0]/C
                         clock pessimism              0.246    14.928    
                         clock uncertainty           -0.035    14.893    
    SLICE_X1Y150         FDRE (Setup_fdre_C_D)        0.051    14.944    final_buff1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -13.701    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 mu_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 5.628ns (65.672%)  route 2.942ns (34.328%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 14.682 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.852     5.058    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.419     5.477 f  mu_cnt_reg[1]/Q
                         net (fo=43, routed)          1.167     6.643    mu_cnt[1]
    SLICE_X12Y151        LUT3 (Prop_lut3_I2_O)        0.299     6.942 r  mult_result1_i_2/O
                         net (fo=1, routed)           0.544     7.486    mu_squar[2]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[4]_P[6])
                                                      3.656    11.142 r  mult_result1/P[6]
                         net (fo=3, routed)           1.231    12.373    test1_OBUF[23]
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    12.497 r  test3_OBUF[20]_inst_i_5/O
                         net (fo=1, routed)           0.000    12.497    test3_OBUF[20]_inst_i_5_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.029 r  test3_OBUF[20]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.029    test3_OBUF[20]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  test3_OBUF[16]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.143    test3_OBUF[16]_inst_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  test3_OBUF[12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.257    test3_OBUF[12]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.371 r  test3_OBUF[8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.372    test3_OBUF[8]_inst_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.628 r  test3_OBUF[0]_inst_i_1/O[2]
                         net (fo=2, routed)           0.000    13.628    test3_OBUF[5]
    SLICE_X1Y150         FDRE                                         r  final_buff1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.723    14.682    clk_IBUF_BUFG
    SLICE_X1Y150         FDRE                                         r  final_buff1_reg[6]/C
                         clock pessimism              0.246    14.928    
                         clock uncertainty           -0.035    14.893    
    SLICE_X1Y150         FDRE (Setup_fdre_C_D)        0.051    14.944    final_buff1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -13.628    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 mu_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 5.607ns (65.587%)  route 2.942ns (34.413%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 14.682 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.852     5.058    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.419     5.477 f  mu_cnt_reg[1]/Q
                         net (fo=43, routed)          1.167     6.643    mu_cnt[1]
    SLICE_X12Y151        LUT3 (Prop_lut3_I2_O)        0.299     6.942 r  mult_result1_i_2/O
                         net (fo=1, routed)           0.544     7.486    mu_squar[2]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[4]_P[6])
                                                      3.656    11.142 r  mult_result1/P[6]
                         net (fo=3, routed)           1.231    12.373    test1_OBUF[23]
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    12.497 r  test3_OBUF[20]_inst_i_5/O
                         net (fo=1, routed)           0.000    12.497    test3_OBUF[20]_inst_i_5_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.029 r  test3_OBUF[20]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.029    test3_OBUF[20]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  test3_OBUF[16]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.143    test3_OBUF[16]_inst_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  test3_OBUF[12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.257    test3_OBUF[12]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.371 r  test3_OBUF[8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.372    test3_OBUF[8]_inst_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.607 r  test3_OBUF[0]_inst_i_1/O[0]
                         net (fo=2, routed)           0.000    13.607    test3_OBUF[7]
    SLICE_X1Y150         FDRE                                         r  final_buff1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.723    14.682    clk_IBUF_BUFG
    SLICE_X1Y150         FDRE                                         r  final_buff1_reg[8]/C
                         clock pessimism              0.246    14.928    
                         clock uncertainty           -0.035    14.893    
    SLICE_X1Y150         FDRE (Setup_fdre_C_D)        0.051    14.944    final_buff1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -13.607    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 mu_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.547ns  (logic 5.606ns (65.589%)  route 2.941ns (34.411%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.852     5.058    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.419     5.477 f  mu_cnt_reg[1]/Q
                         net (fo=43, routed)          1.167     6.643    mu_cnt[1]
    SLICE_X12Y151        LUT3 (Prop_lut3_I2_O)        0.299     6.942 r  mult_result1_i_2/O
                         net (fo=1, routed)           0.544     7.486    mu_squar[2]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[4]_P[6])
                                                      3.656    11.142 r  mult_result1/P[6]
                         net (fo=3, routed)           1.231    12.373    test1_OBUF[23]
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    12.497 r  test3_OBUF[20]_inst_i_5/O
                         net (fo=1, routed)           0.000    12.497    test3_OBUF[20]_inst_i_5_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.029 r  test3_OBUF[20]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.029    test3_OBUF[20]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  test3_OBUF[16]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.143    test3_OBUF[16]_inst_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  test3_OBUF[12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.257    test3_OBUF[12]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.605 r  test3_OBUF[8]_inst_i_1/O[1]
                         net (fo=2, routed)           0.000    13.605    test3_OBUF[10]
    SLICE_X1Y149         FDRE                                         r  final_buff1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.733    14.693    clk_IBUF_BUFG
    SLICE_X1Y149         FDRE                                         r  final_buff1_reg[11]/C
                         clock pessimism              0.340    15.033    
                         clock uncertainty           -0.035    14.997    
    SLICE_X1Y149         FDRE (Setup_fdre_C_D)        0.051    15.048    final_buff1_reg[11]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.605    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 mu_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.528ns  (logic 5.587ns (65.512%)  route 2.941ns (34.488%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.852     5.058    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.419     5.477 f  mu_cnt_reg[1]/Q
                         net (fo=43, routed)          1.167     6.643    mu_cnt[1]
    SLICE_X12Y151        LUT3 (Prop_lut3_I2_O)        0.299     6.942 r  mult_result1_i_2/O
                         net (fo=1, routed)           0.544     7.486    mu_squar[2]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[4]_P[6])
                                                      3.656    11.142 r  mult_result1/P[6]
                         net (fo=3, routed)           1.231    12.373    test1_OBUF[23]
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    12.497 r  test3_OBUF[20]_inst_i_5/O
                         net (fo=1, routed)           0.000    12.497    test3_OBUF[20]_inst_i_5_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.029 r  test3_OBUF[20]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.029    test3_OBUF[20]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  test3_OBUF[16]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.143    test3_OBUF[16]_inst_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  test3_OBUF[12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.257    test3_OBUF[12]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.586 r  test3_OBUF[8]_inst_i_1/O[3]
                         net (fo=2, routed)           0.000    13.586    test3_OBUF[8]
    SLICE_X1Y149         FDRE                                         r  final_buff1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.733    14.693    clk_IBUF_BUFG
    SLICE_X1Y149         FDRE                                         r  final_buff1_reg[9]/C
                         clock pessimism              0.340    15.033    
                         clock uncertainty           -0.035    14.997    
    SLICE_X1Y149         FDRE (Setup_fdre_C_D)        0.051    15.048    final_buff1_reg[9]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.586    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 mu_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 5.514ns (65.214%)  route 2.941ns (34.786%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.852     5.058    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.419     5.477 f  mu_cnt_reg[1]/Q
                         net (fo=43, routed)          1.167     6.643    mu_cnt[1]
    SLICE_X12Y151        LUT3 (Prop_lut3_I2_O)        0.299     6.942 r  mult_result1_i_2/O
                         net (fo=1, routed)           0.544     7.486    mu_squar[2]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[4]_P[6])
                                                      3.656    11.142 r  mult_result1/P[6]
                         net (fo=3, routed)           1.231    12.373    test1_OBUF[23]
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    12.497 r  test3_OBUF[20]_inst_i_5/O
                         net (fo=1, routed)           0.000    12.497    test3_OBUF[20]_inst_i_5_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.029 r  test3_OBUF[20]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.029    test3_OBUF[20]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  test3_OBUF[16]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.143    test3_OBUF[16]_inst_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  test3_OBUF[12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.257    test3_OBUF[12]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.513 r  test3_OBUF[8]_inst_i_1/O[2]
                         net (fo=2, routed)           0.000    13.513    test3_OBUF[9]
    SLICE_X1Y149         FDRE                                         r  final_buff1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.733    14.693    clk_IBUF_BUFG
    SLICE_X1Y149         FDRE                                         r  final_buff1_reg[10]/C
                         clock pessimism              0.340    15.033    
                         clock uncertainty           -0.035    14.997    
    SLICE_X1Y149         FDRE (Setup_fdre_C_D)        0.051    15.048    final_buff1_reg[10]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 mu_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.434ns  (logic 5.493ns (65.128%)  route 2.941ns (34.872%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.852     5.058    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.419     5.477 f  mu_cnt_reg[1]/Q
                         net (fo=43, routed)          1.167     6.643    mu_cnt[1]
    SLICE_X12Y151        LUT3 (Prop_lut3_I2_O)        0.299     6.942 r  mult_result1_i_2/O
                         net (fo=1, routed)           0.544     7.486    mu_squar[2]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[4]_P[6])
                                                      3.656    11.142 r  mult_result1/P[6]
                         net (fo=3, routed)           1.231    12.373    test1_OBUF[23]
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    12.497 r  test3_OBUF[20]_inst_i_5/O
                         net (fo=1, routed)           0.000    12.497    test3_OBUF[20]_inst_i_5_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.029 r  test3_OBUF[20]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.029    test3_OBUF[20]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  test3_OBUF[16]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.143    test3_OBUF[16]_inst_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  test3_OBUF[12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.257    test3_OBUF[12]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.492 r  test3_OBUF[8]_inst_i_1/O[0]
                         net (fo=2, routed)           0.000    13.492    test3_OBUF[11]
    SLICE_X1Y149         FDRE                                         r  final_buff1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.733    14.693    clk_IBUF_BUFG
    SLICE_X1Y149         FDRE                                         r  final_buff1_reg[12]/C
                         clock pessimism              0.340    15.033    
                         clock uncertainty           -0.035    14.997    
    SLICE_X1Y149         FDRE (Setup_fdre_C_D)        0.051    15.048    final_buff1_reg[12]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 mu_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 5.492ns (65.124%)  route 2.941ns (34.876%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.852     5.058    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.419     5.477 f  mu_cnt_reg[1]/Q
                         net (fo=43, routed)          1.167     6.643    mu_cnt[1]
    SLICE_X12Y151        LUT3 (Prop_lut3_I2_O)        0.299     6.942 r  mult_result1_i_2/O
                         net (fo=1, routed)           0.544     7.486    mu_squar[2]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[4]_P[6])
                                                      3.656    11.142 r  mult_result1/P[6]
                         net (fo=3, routed)           1.231    12.373    test1_OBUF[23]
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    12.497 r  test3_OBUF[20]_inst_i_5/O
                         net (fo=1, routed)           0.000    12.497    test3_OBUF[20]_inst_i_5_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.029 r  test3_OBUF[20]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.029    test3_OBUF[20]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  test3_OBUF[16]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.143    test3_OBUF[16]_inst_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.491 r  test3_OBUF[12]_inst_i_1/O[1]
                         net (fo=2, routed)           0.000    13.491    test3_OBUF[14]
    SLICE_X1Y148         FDRE                                         r  final_buff1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.733    14.693    clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  final_buff1_reg[15]/C
                         clock pessimism              0.340    15.033    
                         clock uncertainty           -0.035    14.997    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)        0.051    15.048    final_buff1_reg[15]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 mu_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 5.473ns (65.045%)  route 2.941ns (34.955%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.852     5.058    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.419     5.477 f  mu_cnt_reg[1]/Q
                         net (fo=43, routed)          1.167     6.643    mu_cnt[1]
    SLICE_X12Y151        LUT3 (Prop_lut3_I2_O)        0.299     6.942 r  mult_result1_i_2/O
                         net (fo=1, routed)           0.544     7.486    mu_squar[2]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[4]_P[6])
                                                      3.656    11.142 r  mult_result1/P[6]
                         net (fo=3, routed)           1.231    12.373    test1_OBUF[23]
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    12.497 r  test3_OBUF[20]_inst_i_5/O
                         net (fo=1, routed)           0.000    12.497    test3_OBUF[20]_inst_i_5_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.029 r  test3_OBUF[20]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.029    test3_OBUF[20]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  test3_OBUF[16]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.143    test3_OBUF[16]_inst_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.472 r  test3_OBUF[12]_inst_i_1/O[3]
                         net (fo=2, routed)           0.000    13.472    test3_OBUF[12]
    SLICE_X1Y148         FDRE                                         r  final_buff1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.733    14.693    clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  final_buff1_reg[13]/C
                         clock pessimism              0.340    15.033    
                         clock uncertainty           -0.035    14.997    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)        0.051    15.048    final_buff1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  1.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.249ns (61.256%)  route 0.157ns (38.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.626     1.531    clk_IBUF_BUFG
    SLICE_X16Y147        FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y147        FDCE (Prop_fdce_C_Q)         0.148     1.679 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.157     1.837    cnt[2]
    SLICE_X16Y147        LUT3 (Prop_lut3_I1_O)        0.101     1.938 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.938    cnt[2]_i_1_n_0
    SLICE_X16Y147        FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.899     2.056    clk_IBUF_BUFG
    SLICE_X16Y147        FDCE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.524     1.531    
    SLICE_X16Y147        FDCE (Hold_fdce_C_D)         0.131     1.662    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_8_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.935%)  route 0.181ns (55.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.626     1.531    clk_IBUF_BUFG
    SLICE_X16Y147        FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y147        FDCE (Prop_fdce_C_Q)         0.148     1.679 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.181     1.861    cnt[2]
    SLICE_X16Y146        FDCE                                         r  clk_8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.898     2.055    clk_IBUF_BUFG
    SLICE_X16Y146        FDCE                                         r  clk_8_reg/C
                         clock pessimism             -0.508     1.546    
    SLICE_X16Y146        FDCE (Hold_fdce_C_D)         0.006     1.552    clk_8_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.626     1.531    clk_IBUF_BUFG
    SLICE_X16Y147        FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y147        FDCE (Prop_fdce_C_Q)         0.164     1.695 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.232     1.928    cnt[0]
    SLICE_X16Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.973 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.973    cnt[0]_i_1_n_0
    SLICE_X16Y147        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.899     2.056    clk_IBUF_BUFG
    SLICE_X16Y147        FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.524     1.531    
    SLICE_X16Y147        FDCE (Hold_fdce_C_D)         0.121     1.652    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.156%)  route 0.234ns (52.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.626     1.531    clk_IBUF_BUFG
    SLICE_X16Y147        FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y147        FDCE (Prop_fdce_C_Q)         0.164     1.695 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.234     1.930    cnt[0]
    SLICE_X16Y147        LUT2 (Prop_lut2_I0_O)        0.045     1.975 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.975    cnt[1]_i_1_n_0
    SLICE_X16Y147        FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.899     2.056    clk_IBUF_BUFG
    SLICE_X16Y147        FDCE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.524     1.531    
    SLICE_X16Y147        FDCE (Hold_fdce_C_D)         0.120     1.651    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 mu_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.582%)  route 0.231ns (55.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.656     1.561    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  mu_cnt_reg[0]/Q
                         net (fo=40, routed)          0.231     1.934    mu_cnt[0]
    SLICE_X3Y147         LUT4 (Prop_lut4_I0_O)        0.045     1.979 r  mu_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.979    mu_cnt[0]_i_1_n_0
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.930     2.087    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[0]/C
                         clock pessimism             -0.525     1.561    
    SLICE_X3Y147         FDRE (Hold_fdre_C_D)         0.091     1.652    mu_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 mu_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.185ns (34.593%)  route 0.350ns (65.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.656     1.561    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  mu_cnt_reg[2]/Q
                         net (fo=43, routed)          0.350     2.052    mu_cnt[2]
    SLICE_X3Y147         LUT3 (Prop_lut3_I1_O)        0.044     2.096 r  mu_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.096    mu_cnt[1]_i_1_n_0
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.930     2.087    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[1]/C
                         clock pessimism             -0.525     1.561    
    SLICE_X3Y147         FDRE (Hold_fdre_C_D)         0.107     1.668    mu_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 mu_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.715%)  route 0.350ns (65.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.656     1.561    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.702 f  mu_cnt_reg[2]/Q
                         net (fo=43, routed)          0.350     2.052    mu_cnt[2]
    SLICE_X3Y147         LUT2 (Prop_lut2_I0_O)        0.045     2.097 r  mu_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.097    mu_cnt[2]_i_1_n_0
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.930     2.087    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[2]/C
                         clock pessimism             -0.525     1.561    
    SLICE_X3Y147         FDRE (Hold_fdre_C_D)         0.092     1.653    mu_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 mu_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.684ns (68.157%)  route 0.320ns (31.843%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.656     1.561    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  mu_cnt_reg[0]/Q
                         net (fo=40, routed)          0.200     1.903    mu_cnt[0]
    SLICE_X2Y146         LUT6 (Prop_lut6_I5_O)        0.045     1.948 r  test2_OBUF[23]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.948    test2_OBUF[23]_inst_i_5_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.012 r  test2_OBUF[23]_inst_i_1/O[3]
                         net (fo=2, routed)           0.119     2.130    test2_OBUF[23]
    SLICE_X1Y146         LUT2 (Prop_lut2_I1_O)        0.111     2.241 r  test3_OBUF[20]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.241    test3_OBUF[20]_inst_i_5_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.393 r  test3_OBUF[20]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.393    test3_OBUF[20]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.432 r  test3_OBUF[16]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.432    test3_OBUF[16]_inst_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.471 r  test3_OBUF[12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.471    test3_OBUF[12]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.510 r  test3_OBUF[8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.511    test3_OBUF[8]_inst_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.565 r  test3_OBUF[0]_inst_i_1/O[0]
                         net (fo=2, routed)           0.000     2.565    test3_OBUF[7]
    SLICE_X1Y150         FDRE                                         r  final_buff1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.928     2.085    clk_IBUF_BUFG
    SLICE_X1Y150         FDRE                                         r  final_buff1_reg[8]/C
                         clock pessimism             -0.251     1.833    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.102     1.935    final_buff1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 mu_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.431ns (57.477%)  route 0.319ns (42.523%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.656     1.561    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  mu_cnt_reg[0]/Q
                         net (fo=40, routed)          0.200     1.903    mu_cnt[0]
    SLICE_X2Y146         LUT6 (Prop_lut6_I5_O)        0.045     1.948 r  test2_OBUF[23]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.948    test2_OBUF[23]_inst_i_5_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.012 r  test2_OBUF[23]_inst_i_1/O[3]
                         net (fo=2, routed)           0.119     2.130    test2_OBUF[23]
    SLICE_X1Y146         LUT2 (Prop_lut2_I1_O)        0.111     2.241 r  test3_OBUF[20]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.241    test3_OBUF[20]_inst_i_5_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.311 r  test3_OBUF[20]_inst_i_1/O[0]
                         net (fo=2, routed)           0.000     2.311    test3_OBUF[23]
    SLICE_X1Y146         FDRE                                         r  final_buff1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.929     2.086    clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  final_buff1_reg[24]/C
                         clock pessimism             -0.509     1.576    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.102     1.678    final_buff1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 mu_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.695ns (68.503%)  route 0.320ns (31.497%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.656     1.561    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  mu_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  mu_cnt_reg[0]/Q
                         net (fo=40, routed)          0.200     1.903    mu_cnt[0]
    SLICE_X2Y146         LUT6 (Prop_lut6_I5_O)        0.045     1.948 r  test2_OBUF[23]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.948    test2_OBUF[23]_inst_i_5_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.012 r  test2_OBUF[23]_inst_i_1/O[3]
                         net (fo=2, routed)           0.119     2.130    test2_OBUF[23]
    SLICE_X1Y146         LUT2 (Prop_lut2_I1_O)        0.111     2.241 r  test3_OBUF[20]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.241    test3_OBUF[20]_inst_i_5_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.393 r  test3_OBUF[20]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.393    test3_OBUF[20]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.432 r  test3_OBUF[16]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.432    test3_OBUF[16]_inst_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.471 r  test3_OBUF[12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.471    test3_OBUF[12]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.510 r  test3_OBUF[8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.511    test3_OBUF[8]_inst_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.576 r  test3_OBUF[0]_inst_i_1/O[2]
                         net (fo=2, routed)           0.000     2.576    test3_OBUF[5]
    SLICE_X1Y150         FDRE                                         r  final_buff1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.928     2.085    clk_IBUF_BUFG
    SLICE_X1Y150         FDRE                                         r  final_buff1_reg[6]/C
                         clock pessimism             -0.251     1.833    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.102     1.935    final_buff1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.641    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X16Y146  clk_8_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X16Y147  cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X16Y147  cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X16Y147  cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y150   final_buff1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y149   final_buff1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y149   final_buff1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y149   final_buff1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y148   final_buff1_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y146  clk_8_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y147  cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y147  cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y147  cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y149   final_buff1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y149   final_buff1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y149   final_buff1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   final_buff1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   final_buff1_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   final_buff1_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y146  clk_8_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y147  cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y147  cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y147  cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y150   final_buff1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y149   final_buff1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y149   final_buff1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y149   final_buff1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   final_buff1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   final_buff1_reg[14]/C



