Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct 15 16:03:36 2025
| Host         : amir-ThinkPad-Edge-E540 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file IIR_timing_summary_routed.rpt -pb IIR_timing_summary_routed.pb -rpx IIR_timing_summary_routed.rpx -warn_on_violation
| Design       : IIR
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 117 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.103        0.000                      0                  603        0.169        0.000                      0                  603        4.500        0.000                       0                   268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.103        0.000                      0                  603        0.169        0.000                      0                  603        4.500        0.000                       0                   268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 input_taps[0].input_tap_reg[0][17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_x0__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 6.343ns (85.564%)  route 1.070ns (14.436%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.860     5.104    clk_i_IBUF_BUFG
    SLICE_X107Y88        FDCE                                         r  input_taps[0].input_tap_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDCE (Prop_fdce_C_Q)         0.419     5.523 r  input_taps[0].input_tap_reg[0][17]/Q
                         net (fo=2, routed)           1.066     6.589    input_taps[0].i_muiltplier_inst/y_0[17]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.211    10.800 r  input_taps[0].i_muiltplier_inst/y/PCOUT[47]
                         net (fo=1, routed)           0.002    10.802    input_taps[0].i_muiltplier_inst_n_0
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.713    12.515 r  acc_x0/PCOUT[0]
                         net (fo=1, routed)           0.002    12.517    acc_x0_n_153
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.697    14.599    clk_i_IBUF_BUFG
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.620    acc_x0__0
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 input_taps[0].input_tap_reg[0][17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_x0__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 6.343ns (85.564%)  route 1.070ns (14.436%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.860     5.104    clk_i_IBUF_BUFG
    SLICE_X107Y88        FDCE                                         r  input_taps[0].input_tap_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDCE (Prop_fdce_C_Q)         0.419     5.523 r  input_taps[0].input_tap_reg[0][17]/Q
                         net (fo=2, routed)           1.066     6.589    input_taps[0].i_muiltplier_inst/y_0[17]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.211    10.800 r  input_taps[0].i_muiltplier_inst/y/PCOUT[47]
                         net (fo=1, routed)           0.002    10.802    input_taps[0].i_muiltplier_inst_n_0
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.713    12.515 r  acc_x0/PCOUT[10]
                         net (fo=1, routed)           0.002    12.517    acc_x0_n_143
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.697    14.599    clk_i_IBUF_BUFG
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.620    acc_x0__0
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 input_taps[0].input_tap_reg[0][17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_x0__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 6.343ns (85.564%)  route 1.070ns (14.436%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.860     5.104    clk_i_IBUF_BUFG
    SLICE_X107Y88        FDCE                                         r  input_taps[0].input_tap_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDCE (Prop_fdce_C_Q)         0.419     5.523 r  input_taps[0].input_tap_reg[0][17]/Q
                         net (fo=2, routed)           1.066     6.589    input_taps[0].i_muiltplier_inst/y_0[17]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.211    10.800 r  input_taps[0].i_muiltplier_inst/y/PCOUT[47]
                         net (fo=1, routed)           0.002    10.802    input_taps[0].i_muiltplier_inst_n_0
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.713    12.515 r  acc_x0/PCOUT[11]
                         net (fo=1, routed)           0.002    12.517    acc_x0_n_142
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.697    14.599    clk_i_IBUF_BUFG
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.620    acc_x0__0
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 input_taps[0].input_tap_reg[0][17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_x0__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 6.343ns (85.564%)  route 1.070ns (14.436%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.860     5.104    clk_i_IBUF_BUFG
    SLICE_X107Y88        FDCE                                         r  input_taps[0].input_tap_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDCE (Prop_fdce_C_Q)         0.419     5.523 r  input_taps[0].input_tap_reg[0][17]/Q
                         net (fo=2, routed)           1.066     6.589    input_taps[0].i_muiltplier_inst/y_0[17]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.211    10.800 r  input_taps[0].i_muiltplier_inst/y/PCOUT[47]
                         net (fo=1, routed)           0.002    10.802    input_taps[0].i_muiltplier_inst_n_0
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.713    12.515 r  acc_x0/PCOUT[12]
                         net (fo=1, routed)           0.002    12.517    acc_x0_n_141
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.697    14.599    clk_i_IBUF_BUFG
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.620    acc_x0__0
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 input_taps[0].input_tap_reg[0][17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_x0__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 6.343ns (85.564%)  route 1.070ns (14.436%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.860     5.104    clk_i_IBUF_BUFG
    SLICE_X107Y88        FDCE                                         r  input_taps[0].input_tap_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDCE (Prop_fdce_C_Q)         0.419     5.523 r  input_taps[0].input_tap_reg[0][17]/Q
                         net (fo=2, routed)           1.066     6.589    input_taps[0].i_muiltplier_inst/y_0[17]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.211    10.800 r  input_taps[0].i_muiltplier_inst/y/PCOUT[47]
                         net (fo=1, routed)           0.002    10.802    input_taps[0].i_muiltplier_inst_n_0
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.713    12.515 r  acc_x0/PCOUT[13]
                         net (fo=1, routed)           0.002    12.517    acc_x0_n_140
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.697    14.599    clk_i_IBUF_BUFG
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.620    acc_x0__0
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 input_taps[0].input_tap_reg[0][17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_x0__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 6.343ns (85.564%)  route 1.070ns (14.436%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.860     5.104    clk_i_IBUF_BUFG
    SLICE_X107Y88        FDCE                                         r  input_taps[0].input_tap_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDCE (Prop_fdce_C_Q)         0.419     5.523 r  input_taps[0].input_tap_reg[0][17]/Q
                         net (fo=2, routed)           1.066     6.589    input_taps[0].i_muiltplier_inst/y_0[17]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.211    10.800 r  input_taps[0].i_muiltplier_inst/y/PCOUT[47]
                         net (fo=1, routed)           0.002    10.802    input_taps[0].i_muiltplier_inst_n_0
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.713    12.515 r  acc_x0/PCOUT[14]
                         net (fo=1, routed)           0.002    12.517    acc_x0_n_139
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.697    14.599    clk_i_IBUF_BUFG
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.620    acc_x0__0
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 input_taps[0].input_tap_reg[0][17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_x0__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 6.343ns (85.564%)  route 1.070ns (14.436%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.860     5.104    clk_i_IBUF_BUFG
    SLICE_X107Y88        FDCE                                         r  input_taps[0].input_tap_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDCE (Prop_fdce_C_Q)         0.419     5.523 r  input_taps[0].input_tap_reg[0][17]/Q
                         net (fo=2, routed)           1.066     6.589    input_taps[0].i_muiltplier_inst/y_0[17]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.211    10.800 r  input_taps[0].i_muiltplier_inst/y/PCOUT[47]
                         net (fo=1, routed)           0.002    10.802    input_taps[0].i_muiltplier_inst_n_0
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.713    12.515 r  acc_x0/PCOUT[15]
                         net (fo=1, routed)           0.002    12.517    acc_x0_n_138
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.697    14.599    clk_i_IBUF_BUFG
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.620    acc_x0__0
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 input_taps[0].input_tap_reg[0][17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_x0__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 6.343ns (85.564%)  route 1.070ns (14.436%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.860     5.104    clk_i_IBUF_BUFG
    SLICE_X107Y88        FDCE                                         r  input_taps[0].input_tap_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDCE (Prop_fdce_C_Q)         0.419     5.523 r  input_taps[0].input_tap_reg[0][17]/Q
                         net (fo=2, routed)           1.066     6.589    input_taps[0].i_muiltplier_inst/y_0[17]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.211    10.800 r  input_taps[0].i_muiltplier_inst/y/PCOUT[47]
                         net (fo=1, routed)           0.002    10.802    input_taps[0].i_muiltplier_inst_n_0
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.713    12.515 r  acc_x0/PCOUT[16]
                         net (fo=1, routed)           0.002    12.517    acc_x0_n_137
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.697    14.599    clk_i_IBUF_BUFG
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.620    acc_x0__0
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 input_taps[0].input_tap_reg[0][17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_x0__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 6.343ns (85.564%)  route 1.070ns (14.436%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.860     5.104    clk_i_IBUF_BUFG
    SLICE_X107Y88        FDCE                                         r  input_taps[0].input_tap_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDCE (Prop_fdce_C_Q)         0.419     5.523 r  input_taps[0].input_tap_reg[0][17]/Q
                         net (fo=2, routed)           1.066     6.589    input_taps[0].i_muiltplier_inst/y_0[17]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.211    10.800 r  input_taps[0].i_muiltplier_inst/y/PCOUT[47]
                         net (fo=1, routed)           0.002    10.802    input_taps[0].i_muiltplier_inst_n_0
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.713    12.515 r  acc_x0/PCOUT[17]
                         net (fo=1, routed)           0.002    12.517    acc_x0_n_136
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.697    14.599    clk_i_IBUF_BUFG
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    13.620    acc_x0__0
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 input_taps[0].input_tap_reg[0][17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_x0__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 6.343ns (85.564%)  route 1.070ns (14.436%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.860     5.104    clk_i_IBUF_BUFG
    SLICE_X107Y88        FDCE                                         r  input_taps[0].input_tap_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDCE (Prop_fdce_C_Q)         0.419     5.523 r  input_taps[0].input_tap_reg[0][17]/Q
                         net (fo=2, routed)           1.066     6.589    input_taps[0].i_muiltplier_inst/y_0[17]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.211    10.800 r  input_taps[0].i_muiltplier_inst/y/PCOUT[47]
                         net (fo=1, routed)           0.002    10.802    input_taps[0].i_muiltplier_inst_n_0
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.713    12.515 r  acc_x0/PCOUT[18]
                         net (fo=1, routed)           0.002    12.517    acc_x0_n_135
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.697    14.599    clk_i_IBUF_BUFG
    DSP48_X4Y36          DSP48E1                                      r  acc_x0__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    13.620    acc_x0__0
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                  1.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 y_tap_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_taps[0].output_tap_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.608     1.475    clk_i_IBUF_BUFG
    SLICE_X103Y95        FDCE                                         r  y_tap_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y95        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  y_tap_reg[3]/Q
                         net (fo=1, routed)           0.110     1.726    y_o_OBUF[3]
    SLICE_X103Y94        FDCE                                         r  output_taps[0].output_tap_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.878     1.993    clk_i_IBUF_BUFG
    SLICE_X103Y94        FDCE                                         r  output_taps[0].output_tap_reg[0][3]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X103Y94        FDCE (Hold_fdce_C_D)         0.066     1.557    output_taps[0].output_tap_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 input_taps[1].input_tap_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_taps[2].input_tap_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.604     1.471    clk_i_IBUF_BUFG
    SLICE_X102Y85        FDCE                                         r  input_taps[1].input_tap_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y85        FDCE (Prop_fdce_C_Q)         0.164     1.635 r  input_taps[1].input_tap_reg[1][3]/Q
                         net (fo=2, routed)           0.070     1.705    input_taps[1].input_tap_reg[1][3]
    SLICE_X102Y85        FDCE                                         r  input_taps[2].input_tap_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.873     1.988    clk_i_IBUF_BUFG
    SLICE_X102Y85        FDCE                                         r  input_taps[2].input_tap_reg[2][3]/C
                         clock pessimism             -0.518     1.471    
    SLICE_X102Y85        FDCE (Hold_fdce_C_D)         0.064     1.535    input_taps[2].input_tap_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 input_taps[1].input_tap_reg[1][21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_taps[2].input_tap_reg[2][21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.604     1.471    clk_i_IBUF_BUFG
    SLICE_X102Y85        FDCE                                         r  input_taps[1].input_tap_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y85        FDCE (Prop_fdce_C_Q)         0.164     1.635 r  input_taps[1].input_tap_reg[1][21]/Q
                         net (fo=2, routed)           0.070     1.705    input_taps[1].input_tap_reg[1][21]
    SLICE_X102Y85        FDCE                                         r  input_taps[2].input_tap_reg[2][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.873     1.988    clk_i_IBUF_BUFG
    SLICE_X102Y85        FDCE                                         r  input_taps[2].input_tap_reg[2][21]/C
                         clock pessimism             -0.518     1.471    
    SLICE_X102Y85        FDCE (Hold_fdce_C_D)         0.060     1.531    input_taps[2].input_tap_reg[2][21]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 input_taps[1].input_tap_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_taps[2].input_tap_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.605     1.472    clk_i_IBUF_BUFG
    SLICE_X102Y87        FDCE                                         r  input_taps[1].input_tap_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y87        FDCE (Prop_fdce_C_Q)         0.164     1.636 r  input_taps[1].input_tap_reg[1][7]/Q
                         net (fo=2, routed)           0.070     1.706    input_taps[1].input_tap_reg[1][7]
    SLICE_X102Y87        FDCE                                         r  input_taps[2].input_tap_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.874     1.989    clk_i_IBUF_BUFG
    SLICE_X102Y87        FDCE                                         r  input_taps[2].input_tap_reg[2][7]/C
                         clock pessimism             -0.518     1.472    
    SLICE_X102Y87        FDCE (Hold_fdce_C_D)         0.060     1.532    input_taps[2].input_tap_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 y_tap_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_taps[0].output_tap_reg[0][20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.608     1.475    clk_i_IBUF_BUFG
    SLICE_X103Y93        FDCE                                         r  y_tap_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  y_tap_reg[20]/Q
                         net (fo=1, routed)           0.110     1.726    y_o_OBUF[20]
    SLICE_X102Y93        FDCE                                         r  output_taps[0].output_tap_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.878     1.993    clk_i_IBUF_BUFG
    SLICE_X102Y93        FDCE                                         r  output_taps[0].output_tap_reg[0][20]/C
                         clock pessimism             -0.506     1.488    
    SLICE_X102Y93        FDCE (Hold_fdce_C_D)         0.063     1.551    output_taps[0].output_tap_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 output_taps[0].output_tap_reg[0][19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_taps[1].output_tap_reg[1][19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.609     1.476    clk_i_IBUF_BUFG
    SLICE_X103Y98        FDCE                                         r  output_taps[0].output_tap_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y98        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  output_taps[0].output_tap_reg[0][19]/Q
                         net (fo=2, routed)           0.122     1.739    output_taps[0].output_tap_reg[0][19]
    SLICE_X103Y99        FDCE                                         r  output_taps[1].output_tap_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.879     1.994    clk_i_IBUF_BUFG
    SLICE_X103Y99        FDCE                                         r  output_taps[1].output_tap_reg[1][19]/C
                         clock pessimism             -0.503     1.492    
    SLICE_X103Y99        FDCE (Hold_fdce_C_D)         0.071     1.563    output_taps[1].output_tap_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 output_taps[0].output_tap_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_taps[1].output_tap_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.609     1.476    clk_i_IBUF_BUFG
    SLICE_X103Y97        FDCE                                         r  output_taps[0].output_tap_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  output_taps[0].output_tap_reg[0][5]/Q
                         net (fo=2, routed)           0.125     1.742    output_taps[0].output_tap_reg[0][5]
    SLICE_X103Y96        FDCE                                         r  output_taps[1].output_tap_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.878     1.993    clk_i_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  output_taps[1].output_tap_reg[1][5]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X103Y96        FDCE (Hold_fdce_C_D)         0.072     1.563    output_taps[1].output_tap_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 input_taps[0].input_tap_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_taps[1].input_tap_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.455%)  route 0.126ns (43.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.604     1.471    clk_i_IBUF_BUFG
    SLICE_X104Y84        FDCE                                         r  input_taps[0].input_tap_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDCE (Prop_fdce_C_Q)         0.164     1.635 r  input_taps[0].input_tap_reg[0][3]/Q
                         net (fo=2, routed)           0.126     1.761    input_taps[0].input_tap_reg[0][3]
    SLICE_X102Y85        FDCE                                         r  input_taps[1].input_tap_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.873     1.988    clk_i_IBUF_BUFG
    SLICE_X102Y85        FDCE                                         r  input_taps[1].input_tap_reg[1][3]/C
                         clock pessimism             -0.483     1.506    
    SLICE_X102Y85        FDCE (Hold_fdce_C_D)         0.076     1.582    input_taps[1].input_tap_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 input_taps[1].input_tap_reg[1][22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_taps[2].input_tap_reg[2][22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.604     1.471    clk_i_IBUF_BUFG
    SLICE_X102Y85        FDCE                                         r  input_taps[1].input_tap_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y85        FDCE (Prop_fdce_C_Q)         0.164     1.635 r  input_taps[1].input_tap_reg[1][22]/Q
                         net (fo=2, routed)           0.070     1.705    input_taps[1].input_tap_reg[1][22]
    SLICE_X102Y85        FDCE                                         r  input_taps[2].input_tap_reg[2][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.873     1.988    clk_i_IBUF_BUFG
    SLICE_X102Y85        FDCE                                         r  input_taps[2].input_tap_reg[2][22]/C
                         clock pessimism             -0.518     1.471    
    SLICE_X102Y85        FDCE (Hold_fdce_C_D)         0.053     1.524    input_taps[2].input_tap_reg[2][22]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 y_tap_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_taps[0].output_tap_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.608     1.475    clk_i_IBUF_BUFG
    SLICE_X105Y96        FDCE                                         r  y_tap_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  y_tap_reg[12]/Q
                         net (fo=1, routed)           0.112     1.728    y_o_OBUF[12]
    SLICE_X104Y97        FDCE                                         r  output_taps[0].output_tap_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.880     1.995    clk_i_IBUF_BUFG
    SLICE_X104Y97        FDCE                                         r  output_taps[0].output_tap_reg[0][12]/C
                         clock pessimism             -0.504     1.492    
    SLICE_X104Y97        FDCE (Hold_fdce_C_D)         0.052     1.544    output_taps[0].output_tap_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y36     acc_x0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y39     acc_y0/CLK
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X107Y95   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X107Y95   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X107Y95   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X103Y84   input_taps[0].coeff_x_reg[0][0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X107Y86   input_taps[0].coeff_x_reg[0][10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X106Y86   input_taps[0].coeff_x_reg[0][11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X106Y88   input_taps[0].coeff_x_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y87   input_taps[0].coeff_x_reg[0][8]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y87   input_taps[0].coeff_x_reg[0][9]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y88   input_taps[1].input_tap_reg[1][10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y87   input_taps[1].input_tap_reg[1][11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y88   input_taps[1].input_tap_reg[1][12]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X102Y88   input_taps[1].input_tap_reg[1][15]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y87   input_taps[1].input_tap_reg[1][23]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X102Y87   input_taps[1].input_tap_reg[1][7]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y88   input_taps[1].input_tap_reg[1][8]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y88   input_taps[1].input_tap_reg[1][9]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X103Y84   input_taps[0].coeff_x_reg[0][0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X102Y84   input_taps[0].coeff_x_reg[0][3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X102Y84   input_taps[0].input_tap_reg[0][20]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X102Y84   input_taps[0].coeff_x_reg[0][7]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X102Y84   input_taps[2].coeff_x_reg[2][0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X101Y84   input_taps[2].coeff_x_reg[2][1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X101Y84   input_taps[2].coeff_x_reg[2][2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X101Y84   input_taps[2].coeff_x_reg[2][3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X101Y84   input_taps[2].coeff_x_reg[2][4]/C
High Pulse Width  Fast    FDPE/C       n/a            0.500         5.000       4.500      SLICE_X107Y95   FSM_onehot_state_reg[0]/C



