Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Feb  2 16:03:33 2023
| Host         : pc-u3-305-04 running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pulse_gen_timing_summary_routed.rpt -pb pulse_gen_timing_summary_routed.pb -rpx pulse_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : pulse_gen
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.392        0.000                      0                    9        0.252        0.000                      0                    9        3.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MCLK   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MCLK                5.392        0.000                      0                    9        0.252        0.000                      0                    9        3.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        MCLK                        
(none)                      MCLK          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MCLK
  To Clock:  MCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.642ns (31.334%)  route 1.407ns (68.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 12.643 - 8.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.835     5.165    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     5.683 f  ppulse.cpt_reg[0]/Q
                         net (fo=6, routed)           0.831     6.514    ppulse.cpt_reg[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.124     6.638 r  ppulse.cpt[3]_i_1/O
                         net (fo=4, routed)           0.576     7.214    ppulse.cpt[3]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    U7                                                0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.656    12.643    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/C
                         clock pessimism              0.522    13.165    
                         clock uncertainty           -0.035    13.130    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.524    12.606    ppulse.cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.642ns (31.334%)  route 1.407ns (68.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 12.643 - 8.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.835     5.165    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     5.683 f  ppulse.cpt_reg[0]/Q
                         net (fo=6, routed)           0.831     6.514    ppulse.cpt_reg[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.124     6.638 r  ppulse.cpt[3]_i_1/O
                         net (fo=4, routed)           0.576     7.214    ppulse.cpt[3]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    U7                                                0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.656    12.643    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[1]/C
                         clock pessimism              0.522    13.165    
                         clock uncertainty           -0.035    13.130    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.524    12.606    ppulse.cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.642ns (31.334%)  route 1.407ns (68.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 12.643 - 8.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.835     5.165    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     5.683 f  ppulse.cpt_reg[0]/Q
                         net (fo=6, routed)           0.831     6.514    ppulse.cpt_reg[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.124     6.638 r  ppulse.cpt[3]_i_1/O
                         net (fo=4, routed)           0.576     7.214    ppulse.cpt[3]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    U7                                                0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.656    12.643    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[2]/C
                         clock pessimism              0.522    13.165    
                         clock uncertainty           -0.035    13.130    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.524    12.606    ppulse.cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.642ns (31.334%)  route 1.407ns (68.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 12.643 - 8.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.835     5.165    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     5.683 f  ppulse.cpt_reg[0]/Q
                         net (fo=6, routed)           0.831     6.514    ppulse.cpt_reg[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.124     6.638 r  ppulse.cpt[3]_i_1/O
                         net (fo=4, routed)           0.576     7.214    ppulse.cpt[3]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    U7                                                0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.656    12.643    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/C
                         clock pessimism              0.522    13.165    
                         clock uncertainty           -0.035    13.130    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.524    12.606    ppulse.cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_reg/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.779ns (47.683%)  route 0.855ns (52.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 12.643 - 8.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.835     5.165    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.478     5.643 f  ppulse.cpt_reg[3]/Q
                         net (fo=3, routed)           0.855     6.498    ppulse.cpt_reg[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.301     6.799 r  P_i_2/O
                         net (fo=1, routed)           0.000     6.799    p_1_in
    SLICE_X0Y5           FDRE                                         r  P_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    U7                                                0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.656    12.643    MCLK_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  P_reg/C
                         clock pessimism              0.497    13.140    
                         clock uncertainty           -0.035    13.105    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.077    13.182    P_reg
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                          -6.799    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.795ns (47.047%)  route 0.895ns (52.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 12.643 - 8.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.835     5.165    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.478     5.643 r  ppulse.cpt_reg[1]/Q
                         net (fo=5, routed)           0.895     6.538    ppulse.cpt_reg[1]
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.317     6.855 r  ppulse.cpt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.855    p_0_in[1]
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    U7                                                0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.656    12.643    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[1]/C
                         clock pessimism              0.522    13.165    
                         clock uncertainty           -0.035    13.130    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.118    13.248    ppulse.cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.807ns (53.385%)  route 0.705ns (46.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 12.643 - 8.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.835     5.165    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.478     5.643 r  ppulse.cpt_reg[3]/Q
                         net (fo=3, routed)           0.705     6.348    ppulse.cpt_reg[3]
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.329     6.677 r  ppulse.cpt[3]_i_2/O
                         net (fo=1, routed)           0.000     6.677    p_0_in[3]
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    U7                                                0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.656    12.643    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/C
                         clock pessimism              0.522    13.165    
                         clock uncertainty           -0.035    13.130    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.118    13.248    ppulse.cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.642ns (48.705%)  route 0.676ns (51.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 12.643 - 8.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.835     5.165    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     5.683 r  ppulse.cpt_reg[2]/Q
                         net (fo=4, routed)           0.676     6.360    ppulse.cpt_reg[2]
    SLICE_X0Y6           LUT3 (Prop_lut3_I2_O)        0.124     6.484 r  ppulse.cpt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.484    p_0_in[2]
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    U7                                                0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.656    12.643    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[2]/C
                         clock pessimism              0.522    13.165    
                         clock uncertainty           -0.035    13.130    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.081    13.211    ppulse.cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.211    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.642ns (53.568%)  route 0.556ns (46.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 12.643 - 8.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.835     5.165    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     5.683 f  ppulse.cpt_reg[0]/Q
                         net (fo=6, routed)           0.556     6.240    ppulse.cpt_reg[0]
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.364 r  ppulse.cpt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.364    p_0_in[0]
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    U7                                                0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.656    12.643    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/C
                         clock pessimism              0.522    13.165    
                         clock uncertainty           -0.035    13.130    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.077    13.207    ppulse.cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.207    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                  6.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_reg/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.246ns (63.424%)  route 0.142ns (36.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.623     1.598    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.148     1.746 f  ppulse.cpt_reg[1]/Q
                         net (fo=5, routed)           0.142     1.888    ppulse.cpt_reg[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.098     1.986 r  P_i_2/O
                         net (fo=1, routed)           0.000     1.986    p_1_in
    SLICE_X0Y5           FDRE                                         r  P_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  P_reg/C
                         clock pessimism             -0.503     1.614    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.120     1.734    P_reg
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.623     1.598    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.164     1.762 r  ppulse.cpt_reg[0]/Q
                         net (fo=6, routed)           0.198     1.961    ppulse.cpt_reg[0]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.043     2.004 r  ppulse.cpt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.004    p_0_in[1]
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[1]/C
                         clock pessimism             -0.519     1.598    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.131     1.729    ppulse.cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.623     1.598    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.164     1.762 r  ppulse.cpt_reg[0]/Q
                         net (fo=6, routed)           0.198     1.961    ppulse.cpt_reg[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.043     2.004 r  ppulse.cpt[3]_i_2/O
                         net (fo=1, routed)           0.000     2.004    p_0_in[3]
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/C
                         clock pessimism             -0.519     1.598    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.131     1.729    ppulse.cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.623     1.598    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.164     1.762 r  ppulse.cpt_reg[0]/Q
                         net (fo=6, routed)           0.198     1.961    ppulse.cpt_reg[0]
    SLICE_X0Y6           LUT3 (Prop_lut3_I0_O)        0.045     2.006 r  ppulse.cpt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.006    p_0_in[2]
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[2]/C
                         clock pessimism             -0.519     1.598    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.121     1.719    ppulse.cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.623     1.598    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.164     1.762 f  ppulse.cpt_reg[0]/Q
                         net (fo=6, routed)           0.198     1.961    ppulse.cpt_reg[0]
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     2.006 r  ppulse.cpt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.006    p_0_in[0]
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/C
                         clock pessimism             -0.519     1.598    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.120     1.718    ppulse.cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.247ns (44.905%)  route 0.303ns (55.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.623     1.598    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.148     1.746 f  ppulse.cpt_reg[3]/Q
                         net (fo=3, routed)           0.124     1.870    ppulse.cpt_reg[3]
    SLICE_X0Y6           LUT5 (Prop_lut5_I2_O)        0.099     1.969 r  ppulse.cpt[3]_i_1/O
                         net (fo=4, routed)           0.179     2.148    ppulse.cpt[3]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/C
                         clock pessimism             -0.519     1.598    
    SLICE_X0Y6           FDRE (Hold_fdre_C_R)         0.009     1.607    ppulse.cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.247ns (44.905%)  route 0.303ns (55.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.623     1.598    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.148     1.746 f  ppulse.cpt_reg[3]/Q
                         net (fo=3, routed)           0.124     1.870    ppulse.cpt_reg[3]
    SLICE_X0Y6           LUT5 (Prop_lut5_I2_O)        0.099     1.969 r  ppulse.cpt[3]_i_1/O
                         net (fo=4, routed)           0.179     2.148    ppulse.cpt[3]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[1]/C
                         clock pessimism             -0.519     1.598    
    SLICE_X0Y6           FDRE (Hold_fdre_C_R)         0.009     1.607    ppulse.cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.247ns (44.905%)  route 0.303ns (55.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.623     1.598    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.148     1.746 f  ppulse.cpt_reg[3]/Q
                         net (fo=3, routed)           0.124     1.870    ppulse.cpt_reg[3]
    SLICE_X0Y6           LUT5 (Prop_lut5_I2_O)        0.099     1.969 r  ppulse.cpt[3]_i_1/O
                         net (fo=4, routed)           0.179     2.148    ppulse.cpt[3]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[2]/C
                         clock pessimism             -0.519     1.598    
    SLICE_X0Y6           FDRE (Hold_fdre_C_R)         0.009     1.607    ppulse.cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.247ns (44.905%)  route 0.303ns (55.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.623     1.598    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.148     1.746 f  ppulse.cpt_reg[3]/Q
                         net (fo=3, routed)           0.124     1.870    ppulse.cpt_reg[3]
    SLICE_X0Y6           LUT5 (Prop_lut5_I2_O)        0.099     1.969 r  ppulse.cpt[3]_i_1/O
                         net (fo=4, routed)           0.179     2.148    ppulse.cpt[3]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/C
                         clock pessimism             -0.519     1.598    
    SLICE_X0Y6           FDRE (Hold_fdre_C_R)         0.009     1.607    ppulse.cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.541    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  MCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y5     P_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y6     ppulse.cpt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y6     ppulse.cpt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y6     ppulse.cpt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y6     ppulse.cpt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y5     P_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y5     P_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y6     ppulse.cpt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y6     ppulse.cpt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y6     ppulse.cpt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y6     ppulse.cpt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y6     ppulse.cpt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y6     ppulse.cpt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y6     ppulse.cpt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y6     ppulse.cpt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y5     P_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y5     P_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y6     ppulse.cpt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y6     ppulse.cpt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y6     ppulse.cpt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y6     ppulse.cpt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y6     ppulse.cpt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y6     ppulse.cpt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y6     ppulse.cpt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y6     ppulse.cpt_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MCLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.666ns  (logic 3.137ns (67.220%)  route 1.530ns (32.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.835     5.165    MCLK_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  P_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.518     5.683 r  P_reg/Q
                         net (fo=1, routed)           1.530     7.213    P_OBUF
    W6                   OBUF (Prop_obuf_I_O)         2.619     9.832 r  P_OBUF_inst/O
                         net (fo=0)                   0.000     9.832    P
    W6                                                                r  P (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.582ns  (logic 1.299ns (82.141%)  route 0.283ns (17.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.623     1.598    MCLK_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  P_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.164     1.762 r  P_reg/Q
                         net (fo=1, routed)           0.283     2.045    P_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.135     3.180 r  P_OBUF_inst/O
                         net (fo=0)                   0.000     3.180    P
    W6                                                                r  P (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            P_reg/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.124ns  (logic 1.104ns (35.327%)  route 2.020ns (64.673%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  RST_IBUF_inst/O
                         net (fo=2, routed)           1.234     2.184    RST_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.153     2.337 r  P_i_1/O
                         net (fo=1, routed)           0.786     3.124    P_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  P_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.656     4.643    MCLK_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  P_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.885ns  (logic 1.075ns (37.247%)  route 1.810ns (62.753%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  RST_IBUF_inst/O
                         net (fo=2, routed)           1.234     2.184    RST_IBUF
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.124     2.308 r  ppulse.cpt[3]_i_1/O
                         net (fo=4, routed)           0.576     2.885    ppulse.cpt[3]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.656     4.643    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.885ns  (logic 1.075ns (37.247%)  route 1.810ns (62.753%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  RST_IBUF_inst/O
                         net (fo=2, routed)           1.234     2.184    RST_IBUF
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.124     2.308 r  ppulse.cpt[3]_i_1/O
                         net (fo=4, routed)           0.576     2.885    ppulse.cpt[3]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.656     4.643    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.885ns  (logic 1.075ns (37.247%)  route 1.810ns (62.753%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  RST_IBUF_inst/O
                         net (fo=2, routed)           1.234     2.184    RST_IBUF
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.124     2.308 r  ppulse.cpt[3]_i_1/O
                         net (fo=4, routed)           0.576     2.885    ppulse.cpt[3]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.656     4.643    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.885ns  (logic 1.075ns (37.247%)  route 1.810ns (62.753%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  RST_IBUF_inst/O
                         net (fo=2, routed)           1.234     2.184    RST_IBUF
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.124     2.308 r  ppulse.cpt[3]_i_1/O
                         net (fo=4, routed)           0.576     2.885    ppulse.cpt[3]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.656     4.643    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.224ns (25.899%)  route 0.642ns (74.101%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 f  RST_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.642    RST_IBUF
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.045     0.687 r  ppulse.cpt[3]_i_1/O
                         net (fo=4, routed)           0.179     0.867    ppulse.cpt[3]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.224ns (25.899%)  route 0.642ns (74.101%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 f  RST_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.642    RST_IBUF
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.045     0.687 r  ppulse.cpt[3]_i_1/O
                         net (fo=4, routed)           0.179     0.867    ppulse.cpt[3]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.224ns (25.899%)  route 0.642ns (74.101%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 f  RST_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.642    RST_IBUF
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.045     0.687 r  ppulse.cpt[3]_i_1/O
                         net (fo=4, routed)           0.179     0.867    ppulse.cpt[3]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.224ns (25.899%)  route 0.642ns (74.101%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 f  RST_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.642    RST_IBUF
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.045     0.687 r  ppulse.cpt[3]_i_1/O
                         net (fo=4, routed)           0.179     0.867    ppulse.cpt[3]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ppulse.cpt_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            P_reg/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.223ns (20.835%)  route 0.849ns (79.165%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 f  RST_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.642    RST_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.044     0.686 r  P_i_1/O
                         net (fo=1, routed)           0.386     1.073    P_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  P_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  P_reg/C





