info x 50 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 clkgen
term mark 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 226 7 0 516 100 50 50 10 10 0 0 0 0 CLKInstd_logicRISING_EDGECLK
var add 2 0 0 226 7 0 516 100 50 50 10 10 0 0 0 0 RSTInstd_logicRISING_EDGECLK
var add 3 0 0 226 7 0 516 100 50 50 10 10 0 0 0 0 ENInstd_logicRISING_EDGECLK
var add 4 0 0 226 7 0 516 100 50 50 10 10 0 0 0 0 DINInstd_logicRISING_EDGECLK
var add 5 0 0 226 8 0 516 100 50 50 10 10 0 0 0 0 CLK_OUTOutstd_logicRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 95 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 228 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 236 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 244 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
time info 50 50 10 10 50 50 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 536457538 30321890 0 0 0 0 0 0 0 0 0 0 0 0 0 CLKGEN.vhd
utd true 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 1 0 174 7 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = CLKGEN.vhd
Mon Sep 09 00:24:42 2013
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3.37500000000000
