vsim -gui work.RISC_V_Single_Cycle_TB
# vsim -gui work.RISC_V_Single_Cycle_TB 
# Start time: 19:42:21 on Oct 28,2021
# Loading work.RISC_V_Single_Cycle_TB
# Loading work.RISC_V_Single_Cycle
# Loading work.Control
# Loading work.PC_Register
# Loading work.Program_Memory
# Loading work.Data_Memory
# Loading work.Adder_32_Bits
# Loading work.Register_File
# Loading work.Decoder_Register_File
# Loading work.Register
# Loading work.MUXRegisterFile
# Loading work.Immediate_Unit
# Loading work.Multiplexer_2_to_1
# Loading work.ALU_Control
# Loading work.ALU
# ** Error: (vsim-3033) Instantiation of 'ANDGate' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Single_Cycle_TB/DUV File: D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 255
#         Searched libraries:
#             D:/RISC_V_Single_Cycle/proj_modelsim/work
# Error loading design
# End time: 19:42:21 on Oct 28,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vsim -gui work.RISC_V_Single_Cycle_TB
# vsim -gui work.RISC_V_Single_Cycle_TB 
# Start time: 19:42:43 on Oct 28,2021
# Loading work.RISC_V_Single_Cycle_TB
# Loading work.RISC_V_Single_Cycle
# Loading work.Control
# Loading work.PC_Register
# Loading work.Program_Memory
# Loading work.Data_Memory
# Loading work.Adder_32_Bits
# Loading work.Register_File
# Loading work.Decoder_Register_File
# Loading work.Register
# Loading work.MUXRegisterFile
# Loading work.Immediate_Unit
# Loading work.Multiplexer_2_to_1
# Loading work.ALU_Control
# Loading work.ALU
# ** Error: (vsim-3033) Instantiation of 'ANDGate' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Single_Cycle_TB/DUV File: D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 255
#         Searched libraries:
#             D:/RISC_V_Single_Cycle/proj_modelsim/work
# Error loading design
# End time: 19:42:43 on Oct 28,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
restart -f
# No Design Loaded!
vsim -gui work.RISC_V_Single_Cycle_TB
# vsim -gui work.RISC_V_Single_Cycle_TB 
# Start time: 19:43:56 on Oct 28,2021
# Loading work.RISC_V_Single_Cycle_TB
# Loading work.RISC_V_Single_Cycle
# Loading work.Control
# Loading work.PC_Register
# Loading work.Program_Memory
# Loading work.Data_Memory
# Loading work.Adder_32_Bits
# Loading work.Register_File
# Loading work.Decoder_Register_File
# Loading work.Register
# Loading work.MUXRegisterFile
# Loading work.Immediate_Unit
# Loading work.Multiplexer_2_to_1
# Loading work.ALU_Control
# Loading work.ALU
# ** Error: (vsim-3033) Instantiation of 'ANDGate' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Single_Cycle_TB/DUV File: D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 255
#         Searched libraries:
#             D:/RISC_V_Single_Cycle/proj_modelsim/work
# Error loading design
# End time: 19:43:56 on Oct 28,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of Adder_32_Bits.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Control.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Register_File.v was successful.
# Compile of Immediate_Unit.v was successful.
# Compile of Multiplexer_2_to_1.v was successful.
# Compile of MUX_Register_File.v was successful.
# Compile of PC_Register.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of Register.v was successful.
# Compile of Register_File.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_TB.v was successful.
# Compile of ANDGate.v was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.RISC_V_Single_Cycle_TB
# vsim -gui work.RISC_V_Single_Cycle_TB 
# Start time: 19:46:50 on Oct 28,2021
# Loading work.RISC_V_Single_Cycle_TB
# Loading work.RISC_V_Single_Cycle
# Loading work.Control
# Loading work.PC_Register
# Loading work.Program_Memory
# Loading work.Data_Memory
# Loading work.Adder_32_Bits
# Loading work.Register_File
# Loading work.Decoder_Register_File
# Loading work.Register
# Loading work.MUXRegisterFile
# Loading work.Immediate_Unit
# Loading work.Multiplexer_2_to_1
# Loading work.ALU_Control
# Loading work.ALU
# Loading work.ANDGate
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Result'. The port definition is at: D:/RISC_V_Single_Cycle/src/Adder_32_Bits.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM File: D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 148
do D:/RISC_V_Single_Cycle/proj_modelsim/simulacion-sw-lw.do
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Result'. The port definition is at: D:/RISC_V_Single_Cycle/src/Adder_32_Bits.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM File: D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 148
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Result'. The port definition is at: D:/RISC_V_Single_Cycle/src/Adder_32_Bits.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM File: D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 148
run
add wave -position end sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/*
add wave -position end  sim:/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Result
add wave -position 38  sim:/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0
add wave -position 39  sim:/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data1
# Compile of Adder_32_Bits.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Control.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Register_File.v was successful.
# Compile of Immediate_Unit.v was successful.
# Compile of Multiplexer_2_to_1.v was successful.
# Compile of MUX_Register_File.v was successful.
# Compile of PC_Register.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of Register.v was successful.
# Compile of Register_File.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_TB.v was successful.
# Compile of ANDGate.v was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_Single_Cycle_TB
# Loading work.RISC_V_Single_Cycle
# Loading work.Control
# Loading work.PC_Register
# Loading work.Program_Memory
# Loading work.Data_Memory
# Loading work.Adder_32_Bits
# Loading work.Register_File
# Loading work.Decoder_Register_File
# Loading work.Register
# Loading work.MUXRegisterFile
# Loading work.Immediate_Unit
# Loading work.Multiplexer_2_to_1
# Loading work.ALU_Control
# Loading work.ALU
# Loading work.ANDGate
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Result'. The port definition is at: D:/RISC_V_Single_Cycle/src/Adder_32_Bits.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM File: D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 148
run
# Compile of Adder_32_Bits.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Control.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Register_File.v was successful.
# Compile of Immediate_Unit.v was successful.
# Compile of Multiplexer_2_to_1.v was successful.
# Compile of MUX_Register_File.v was successful.
# Compile of PC_Register.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of Register.v was successful.
# Compile of Register_File.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_TB.v was successful.
# Compile of ANDGate.v was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_Single_Cycle_TB
# Loading work.RISC_V_Single_Cycle
# Loading work.Control
# Loading work.PC_Register
# Loading work.Program_Memory
# Loading work.Data_Memory
# Loading work.Adder_32_Bits
# Loading work.Register_File
# Loading work.Decoder_Register_File
# Loading work.Register
# Loading work.MUXRegisterFile
# Loading work.Immediate_Unit
# Loading work.Multiplexer_2_to_1
# Loading work.ALU_Control
# Loading work.ALU
# Loading work.ANDGate
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Result'. The port definition is at: D:/RISC_V_Single_Cycle/src/Adder_32_Bits.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM File: D:/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 148
run
# Compile of Adder_32_Bits.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Control.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Register_File.v was successful.
# Compile of Immediate_Unit.v was successful.
# Compile of Multiplexer_2_to_1.v was successful.
# Compile of MUX_Register_File.v was successful.
# Compile of PC_Register.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of Register.v was successful.
# Compile of Register_File.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_TB.v was successful.
# Compile of ANDGate.v was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_Single_Cycle_TB
# Loading work.RISC_V_Single_Cycle
# Loading work.Control
# Loading work.PC_Register
# Loading work.Program_Memory
# Loading work.Data_Memory
# Loading work.Adder_32_Bits
# Loading work.Register_File
# Loading work.Decoder_Register_File
# Loading work.Register
# Loading work.MUXRegisterFile
# Loading work.Immediate_Unit
# Loading work.Multiplexer_2_to_1
# Loading work.ALU_Control
# Loading work.ALU
# Loading work.ANDGate
run
# Compile of Adder_32_Bits.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Control.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Register_File.v was successful.
# Compile of Immediate_Unit.v was successful.
# Compile of Multiplexer_2_to_1.v was successful.
# Compile of MUX_Register_File.v was successful.
# Compile of PC_Register.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of Register.v was successful.
# Compile of Register_File.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_TB.v was successful.
# Compile of ANDGate.v was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_Single_Cycle_TB
# Loading work.RISC_V_Single_Cycle
# Loading work.Control
# Loading work.PC_Register
# Loading work.Program_Memory
# Loading work.Data_Memory
# Loading work.Adder_32_Bits
# Loading work.Register_File
# Loading work.Decoder_Register_File
# Loading work.Register
# Loading work.MUXRegisterFile
# Loading work.Immediate_Unit
# Loading work.Multiplexer_2_to_1
# Loading work.ALU_Control
# Loading work.ALU
# Loading work.ANDGate
run
restart
run
# Compile of Adder_32_Bits.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Control.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Register_File.v was successful.
# Compile of Immediate_Unit.v was successful.
# Compile of Multiplexer_2_to_1.v was successful.
# Compile of MUX_Register_File.v was successful.
# Compile of PC_Register.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of Register.v was successful.
# Compile of Register_File.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_TB.v was successful.
# Compile of ANDGate.v was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_Single_Cycle_TB
# Loading work.RISC_V_Single_Cycle
# Loading work.Control
# Loading work.PC_Register
# Loading work.Program_Memory
# Loading work.Data_Memory
# Loading work.Adder_32_Bits
# Loading work.Register_File
# Loading work.Decoder_Register_File
# Loading work.Register
# Loading work.MUXRegisterFile
# Loading work.Immediate_Unit
# Loading work.Multiplexer_2_to_1
# Loading work.ALU_Control
# Loading work.ALU
# Loading work.ANDGate
run
# End time: 22:04:03 on Oct 28,2021, Elapsed time: 2:17:13
# Errors: 0, Warnings: 1
