// Seed: 1132656763
module module_0 (
    input wand id_0,
    output supply1 id_1,
    output wand id_2,
    output supply0 id_3
);
  wire id_5;
  tri1 id_6, id_7, id_8, id_9, id_10;
  wire id_11;
  assign id_8 = 1 == id_6;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    input supply1 id_3,
    output tri id_4
);
  always @(posedge id_3) begin
    if (id_3 && 1'h0) id_4 = id_3;
    if (id_3 & id_2) id_0 = id_3;
  end
  module_0(
      id_3, id_0, id_4, id_4
  );
endmodule
