# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_lab6.srcs/sources_1/new/lab6_fsm.v"
verilog xil_defaultlib  "../../../project_lab6.srcs/sources_1/new/lab6_datapath.v"
verilog xil_defaultlib  "../../../project_lab6.srcs/sources_1/new/lab6.v"
verilog xil_defaultlib  "../../../project_lab6.srcs/sim_1/new/sim_lab6.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
