{"vcs1":{"timestamp_begin":1681964651.414354201, "rt":0.38, "ut":0.17, "st":0.10}}
{"vcselab":{"timestamp_begin":1681964651.863524155, "rt":0.41, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1681964652.321175058, "rt":0.21, "ut":0.09, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681964651.059596689}
{"VCS_COMP_START_TIME": 1681964651.059596689}
{"VCS_COMP_END_TIME": 1681964652.607715300}
{"VCS_USER_OPTIONS": "+lint=all -sverilog top.sv datapath.sv FSM.sv library.sv IO.sv chip.sv"}
{"vcs1": {"peak_mem": 337052}}
{"stitch_vcselab": {"peak_mem": 238980}}
