Icarus Verilog Preprocessor version 10.1 (stable) ()

Copyright (c) 1999-2011,2015 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
/usr/lib/x86_64-linux-gnu/ivl/system.sft: Processing System Function Table file.
/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.sft: Processing System Function Table file.
/usr/lib/x86_64-linux-gnu/ivl/v2005_math.sft: Processing System Function Table file.
/usr/lib/x86_64-linux-gnu/ivl/va_math.sft: Processing System Function Table file.
Using language generation: IEEE1364-2001-noconfig,no-specify,xtypes,icarus-misc
PARSING INPUT
LOCATING TOP-LEVEL MODULES
   example_multiple_forLoop_multiple_tb_top
 ... done, 0.01 seconds.
ELABORATING DESIGN
 ... done, 0.04 seconds.
RUNNING FUNCTORS
 -F cprop ...
 ... Iteration detected 103 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 1909 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 1909 dangling signals and 261 events.
 ... done
CALCULATING ISLANDS
 ... done, 0 seconds.
CODE GENERATION
 ... invoking target_design
 ... done, 0.03 seconds.
STATISTICS
lex_string: add_count=6634 hit_count=23629
Icarus Verilog version 10.1 (stable) ()

Copyright 1998-2015 Stephen Williams

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /usr/lib/x86_64-linux-gnu/ivl/ivlpp  -v -L -F"/tmp/ivrlg27ba42904" -f"/tmp/ivrlg7ba42904" -p"/tmp/ivrli7ba42904"  | /usr/lib/x86_64-linux-gnu/ivl/ivl -v -C"/tmp/ivrlh7ba42904" -C"/usr/lib/x86_64-linux-gnu/ivl/vvp.conf" -- -
Start reading vector           1's values from input file.

Reading of vector values from input file completed. Simulation started.
 return_port =     723030   expected =     723030 

Simulation ended after                53911 cycles.

Simulation completed with success

