<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="reset_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="TDS_mode_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="enable_VIO[3]"/>
        <net name="enable_VIO[2]"/>
        <net name="enable_VIO[1]"/>
        <net name="enable_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="48"/>
      </probeOptions>
      <nets>
        <net name="D_MAC_add_VIO[47]"/>
        <net name="D_MAC_add_VIO[46]"/>
        <net name="D_MAC_add_VIO[45]"/>
        <net name="D_MAC_add_VIO[44]"/>
        <net name="D_MAC_add_VIO[43]"/>
        <net name="D_MAC_add_VIO[42]"/>
        <net name="D_MAC_add_VIO[41]"/>
        <net name="D_MAC_add_VIO[40]"/>
        <net name="D_MAC_add_VIO[39]"/>
        <net name="D_MAC_add_VIO[38]"/>
        <net name="D_MAC_add_VIO[37]"/>
        <net name="D_MAC_add_VIO[36]"/>
        <net name="D_MAC_add_VIO[35]"/>
        <net name="D_MAC_add_VIO[34]"/>
        <net name="D_MAC_add_VIO[33]"/>
        <net name="D_MAC_add_VIO[32]"/>
        <net name="D_MAC_add_VIO[31]"/>
        <net name="D_MAC_add_VIO[30]"/>
        <net name="D_MAC_add_VIO[29]"/>
        <net name="D_MAC_add_VIO[28]"/>
        <net name="D_MAC_add_VIO[27]"/>
        <net name="D_MAC_add_VIO[26]"/>
        <net name="D_MAC_add_VIO[25]"/>
        <net name="D_MAC_add_VIO[24]"/>
        <net name="D_MAC_add_VIO[23]"/>
        <net name="D_MAC_add_VIO[22]"/>
        <net name="D_MAC_add_VIO[21]"/>
        <net name="D_MAC_add_VIO[20]"/>
        <net name="D_MAC_add_VIO[19]"/>
        <net name="D_MAC_add_VIO[18]"/>
        <net name="D_MAC_add_VIO[17]"/>
        <net name="D_MAC_add_VIO[16]"/>
        <net name="D_MAC_add_VIO[15]"/>
        <net name="D_MAC_add_VIO[14]"/>
        <net name="D_MAC_add_VIO[13]"/>
        <net name="D_MAC_add_VIO[12]"/>
        <net name="D_MAC_add_VIO[11]"/>
        <net name="D_MAC_add_VIO[10]"/>
        <net name="D_MAC_add_VIO[9]"/>
        <net name="D_MAC_add_VIO[8]"/>
        <net name="D_MAC_add_VIO[7]"/>
        <net name="D_MAC_add_VIO[6]"/>
        <net name="D_MAC_add_VIO[5]"/>
        <net name="D_MAC_add_VIO[4]"/>
        <net name="D_MAC_add_VIO[3]"/>
        <net name="D_MAC_add_VIO[2]"/>
        <net name="D_MAC_add_VIO[1]"/>
        <net name="D_MAC_add_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="48"/>
      </probeOptions>
      <nets>
        <net name="S_MAC_add_VIO[47]"/>
        <net name="S_MAC_add_VIO[46]"/>
        <net name="S_MAC_add_VIO[45]"/>
        <net name="S_MAC_add_VIO[44]"/>
        <net name="S_MAC_add_VIO[43]"/>
        <net name="S_MAC_add_VIO[42]"/>
        <net name="S_MAC_add_VIO[41]"/>
        <net name="S_MAC_add_VIO[40]"/>
        <net name="S_MAC_add_VIO[39]"/>
        <net name="S_MAC_add_VIO[38]"/>
        <net name="S_MAC_add_VIO[37]"/>
        <net name="S_MAC_add_VIO[36]"/>
        <net name="S_MAC_add_VIO[35]"/>
        <net name="S_MAC_add_VIO[34]"/>
        <net name="S_MAC_add_VIO[33]"/>
        <net name="S_MAC_add_VIO[32]"/>
        <net name="S_MAC_add_VIO[31]"/>
        <net name="S_MAC_add_VIO[30]"/>
        <net name="S_MAC_add_VIO[29]"/>
        <net name="S_MAC_add_VIO[28]"/>
        <net name="S_MAC_add_VIO[27]"/>
        <net name="S_MAC_add_VIO[26]"/>
        <net name="S_MAC_add_VIO[25]"/>
        <net name="S_MAC_add_VIO[24]"/>
        <net name="S_MAC_add_VIO[23]"/>
        <net name="S_MAC_add_VIO[22]"/>
        <net name="S_MAC_add_VIO[21]"/>
        <net name="S_MAC_add_VIO[20]"/>
        <net name="S_MAC_add_VIO[19]"/>
        <net name="S_MAC_add_VIO[18]"/>
        <net name="S_MAC_add_VIO[17]"/>
        <net name="S_MAC_add_VIO[16]"/>
        <net name="S_MAC_add_VIO[15]"/>
        <net name="S_MAC_add_VIO[14]"/>
        <net name="S_MAC_add_VIO[13]"/>
        <net name="S_MAC_add_VIO[12]"/>
        <net name="S_MAC_add_VIO[11]"/>
        <net name="S_MAC_add_VIO[10]"/>
        <net name="S_MAC_add_VIO[9]"/>
        <net name="S_MAC_add_VIO[8]"/>
        <net name="S_MAC_add_VIO[7]"/>
        <net name="S_MAC_add_VIO[6]"/>
        <net name="S_MAC_add_VIO[5]"/>
        <net name="S_MAC_add_VIO[4]"/>
        <net name="S_MAC_add_VIO[3]"/>
        <net name="S_MAC_add_VIO[2]"/>
        <net name="S_MAC_add_VIO[1]"/>
        <net name="S_MAC_add_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="counter_th_VIO[11]"/>
        <net name="counter_th_VIO[10]"/>
        <net name="counter_th_VIO[9]"/>
        <net name="counter_th_VIO[8]"/>
        <net name="counter_th_VIO[7]"/>
        <net name="counter_th_VIO[6]"/>
        <net name="counter_th_VIO[5]"/>
        <net name="counter_th_VIO[4]"/>
        <net name="counter_th_VIO[3]"/>
        <net name="counter_th_VIO[2]"/>
        <net name="counter_th_VIO[1]"/>
        <net name="counter_th_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="idle_counter_number_th_VIO[15]"/>
        <net name="idle_counter_number_th_VIO[14]"/>
        <net name="idle_counter_number_th_VIO[13]"/>
        <net name="idle_counter_number_th_VIO[12]"/>
        <net name="idle_counter_number_th_VIO[11]"/>
        <net name="idle_counter_number_th_VIO[10]"/>
        <net name="idle_counter_number_th_VIO[9]"/>
        <net name="idle_counter_number_th_VIO[8]"/>
        <net name="idle_counter_number_th_VIO[7]"/>
        <net name="idle_counter_number_th_VIO[6]"/>
        <net name="idle_counter_number_th_VIO[5]"/>
        <net name="idle_counter_number_th_VIO[4]"/>
        <net name="idle_counter_number_th_VIO[3]"/>
        <net name="idle_counter_number_th_VIO[2]"/>
        <net name="idle_counter_number_th_VIO[1]"/>
        <net name="idle_counter_number_th_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="debug_enable_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="enbale_trigger_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="trigger_width_VIO[9]"/>
        <net name="trigger_width_VIO[8]"/>
        <net name="trigger_width_VIO[7]"/>
        <net name="trigger_width_VIO[6]"/>
        <net name="trigger_width_VIO[5]"/>
        <net name="trigger_width_VIO[4]"/>
        <net name="trigger_width_VIO[3]"/>
        <net name="trigger_width_VIO[2]"/>
        <net name="trigger_width_VIO[1]"/>
        <net name="trigger_width_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_CPLL4_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt0_cplllock_out"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_CPLL4_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt1_cplllock_out"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_CPLL4_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt2_cplllock_out"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_CPLL4_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt3_cplllock_out"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_CPLL4_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt0_cpllreset_in"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_CPLL4_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt1_cpllreset_in"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_CPLL4_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt2_cpllreset_in"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_CPLL4_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt3_cpllreset_in"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt0_rx_fsm_reset_done_out"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt1_rx_fsm_reset_done_out"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt2_rx_fsm_reset_done_out"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt3_rx_fsm_reset_done_out"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/softe_reset"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt0_data_valid_in"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt1_data_valid_in"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt2_data_valid_in"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt3_data_valid_in"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_linked_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_valid_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/data_tran_stop"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_linked"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_fifo_write"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_read_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_read"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="116"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="116"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[119]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[118]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[117]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[116]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[119]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[118]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[117]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[116]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_linked_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_valid_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/data_tran_stop"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_linked"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_fifo_write"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_read_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_read"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="116"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="116"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[119]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[118]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[117]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[116]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[119]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[118]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[117]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[116]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_linked_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_valid_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/data_tran_stop"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_linked"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_fifo_write"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_read_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_read"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="116"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="116"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[119]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[118]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[117]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[116]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[119]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[118]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[117]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[116]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_linked_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_valid_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/data_tran_stop"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_linked"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_fifo_write"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_read_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_read"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="116"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="116"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[119]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[118]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[117]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[116]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[119]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[118]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[117]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[116]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/start_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/start_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/start_inner_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/counter_enbale"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/hit_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/count_out[19]"/>
        <net name="inst_hit_statistic_module/count_out[18]"/>
        <net name="inst_hit_statistic_module/count_out[17]"/>
        <net name="inst_hit_statistic_module/count_out[16]"/>
        <net name="inst_hit_statistic_module/count_out[15]"/>
        <net name="inst_hit_statistic_module/count_out[14]"/>
        <net name="inst_hit_statistic_module/count_out[13]"/>
        <net name="inst_hit_statistic_module/count_out[12]"/>
        <net name="inst_hit_statistic_module/count_out[11]"/>
        <net name="inst_hit_statistic_module/count_out[10]"/>
        <net name="inst_hit_statistic_module/count_out[9]"/>
        <net name="inst_hit_statistic_module/count_out[8]"/>
        <net name="inst_hit_statistic_module/count_out[7]"/>
        <net name="inst_hit_statistic_module/count_out[6]"/>
        <net name="inst_hit_statistic_module/count_out[5]"/>
        <net name="inst_hit_statistic_module/count_out[4]"/>
        <net name="inst_hit_statistic_module/count_out[3]"/>
        <net name="inst_hit_statistic_module/count_out[2]"/>
        <net name="inst_hit_statistic_module/count_out[1]"/>
        <net name="inst_hit_statistic_module/count_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/ready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/tick"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/hit"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/cycle_counter[11]"/>
        <net name="inst_readout_control/cycle_counter[10]"/>
        <net name="inst_readout_control/cycle_counter[9]"/>
        <net name="inst_readout_control/cycle_counter[8]"/>
        <net name="inst_readout_control/cycle_counter[7]"/>
        <net name="inst_readout_control/cycle_counter[6]"/>
        <net name="inst_readout_control/cycle_counter[5]"/>
        <net name="inst_readout_control/cycle_counter[4]"/>
        <net name="inst_readout_control/cycle_counter[3]"/>
        <net name="inst_readout_control/cycle_counter[2]"/>
        <net name="inst_readout_control/cycle_counter[1]"/>
        <net name="inst_readout_control/cycle_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/sample_cycle_counter[11]"/>
        <net name="inst_readout_control/sample_cycle_counter[10]"/>
        <net name="inst_readout_control/sample_cycle_counter[9]"/>
        <net name="inst_readout_control/sample_cycle_counter[8]"/>
        <net name="inst_readout_control/sample_cycle_counter[7]"/>
        <net name="inst_readout_control/sample_cycle_counter[6]"/>
        <net name="inst_readout_control/sample_cycle_counter[5]"/>
        <net name="inst_readout_control/sample_cycle_counter[4]"/>
        <net name="inst_readout_control/sample_cycle_counter[3]"/>
        <net name="inst_readout_control/sample_cycle_counter[2]"/>
        <net name="inst_readout_control/sample_cycle_counter[1]"/>
        <net name="inst_readout_control/sample_cycle_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/cycle_counter_pasue"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/packet_count[7]"/>
        <net name="inst_readout_control/packet_count[6]"/>
        <net name="inst_readout_control/packet_count[5]"/>
        <net name="inst_readout_control/packet_count[4]"/>
        <net name="inst_readout_control/packet_count[3]"/>
        <net name="inst_readout_control/packet_count[2]"/>
        <net name="inst_readout_control/packet_count[1]"/>
        <net name="inst_readout_control/packet_count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/counter_th[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/start_point_1[10]"/>
        <net name="inst_readout_control/start_point_1[9]"/>
        <net name="inst_readout_control/start_point_1[8]"/>
        <net name="inst_readout_control/start_point_1[7]"/>
        <net name="inst_readout_control/start_point_1[6]"/>
        <net name="inst_readout_control/start_point_1[5]"/>
        <net name="inst_readout_control/start_point_1[4]"/>
        <net name="inst_readout_control/start_point_1[3]"/>
        <net name="inst_readout_control/start_point_1[2]"/>
        <net name="inst_readout_control/start_point_1[1]"/>
        <net name="inst_readout_control/start_point_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/start_point[11]"/>
        <net name="inst_readout_control/start_point[10]"/>
        <net name="inst_readout_control/start_point[9]"/>
        <net name="inst_readout_control/start_point[8]"/>
        <net name="inst_readout_control/start_point[7]"/>
        <net name="inst_readout_control/start_point[6]"/>
        <net name="inst_readout_control/start_point[5]"/>
        <net name="inst_readout_control/start_point[4]"/>
        <net name="inst_readout_control/start_point[3]"/>
        <net name="inst_readout_control/start_point[2]"/>
        <net name="inst_readout_control/start_point[1]"/>
        <net name="inst_readout_control/start_point[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/readout_processing"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/channel_not_empty_r[7]"/>
        <net name="inst_readout_control/channel_not_empty_r[6]"/>
        <net name="inst_readout_control/channel_not_empty_r[5]"/>
        <net name="inst_readout_control/channel_not_empty_r[4]"/>
        <net name="inst_readout_control/channel_not_empty_r[3]"/>
        <net name="inst_readout_control/channel_not_empty_r[2]"/>
        <net name="inst_readout_control/channel_not_empty_r[1]"/>
        <net name="inst_readout_control/channel_not_empty_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/channel_not_empty[7]"/>
        <net name="inst_readout_control/channel_not_empty[6]"/>
        <net name="inst_readout_control/channel_not_empty[5]"/>
        <net name="inst_readout_control/channel_not_empty[4]"/>
        <net name="inst_readout_control/channel_not_empty[3]"/>
        <net name="inst_readout_control/channel_not_empty[2]"/>
        <net name="inst_readout_control/channel_not_empty[1]"/>
        <net name="inst_readout_control/channel_not_empty[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/channel_not_empty_r_one_hot[7]"/>
        <net name="inst_readout_control/channel_not_empty_r_one_hot[6]"/>
        <net name="inst_readout_control/channel_not_empty_r_one_hot[5]"/>
        <net name="inst_readout_control/channel_not_empty_r_one_hot[4]"/>
        <net name="inst_readout_control/channel_not_empty_r_one_hot[3]"/>
        <net name="inst_readout_control/channel_not_empty_r_one_hot[2]"/>
        <net name="inst_readout_control/channel_not_empty_r_one_hot[1]"/>
        <net name="inst_readout_control/channel_not_empty_r_one_hot[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/idle_cyle_num[15]"/>
        <net name="inst_readout_control/idle_cyle_num[14]"/>
        <net name="inst_readout_control/idle_cyle_num[13]"/>
        <net name="inst_readout_control/idle_cyle_num[12]"/>
        <net name="inst_readout_control/idle_cyle_num[11]"/>
        <net name="inst_readout_control/idle_cyle_num[10]"/>
        <net name="inst_readout_control/idle_cyle_num[9]"/>
        <net name="inst_readout_control/idle_cyle_num[8]"/>
        <net name="inst_readout_control/idle_cyle_num[7]"/>
        <net name="inst_readout_control/idle_cyle_num[6]"/>
        <net name="inst_readout_control/idle_cyle_num[5]"/>
        <net name="inst_readout_control/idle_cyle_num[4]"/>
        <net name="inst_readout_control/idle_cyle_num[3]"/>
        <net name="inst_readout_control/idle_cyle_num[2]"/>
        <net name="inst_readout_control/idle_cyle_num[1]"/>
        <net name="inst_readout_control/idle_cyle_num[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/idle_counter_number_th[15]"/>
        <net name="inst_readout_control/idle_counter_number_th[14]"/>
        <net name="inst_readout_control/idle_counter_number_th[13]"/>
        <net name="inst_readout_control/idle_counter_number_th[12]"/>
        <net name="inst_readout_control/idle_counter_number_th[11]"/>
        <net name="inst_readout_control/idle_counter_number_th[10]"/>
        <net name="inst_readout_control/idle_counter_number_th[9]"/>
        <net name="inst_readout_control/idle_counter_number_th[8]"/>
        <net name="inst_readout_control/idle_counter_number_th[7]"/>
        <net name="inst_readout_control/idle_counter_number_th[6]"/>
        <net name="inst_readout_control/idle_counter_number_th[5]"/>
        <net name="inst_readout_control/idle_counter_number_th[4]"/>
        <net name="inst_readout_control/idle_counter_number_th[3]"/>
        <net name="inst_readout_control/idle_counter_number_th[2]"/>
        <net name="inst_readout_control/idle_counter_number_th[1]"/>
        <net name="inst_readout_control/idle_counter_number_th[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/idle_cylce"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/idle_cylce_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/eth_fifo_data[119]"/>
        <net name="inst_readout_control/eth_fifo_data[118]"/>
        <net name="inst_readout_control/eth_fifo_data[117]"/>
        <net name="inst_readout_control/eth_fifo_data[116]"/>
        <net name="inst_readout_control/eth_fifo_data[115]"/>
        <net name="inst_readout_control/eth_fifo_data[114]"/>
        <net name="inst_readout_control/eth_fifo_data[113]"/>
        <net name="inst_readout_control/eth_fifo_data[112]"/>
        <net name="inst_readout_control/eth_fifo_data[111]"/>
        <net name="inst_readout_control/eth_fifo_data[110]"/>
        <net name="inst_readout_control/eth_fifo_data[109]"/>
        <net name="inst_readout_control/eth_fifo_data[108]"/>
        <net name="inst_readout_control/eth_fifo_data[107]"/>
        <net name="inst_readout_control/eth_fifo_data[106]"/>
        <net name="inst_readout_control/eth_fifo_data[105]"/>
        <net name="inst_readout_control/eth_fifo_data[104]"/>
        <net name="inst_readout_control/eth_fifo_data[103]"/>
        <net name="inst_readout_control/eth_fifo_data[102]"/>
        <net name="inst_readout_control/eth_fifo_data[101]"/>
        <net name="inst_readout_control/eth_fifo_data[100]"/>
        <net name="inst_readout_control/eth_fifo_data[99]"/>
        <net name="inst_readout_control/eth_fifo_data[98]"/>
        <net name="inst_readout_control/eth_fifo_data[97]"/>
        <net name="inst_readout_control/eth_fifo_data[96]"/>
        <net name="inst_readout_control/eth_fifo_data[95]"/>
        <net name="inst_readout_control/eth_fifo_data[94]"/>
        <net name="inst_readout_control/eth_fifo_data[93]"/>
        <net name="inst_readout_control/eth_fifo_data[92]"/>
        <net name="inst_readout_control/eth_fifo_data[91]"/>
        <net name="inst_readout_control/eth_fifo_data[90]"/>
        <net name="inst_readout_control/eth_fifo_data[89]"/>
        <net name="inst_readout_control/eth_fifo_data[88]"/>
        <net name="inst_readout_control/eth_fifo_data[87]"/>
        <net name="inst_readout_control/eth_fifo_data[86]"/>
        <net name="inst_readout_control/eth_fifo_data[85]"/>
        <net name="inst_readout_control/eth_fifo_data[84]"/>
        <net name="inst_readout_control/eth_fifo_data[83]"/>
        <net name="inst_readout_control/eth_fifo_data[82]"/>
        <net name="inst_readout_control/eth_fifo_data[81]"/>
        <net name="inst_readout_control/eth_fifo_data[80]"/>
        <net name="inst_readout_control/eth_fifo_data[79]"/>
        <net name="inst_readout_control/eth_fifo_data[78]"/>
        <net name="inst_readout_control/eth_fifo_data[77]"/>
        <net name="inst_readout_control/eth_fifo_data[76]"/>
        <net name="inst_readout_control/eth_fifo_data[75]"/>
        <net name="inst_readout_control/eth_fifo_data[74]"/>
        <net name="inst_readout_control/eth_fifo_data[73]"/>
        <net name="inst_readout_control/eth_fifo_data[72]"/>
        <net name="inst_readout_control/eth_fifo_data[71]"/>
        <net name="inst_readout_control/eth_fifo_data[70]"/>
        <net name="inst_readout_control/eth_fifo_data[69]"/>
        <net name="inst_readout_control/eth_fifo_data[68]"/>
        <net name="inst_readout_control/eth_fifo_data[67]"/>
        <net name="inst_readout_control/eth_fifo_data[66]"/>
        <net name="inst_readout_control/eth_fifo_data[65]"/>
        <net name="inst_readout_control/eth_fifo_data[64]"/>
        <net name="inst_readout_control/eth_fifo_data[63]"/>
        <net name="inst_readout_control/eth_fifo_data[62]"/>
        <net name="inst_readout_control/eth_fifo_data[61]"/>
        <net name="inst_readout_control/eth_fifo_data[60]"/>
        <net name="inst_readout_control/eth_fifo_data[59]"/>
        <net name="inst_readout_control/eth_fifo_data[58]"/>
        <net name="inst_readout_control/eth_fifo_data[57]"/>
        <net name="inst_readout_control/eth_fifo_data[56]"/>
        <net name="inst_readout_control/eth_fifo_data[55]"/>
        <net name="inst_readout_control/eth_fifo_data[54]"/>
        <net name="inst_readout_control/eth_fifo_data[53]"/>
        <net name="inst_readout_control/eth_fifo_data[52]"/>
        <net name="inst_readout_control/eth_fifo_data[51]"/>
        <net name="inst_readout_control/eth_fifo_data[50]"/>
        <net name="inst_readout_control/eth_fifo_data[49]"/>
        <net name="inst_readout_control/eth_fifo_data[48]"/>
        <net name="inst_readout_control/eth_fifo_data[47]"/>
        <net name="inst_readout_control/eth_fifo_data[46]"/>
        <net name="inst_readout_control/eth_fifo_data[45]"/>
        <net name="inst_readout_control/eth_fifo_data[44]"/>
        <net name="inst_readout_control/eth_fifo_data[43]"/>
        <net name="inst_readout_control/eth_fifo_data[42]"/>
        <net name="inst_readout_control/eth_fifo_data[41]"/>
        <net name="inst_readout_control/eth_fifo_data[40]"/>
        <net name="inst_readout_control/eth_fifo_data[39]"/>
        <net name="inst_readout_control/eth_fifo_data[38]"/>
        <net name="inst_readout_control/eth_fifo_data[37]"/>
        <net name="inst_readout_control/eth_fifo_data[36]"/>
        <net name="inst_readout_control/eth_fifo_data[35]"/>
        <net name="inst_readout_control/eth_fifo_data[34]"/>
        <net name="inst_readout_control/eth_fifo_data[33]"/>
        <net name="inst_readout_control/eth_fifo_data[32]"/>
        <net name="inst_readout_control/eth_fifo_data[31]"/>
        <net name="inst_readout_control/eth_fifo_data[30]"/>
        <net name="inst_readout_control/eth_fifo_data[29]"/>
        <net name="inst_readout_control/eth_fifo_data[28]"/>
        <net name="inst_readout_control/eth_fifo_data[27]"/>
        <net name="inst_readout_control/eth_fifo_data[26]"/>
        <net name="inst_readout_control/eth_fifo_data[25]"/>
        <net name="inst_readout_control/eth_fifo_data[24]"/>
        <net name="inst_readout_control/eth_fifo_data[23]"/>
        <net name="inst_readout_control/eth_fifo_data[22]"/>
        <net name="inst_readout_control/eth_fifo_data[21]"/>
        <net name="inst_readout_control/eth_fifo_data[20]"/>
        <net name="inst_readout_control/eth_fifo_data[19]"/>
        <net name="inst_readout_control/eth_fifo_data[18]"/>
        <net name="inst_readout_control/eth_fifo_data[17]"/>
        <net name="inst_readout_control/eth_fifo_data[16]"/>
        <net name="inst_readout_control/eth_fifo_data[15]"/>
        <net name="inst_readout_control/eth_fifo_data[14]"/>
        <net name="inst_readout_control/eth_fifo_data[13]"/>
        <net name="inst_readout_control/eth_fifo_data[12]"/>
        <net name="inst_readout_control/eth_fifo_data[11]"/>
        <net name="inst_readout_control/eth_fifo_data[10]"/>
        <net name="inst_readout_control/eth_fifo_data[9]"/>
        <net name="inst_readout_control/eth_fifo_data[8]"/>
        <net name="inst_readout_control/eth_fifo_data[7]"/>
        <net name="inst_readout_control/eth_fifo_data[6]"/>
        <net name="inst_readout_control/eth_fifo_data[5]"/>
        <net name="inst_readout_control/eth_fifo_data[4]"/>
        <net name="inst_readout_control/eth_fifo_data[3]"/>
        <net name="inst_readout_control/eth_fifo_data[2]"/>
        <net name="inst_readout_control/eth_fifo_data[1]"/>
        <net name="inst_readout_control/eth_fifo_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/eth_fifo_write"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/data_tran_stop"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/channel_fifo_s_reset"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/byte_set[9]"/>
        <net name="inst_readout_control/byte_set[8]"/>
        <net name="inst_readout_control/byte_set[7]"/>
        <net name="inst_readout_control/byte_set[6]"/>
        <net name="inst_readout_control/byte_set[5]"/>
        <net name="inst_readout_control/byte_set[4]"/>
        <net name="inst_readout_control/byte_set[3]"/>
        <net name="inst_readout_control/byte_set[2]"/>
        <net name="inst_readout_control/byte_set[1]"/>
        <net name="inst_readout_control/byte_set[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[119]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[118]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[117]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[116]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[115]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[114]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[113]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[112]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[111]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[110]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[109]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[108]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[107]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[106]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[105]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[104]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[103]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[102]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[101]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[100]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[99]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[98]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[97]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[96]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[95]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[94]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[93]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[92]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[91]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[90]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[89]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[88]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[87]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[86]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[85]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[84]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[83]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[82]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[81]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[80]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[79]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[78]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[77]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[76]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[75]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[74]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[73]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[72]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[71]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[70]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[69]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[68]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[67]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[66]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[65]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[64]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[63]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[62]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[61]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[60]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[59]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[58]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[57]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[56]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[55]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[54]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[53]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[52]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[51]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[50]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[49]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[48]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[47]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[46]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[45]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[44]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[43]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[42]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[41]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[40]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[39]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[38]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[37]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[36]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[35]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[34]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[33]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[32]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[31]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[30]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[29]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[28]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[27]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[26]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[25]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[24]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[23]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[22]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[21]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[20]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[19]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[18]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[17]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[16]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[15]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[14]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[13]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[12]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[11]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[10]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[9]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[8]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[7]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[6]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[5]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[4]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[3]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[2]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[1]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/eth_bridge_fifo_rd"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/tx_axis_fifo_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/tx_axis_fifo_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[119]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[118]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[117]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[116]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[115]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[114]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[113]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[112]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[111]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[110]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[109]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[108]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[107]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[106]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[105]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[104]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[103]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[102]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[101]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[100]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[99]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[98]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[97]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[96]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[95]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[94]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[93]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[92]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[91]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[90]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[89]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[88]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[87]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[86]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[85]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[84]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[83]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[82]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[81]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[80]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[79]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[78]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[77]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[76]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[75]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[74]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[73]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[72]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[71]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[70]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[69]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[68]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[67]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[66]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[65]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[64]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[63]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[62]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[61]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[60]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[59]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[58]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[57]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[56]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[55]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[54]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[53]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[52]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[51]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[50]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[49]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[48]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[47]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[46]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[45]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[44]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[43]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[42]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[41]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[40]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[39]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[38]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[37]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[36]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[35]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[34]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[33]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[32]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[31]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[30]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[29]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[28]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[27]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[26]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[25]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[24]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[23]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[22]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[21]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[20]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[19]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[18]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[17]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[16]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[15]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[14]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[13]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[12]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[11]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[10]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[9]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[8]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[7]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[6]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[5]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[4]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[3]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[2]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[1]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/tx_axis_fifo_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r[119]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r[118]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r[117]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r[116]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r[115]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r[114]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r[113]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r[112]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:10"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/start_r[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/start_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:10"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/busy_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:10"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/start_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:10"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[8]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[7]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[6]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[5]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[4]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[3]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[2]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:10"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[15]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[14]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[13]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[12]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[11]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[10]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[9]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[8]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[7]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[6]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[5]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[4]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[3]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[2]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:11"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/start_r[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/start_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:11"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/busy_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:11"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/start_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:11"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[8]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[7]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[6]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[5]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[4]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[3]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[2]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:11"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[15]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[14]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[13]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[12]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[11]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[10]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[9]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[8]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[7]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[6]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[5]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[4]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[3]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[2]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:12"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/start_r[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/start_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:12"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/busy_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:12"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/start_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:12"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[8]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[7]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[6]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[5]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[4]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[3]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[2]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:12"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[15]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[14]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[13]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[12]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[11]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[10]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[9]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[8]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[7]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[6]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[5]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[4]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[3]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[2]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:13"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/start_r[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/start_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:13"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/busy_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:13"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/start_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:13"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[8]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[7]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[6]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[5]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[4]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[3]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[2]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:13"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[15]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[14]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[13]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[12]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[11]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[10]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[9]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[8]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[7]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[6]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[5]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[4]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[3]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[2]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:14"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/band_id_lut_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/wea_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:14"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/band_id_lut_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_data_in_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_data_in_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_data_in_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_data_in_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_data_in_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_data_in_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_data_in_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_data_in_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:14"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/band_id_lut_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[8]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:15"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_strip_trigger_gen/vio_strip_trigger_gen_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/enable_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:15"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_strip_trigger_gen/vio_strip_trigger_gen_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[11]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[10]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[9]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[8]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:15"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_strip_trigger_gen/vio_strip_trigger_gen_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/bandid_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/bandid_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/bandid_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/bandid_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/bandid_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/bandid_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/bandid_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/bandid_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:15"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_strip_trigger_gen/vio_strip_trigger_gen_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/phi_id_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/phi_id_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/phi_id_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/phi_id_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/phi_id_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:15"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_strip_trigger_gen/vio_strip_trigger_gen_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/load_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:16"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_tds_link_latency_alignment/link_alignment_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_tds_link_latency_alignment/ref_TDS_select_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/inst_tds_link_latency_alignment/ref_TDS_select_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:17"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/other_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bcid_select_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/bcid_select_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/bcid_select_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:17"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/other_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/phi_id_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/phi_id_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/phi_id_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/phi_id_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/phi_id_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:17"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/other_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/trigger_match_window_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/trigger_match_window_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/trigger_match_window_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/trigger_match_window_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/trigger_match_window_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/trigger_match_window_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/trigger_match_window_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/trigger_match_window_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:17"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/other_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[15]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[14]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[13]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[12]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[11]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[10]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[9]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[8]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1032_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1031_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="2"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1030_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="3"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1029_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="4"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1028_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="5"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1027_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="6"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1026_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="7"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1025__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="8"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1024_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="9"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1023_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="10"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1022_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="11"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1021_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="12"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1020_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="13"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1019_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="14"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1018_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="15"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1017__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="16"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1016_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="17"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1015_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="18"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1014_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="19"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1013_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="20"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1012_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="21"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1011_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="22"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1010_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="23"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1009__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="24"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1008_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="25"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1007_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="26"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1006_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="27"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1005_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="28"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1004_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="29"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1003_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="30"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1002_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="31"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1001__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="32"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1000_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="33"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_999_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="34"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_998_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="35"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_997_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="36"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_996_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="37"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_995_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="38"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_994_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="39"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_993__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="40"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_992_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="41"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_991_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="42"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_990_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="43"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_989_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="44"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_988_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="45"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_987_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="46"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_986_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="47"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_985__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="48"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_984_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="49"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_983_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="50"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_982_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="51"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_981_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="52"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_980_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="53"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_979_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="54"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_978_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="55"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_977__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="56"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_976_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="57"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_975_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="58"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_974_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="59"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_973_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="60"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_972_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="61"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_971_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="62"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_970_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="63"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_969__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="64"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_968_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="65"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_967_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="66"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_966_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="67"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_965_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="68"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_964_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="69"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_963_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="70"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_962_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="71"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_961__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="72"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_960_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="73"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_959_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="74"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_958_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="75"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_957_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="76"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_956_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="77"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_955_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="78"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_954_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="79"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_953__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="80"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_952_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="81"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_951_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="82"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_950_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="83"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_949_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="84"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_948_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="85"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_947_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="86"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_946_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="87"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_945__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="88"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_944_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="89"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_943_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="90"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_942_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="91"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_941_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="92"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_940_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="93"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_939_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="94"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_938_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="95"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_937__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="96"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_936_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="97"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_935_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="98"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_934_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="99"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_933_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="100"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_932_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="101"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_931_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="102"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_930_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="103"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_929__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="104"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_928_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="105"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_927_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="106"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_926_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="107"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_925_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="108"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_924_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="109"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_923_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="110"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_922_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="111"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_921__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="112"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_920_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="113"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_919_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="114"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_918_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="115"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_917_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="116"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_916_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="117"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_915_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="118"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_914_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="119"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_913__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="120"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_912_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="121"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_911_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="122"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_910_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="123"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_909_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="124"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_908_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="125"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_907_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="126"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_906_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="127"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_905__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="128"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_904_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="129"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_903_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="130"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_902_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="131"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_901_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="132"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_900_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="133"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_899_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="134"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_898_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="135"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_897__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="136"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_896_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="137"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_895_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="138"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_894_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="139"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_893_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="140"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_892_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="141"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_891_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="142"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_890_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="143"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_889__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="144"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_888_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="145"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_887_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="146"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_886_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="147"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_885_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="148"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_884_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="149"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_883_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="150"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_882_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="151"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_881__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="152"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_880_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="153"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_879_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="154"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_878_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="155"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_877_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="156"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_876_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="157"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_875_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="158"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_874_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="159"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_873__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="160"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_872_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="161"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_871_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="162"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_870_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="163"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_869_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="164"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_868_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="165"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_867_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="166"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_866_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="167"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_865__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="168"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_864_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="169"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_863_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="170"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_862_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="171"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_861_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="172"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_860_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="173"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_859_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="174"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_858_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="175"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_857__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="176"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_856_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="177"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_855_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="178"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_854_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="179"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_853_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="180"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_852_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="181"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_851_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="182"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_850_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="183"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_849__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="184"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_848_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="185"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_847_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="186"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_846_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="187"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_845_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="188"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_844_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="189"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_843_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="190"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_842_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="191"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_841__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="192"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_840_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="193"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_839_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="194"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_838_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="195"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_837_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="196"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_836_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="197"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_835_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="198"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_834_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="199"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_833__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="200"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_832_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="201"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_831_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="202"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_830_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="203"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_829_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="204"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_828_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="205"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_827_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="206"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_826_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="207"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_825__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="208"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_824_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="209"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_823_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="210"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_822_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="211"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_821_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="212"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_820_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="213"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_819_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="214"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_818_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="215"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_817__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="216"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_816_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="217"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_815_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="218"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_814_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="219"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_813_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="220"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_812_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="221"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_811_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="222"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_810_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="223"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_809__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="224"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_808_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="225"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_807_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="226"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_806_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="227"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_805_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="228"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_804_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="229"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_803_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="230"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_802_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="231"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_801__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="232"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_800_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="233"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_799_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="234"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_798_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="235"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_797_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="236"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_796_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="237"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_795_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="238"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_794_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="239"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_793__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="240"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_792_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="241"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_791_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="242"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_790_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="243"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_789_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="244"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_788_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="245"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_787_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="246"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_786_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="247"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_785__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="248"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_784_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="249"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_783_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="250"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_782_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="251"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_781_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="252"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_780_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="253"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_779_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="254"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_778_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="255"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_777__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_1[6]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_1[5]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_1[4]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_1[3]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_1[2]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_1[1]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="7"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1025__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="8"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_2[14]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_2[13]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_2[12]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_2[11]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_2[10]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_2[9]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_2[8]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="15"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1017__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="16"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_3[22]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_3[21]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_3[20]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_3[19]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_3[18]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_3[17]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_3[16]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="23"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1009__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="24"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_4[30]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_4[29]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_4[28]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_4[27]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_4[26]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_4[25]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_4[24]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="31"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1001__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="32"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_5[38]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_5[37]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_5[36]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_5[35]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_5[34]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_5[33]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_5[32]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="39"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_993__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="40"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_6[46]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_6[45]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_6[44]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_6[43]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_6[42]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_6[41]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_6[40]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="47"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_985__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="48"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_7[54]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_7[53]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_7[52]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_7[51]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_7[50]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_7[49]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_7[48]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="55"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_977__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="56"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_8[62]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_8[61]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_8[60]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_8[59]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_8[58]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_8[57]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_8[56]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="63"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_969__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="64"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_9[70]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_9[69]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_9[68]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_9[67]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_9[66]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_9[65]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_9[64]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="71"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_961__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="72"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_10[78]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_10[77]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_10[76]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_10[75]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_10[74]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_10[73]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_10[72]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="79"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_953__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="80"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_11[86]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_11[85]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_11[84]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_11[83]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_11[82]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_11[81]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_11[80]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="87"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_945__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="88"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_12[94]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_12[93]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_12[92]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_12[91]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_12[90]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_12[89]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_12[88]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="95"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_937__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="96"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_13[102]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_13[101]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_13[100]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_13[99]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_13[98]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_13[97]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_13[96]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="103"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_929__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="104"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_14[110]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_14[109]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_14[108]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_14[107]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_14[106]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_14[105]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_14[104]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="111"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_921__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="112"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_15[118]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_15[117]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_15[116]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_15[115]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_15[114]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_15[113]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_15[112]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="119"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_913__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="120"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_16[126]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_16[125]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_16[124]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_16[123]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_16[122]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_16[121]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_16[120]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="127"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_905__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="128"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_17[134]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_17[133]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_17[132]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_17[131]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_17[130]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_17[129]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_17[128]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="135"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_897__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="136"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_18[142]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_18[141]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_18[140]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_18[139]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_18[138]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_18[137]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_18[136]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="143"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_889__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="144"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_19[150]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_19[149]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_19[148]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_19[147]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_19[146]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_19[145]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_19[144]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="151"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_881__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="152"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_20[158]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_20[157]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_20[156]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_20[155]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_20[154]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_20[153]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_20[152]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="159"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_873__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="160"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_21[166]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_21[165]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_21[164]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_21[163]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_21[162]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_21[161]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_21[160]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="167"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_865__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="168"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_22[174]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_22[173]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_22[172]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_22[171]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_22[170]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_22[169]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_22[168]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="175"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_857__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="176"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_23[182]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_23[181]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_23[180]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_23[179]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_23[178]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_23[177]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_23[176]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="183"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_849__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="184"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_24[190]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_24[189]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_24[188]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_24[187]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_24[186]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_24[185]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_24[184]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="191"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_841__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="192"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_25[198]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_25[197]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_25[196]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_25[195]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_25[194]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_25[193]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_25[192]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="199"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_833__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="200"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_26[206]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_26[205]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_26[204]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_26[203]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_26[202]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_26[201]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_26[200]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="207"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_825__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="208"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_27[214]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_27[213]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_27[212]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_27[211]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_27[210]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_27[209]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_27[208]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="215"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_817__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="216"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_28[222]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_28[221]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_28[220]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_28[219]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_28[218]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_28[217]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_28[216]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="223"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_809__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="224"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_29[230]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_29[229]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_29[228]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_29[227]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_29[226]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_29[225]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_29[224]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="231"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_801__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="232"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_30[238]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_30[237]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_30[236]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_30[235]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_30[234]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_30[233]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_30[232]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="239"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_793__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="240"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_31[246]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_31[245]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_31[244]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_31[243]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_31[242]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_31[241]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_31[240]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="247"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_785__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="248"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1[254]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1[253]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1[252]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1[251]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1[250]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1[249]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1[248]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="255"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_777__2[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_1[6]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_1[5]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_1[4]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_1[3]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_1[2]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_1[1]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="7"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1025__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="8"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_2[14]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_2[13]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_2[12]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_2[11]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_2[10]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_2[9]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_2[8]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="15"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1017__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="16"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_3[22]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_3[21]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_3[20]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_3[19]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_3[18]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_3[17]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_3[16]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="23"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1009__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="24"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_4[30]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_4[29]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_4[28]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_4[27]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_4[26]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_4[25]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_4[24]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="31"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1001__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="32"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_5[38]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_5[37]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_5[36]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_5[35]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_5[34]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_5[33]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_5[32]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="39"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_993__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="40"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_6[46]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_6[45]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_6[44]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_6[43]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_6[42]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_6[41]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_6[40]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="47"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_985__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="48"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_7[54]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_7[53]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_7[52]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_7[51]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_7[50]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_7[49]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_7[48]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="55"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_977__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="56"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_8[62]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_8[61]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_8[60]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_8[59]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_8[58]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_8[57]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_8[56]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="63"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_969__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="64"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_9[70]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_9[69]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_9[68]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_9[67]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_9[66]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_9[65]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_9[64]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="71"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_961__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="72"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_10[78]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_10[77]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_10[76]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_10[75]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_10[74]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_10[73]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_10[72]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="79"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_953__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="80"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_11[86]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_11[85]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_11[84]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_11[83]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_11[82]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_11[81]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_11[80]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="87"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_945__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="88"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_12[94]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_12[93]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_12[92]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_12[91]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_12[90]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_12[89]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_12[88]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="95"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_937__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="96"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_13[102]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_13[101]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_13[100]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_13[99]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_13[98]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_13[97]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_13[96]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="103"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_929__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="104"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_14[110]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_14[109]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_14[108]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_14[107]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_14[106]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_14[105]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_14[104]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="111"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_921__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="112"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_15[118]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_15[117]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_15[116]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_15[115]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_15[114]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_15[113]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_15[112]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="119"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_913__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="120"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_16[126]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_16[125]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_16[124]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_16[123]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_16[122]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_16[121]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_16[120]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="127"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_905__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="128"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_17[134]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_17[133]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_17[132]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_17[131]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_17[130]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_17[129]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_17[128]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="135"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_897__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="136"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_18[142]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_18[141]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_18[140]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_18[139]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_18[138]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_18[137]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_18[136]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="143"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_889__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="144"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_19[150]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_19[149]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_19[148]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_19[147]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_19[146]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_19[145]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_19[144]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="151"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_881__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="152"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_20[158]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_20[157]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_20[156]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_20[155]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_20[154]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_20[153]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_20[152]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="159"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_873__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="160"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_21[166]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_21[165]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_21[164]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_21[163]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_21[162]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_21[161]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_21[160]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="167"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_865__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="168"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_22[174]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_22[173]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_22[172]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_22[171]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_22[170]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_22[169]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_22[168]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="175"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_857__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="176"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_23[182]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_23[181]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_23[180]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_23[179]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_23[178]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_23[177]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_23[176]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="183"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_849__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="184"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_24[190]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_24[189]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_24[188]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_24[187]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_24[186]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_24[185]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_24[184]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="191"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_841__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="192"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_25[198]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_25[197]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_25[196]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_25[195]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_25[194]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_25[193]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_25[192]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="199"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_833__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="200"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_26[206]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_26[205]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_26[204]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_26[203]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_26[202]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_26[201]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_26[200]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="207"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_825__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="208"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_27[214]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_27[213]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_27[212]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_27[211]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_27[210]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_27[209]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_27[208]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="215"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_817__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="216"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_28[222]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_28[221]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_28[220]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_28[219]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_28[218]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_28[217]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_28[216]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="223"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_809__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="224"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_29[230]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_29[229]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_29[228]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_29[227]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_29[226]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_29[225]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_29[224]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="231"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_801__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="232"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_30[238]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_30[237]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_30[236]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_30[235]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_30[234]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_30[233]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_30[232]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="239"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_793__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="240"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_31[246]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_31[245]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_31[244]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_31[243]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_31[242]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_31[241]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2_31[240]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="247"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_785__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="248"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2[254]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2[253]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2[252]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2[251]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2[250]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2[249]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_2[248]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="255"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_777__3[2]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_1[6]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_1[5]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_1[4]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_1[3]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_1[2]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_1[1]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="7"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1025_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="8"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_2[14]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_2[13]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_2[12]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_2[11]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_2[10]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_2[9]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_2[8]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="15"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1017_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="16"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_3[22]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_3[21]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_3[20]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_3[19]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_3[18]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_3[17]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_3[16]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="23"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1009_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="24"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_4[30]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_4[29]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_4[28]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_4[27]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_4[26]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_4[25]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_4[24]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="31"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1001_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="32"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_5[38]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_5[37]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_5[36]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_5[35]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_5[34]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_5[33]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_5[32]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="39"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_993_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="40"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_6[46]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_6[45]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_6[44]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_6[43]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_6[42]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_6[41]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_6[40]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="47"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_985_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="48"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_7[54]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_7[53]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_7[52]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_7[51]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_7[50]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_7[49]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_7[48]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="55"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_977_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="56"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_8[62]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_8[61]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_8[60]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_8[59]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_8[58]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_8[57]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_8[56]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="63"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_969_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="64"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_9[70]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_9[69]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_9[68]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_9[67]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_9[66]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_9[65]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_9[64]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="71"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_961_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="72"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_10[78]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_10[77]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_10[76]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_10[75]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_10[74]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_10[73]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_10[72]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="79"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_953_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="80"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_11[86]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_11[85]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_11[84]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_11[83]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_11[82]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_11[81]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_11[80]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="87"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_945_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="88"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_12[94]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_12[93]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_12[92]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_12[91]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_12[90]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_12[89]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_12[88]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="95"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_937_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="96"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_13[102]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_13[101]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_13[100]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_13[99]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_13[98]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_13[97]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_13[96]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="103"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_929_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="104"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_14[110]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_14[109]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_14[108]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_14[107]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_14[106]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_14[105]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_14[104]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="111"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_921_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="112"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_15[118]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_15[117]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_15[116]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_15[115]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_15[114]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_15[113]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_15[112]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="119"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_913_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="120"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_16[126]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_16[125]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_16[124]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_16[123]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_16[122]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_16[121]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_16[120]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="127"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_905_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="128"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_17[134]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_17[133]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_17[132]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_17[131]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_17[130]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_17[129]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_17[128]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="135"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_897_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="136"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_18[142]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_18[141]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_18[140]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_18[139]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_18[138]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_18[137]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_18[136]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="143"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_889_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="144"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_19[150]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_19[149]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_19[148]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_19[147]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_19[146]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_19[145]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_19[144]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="151"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_881_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="152"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_20[158]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_20[157]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_20[156]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_20[155]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_20[154]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_20[153]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_20[152]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="159"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_873_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="160"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_21[166]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_21[165]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_21[164]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_21[163]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_21[162]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_21[161]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_21[160]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="167"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_865_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="168"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_22[174]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_22[173]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_22[172]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_22[171]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_22[170]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_22[169]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_22[168]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="175"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_857_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="176"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_23[182]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_23[181]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_23[180]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_23[179]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_23[178]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_23[177]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_23[176]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="183"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_849_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="184"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_24[190]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_24[189]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_24[188]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_24[187]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_24[186]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_24[185]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_24[184]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="191"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_841_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="192"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_25[198]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_25[197]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_25[196]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_25[195]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_25[194]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_25[193]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_25[192]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="199"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_833_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="200"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_26[206]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_26[205]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_26[204]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_26[203]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_26[202]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_26[201]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_26[200]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="207"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_825_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="208"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_27[214]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_27[213]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_27[212]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_27[211]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_27[210]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_27[209]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_27[208]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="215"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_817_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="216"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_28[222]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_28[221]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_28[220]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_28[219]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_28[218]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_28[217]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_28[216]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="223"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_809_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="224"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_29[230]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_29[229]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_29[228]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_29[227]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_29[226]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_29[225]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_29[224]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="231"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_801_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="232"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_30[238]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_30[237]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_30[236]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_30[235]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_30[234]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_30[233]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_30[232]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="239"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_793_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="240"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_31[246]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_31[245]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_31[244]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_31[243]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_31[242]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_31[241]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3_31[240]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="247"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_785_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="248"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3[254]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3[253]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3[252]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3[251]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3[250]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3[249]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_3[248]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="255"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_777_[3]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/lut_ram_busy_0_VIO"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/lut_ram_busy_1_VIO"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/lut_ram_busy_2_VIO"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/lut_ram_busy_3_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/wea_0_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[8]"/>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_0_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_0_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_0_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_0_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_0_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_0_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_0_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_0_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/start_0_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/wea_1_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[8]"/>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_1_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_1_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_1_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_1_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_1_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_1_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_1_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_1_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/start_1_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/wea_2_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[8]"/>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_2_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_2_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_2_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_2_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_2_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_2_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_2_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_2_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/start_2_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/wea_3_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[8]"/>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_3_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_3_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_3_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_3_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_3_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_3_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_3_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_3_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/start_3_VIO"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/trigger_r0[2]"/>
        <net name="inst_trigger_process/trigger_r0[1]"/>
        <net name="inst_trigger_process/trigger_r0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/trigger_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/trigger_count[9]"/>
        <net name="inst_trigger_process/trigger_count[8]"/>
        <net name="inst_trigger_process/trigger_count[7]"/>
        <net name="inst_trigger_process/trigger_count[6]"/>
        <net name="inst_trigger_process/trigger_count[5]"/>
        <net name="inst_trigger_process/trigger_count[4]"/>
        <net name="inst_trigger_process/trigger_count[3]"/>
        <net name="inst_trigger_process/trigger_count[2]"/>
        <net name="inst_trigger_process/trigger_count[1]"/>
        <net name="inst_trigger_process/trigger_count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/trigger"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/enbale_trigger"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/enable_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/enable"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/trigger_index[7]"/>
        <net name="inst_trigger_process/trigger_index[6]"/>
        <net name="inst_trigger_process/trigger_index[5]"/>
        <net name="inst_trigger_process/trigger_index[4]"/>
        <net name="inst_trigger_process/trigger_index[3]"/>
        <net name="inst_trigger_process/trigger_index[2]"/>
        <net name="inst_trigger_process/trigger_index[1]"/>
        <net name="inst_trigger_process/trigger_index[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/cycle_tick"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:20"/>
        <Option Id="HW_VIO" value="statistic_VIO_top"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="statistic_ready_VIO"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:20"/>
        <Option Id="HW_VIO" value="statistic_VIO_top"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="count_out_VIO[19]"/>
        <net name="count_out_VIO[18]"/>
        <net name="count_out_VIO[17]"/>
        <net name="count_out_VIO[16]"/>
        <net name="count_out_VIO[15]"/>
        <net name="count_out_VIO[14]"/>
        <net name="count_out_VIO[13]"/>
        <net name="count_out_VIO[12]"/>
        <net name="count_out_VIO[11]"/>
        <net name="count_out_VIO[10]"/>
        <net name="count_out_VIO[9]"/>
        <net name="count_out_VIO[8]"/>
        <net name="count_out_VIO[7]"/>
        <net name="count_out_VIO[6]"/>
        <net name="count_out_VIO[5]"/>
        <net name="count_out_VIO[4]"/>
        <net name="count_out_VIO[3]"/>
        <net name="count_out_VIO[2]"/>
        <net name="count_out_VIO[1]"/>
        <net name="count_out_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:20"/>
        <Option Id="HW_VIO" value="statistic_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="start_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:20"/>
        <Option Id="HW_VIO" value="statistic_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="reset_40_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:20"/>
        <Option Id="HW_VIO" value="statistic_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="windows_VIO[19]"/>
        <net name="windows_VIO[18]"/>
        <net name="windows_VIO[17]"/>
        <net name="windows_VIO[16]"/>
        <net name="windows_VIO[15]"/>
        <net name="windows_VIO[14]"/>
        <net name="windows_VIO[13]"/>
        <net name="windows_VIO[12]"/>
        <net name="windows_VIO[11]"/>
        <net name="windows_VIO[10]"/>
        <net name="windows_VIO[9]"/>
        <net name="windows_VIO[8]"/>
        <net name="windows_VIO[7]"/>
        <net name="windows_VIO[6]"/>
        <net name="windows_VIO[5]"/>
        <net name="windows_VIO[4]"/>
        <net name="windows_VIO[3]"/>
        <net name="windows_VIO[2]"/>
        <net name="windows_VIO[1]"/>
        <net name="windows_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:20"/>
        <Option Id="HW_VIO" value="statistic_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="tds_select_VIO[3]"/>
        <net name="tds_select_VIO[2]"/>
        <net name="tds_select_VIO[1]"/>
        <net name="tds_select_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:20"/>
        <Option Id="HW_VIO" value="statistic_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="104"/>
      </probeOptions>
      <nets>
        <net name="channel_select_VIO[103]"/>
        <net name="channel_select_VIO[102]"/>
        <net name="channel_select_VIO[101]"/>
        <net name="channel_select_VIO[100]"/>
        <net name="channel_select_VIO[99]"/>
        <net name="channel_select_VIO[98]"/>
        <net name="channel_select_VIO[97]"/>
        <net name="channel_select_VIO[96]"/>
        <net name="channel_select_VIO[95]"/>
        <net name="channel_select_VIO[94]"/>
        <net name="channel_select_VIO[93]"/>
        <net name="channel_select_VIO[92]"/>
        <net name="channel_select_VIO[91]"/>
        <net name="channel_select_VIO[90]"/>
        <net name="channel_select_VIO[89]"/>
        <net name="channel_select_VIO[88]"/>
        <net name="channel_select_VIO[87]"/>
        <net name="channel_select_VIO[86]"/>
        <net name="channel_select_VIO[85]"/>
        <net name="channel_select_VIO[84]"/>
        <net name="channel_select_VIO[83]"/>
        <net name="channel_select_VIO[82]"/>
        <net name="channel_select_VIO[81]"/>
        <net name="channel_select_VIO[80]"/>
        <net name="channel_select_VIO[79]"/>
        <net name="channel_select_VIO[78]"/>
        <net name="channel_select_VIO[77]"/>
        <net name="channel_select_VIO[76]"/>
        <net name="channel_select_VIO[75]"/>
        <net name="channel_select_VIO[74]"/>
        <net name="channel_select_VIO[73]"/>
        <net name="channel_select_VIO[72]"/>
        <net name="channel_select_VIO[71]"/>
        <net name="channel_select_VIO[70]"/>
        <net name="channel_select_VIO[69]"/>
        <net name="channel_select_VIO[68]"/>
        <net name="channel_select_VIO[67]"/>
        <net name="channel_select_VIO[66]"/>
        <net name="channel_select_VIO[65]"/>
        <net name="channel_select_VIO[64]"/>
        <net name="channel_select_VIO[63]"/>
        <net name="channel_select_VIO[62]"/>
        <net name="channel_select_VIO[61]"/>
        <net name="channel_select_VIO[60]"/>
        <net name="channel_select_VIO[59]"/>
        <net name="channel_select_VIO[58]"/>
        <net name="channel_select_VIO[57]"/>
        <net name="channel_select_VIO[56]"/>
        <net name="channel_select_VIO[55]"/>
        <net name="channel_select_VIO[54]"/>
        <net name="channel_select_VIO[53]"/>
        <net name="channel_select_VIO[52]"/>
        <net name="channel_select_VIO[51]"/>
        <net name="channel_select_VIO[50]"/>
        <net name="channel_select_VIO[49]"/>
        <net name="channel_select_VIO[48]"/>
        <net name="channel_select_VIO[47]"/>
        <net name="channel_select_VIO[46]"/>
        <net name="channel_select_VIO[45]"/>
        <net name="channel_select_VIO[44]"/>
        <net name="channel_select_VIO[43]"/>
        <net name="channel_select_VIO[42]"/>
        <net name="channel_select_VIO[41]"/>
        <net name="channel_select_VIO[40]"/>
        <net name="channel_select_VIO[39]"/>
        <net name="channel_select_VIO[38]"/>
        <net name="channel_select_VIO[37]"/>
        <net name="channel_select_VIO[36]"/>
        <net name="channel_select_VIO[35]"/>
        <net name="channel_select_VIO[34]"/>
        <net name="channel_select_VIO[33]"/>
        <net name="channel_select_VIO[32]"/>
        <net name="channel_select_VIO[31]"/>
        <net name="channel_select_VIO[30]"/>
        <net name="channel_select_VIO[29]"/>
        <net name="channel_select_VIO[28]"/>
        <net name="channel_select_VIO[27]"/>
        <net name="channel_select_VIO[26]"/>
        <net name="channel_select_VIO[25]"/>
        <net name="channel_select_VIO[24]"/>
        <net name="channel_select_VIO[23]"/>
        <net name="channel_select_VIO[22]"/>
        <net name="channel_select_VIO[21]"/>
        <net name="channel_select_VIO[20]"/>
        <net name="channel_select_VIO[19]"/>
        <net name="channel_select_VIO[18]"/>
        <net name="channel_select_VIO[17]"/>
        <net name="channel_select_VIO[16]"/>
        <net name="channel_select_VIO[15]"/>
        <net name="channel_select_VIO[14]"/>
        <net name="channel_select_VIO[13]"/>
        <net name="channel_select_VIO[12]"/>
        <net name="channel_select_VIO[11]"/>
        <net name="channel_select_VIO[10]"/>
        <net name="channel_select_VIO[9]"/>
        <net name="channel_select_VIO[8]"/>
        <net name="channel_select_VIO[7]"/>
        <net name="channel_select_VIO[6]"/>
        <net name="channel_select_VIO[5]"/>
        <net name="channel_select_VIO[4]"/>
        <net name="channel_select_VIO[3]"/>
        <net name="channel_select_VIO[2]"/>
        <net name="channel_select_VIO[1]"/>
        <net name="channel_select_VIO[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:21"/>
        <Option Id="HW_ILA" value="trigger_match_monitor_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="trigger"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:21"/>
        <Option Id="HW_ILA" value="trigger_match_monitor_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="data_valid_flag[3]"/>
        <net name="data_valid_flag[2]"/>
        <net name="data_valid_flag[1]"/>
        <net name="data_valid_flag[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
