######################################################################
#
# File name : display_mgr_tb_compile.do
# Created on: Fri Aug 19 19:39:15 +0800 2022
#
# Auto generated by Vivado for 'behavioral' simulation
#
######################################################################
C:\\questasim64_2020.1\\win64\\vlib questa_lib/work
C:\\questasim64_2020.1\\win64\\vlib questa_lib/msim

C:\\questasim64_2020.1\\win64\\vlib questa_lib/msim/xil_defaultlib

C:\\questasim64_2020.1\\win64\\vmap xil_defaultlib questa_lib/msim/xil_defaultlib

C:\\questasim64_2020.1\\win64\\vlog  -incr -work xil_defaultlib  "+incdir+../../../../Eink_controller_V1.0.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" "+incdir+../../../../Eink_controller_V1.0.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" "+incdir+../../../../Eink_controller_V1.0.gen/sources_1/ip/clock_pll" "+incdir+C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../Eink_controller_V1.0.gen/sources_1/ip/clock_pll/clock_pll_clk_wiz.v" \
"../../../../Eink_controller_V1.0.gen/sources_1/ip/clock_pll/clock_pll.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/data_mgr.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/display_mgr.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/frame_ctrl.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/frame_timing.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/level2pulse.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/sync_h2lck.v" \
"../../../../Eink_controller_V1.0.srcs/sim_1/new/display_mgr_tb.v" \


# compile glbl module
C:\\questasim64_2020.1\\win64\\vlog -work xil_defaultlib "glbl.v"

quit -force

