#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000017051e601d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000017051ed5390_0 .net "PC", 31 0, v0000017051e98f60_0;  1 drivers
v0000017051ed5570_0 .var "clk", 0 0;
v0000017051ed4990_0 .net "clkout", 0 0, L_0000017051ed11a0;  1 drivers
v0000017051ed40d0_0 .net "cycles_consumed", 31 0, v0000017051ed4b70_0;  1 drivers
v0000017051ed4a30_0 .var "rst", 0 0;
S_0000017051e604f0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000017051e601d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000017051e7e8d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000017051e7e908 .param/l "add" 0 4 5, C4<100000>;
P_0000017051e7e940 .param/l "addi" 0 4 8, C4<001000>;
P_0000017051e7e978 .param/l "addu" 0 4 5, C4<100001>;
P_0000017051e7e9b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000017051e7e9e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000017051e7ea20 .param/l "beq" 0 4 10, C4<000100>;
P_0000017051e7ea58 .param/l "bne" 0 4 10, C4<000101>;
P_0000017051e7ea90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017051e7eac8 .param/l "j" 0 4 12, C4<000010>;
P_0000017051e7eb00 .param/l "jal" 0 4 12, C4<000011>;
P_0000017051e7eb38 .param/l "jr" 0 4 6, C4<001000>;
P_0000017051e7eb70 .param/l "lw" 0 4 8, C4<100011>;
P_0000017051e7eba8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000017051e7ebe0 .param/l "or_" 0 4 5, C4<100101>;
P_0000017051e7ec18 .param/l "ori" 0 4 8, C4<001101>;
P_0000017051e7ec50 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017051e7ec88 .param/l "sll" 0 4 6, C4<000000>;
P_0000017051e7ecc0 .param/l "slt" 0 4 5, C4<101010>;
P_0000017051e7ecf8 .param/l "slti" 0 4 8, C4<101010>;
P_0000017051e7ed30 .param/l "srl" 0 4 6, C4<000010>;
P_0000017051e7ed68 .param/l "sub" 0 4 5, C4<100010>;
P_0000017051e7eda0 .param/l "subu" 0 4 5, C4<100011>;
P_0000017051e7edd8 .param/l "sw" 0 4 8, C4<101011>;
P_0000017051e7ee10 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017051e7ee48 .param/l "xori" 0 4 8, C4<001110>;
L_0000017051ed1a60 .functor NOT 1, v0000017051ed4a30_0, C4<0>, C4<0>, C4<0>;
L_0000017051ed1750 .functor NOT 1, v0000017051ed4a30_0, C4<0>, C4<0>, C4<0>;
L_0000017051ed1210 .functor NOT 1, v0000017051ed4a30_0, C4<0>, C4<0>, C4<0>;
L_0000017051ed18a0 .functor NOT 1, v0000017051ed4a30_0, C4<0>, C4<0>, C4<0>;
L_0000017051ed1910 .functor NOT 1, v0000017051ed4a30_0, C4<0>, C4<0>, C4<0>;
L_0000017051ed1440 .functor NOT 1, v0000017051ed4a30_0, C4<0>, C4<0>, C4<0>;
L_0000017051ed1ad0 .functor NOT 1, v0000017051ed4a30_0, C4<0>, C4<0>, C4<0>;
L_0000017051ed0fe0 .functor NOT 1, v0000017051ed4a30_0, C4<0>, C4<0>, C4<0>;
L_0000017051ed11a0 .functor OR 1, v0000017051ed5570_0, v0000017051e67840_0, C4<0>, C4<0>;
L_0000017051ed0c60 .functor OR 1, L_0000017051f1f440, L_0000017051f1e9a0, C4<0>, C4<0>;
L_0000017051ed13d0 .functor AND 1, L_0000017051f20340, L_0000017051f203e0, C4<1>, C4<1>;
L_0000017051ed1830 .functor NOT 1, v0000017051ed4a30_0, C4<0>, C4<0>, C4<0>;
L_0000017051ed1280 .functor OR 1, L_0000017051f20700, L_0000017051f1fb20, C4<0>, C4<0>;
L_0000017051ed0e90 .functor OR 1, L_0000017051ed1280, L_0000017051f1fbc0, C4<0>, C4<0>;
L_0000017051ed1360 .functor OR 1, L_0000017051f1ec20, L_0000017051f35330, C4<0>, C4<0>;
L_0000017051ed1520 .functor AND 1, L_0000017051f1fe40, L_0000017051ed1360, C4<1>, C4<1>;
L_0000017051ed19f0 .functor OR 1, L_0000017051f364b0, L_0000017051f34cf0, C4<0>, C4<0>;
L_0000017051ed0f70 .functor AND 1, L_0000017051f34ed0, L_0000017051ed19f0, C4<1>, C4<1>;
L_0000017051ed1050 .functor NOT 1, L_0000017051ed11a0, C4<0>, C4<0>, C4<0>;
v0000017051e99140_0 .net "ALUOp", 3 0, v0000017051e68060_0;  1 drivers
v0000017051e991e0_0 .net "ALUResult", 31 0, v0000017051e9a720_0;  1 drivers
v0000017051e99280_0 .net "ALUSrc", 0 0, v0000017051e67e80_0;  1 drivers
v0000017051e9dac0_0 .net "ALUin2", 31 0, L_0000017051f35290;  1 drivers
v0000017051e9eba0_0 .net "MemReadEn", 0 0, v0000017051e68240_0;  1 drivers
v0000017051e9e920_0 .net "MemWriteEn", 0 0, v0000017051e68740_0;  1 drivers
v0000017051e9ed80_0 .net "MemtoReg", 0 0, v0000017051e68560_0;  1 drivers
v0000017051e9e1a0_0 .net "PC", 31 0, v0000017051e98f60_0;  alias, 1 drivers
v0000017051e9dfc0_0 .net "PCPlus1", 31 0, L_0000017051f1fee0;  1 drivers
v0000017051e9ea60_0 .net "PCsrc", 0 0, v0000017051e9a0e0_0;  1 drivers
v0000017051e9e9c0_0 .net "RegDst", 0 0, v0000017051e67f20_0;  1 drivers
v0000017051e9ee20_0 .net "RegWriteEn", 0 0, v0000017051e68e20_0;  1 drivers
v0000017051e9d980_0 .net "WriteRegister", 4 0, L_0000017051f1fa80;  1 drivers
v0000017051e9e060_0 .net *"_ivl_0", 0 0, L_0000017051ed1a60;  1 drivers
L_0000017051ed6850 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017051e9e7e0_0 .net/2u *"_ivl_10", 4 0, L_0000017051ed6850;  1 drivers
L_0000017051ed6c40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051e9e100_0 .net *"_ivl_101", 15 0, L_0000017051ed6c40;  1 drivers
v0000017051e9e560_0 .net *"_ivl_102", 31 0, L_0000017051f1f620;  1 drivers
L_0000017051ed6c88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051e9df20_0 .net *"_ivl_105", 25 0, L_0000017051ed6c88;  1 drivers
L_0000017051ed6cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051e9d7a0_0 .net/2u *"_ivl_106", 31 0, L_0000017051ed6cd0;  1 drivers
v0000017051e9eb00_0 .net *"_ivl_108", 0 0, L_0000017051f20340;  1 drivers
L_0000017051ed6d18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000017051e9d700_0 .net/2u *"_ivl_110", 5 0, L_0000017051ed6d18;  1 drivers
v0000017051e9e240_0 .net *"_ivl_112", 0 0, L_0000017051f203e0;  1 drivers
v0000017051e9e2e0_0 .net *"_ivl_115", 0 0, L_0000017051ed13d0;  1 drivers
v0000017051e9d3e0_0 .net *"_ivl_116", 47 0, L_0000017051f20480;  1 drivers
L_0000017051ed6d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051e9e380_0 .net *"_ivl_119", 15 0, L_0000017051ed6d60;  1 drivers
L_0000017051ed6898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017051e9e420_0 .net/2u *"_ivl_12", 5 0, L_0000017051ed6898;  1 drivers
v0000017051e9d840_0 .net *"_ivl_120", 47 0, L_0000017051f1f120;  1 drivers
L_0000017051ed6da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051e9e4c0_0 .net *"_ivl_123", 15 0, L_0000017051ed6da8;  1 drivers
v0000017051e9db60_0 .net *"_ivl_125", 0 0, L_0000017051f1f580;  1 drivers
v0000017051e9ec40_0 .net *"_ivl_126", 31 0, L_0000017051f1ecc0;  1 drivers
v0000017051e9e740_0 .net *"_ivl_128", 47 0, L_0000017051f1f9e0;  1 drivers
v0000017051e9e600_0 .net *"_ivl_130", 47 0, L_0000017051f1f6c0;  1 drivers
v0000017051e9dc00_0 .net *"_ivl_132", 47 0, L_0000017051f205c0;  1 drivers
v0000017051e9d480_0 .net *"_ivl_134", 47 0, L_0000017051f1f1c0;  1 drivers
v0000017051e9e6a0_0 .net *"_ivl_14", 0 0, L_0000017051ed4e90;  1 drivers
v0000017051e9d0c0_0 .net *"_ivl_140", 0 0, L_0000017051ed1830;  1 drivers
L_0000017051ed6e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051e9d160_0 .net/2u *"_ivl_142", 31 0, L_0000017051ed6e38;  1 drivers
L_0000017051ed6f10 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000017051e9dca0_0 .net/2u *"_ivl_146", 5 0, L_0000017051ed6f10;  1 drivers
v0000017051e9e880_0 .net *"_ivl_148", 0 0, L_0000017051f20700;  1 drivers
L_0000017051ed6f58 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000017051e9dd40_0 .net/2u *"_ivl_150", 5 0, L_0000017051ed6f58;  1 drivers
v0000017051e9ece0_0 .net *"_ivl_152", 0 0, L_0000017051f1fb20;  1 drivers
v0000017051e9d5c0_0 .net *"_ivl_155", 0 0, L_0000017051ed1280;  1 drivers
L_0000017051ed6fa0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000017051e9cf80_0 .net/2u *"_ivl_156", 5 0, L_0000017051ed6fa0;  1 drivers
v0000017051e9d020_0 .net *"_ivl_158", 0 0, L_0000017051f1fbc0;  1 drivers
L_0000017051ed68e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000017051e9d200_0 .net/2u *"_ivl_16", 4 0, L_0000017051ed68e0;  1 drivers
v0000017051e9d2a0_0 .net *"_ivl_161", 0 0, L_0000017051ed0e90;  1 drivers
L_0000017051ed6fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051e9d340_0 .net/2u *"_ivl_162", 15 0, L_0000017051ed6fe8;  1 drivers
v0000017051e9d520_0 .net *"_ivl_164", 31 0, L_0000017051f1e860;  1 drivers
v0000017051e9d660_0 .net *"_ivl_167", 0 0, L_0000017051f20020;  1 drivers
v0000017051e9d8e0_0 .net *"_ivl_168", 15 0, L_0000017051f1fd00;  1 drivers
v0000017051e9da20_0 .net *"_ivl_170", 31 0, L_0000017051f1ea40;  1 drivers
v0000017051e9dde0_0 .net *"_ivl_174", 31 0, L_0000017051f1eae0;  1 drivers
L_0000017051ed7030 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051e9de80_0 .net *"_ivl_177", 25 0, L_0000017051ed7030;  1 drivers
L_0000017051ed7078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051ed3740_0 .net/2u *"_ivl_178", 31 0, L_0000017051ed7078;  1 drivers
v0000017051ed3d80_0 .net *"_ivl_180", 0 0, L_0000017051f1fe40;  1 drivers
L_0000017051ed70c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017051ed2660_0 .net/2u *"_ivl_182", 5 0, L_0000017051ed70c0;  1 drivers
v0000017051ed23e0_0 .net *"_ivl_184", 0 0, L_0000017051f1ec20;  1 drivers
L_0000017051ed7108 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017051ed2700_0 .net/2u *"_ivl_186", 5 0, L_0000017051ed7108;  1 drivers
v0000017051ed3100_0 .net *"_ivl_188", 0 0, L_0000017051f35330;  1 drivers
v0000017051ed3c40_0 .net *"_ivl_19", 4 0, L_0000017051ed4210;  1 drivers
v0000017051ed2480_0 .net *"_ivl_191", 0 0, L_0000017051ed1360;  1 drivers
v0000017051ed2a20_0 .net *"_ivl_193", 0 0, L_0000017051ed1520;  1 drivers
L_0000017051ed7150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017051ed39c0_0 .net/2u *"_ivl_194", 5 0, L_0000017051ed7150;  1 drivers
v0000017051ed3ba0_0 .net *"_ivl_196", 0 0, L_0000017051f34b10;  1 drivers
L_0000017051ed7198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017051ed3380_0 .net/2u *"_ivl_198", 31 0, L_0000017051ed7198;  1 drivers
L_0000017051ed6808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017051ed25c0_0 .net/2u *"_ivl_2", 5 0, L_0000017051ed6808;  1 drivers
v0000017051ed27a0_0 .net *"_ivl_20", 4 0, L_0000017051ed4350;  1 drivers
v0000017051ed2160_0 .net *"_ivl_200", 31 0, L_0000017051f36730;  1 drivers
v0000017051ed2fc0_0 .net *"_ivl_204", 31 0, L_0000017051f355b0;  1 drivers
L_0000017051ed71e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051ed31a0_0 .net *"_ivl_207", 25 0, L_0000017051ed71e0;  1 drivers
L_0000017051ed7228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051ed3240_0 .net/2u *"_ivl_208", 31 0, L_0000017051ed7228;  1 drivers
v0000017051ed3920_0 .net *"_ivl_210", 0 0, L_0000017051f34ed0;  1 drivers
L_0000017051ed7270 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017051ed34c0_0 .net/2u *"_ivl_212", 5 0, L_0000017051ed7270;  1 drivers
v0000017051ed20c0_0 .net *"_ivl_214", 0 0, L_0000017051f364b0;  1 drivers
L_0000017051ed72b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017051ed3880_0 .net/2u *"_ivl_216", 5 0, L_0000017051ed72b8;  1 drivers
v0000017051ed2c00_0 .net *"_ivl_218", 0 0, L_0000017051f34cf0;  1 drivers
v0000017051ed3ce0_0 .net *"_ivl_221", 0 0, L_0000017051ed19f0;  1 drivers
v0000017051ed3e20_0 .net *"_ivl_223", 0 0, L_0000017051ed0f70;  1 drivers
L_0000017051ed7300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017051ed3060_0 .net/2u *"_ivl_224", 5 0, L_0000017051ed7300;  1 drivers
v0000017051ed2200_0 .net *"_ivl_226", 0 0, L_0000017051f349d0;  1 drivers
v0000017051ed3560_0 .net *"_ivl_228", 31 0, L_0000017051f35830;  1 drivers
v0000017051ed2840_0 .net *"_ivl_24", 0 0, L_0000017051ed1210;  1 drivers
L_0000017051ed6928 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017051ed3420_0 .net/2u *"_ivl_26", 4 0, L_0000017051ed6928;  1 drivers
v0000017051ed3600_0 .net *"_ivl_29", 4 0, L_0000017051ed4490;  1 drivers
v0000017051ed28e0_0 .net *"_ivl_32", 0 0, L_0000017051ed18a0;  1 drivers
L_0000017051ed6970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017051ed36a0_0 .net/2u *"_ivl_34", 4 0, L_0000017051ed6970;  1 drivers
v0000017051ed2b60_0 .net *"_ivl_37", 4 0, L_0000017051ed4fd0;  1 drivers
v0000017051ed3ec0_0 .net *"_ivl_40", 0 0, L_0000017051ed1910;  1 drivers
L_0000017051ed69b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051ed37e0_0 .net/2u *"_ivl_42", 15 0, L_0000017051ed69b8;  1 drivers
v0000017051ed32e0_0 .net *"_ivl_45", 15 0, L_0000017051f1efe0;  1 drivers
v0000017051ed2ca0_0 .net *"_ivl_48", 0 0, L_0000017051ed1440;  1 drivers
v0000017051ed2520_0 .net *"_ivl_5", 5 0, L_0000017051ed4df0;  1 drivers
L_0000017051ed6a00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051ed3a60_0 .net/2u *"_ivl_50", 36 0, L_0000017051ed6a00;  1 drivers
L_0000017051ed6a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051ed3b00_0 .net/2u *"_ivl_52", 31 0, L_0000017051ed6a48;  1 drivers
v0000017051ed2340_0 .net *"_ivl_55", 4 0, L_0000017051f1f080;  1 drivers
v0000017051ed2020_0 .net *"_ivl_56", 36 0, L_0000017051f1fc60;  1 drivers
v0000017051ed22a0_0 .net *"_ivl_58", 36 0, L_0000017051f1eea0;  1 drivers
v0000017051ed2980_0 .net *"_ivl_62", 0 0, L_0000017051ed1ad0;  1 drivers
L_0000017051ed6a90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017051ed2ac0_0 .net/2u *"_ivl_64", 5 0, L_0000017051ed6a90;  1 drivers
v0000017051ed2d40_0 .net *"_ivl_67", 5 0, L_0000017051f1ef40;  1 drivers
v0000017051ed2de0_0 .net *"_ivl_70", 0 0, L_0000017051ed0fe0;  1 drivers
L_0000017051ed6ad8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051ed2e80_0 .net/2u *"_ivl_72", 57 0, L_0000017051ed6ad8;  1 drivers
L_0000017051ed6b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051ed2f20_0 .net/2u *"_ivl_74", 31 0, L_0000017051ed6b20;  1 drivers
v0000017051ed5890_0 .net *"_ivl_77", 25 0, L_0000017051f1f4e0;  1 drivers
v0000017051ed45d0_0 .net *"_ivl_78", 57 0, L_0000017051f1e900;  1 drivers
v0000017051ed56b0_0 .net *"_ivl_8", 0 0, L_0000017051ed1750;  1 drivers
v0000017051ed5bb0_0 .net *"_ivl_80", 57 0, L_0000017051f20200;  1 drivers
L_0000017051ed6b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017051ed4530_0 .net/2u *"_ivl_84", 31 0, L_0000017051ed6b68;  1 drivers
L_0000017051ed6bb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017051ed4170_0 .net/2u *"_ivl_88", 5 0, L_0000017051ed6bb0;  1 drivers
v0000017051ed5750_0 .net *"_ivl_90", 0 0, L_0000017051f1f440;  1 drivers
L_0000017051ed6bf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017051ed4c10_0 .net/2u *"_ivl_92", 5 0, L_0000017051ed6bf8;  1 drivers
v0000017051ed4670_0 .net *"_ivl_94", 0 0, L_0000017051f1e9a0;  1 drivers
v0000017051ed4030_0 .net *"_ivl_97", 0 0, L_0000017051ed0c60;  1 drivers
v0000017051ed5610_0 .net *"_ivl_98", 47 0, L_0000017051f1f3a0;  1 drivers
v0000017051ed4ad0_0 .net "adderResult", 31 0, L_0000017051f1f760;  1 drivers
v0000017051ed5cf0_0 .net "address", 31 0, L_0000017051f1f260;  1 drivers
v0000017051ed4710_0 .net "clk", 0 0, L_0000017051ed11a0;  alias, 1 drivers
v0000017051ed4b70_0 .var "cycles_consumed", 31 0;
v0000017051ed5930_0 .net "extImm", 31 0, L_0000017051f1fda0;  1 drivers
v0000017051ed59d0_0 .net "funct", 5 0, L_0000017051f20520;  1 drivers
v0000017051ed47b0_0 .net "hlt", 0 0, v0000017051e67840_0;  1 drivers
v0000017051ed57f0_0 .net "imm", 15 0, L_0000017051f20160;  1 drivers
v0000017051ed4cb0_0 .net "immediate", 31 0, L_0000017051f36230;  1 drivers
v0000017051ed5a70_0 .net "input_clk", 0 0, v0000017051ed5570_0;  1 drivers
v0000017051ed5070_0 .net "instruction", 31 0, L_0000017051f1f800;  1 drivers
v0000017051ed5250_0 .net "memoryReadData", 31 0, v0000017051e99780_0;  1 drivers
v0000017051ed52f0_0 .net "nextPC", 31 0, L_0000017051f1eb80;  1 drivers
v0000017051ed5b10_0 .net "opcode", 5 0, L_0000017051ed5430;  1 drivers
v0000017051ed51b0_0 .net "rd", 4 0, L_0000017051ed43f0;  1 drivers
v0000017051ed4850_0 .net "readData1", 31 0, L_0000017051ed1980;  1 drivers
v0000017051ed5c50_0 .net "readData1_w", 31 0, L_0000017051f362d0;  1 drivers
v0000017051ed5d90_0 .net "readData2", 31 0, L_0000017051ed12f0;  1 drivers
v0000017051ed5e30_0 .net "rs", 4 0, L_0000017051ed4f30;  1 drivers
v0000017051ed5ed0_0 .net "rst", 0 0, v0000017051ed4a30_0;  1 drivers
v0000017051ed42b0_0 .net "rt", 4 0, L_0000017051f1f940;  1 drivers
v0000017051ed48f0_0 .net "shamt", 31 0, L_0000017051f202a0;  1 drivers
v0000017051ed4d50_0 .net "wire_instruction", 31 0, L_0000017051ed0e20;  1 drivers
v0000017051ed5110_0 .net "writeData", 31 0, L_0000017051f36550;  1 drivers
v0000017051ed54d0_0 .net "zero", 0 0, L_0000017051f34f70;  1 drivers
L_0000017051ed4df0 .part L_0000017051f1f800, 26, 6;
L_0000017051ed5430 .functor MUXZ 6, L_0000017051ed4df0, L_0000017051ed6808, L_0000017051ed1a60, C4<>;
L_0000017051ed4e90 .cmp/eq 6, L_0000017051ed5430, L_0000017051ed6898;
L_0000017051ed4210 .part L_0000017051f1f800, 11, 5;
L_0000017051ed4350 .functor MUXZ 5, L_0000017051ed4210, L_0000017051ed68e0, L_0000017051ed4e90, C4<>;
L_0000017051ed43f0 .functor MUXZ 5, L_0000017051ed4350, L_0000017051ed6850, L_0000017051ed1750, C4<>;
L_0000017051ed4490 .part L_0000017051f1f800, 21, 5;
L_0000017051ed4f30 .functor MUXZ 5, L_0000017051ed4490, L_0000017051ed6928, L_0000017051ed1210, C4<>;
L_0000017051ed4fd0 .part L_0000017051f1f800, 16, 5;
L_0000017051f1f940 .functor MUXZ 5, L_0000017051ed4fd0, L_0000017051ed6970, L_0000017051ed18a0, C4<>;
L_0000017051f1efe0 .part L_0000017051f1f800, 0, 16;
L_0000017051f20160 .functor MUXZ 16, L_0000017051f1efe0, L_0000017051ed69b8, L_0000017051ed1910, C4<>;
L_0000017051f1f080 .part L_0000017051f1f800, 6, 5;
L_0000017051f1fc60 .concat [ 5 32 0 0], L_0000017051f1f080, L_0000017051ed6a48;
L_0000017051f1eea0 .functor MUXZ 37, L_0000017051f1fc60, L_0000017051ed6a00, L_0000017051ed1440, C4<>;
L_0000017051f202a0 .part L_0000017051f1eea0, 0, 32;
L_0000017051f1ef40 .part L_0000017051f1f800, 0, 6;
L_0000017051f20520 .functor MUXZ 6, L_0000017051f1ef40, L_0000017051ed6a90, L_0000017051ed1ad0, C4<>;
L_0000017051f1f4e0 .part L_0000017051f1f800, 0, 26;
L_0000017051f1e900 .concat [ 26 32 0 0], L_0000017051f1f4e0, L_0000017051ed6b20;
L_0000017051f20200 .functor MUXZ 58, L_0000017051f1e900, L_0000017051ed6ad8, L_0000017051ed0fe0, C4<>;
L_0000017051f1f260 .part L_0000017051f20200, 0, 32;
L_0000017051f1fee0 .arith/sum 32, v0000017051e98f60_0, L_0000017051ed6b68;
L_0000017051f1f440 .cmp/eq 6, L_0000017051ed5430, L_0000017051ed6bb0;
L_0000017051f1e9a0 .cmp/eq 6, L_0000017051ed5430, L_0000017051ed6bf8;
L_0000017051f1f3a0 .concat [ 32 16 0 0], L_0000017051f1f260, L_0000017051ed6c40;
L_0000017051f1f620 .concat [ 6 26 0 0], L_0000017051ed5430, L_0000017051ed6c88;
L_0000017051f20340 .cmp/eq 32, L_0000017051f1f620, L_0000017051ed6cd0;
L_0000017051f203e0 .cmp/eq 6, L_0000017051f20520, L_0000017051ed6d18;
L_0000017051f20480 .concat [ 32 16 0 0], L_0000017051ed1980, L_0000017051ed6d60;
L_0000017051f1f120 .concat [ 32 16 0 0], v0000017051e98f60_0, L_0000017051ed6da8;
L_0000017051f1f580 .part L_0000017051f20160, 15, 1;
LS_0000017051f1ecc0_0_0 .concat [ 1 1 1 1], L_0000017051f1f580, L_0000017051f1f580, L_0000017051f1f580, L_0000017051f1f580;
LS_0000017051f1ecc0_0_4 .concat [ 1 1 1 1], L_0000017051f1f580, L_0000017051f1f580, L_0000017051f1f580, L_0000017051f1f580;
LS_0000017051f1ecc0_0_8 .concat [ 1 1 1 1], L_0000017051f1f580, L_0000017051f1f580, L_0000017051f1f580, L_0000017051f1f580;
LS_0000017051f1ecc0_0_12 .concat [ 1 1 1 1], L_0000017051f1f580, L_0000017051f1f580, L_0000017051f1f580, L_0000017051f1f580;
LS_0000017051f1ecc0_0_16 .concat [ 1 1 1 1], L_0000017051f1f580, L_0000017051f1f580, L_0000017051f1f580, L_0000017051f1f580;
LS_0000017051f1ecc0_0_20 .concat [ 1 1 1 1], L_0000017051f1f580, L_0000017051f1f580, L_0000017051f1f580, L_0000017051f1f580;
LS_0000017051f1ecc0_0_24 .concat [ 1 1 1 1], L_0000017051f1f580, L_0000017051f1f580, L_0000017051f1f580, L_0000017051f1f580;
LS_0000017051f1ecc0_0_28 .concat [ 1 1 1 1], L_0000017051f1f580, L_0000017051f1f580, L_0000017051f1f580, L_0000017051f1f580;
LS_0000017051f1ecc0_1_0 .concat [ 4 4 4 4], LS_0000017051f1ecc0_0_0, LS_0000017051f1ecc0_0_4, LS_0000017051f1ecc0_0_8, LS_0000017051f1ecc0_0_12;
LS_0000017051f1ecc0_1_4 .concat [ 4 4 4 4], LS_0000017051f1ecc0_0_16, LS_0000017051f1ecc0_0_20, LS_0000017051f1ecc0_0_24, LS_0000017051f1ecc0_0_28;
L_0000017051f1ecc0 .concat [ 16 16 0 0], LS_0000017051f1ecc0_1_0, LS_0000017051f1ecc0_1_4;
L_0000017051f1f9e0 .concat [ 16 32 0 0], L_0000017051f20160, L_0000017051f1ecc0;
L_0000017051f1f6c0 .arith/sum 48, L_0000017051f1f120, L_0000017051f1f9e0;
L_0000017051f205c0 .functor MUXZ 48, L_0000017051f1f6c0, L_0000017051f20480, L_0000017051ed13d0, C4<>;
L_0000017051f1f1c0 .functor MUXZ 48, L_0000017051f205c0, L_0000017051f1f3a0, L_0000017051ed0c60, C4<>;
L_0000017051f1f760 .part L_0000017051f1f1c0, 0, 32;
L_0000017051f1eb80 .functor MUXZ 32, L_0000017051f1fee0, L_0000017051f1f760, v0000017051e9a0e0_0, C4<>;
L_0000017051f1f800 .functor MUXZ 32, L_0000017051ed0e20, L_0000017051ed6e38, L_0000017051ed1830, C4<>;
L_0000017051f20700 .cmp/eq 6, L_0000017051ed5430, L_0000017051ed6f10;
L_0000017051f1fb20 .cmp/eq 6, L_0000017051ed5430, L_0000017051ed6f58;
L_0000017051f1fbc0 .cmp/eq 6, L_0000017051ed5430, L_0000017051ed6fa0;
L_0000017051f1e860 .concat [ 16 16 0 0], L_0000017051f20160, L_0000017051ed6fe8;
L_0000017051f20020 .part L_0000017051f20160, 15, 1;
LS_0000017051f1fd00_0_0 .concat [ 1 1 1 1], L_0000017051f20020, L_0000017051f20020, L_0000017051f20020, L_0000017051f20020;
LS_0000017051f1fd00_0_4 .concat [ 1 1 1 1], L_0000017051f20020, L_0000017051f20020, L_0000017051f20020, L_0000017051f20020;
LS_0000017051f1fd00_0_8 .concat [ 1 1 1 1], L_0000017051f20020, L_0000017051f20020, L_0000017051f20020, L_0000017051f20020;
LS_0000017051f1fd00_0_12 .concat [ 1 1 1 1], L_0000017051f20020, L_0000017051f20020, L_0000017051f20020, L_0000017051f20020;
L_0000017051f1fd00 .concat [ 4 4 4 4], LS_0000017051f1fd00_0_0, LS_0000017051f1fd00_0_4, LS_0000017051f1fd00_0_8, LS_0000017051f1fd00_0_12;
L_0000017051f1ea40 .concat [ 16 16 0 0], L_0000017051f20160, L_0000017051f1fd00;
L_0000017051f1fda0 .functor MUXZ 32, L_0000017051f1ea40, L_0000017051f1e860, L_0000017051ed0e90, C4<>;
L_0000017051f1eae0 .concat [ 6 26 0 0], L_0000017051ed5430, L_0000017051ed7030;
L_0000017051f1fe40 .cmp/eq 32, L_0000017051f1eae0, L_0000017051ed7078;
L_0000017051f1ec20 .cmp/eq 6, L_0000017051f20520, L_0000017051ed70c0;
L_0000017051f35330 .cmp/eq 6, L_0000017051f20520, L_0000017051ed7108;
L_0000017051f34b10 .cmp/eq 6, L_0000017051ed5430, L_0000017051ed7150;
L_0000017051f36730 .functor MUXZ 32, L_0000017051f1fda0, L_0000017051ed7198, L_0000017051f34b10, C4<>;
L_0000017051f36230 .functor MUXZ 32, L_0000017051f36730, L_0000017051f202a0, L_0000017051ed1520, C4<>;
L_0000017051f355b0 .concat [ 6 26 0 0], L_0000017051ed5430, L_0000017051ed71e0;
L_0000017051f34ed0 .cmp/eq 32, L_0000017051f355b0, L_0000017051ed7228;
L_0000017051f364b0 .cmp/eq 6, L_0000017051f20520, L_0000017051ed7270;
L_0000017051f34cf0 .cmp/eq 6, L_0000017051f20520, L_0000017051ed72b8;
L_0000017051f349d0 .cmp/eq 6, L_0000017051ed5430, L_0000017051ed7300;
L_0000017051f35830 .functor MUXZ 32, L_0000017051ed1980, v0000017051e98f60_0, L_0000017051f349d0, C4<>;
L_0000017051f362d0 .functor MUXZ 32, L_0000017051f35830, L_0000017051ed12f0, L_0000017051ed0f70, C4<>;
S_0000017051e60680 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000017051e604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017051e58e00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000017051ed0f00 .functor NOT 1, v0000017051e67e80_0, C4<0>, C4<0>, C4<0>;
v0000017051e68c40_0 .net *"_ivl_0", 0 0, L_0000017051ed0f00;  1 drivers
v0000017051e68920_0 .net "in1", 31 0, L_0000017051ed12f0;  alias, 1 drivers
v0000017051e67de0_0 .net "in2", 31 0, L_0000017051f36230;  alias, 1 drivers
v0000017051e677a0_0 .net "out", 31 0, L_0000017051f35290;  alias, 1 drivers
v0000017051e67980_0 .net "s", 0 0, v0000017051e67e80_0;  alias, 1 drivers
L_0000017051f35290 .functor MUXZ 32, L_0000017051f36230, L_0000017051ed12f0, L_0000017051ed0f00, C4<>;
S_0000017051e04450 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000017051e604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000017051ed0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000017051ed00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000017051ed0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000017051ed0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000017051ed0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000017051ed01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000017051ed01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000017051ed0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000017051ed0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017051ed0288 .param/l "j" 0 4 12, C4<000010>;
P_0000017051ed02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000017051ed02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000017051ed0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000017051ed0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000017051ed03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000017051ed03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000017051ed0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017051ed0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000017051ed0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000017051ed04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000017051ed04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000017051ed0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000017051ed0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000017051ed0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000017051ed05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017051ed0608 .param/l "xori" 0 4 8, C4<001110>;
v0000017051e68060_0 .var "ALUOp", 3 0;
v0000017051e67e80_0 .var "ALUSrc", 0 0;
v0000017051e68240_0 .var "MemReadEn", 0 0;
v0000017051e68740_0 .var "MemWriteEn", 0 0;
v0000017051e68560_0 .var "MemtoReg", 0 0;
v0000017051e67f20_0 .var "RegDst", 0 0;
v0000017051e68e20_0 .var "RegWriteEn", 0 0;
v0000017051e67700_0 .net "funct", 5 0, L_0000017051f20520;  alias, 1 drivers
v0000017051e67840_0 .var "hlt", 0 0;
v0000017051e678e0_0 .net "opcode", 5 0, L_0000017051ed5430;  alias, 1 drivers
v0000017051e67a20_0 .net "rst", 0 0, v0000017051ed4a30_0;  alias, 1 drivers
E_0000017051e58e40 .event anyedge, v0000017051e67a20_0, v0000017051e678e0_0, v0000017051e67700_0;
S_0000017051e046a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000017051e604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000017051e59500 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000017051ed0e20 .functor BUFZ 32, L_0000017051f1f300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017051e67ac0_0 .net "Data_Out", 31 0, L_0000017051ed0e20;  alias, 1 drivers
v0000017051e67fc0 .array "InstMem", 0 1023, 31 0;
v0000017051e68100_0 .net *"_ivl_0", 31 0, L_0000017051f1f300;  1 drivers
v0000017051e681a0_0 .net *"_ivl_3", 9 0, L_0000017051f1ee00;  1 drivers
v0000017051e682e0_0 .net *"_ivl_4", 11 0, L_0000017051f1ff80;  1 drivers
L_0000017051ed6df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017051e68600_0 .net *"_ivl_7", 1 0, L_0000017051ed6df0;  1 drivers
v0000017051e687e0_0 .net "addr", 31 0, v0000017051e98f60_0;  alias, 1 drivers
v0000017051e68ec0_0 .var/i "i", 31 0;
L_0000017051f1f300 .array/port v0000017051e67fc0, L_0000017051f1ff80;
L_0000017051f1ee00 .part v0000017051e98f60_0, 0, 10;
L_0000017051f1ff80 .concat [ 10 2 0 0], L_0000017051f1ee00, L_0000017051ed6df0;
S_0000017051d269c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000017051e604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000017051ed1980 .functor BUFZ 32, L_0000017051f1ed60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017051ed12f0 .functor BUFZ 32, L_0000017051f1f8a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017051e68b00_0 .net *"_ivl_0", 31 0, L_0000017051f1ed60;  1 drivers
v0000017051e68ce0_0 .net *"_ivl_10", 6 0, L_0000017051f200c0;  1 drivers
L_0000017051ed6ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017051e44150_0 .net *"_ivl_13", 1 0, L_0000017051ed6ec8;  1 drivers
v0000017051e44c90_0 .net *"_ivl_2", 6 0, L_0000017051f20660;  1 drivers
L_0000017051ed6e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017051e9a220_0 .net *"_ivl_5", 1 0, L_0000017051ed6e80;  1 drivers
v0000017051e99d20_0 .net *"_ivl_8", 31 0, L_0000017051f1f8a0;  1 drivers
v0000017051e99960_0 .net "clk", 0 0, L_0000017051ed11a0;  alias, 1 drivers
v0000017051e9a4a0_0 .var/i "i", 31 0;
v0000017051e99aa0_0 .net "readData1", 31 0, L_0000017051ed1980;  alias, 1 drivers
v0000017051e9a400_0 .net "readData2", 31 0, L_0000017051ed12f0;  alias, 1 drivers
v0000017051e99820_0 .net "readRegister1", 4 0, L_0000017051ed4f30;  alias, 1 drivers
v0000017051e9a040_0 .net "readRegister2", 4 0, L_0000017051f1f940;  alias, 1 drivers
v0000017051e99b40 .array "registers", 31 0, 31 0;
v0000017051e993c0_0 .net "rst", 0 0, v0000017051ed4a30_0;  alias, 1 drivers
v0000017051e99a00_0 .net "we", 0 0, v0000017051e68e20_0;  alias, 1 drivers
v0000017051e9a7c0_0 .net "writeData", 31 0, L_0000017051f36550;  alias, 1 drivers
v0000017051e9a2c0_0 .net "writeRegister", 4 0, L_0000017051f1fa80;  alias, 1 drivers
E_0000017051e5a800/0 .event negedge, v0000017051e67a20_0;
E_0000017051e5a800/1 .event posedge, v0000017051e99960_0;
E_0000017051e5a800 .event/or E_0000017051e5a800/0, E_0000017051e5a800/1;
L_0000017051f1ed60 .array/port v0000017051e99b40, L_0000017051f20660;
L_0000017051f20660 .concat [ 5 2 0 0], L_0000017051ed4f30, L_0000017051ed6e80;
L_0000017051f1f8a0 .array/port v0000017051e99b40, L_0000017051f200c0;
L_0000017051f200c0 .concat [ 5 2 0 0], L_0000017051f1f940, L_0000017051ed6ec8;
S_0000017051d26b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000017051d269c0;
 .timescale 0 0;
v0000017051e689c0_0 .var/i "i", 31 0;
S_0000017051e01af0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000017051e604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000017051e57400 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000017051ed17c0 .functor NOT 1, v0000017051e67f20_0, C4<0>, C4<0>, C4<0>;
v0000017051e99be0_0 .net *"_ivl_0", 0 0, L_0000017051ed17c0;  1 drivers
v0000017051e99c80_0 .net "in1", 4 0, L_0000017051f1f940;  alias, 1 drivers
v0000017051e99dc0_0 .net "in2", 4 0, L_0000017051ed43f0;  alias, 1 drivers
v0000017051e9a180_0 .net "out", 4 0, L_0000017051f1fa80;  alias, 1 drivers
v0000017051e99460_0 .net "s", 0 0, v0000017051e67f20_0;  alias, 1 drivers
L_0000017051f1fa80 .functor MUXZ 5, L_0000017051ed43f0, L_0000017051f1f940, L_0000017051ed17c0, C4<>;
S_0000017051e01c80 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000017051e604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017051e56ec0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000017051ed14b0 .functor NOT 1, v0000017051e68560_0, C4<0>, C4<0>, C4<0>;
v0000017051e99e60_0 .net *"_ivl_0", 0 0, L_0000017051ed14b0;  1 drivers
v0000017051e9a540_0 .net "in1", 31 0, v0000017051e9a720_0;  alias, 1 drivers
v0000017051e9a860_0 .net "in2", 31 0, v0000017051e99780_0;  alias, 1 drivers
v0000017051e99f00_0 .net "out", 31 0, L_0000017051f36550;  alias, 1 drivers
v0000017051e99500_0 .net "s", 0 0, v0000017051e68560_0;  alias, 1 drivers
L_0000017051f36550 .functor MUXZ 32, v0000017051e99780_0, v0000017051e9a720_0, L_0000017051ed14b0, C4<>;
S_0000017051dedd70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000017051e604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000017051dedf00 .param/l "ADD" 0 9 12, C4<0000>;
P_0000017051dedf38 .param/l "AND" 0 9 12, C4<0010>;
P_0000017051dedf70 .param/l "NOR" 0 9 12, C4<0101>;
P_0000017051dedfa8 .param/l "OR" 0 9 12, C4<0011>;
P_0000017051dedfe0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000017051dee018 .param/l "SLL" 0 9 12, C4<1000>;
P_0000017051dee050 .param/l "SLT" 0 9 12, C4<0110>;
P_0000017051dee088 .param/l "SRL" 0 9 12, C4<1001>;
P_0000017051dee0c0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000017051dee0f8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000017051dee130 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000017051dee168 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000017051ed7348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017051e9ab80_0 .net/2u *"_ivl_0", 31 0, L_0000017051ed7348;  1 drivers
v0000017051e9a900_0 .net "opSel", 3 0, v0000017051e68060_0;  alias, 1 drivers
v0000017051e99fa0_0 .net "operand1", 31 0, L_0000017051f362d0;  alias, 1 drivers
v0000017051e99320_0 .net "operand2", 31 0, L_0000017051f35290;  alias, 1 drivers
v0000017051e9a720_0 .var "result", 31 0;
v0000017051e9ac20_0 .net "zero", 0 0, L_0000017051f34f70;  alias, 1 drivers
E_0000017051e56b40 .event anyedge, v0000017051e68060_0, v0000017051e99fa0_0, v0000017051e677a0_0;
L_0000017051f34f70 .cmp/eq 32, v0000017051e9a720_0, L_0000017051ed7348;
S_0000017051e34950 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000017051e604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000017051ed0650 .param/l "RType" 0 4 2, C4<000000>;
P_0000017051ed0688 .param/l "add" 0 4 5, C4<100000>;
P_0000017051ed06c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000017051ed06f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000017051ed0730 .param/l "and_" 0 4 5, C4<100100>;
P_0000017051ed0768 .param/l "andi" 0 4 8, C4<001100>;
P_0000017051ed07a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000017051ed07d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000017051ed0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017051ed0848 .param/l "j" 0 4 12, C4<000010>;
P_0000017051ed0880 .param/l "jal" 0 4 12, C4<000011>;
P_0000017051ed08b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000017051ed08f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000017051ed0928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000017051ed0960 .param/l "or_" 0 4 5, C4<100101>;
P_0000017051ed0998 .param/l "ori" 0 4 8, C4<001101>;
P_0000017051ed09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017051ed0a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000017051ed0a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000017051ed0a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000017051ed0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000017051ed0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000017051ed0b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000017051ed0b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000017051ed0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017051ed0bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000017051e9a0e0_0 .var "PCsrc", 0 0;
v0000017051e9a360_0 .net "funct", 5 0, L_0000017051f20520;  alias, 1 drivers
v0000017051e998c0_0 .net "opcode", 5 0, L_0000017051ed5430;  alias, 1 drivers
v0000017051e990a0_0 .net "operand1", 31 0, L_0000017051ed1980;  alias, 1 drivers
v0000017051e9aa40_0 .net "operand2", 31 0, L_0000017051f35290;  alias, 1 drivers
v0000017051e9ad60_0 .net "rst", 0 0, v0000017051ed4a30_0;  alias, 1 drivers
E_0000017051e582c0/0 .event anyedge, v0000017051e67a20_0, v0000017051e678e0_0, v0000017051e99aa0_0, v0000017051e677a0_0;
E_0000017051e582c0/1 .event anyedge, v0000017051e67700_0;
E_0000017051e582c0 .event/or E_0000017051e582c0/0, E_0000017051e582c0/1;
S_0000017051e34ae0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000017051e604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000017051e9a5e0 .array "DataMem", 0 1023, 31 0;
v0000017051e995a0_0 .net "address", 31 0, v0000017051e9a720_0;  alias, 1 drivers
v0000017051e9a680_0 .net "clock", 0 0, L_0000017051ed1050;  1 drivers
v0000017051e9a9a0_0 .net "data", 31 0, L_0000017051ed12f0;  alias, 1 drivers
v0000017051e9aae0_0 .var/i "i", 31 0;
v0000017051e99780_0 .var "q", 31 0;
v0000017051e9acc0_0 .net "rden", 0 0, v0000017051e68240_0;  alias, 1 drivers
v0000017051e996e0_0 .net "wren", 0 0, v0000017051e68740_0;  alias, 1 drivers
E_0000017051e57c80 .event posedge, v0000017051e9a680_0;
S_0000017051ed1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000017051e604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000017051e57500 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000017051e9ae00_0 .net "PCin", 31 0, L_0000017051f1eb80;  alias, 1 drivers
v0000017051e98f60_0 .var "PCout", 31 0;
v0000017051e99640_0 .net "clk", 0 0, L_0000017051ed11a0;  alias, 1 drivers
v0000017051e99000_0 .net "rst", 0 0, v0000017051ed4a30_0;  alias, 1 drivers
    .scope S_0000017051e34950;
T_0 ;
    %wait E_0000017051e582c0;
    %load/vec4 v0000017051e9ad60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017051e9a0e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017051e998c0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000017051e990a0_0;
    %load/vec4 v0000017051e9aa40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000017051e998c0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000017051e990a0_0;
    %load/vec4 v0000017051e9aa40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000017051e998c0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000017051e998c0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000017051e998c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000017051e9a360_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000017051e9a0e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017051ed1c20;
T_1 ;
    %wait E_0000017051e5a800;
    %load/vec4 v0000017051e99000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000017051e98f60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017051e9ae00_0;
    %assign/vec4 v0000017051e98f60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017051e046a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017051e68ec0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000017051e68ec0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017051e68ec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %load/vec4 v0000017051e68ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017051e68ec0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e67fc0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000017051e04450;
T_3 ;
    %wait E_0000017051e58e40;
    %load/vec4 v0000017051e67a20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000017051e67840_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017051e67e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017051e68e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017051e68740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017051e68560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017051e68240_0, 0;
    %assign/vec4 v0000017051e67f20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000017051e67840_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000017051e68060_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000017051e67e80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017051e68e20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017051e68740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017051e68560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017051e68240_0, 0, 1;
    %store/vec4 v0000017051e67f20_0, 0, 1;
    %load/vec4 v0000017051e678e0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e67840_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e67f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e68e20_0, 0;
    %load/vec4 v0000017051e67700_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e67e80_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e67e80_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e68e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e67f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e67e80_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e68e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017051e67f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e67e80_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e68e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e67e80_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e68e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e67e80_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e68e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e67e80_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e68e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e67e80_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e68240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e68e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e67e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e68560_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e68740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017051e67e80_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017051e68060_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017051d269c0;
T_4 ;
    %wait E_0000017051e5a800;
    %fork t_1, S_0000017051d26b50;
    %jmp t_0;
    .scope S_0000017051d26b50;
t_1 ;
    %load/vec4 v0000017051e993c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017051e689c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000017051e689c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017051e689c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e99b40, 0, 4;
    %load/vec4 v0000017051e689c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017051e689c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017051e99a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000017051e9a7c0_0;
    %load/vec4 v0000017051e9a2c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e99b40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e99b40, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000017051d269c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017051d269c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017051e9a4a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000017051e9a4a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000017051e9a4a0_0;
    %ix/getv/s 4, v0000017051e9a4a0_0;
    %load/vec4a v0000017051e99b40, 4;
    %ix/getv/s 4, v0000017051e9a4a0_0;
    %load/vec4a v0000017051e99b40, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000017051e9a4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017051e9a4a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000017051dedd70;
T_6 ;
    %wait E_0000017051e56b40;
    %load/vec4 v0000017051e9a900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000017051e9a720_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000017051e99fa0_0;
    %load/vec4 v0000017051e99320_0;
    %add;
    %assign/vec4 v0000017051e9a720_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000017051e99fa0_0;
    %load/vec4 v0000017051e99320_0;
    %sub;
    %assign/vec4 v0000017051e9a720_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000017051e99fa0_0;
    %load/vec4 v0000017051e99320_0;
    %and;
    %assign/vec4 v0000017051e9a720_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000017051e99fa0_0;
    %load/vec4 v0000017051e99320_0;
    %or;
    %assign/vec4 v0000017051e9a720_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000017051e99fa0_0;
    %load/vec4 v0000017051e99320_0;
    %xor;
    %assign/vec4 v0000017051e9a720_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000017051e99fa0_0;
    %load/vec4 v0000017051e99320_0;
    %or;
    %inv;
    %assign/vec4 v0000017051e9a720_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000017051e99fa0_0;
    %load/vec4 v0000017051e99320_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000017051e9a720_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000017051e99320_0;
    %load/vec4 v0000017051e99fa0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000017051e9a720_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000017051e99fa0_0;
    %ix/getv 4, v0000017051e99320_0;
    %shiftl 4;
    %assign/vec4 v0000017051e9a720_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000017051e99fa0_0;
    %ix/getv 4, v0000017051e99320_0;
    %shiftr 4;
    %assign/vec4 v0000017051e9a720_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000017051e34ae0;
T_7 ;
    %wait E_0000017051e57c80;
    %load/vec4 v0000017051e9acc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000017051e995a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017051e9a5e0, 4;
    %assign/vec4 v0000017051e99780_0, 0;
T_7.0 ;
    %load/vec4 v0000017051e996e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000017051e9a9a0_0;
    %ix/getv 3, v0000017051e995a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e9a5e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017051e34ae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017051e9aae0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000017051e9aae0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017051e9aae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e9a5e0, 0, 4;
    %load/vec4 v0000017051e9aae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017051e9aae0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e9a5e0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e9a5e0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e9a5e0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e9a5e0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e9a5e0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e9a5e0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e9a5e0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e9a5e0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e9a5e0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e9a5e0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e9a5e0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017051e9a5e0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000017051e34ae0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017051e9aae0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000017051e9aae0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000017051e9aae0_0;
    %load/vec4a v0000017051e9a5e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000017051e9aae0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000017051e9aae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017051e9aae0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000017051e604f0;
T_10 ;
    %wait E_0000017051e5a800;
    %load/vec4 v0000017051ed5ed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017051ed4b70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000017051ed4b70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000017051ed4b70_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000017051e601d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017051ed5570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017051ed4a30_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000017051e601d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000017051ed5570_0;
    %inv;
    %assign/vec4 v0000017051ed5570_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000017051e601d0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017051ed4a30_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017051ed4a30_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000017051ed40d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
