INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ksampong/Downloads/project_2/project_2/project_2.srcs/sources_1/imports/project_part1/full_adder2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ksampong/Downloads/project_2/project_2/project_2.srcs/sources_1/imports/project_part1/MUX312.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX31
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ksampong/Downloads/project_2/project_2/project_2.srcs/sources_1/imports/project_part1/and_gate2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ksampong/Downloads/project_2/project_2/project_2.srcs/sources_1/imports/project_part1/or_gate2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ksampong/Downloads/project_2/project_2/project_2.srcs/sources_1/imports/project_part1/ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ksampong/Downloads/project_2/project_2/project_2.srcs/sources_1/imports/project_part1/Registers2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Registers
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ksampong/Downloads/project_2/project_2/project_2.srcs/sources_1/imports/project_part1/PC_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_REG
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ksampong/Downloads/project_2/project_2/project_2.srcs/sources_1/new/JMP_Concat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JMP_Concat
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ksampong/Downloads/project_2/project_2/project_2.srcs/sources_1/imports/project_part1/Signextend1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ksampong/Downloads/project_2/project_2/project_2.srcs/sources_1/imports/project_part1/mux3_11.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux3_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ksampong/Downloads/project_2/project_2/project_2.srcs/sources_1/imports/project_part1/mux2_11.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ksampong/Downloads/project_2/project_2/project_2.srcs/sources_1/imports/project_part1/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ksampong/Downloads/project_2/project_2/project_2.srcs/sources_1/imports/project_part1/Control1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ksampong/Downloads/project_2/project_2/project_2.srcs/sources_1/imports/project_part1/ALU_16Bit3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_16Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ksampong/Downloads/project_2/project_2/project_2.srcs/sources_1/imports/project_part1/CPU_33802.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_3380
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ksampong/Downloads/project_2/project_2/project_2.srcs/sim_1/imports/project_part1/CPU_3380_Test11.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_3380_Test
