.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000001000000000
000000000000000000000011000000001110000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000010101001000001100111000000000
000000000000000000000010110000100000110011000010000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000010000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101000000010000001000001100111000000000
000000000000000000000010100000001111110011000000000000
000000000000000001000000010000001001001100111000000000
000000000000000101000010100000001101110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001110110011000000000000

.logic_tile 2 1
000000000000000000000000000000011010000010000000000000
000000000000000000000010110000000000000000000010000000
111000000000000101000110110000000000000010000000000000
000000000000000000100010001111000000000000000010000000
010000000000000000000000000000000001000000000100000000
100000000000001101000000000011001010000000100000000000
000000000000001101100000010000000000000010000000000000
000000000000000001000010100101000000000000000010000000
000000000000001000000000000000011000010000000100000000
000000000000000011000000000000011100000000000000000000
000000000000000000000000000000000001000010000001000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000010101100000000000000100000000
000000000000000000000010000000101100000000010010000000
000000000000000000000000000001011001000000000000000001
000000000000000000000000001111111010000010000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000111000000010001100001000000001000000000
000000000000000000000010110000101000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000011110000001101000000000000000000
000000000000001000000000000011000001000000001000000000
000000000000000101000011110000101000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000001111000010100000001100000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 5 1
000000000000000111100000000101100000000010000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000010100000011010000000000101000000
000000000000000000000100000011010000000100000000000000
010000000110000000000000000000000000000010000000000000
100000000000000000000000000111000000000000000000000000
000000000000000000000011100000011100000100000000000000
000000000000001111000100000000010000000000000000000000
000000000110000111100000000000011100000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000100100000
000000000000000000000010100011001000000000100000000000
000001000000000001100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 6 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
111000000000010000000000000101100001000000001000000000
000000000000101111000000000000001011000000000000000000
010000000010000000000110100111101001001100110000000000
110000000000000000000000000000101010110011000000000000
000000000001011111000000010011111000000000000000000000
000000000000100001000010000000100000001000000000000000
000000000000000000000000000000011010000100000110000000
000000000000000000000000000000010000000000000000000001
000000000000001000000000010000000000000000000000000000
000000000000000101000011000000000000000000000000000000
000000000000000000000000000000011010000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011111010001100110000000000
000000000000000000000010100000000000110011000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000000011100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
010000000000000000000110001000000000000010000100000000
010000000000000000000000001101000000000000000000000001
000000000000001000000110001011011001010000100000000000
000000000000000101000000000101101100101000000000000000
000000000000000000000000000000011110000010000000000000
000000000000000000000010110000000000000000000000000000
000010000000000111000000001011101010000000000000000010
000001000000000000000010100111110000000010000000000000
000000000000000000000110100000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000000001000001110001100110000000000
000000000000001101000000000001010000110011000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000001000000000000000000000000000010000000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000011100000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001000000000000000000110000000
000000000000000000000000000111000000000010000010000001
000000000000000011100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000111000000000001000000000000
000000001100000001000000001101000000000000000000000000

.logic_tile 9 1
000000000000000000000000010000000000000000001000000000
000000000000000000000010000000001011000000000000001000
111000000000000001100000000011100001000000001000000000
000000000000001101000000000000001010000000000000000000
110000000000000000000110100001101001001100111000000000
010000000000000000000000000000001100110011000000000000
000000000000001000000000000001101000001100110000000000
000000000000000101000000001111000000110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000111100000000010000000000000
000000000000000001000000000000100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000000001000000010000110000100
000000000000000000000000000000010000000000000001000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000010100000001000001100111000000000
000000000000000000000100000000001010110011000000010000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000001101100000000000001011110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000001101000110110000001011110011000000000000
000000000000000000000010110000001000001100111000000000
000000000000000000000010100000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001101110011000000000000

.logic_tile 2 2
000000000000000000000000010101011110000000000100000000
000000000000000000000010000000000000001000000000000000
111000000000001000000000000000011100000010000000000000
000000000000000101000000000000000000000000000010000000
010000000000000000000111100000001011010000000100000000
100000000010001101000000000000001000000000000000000000
000000000000000000000000000000001110000010000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001001000000000010000000
000000000000000000000000000111101010010000000100000000
000000000000001101000000000000011010000000010010000000
000000000000000101000010100000000001000010000000000000
000000000000000000100100000000001111000000000010000000
000000000000001001100010100111000000000010000000000000
000000000000001001000100000000100000000000000010000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101001000000000000010000
000000000000000011100000010011100000000000001000000000
000000000000000000100011100000100000000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001011000000000000000000
000000000001011000000000000000000000000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000001000000000010000000000000000001000000000
000000000000000111000011100000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011110000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011110000001000000000000000000000

.logic_tile 5 2
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000001011000000001100110000000000
000000000000000000000000001001000000110011000000000000
000000000000000000000000000001111001000000100000000000
000000000000010001000000000101011111000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000100000011001001000000100001000000

.logic_tile 6 2
000000000010000101000000001101001100111111000000000000
000000000110000000100010100011111010110101100000000000
111000000000000000000010100001100001000010000000000000
000000000000000101000000001111001010000000000000000100
110000000000000101000000000000000000000010000100000001
110000000000000000100010111001000000000000000010100000
000000000000001000000010100000011100000000000000000000
000000000000000001000100000001000000000010000000000000
000000001110010000000010010000011000000010000100000000
000000000000000000000111000000010000000000000000000100
000000000000000000000000001011011010101000000000000000
000000000000001101000000000111111011101110000000000010
000000000010000000000010110000011010000000000000000000
000010000000000000000110001111000000000100000000000000
000000000000000000000000000011101100000010010000000000
000000000000001101000000001101011000000011010000000000

.logic_tile 7 2
000000100000001000000110011001001011001111000000000000
000001000000000101000011110001101011000111000000000000
111000000001011000000010100001011000101101010000000000
000000000000101111000100000011001101101110010000000000
010000000000000001100010101011001100010010100000000000
010000000000001101000100000111011011101001010000000000
000001000000001101000110100111001100000010000000000000
000010100000000001100010110000010000001000000000000000
000010000000000101000111001011101110101101010100000000
000000000000000000100010111011101010111110100000000000
000000000000001111000110010001101110001001000000000000
000000000000000001000010001111001010001000000000000000
000000000000101101000010100101111101010100000000000000
000000000001000111100110111111101100010000000000000000
000000000000000001100000001101101011000000000000000000
000000000000000000000000001001011010000000010000000000

.logic_tile 8 2
000000000000000101000000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
111000000000001000000000010011111111000000000000000000
000000000000001111000011111011001101001000000000000000
110000000000000000000010110011101010101001010110000000
010000000000000000000110101101011111110111110000000000
000000000000000001100000000000011111000000000000000000
000000000000000000000000001111001101000100000000000000
000000000000000001100010111011101100111001110100000000
000000000000000000000111101001001001111000110000000000
000000000000001111100010101111101110110000000100000000
000000000000000001100100000011101000110110100000000000
000000000000000001000110011111101111100000000000000000
000000000000000111100010000101001000110100000000000000
000000000000000101000110001101111110001111000000000000
000000000000001111100000001011001101000111000000000000

.logic_tile 9 2
000000000000000000000010100001000000000010000100000000
000000000000000000000011100000100000000000000001000101
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000010100000011010010000000100000000
000000000000000101000000000000011100000000000010000000
111000000000000101000000000001001100000000000100000000
000000000000000000000000000000000000001000000000000000
010000000000000101000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000000000000000000101001100000000000100000000
000000000000000000000010100000000000001000000000000000
000000000000001000000000000001100000000000000100000000
000000000000000101000000000000001100000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000010000000100000000
000000000000000000000000000000011100000000000010000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000001011000000010000000000

.logic_tile 2 3
000000000000001101100000001000011001010000000000100000
000000000000000101000000000001001100000000000010000001
111000000000001011100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000001000000110110111101100000000000100000000
000000000000000101000010100000100000001000000000000000
000000000000001000000000000000000000000010000010000000
000000000000000001000000001111000000000000000000000000
000000000000000000000000000001001111000000000000000000
000000000000000111000000000001011010000010000010000000
000000000000000000000110001101011010000010000000000000
000000000000000000000000001101011011000000000010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramb_tile 3 3
010000001110000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000100100000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000010000000000000000000000101101001000011100001000000
000001000000000000000000001011001100000011110000110100
000000000000001000000111000000000001000010000000000000
000000000000001001000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000010000011111010000000000000000
000000001110000000000011100000001000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011000000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 5 3
000000000000100000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000001000000001000000100010000001
000000000000000000000000001011001100000000000000000000
010000000000000000000000001011001110001000000010000000
010000000000000000000010110111110000000000000010100000
000000000000000101000000010111100000000001000000000000
000000000000001001100010001111001101000001010010000000
000000000000000000000110100101101011000011100000000000
000000000000000000000010111011011010100011110010000001
000000000000000101000010100000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000010000011011001100110100000000
000000000000000000000011100000011101110011000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000010000000000101000110100111011001110011000000000000
000001000000000000100010110101101000011011100000000000
000000000000001101000000011011101001110100010000000000
000000000000000101100010100011011011111100000000000000
000001000000000001100000001101111101010000000000000000
000000000000000000000010101001001100011111110000000000
000000000000000011100000010001101010000010000000100001
000000000000001101100010100001000000000000000010100000
000000000000000001100000011000011000000000100000000000
000000000000000000000010000001001101000010100000000000
000000000000001101000000001011011000001010100000000000
000000000000000011100000000001101100000000000000000000
000001000000000001000000010101001001011100000000000000
000000100000000000000010000111111010111100000000100000
000000000000000000000000000001101101000010010000000000
000000000000000000000000000011011000001010110000000000

.logic_tile 7 3
000000000000101101100110110011011100000000000000000000
000000000001010101000010100000000000000001000000000000
111000000000000001000011100001001101000000110000000000
000000000000000000100100000001101100000000100000000000
010000000000001001100111101001101011001110000000000000
110000000000000111000010110111001100001000000000000000
000000000000001101100000000101001111000100000000000000
000000000000000101000000001011001010010100000000000000
000000000010001101000110010111101011111100000110000000
000000000000000111100110001011111101111101000000000000
000000000000001101000000010001000000000000100000000000
000000000000001001100010110011001101000010110000000000
000000000000000101000011100001011000000010000000000000
000000000001000000100000001111110000000000000000000000
000000000000000101100000000101100000000000000000000000
000000000000000000000011110011000000000010000000000000

.logic_tile 8 3
000000000100000101000110100011011111000000000000000000
000000000000000000100011101111111101010110000000000000
111000000000000101000011111011101011111101110000000000
000000000000000101000010000001101010010100100000000000
010000000000000111000000001011111101010100000000000000
010000001010000000000010101011011000010000000000000000
000000000000001101100110100111011100001001000000000000
000000000000000011000010111101111000000001000000000000
000000000000001000000110101101101001001110000000000000
000000000000001001000000000101111011001111000000000000
000000000000000101100111101001101110001001000000000000
000000000000000000000011111101100000001010000000000000
000010000000001111100011101111011000101101010100000000
000001000000000001000100001111011100111101010000000000
000000000000000000000110010101111011010000000000000000
000000000000000000000010001001101111000000000000000000

.logic_tile 9 3
000000000000000000000000000111001111000010100000000000
000000100000000000000000000000101100001001000001000000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
000000000000010000000000000101000000000010001000000000
000000000000000111000000000001111010000010000000000000
000000000000000000100000001011000000000000000000000000
000000000110001000000111100000000000000000000000000000
000000001000001011000100000000000000000000000000000000
000000000000001000000000000011011000000010000000000000
000000000000001001000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110001101000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000001000000110001111001011000001000000000000
001000000000000001000011111111111101001001000000000000
111000000000000000000111110111101100000001000000000000
000000000000000000000110000111000000000110000010000000
010000000000000000000000010011100000000000000000000000
011000000000001101000011100001000000000001000000000000
000000000000000000000010100011011110000000000000000000
001000000000000000000100000000000000000001000000000000
000000000000001000000000000111001000000000000000000000
001000000000000101000000000000010000001000000000000000
000000000000001001100110000011111001010010100000000000
001000000000000001000010100101011001000001000000000000
000000000100001000000000000000001111000000000000000000
001000000000001011000010100011001110010000000000000000
000000000000000101100110101101111101111001010100000000
001000000000000000000000001001101101111101010000000100

.logic_tile 2 4
010000000001000001100110111001101110110011110100100000
001000000000100000000010100001011010110111110000000100
111000000000001111100010111101011100010111100000000000
000000000000001111100111110111111100000111010000000000
110000000000000111000111010101011001010000000000000000
111000000000000101100111000000011010000000000000000000
000000000000000101000011100011101110000010110000000000
001000000000001101100111001001101011000110110000000000
000000000000000001000110000001011011000000000000000000
001000000000000000000000000000101011100000000010000000
000000000000001000000000011001101000001111110100000001
001000000000000001000011011101111000101111110000000100
000000000000010011100110110000000000000000000000000000
001000000000000000000110000000000000000000000000000000
000000000000001000000000000000011100010110100100000101
001000000000000001000000001011001100000100000010000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000001000000000000000000001000000001000000000
001000000000001111000000000000001001000000000000001000
111000000000000000000000010001000000000000001000000000
000000000000000000000010010000000000000000000000000000
110000000000000000000000010101001000001100111100000000
111000000000000000000010000000100000110011000000000000
000000000000001000000000000000001000001100111101000000
001000000000000001000000000000001101110011000000000000
000000000000000000000110000101101000001100110100000000
001000000000000000000000000000000000110011000010000000
000000000000000000000000001111100000000001000000000001
001000000000000000000000000111000000000000000010000010
000000000000000000000111100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000101100000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000010010000000001000000001000000000
001000000000000000000110100000001001000000000000001000
000000000000001000000000000011000001000000001000000000
000000000000000101000010100000001110000000000000000000
000001000000000000000110100001001000001100111000000001
001010100000000000000011100000101001110011000000000100
000000000000000000000000000101001000001100111000000000
001000000000000000000011110000101001110011000000000110
000001000000000000000000000000001001001100110000000100
001010000000001001000000000011001000110011000000000000
000000000001100000000000001000000000000000100000000000
001000000000010000000000001101001011000000000001000100
000000000000000001000000000101000000000001000001000001
001000000000000000000000000111100000000000000010000000
000001000000101000000000001000011000000100000000000100
001000000000000101000000000111010000000010000000000000

.logic_tile 6 4
010000000000000111000110000000000000000000000000000000
001000000000000000000111010000000000000000000000000000
111000000100001101100110000101011001000011100000100000
000000000000000101000100000111001000100011110000000010
110000100000100111000010110000001101001100110000000000
111001000001010000000011010000001101110011000000000100
000000000000000001100111000011111110000001000000000000
001000000000000000100000001111110000000000000000000000
000000000000011001000000000000000001000010000100000000
001000000000100011100000000000001100000000000001000000
000000000000001000000000011001011010000011100000000000
001000000000000001000010010001111000010011110000000010
000000000000001000000110010101011110101001000000000000
001000000000000111000011100011111011111001010001000000
000000000000000000000110010101100001000000000000100000
001000000000010000000010101001001001000001000000000000

.logic_tile 7 4
010000000000000101100011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000001101000000000101101101101001010000000000
000000000000001111000000001011001111101000010000000000
110000000000000101000111000111001010001000000000000000
011000000000000001000000001111101110000110100000000000
000000000000000111000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001001100110011011001101110110100100000000
001000000000001011000111110111101100111101010000100000
000000000000001000000111101011111010110111000000000000
001000000000000001000100000001011000111111000000000000
000000001100000101000011111101001001000010000000000000
001000000000000000100110100001011111000000000000000000
000000000000001001100010011101001011011100110000000000
001000000000001001000011000111011101001100110000000000

.logic_tile 8 4
010000000000001101000110001101001001110000000100000000
001000000000010011100000000101111111111001010000000000
111000000000000000000110010011100001000010000000000000
000000000000000101000010000101001100000000000000000000
010000000110000000000011010111101101101010000000000000
111000001010001101000011100111011101101001000000000000
000000000000000001100111100101111100111101110000000000
001000000000000000000110000111101100010100100000000000
000000000000000011100010000011011010100000000000000000
001000001110000001000000000011111000000000000001000000
000000000110001111000110011111011110101100000000000000
001000000000001011100110101011101110111100000000000000
000000001000001101000110001101011001101001000100000000
001000001100000001100100001111111000011101000000000000
000000000000001001100010000001111101101101010000000000
001000000000000101100000000001101100101110010000000000

.logic_tile 9 4
010000000000001000000000001000000000000000000100000000
001000000000000001000010100111000000000010001000000000
111000000000000000000111100000000001000000100100000000
000000000000000000000000000000001010000000001000000000
110000000000000001100000000001100000000000000100000000
001000000000000000000000000000100000000001001000000000
000000000000000001100000010000000001000000100100000000
001000000000001101000011000000001010000000001000000000
000000000000000001000000010011111010101010000000000000
001000000000000000000010001001111000101011010000000000
000000000000000000000110000111000000000000000100000000
001000000000000000000000000000000000000001001000000000
000000000000000101000110001101101100100000000000000000
001000000000000000100000000101101101110100000000000000
010000000000000011100000001111001010010000110000000000
001000000000000000100000001101101100100110110000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000001101000000010101011000000000000000000000
001000000000001001100011010001001111001000000000000000
111000000000000001100000001101011110100001010000000000
000000000000000000100010100001111101010001110000000000
010000000000000000000010110000000000000000000000000000
011000000000001101000010000000000000000000000000000000
000000000000001000000110000111011001000110100000000000
001000000000000111000100000101011010001111110000000000
000000000000000000000010100101000000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001101000000000010000000000000
000000000000000001100010111001011111010110100000000000
001000000010000000000010101001011011100001000000000000
000000000000000000000011110101100001000000000000000000
001000000000000000000010101111101111000010000000000000

.logic_tile 2 5
010000000000001000000110100011111010111111110010000100
001000000000000101000010010111111011110111110000000001
111000000000000111000110101001100000000001000000000000
000000000000000101100000001001000000000011000000000001
010000000000000101000011101101011011000010000010000000
011000000000000101000000000101001101000000000010000000
000000000000001101100010110101101110000110100000000000
001000000000000101000110100000111110000000000000000000
000000000000000000000110000000011011000010000000000000
001000000000000000000000000000001010000000000000000000
000000000000000000000110001001011101000110100000000000
001000000000001101000010000001011111000000000000000000
000000000000000001100110000111101000101111110100000000
001000000000001101000100001101111010111111110010000000
000000000000000000000000000011111100110000110000000000
001000000000000000000010000101101101000000110000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000001000000001000000000
001000000000000000000000000000001001000000000000001000
000000000010000011100000000101100000000000001000000000
000000000000000000100010010000001100000000000000000000
000000000000000000000000000001101000001100111000000000
001000000000000000000000000000001111110011000010000000
000000000000000011100000000011101001001100111000000000
001000000000000000100000000000101000110011000000000000
000000000000000101000000000011101001001100111000000000
001000000000000000000000000000101010110011000000000000
000000000000001000000110110101101000001100111000000000
001000000000000011000010100000001110110011000000000000
000000000000001000000110100001101001001100111000000100
001000000000000101000000000000001100110011000000000000
000000000000000000000000010101101001001100111000000000
001000000000000000000011010000001111110011000000000001

.logic_tile 5 5
010000001000000111000110101000000001000000000100000000
001000000000000000100010110101001100000000100000000000
111000000000000000000010101101011000000001000000000000
000000000000000101000100001011101111000000000000000000
010000000000000111100010110101000001000011110000000000
011000000000000000100010010011101011000010010000000000
000000000000001101100010101101011101101000010100000000
001000000000000101000000001011001001111000100000000000
000000000000000001100000001011101111101001010000000100
001000001110000001000000001111001101100001010001000000
000000000000001001100010010111011110001000000010000001
001000000000000001000010000001000000000000000010000110
000010000000001111100000011000001000000000000100000000
001001000000001011100010000011010000000100000000000000
000000000000000111000110000011100001000001010100000000
001000000000000000000000000011001010000010110000000000

.logic_tile 6 5
010000000000000000000110010000000001000000100100000000
001000000000000000000011000000001011000000001000000000
111000000000000001100110010101111101100010110000000000
000000000000000000000011111111011000100000010000000000
110000000000000000000000000011101001101000000000000000
001000001100000000000000001001111110100000010000000000
000000000000001011100010100001100000000000000100000000
001000000000000001000100000000100000000001001000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001011000000001000000000
000000000000001000000010010001001111101110100000000000
001000000000000101000010000111111010101100000000000000
000000000000001000000110110001111101000001110000000000
001000000000000001000010001001111100000000010000000000
010000000000000101100000000001100000000000000100000000
001000000000000000000000000000100000000001001000000000

.logic_tile 7 5
010000000000000000000000001111011110000000010000000000
001000000000000000000000001111111111000000000000000000
111000000000000000000110001011011011000000010000000000
000000000000001101000000001101111101000010110000000000
110000000000000000000000010000000000000000100100000000
001000000000000000000010000000001100000000001000000000
000000000000000000000111010101101101011101010000000000
001000000000000000000110001101111001001001010000000000
000000000001011000000000001000000000000000000100000000
001000000000100101000010000001000000000010001000000000
000000000000000000000110100000011000000100000100000000
001000000000000000000000000000000000000000001000000000
000000000000000101100010100000000000000000000100000000
001000000000000000000010100111000000000010001000000000
010000000000000000000010100000001100000100000100000000
001000000000000000000010000000000000000000001000000000

.logic_tile 8 5
010000000000001000000010101111001111101011110000000000
001000000000000101000110110001011100001001000000000000
111000000000000101000000001111101111001001010000000000
000000000000001101100000000111001000001001000000000000
110000000000000000000000001001001100101100100000000000
001000000000000000000000001101111001011011100000000000
000000000000000000000010100101101000000011000000000000
001000000000001101000100001011111001000010000000000000
000000000000000000000010100001001101010110100000000000
001000000000001101000000001001111011110010100000000000
000000000000001000000000001001001111110000010000000000
001000000000000001000000000001011010111001100000000000
000000000000001101000110011011001000100010000000000000
001000000000000101000010001101111001000101010000000000
010000000000001001100000000000001100000100000100000000
001000000000000001000000000000000000000000001000000000

.logic_tile 9 5
010000000000000000000010111111111011101000000000000000
001000000000000000000110000111011001110110110000000000
000000000000000000000000010111101111010100100000000000
000000000000000000000010000000011110001000000000000000
000000000000000000000010101111101000000000110000000000
001000001110000000000100000111011111000011000000000000
000000000000000000000110010101111111101000100000000000
001000000000000000000010101111111100111100010000000000
000000000000000000000110000111001100110101010000000000
001000000000000000000000000111111001110100000000100000
000000000000000001100010100111011111001100010000000000
001000000000000000000100001001101110001000010000000000
000000000000000001100010100111011100101011110000000000
001000001100000000000110111111111011001011100000000000
000000000000100101000010100111011111001000110000000000
001000000001011101100100001001101110001000100000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000001101111110000000000000000000
000000000000000000000000001001010000001000000000000010
000000000000000000000000011000001100000000000000000000
000000000000000000000010010101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000111111011000100000000000000
000000000000000001000000000000101001000000000000100010
000001000000000000000000000000001101010000100000000000
000000000000000000000000001101001110010000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 2 6
000000000000000101100000000001011011110111110000000000
000000000000000000000011111101011001111110110000000000
111000000000000000000000001101011011111001110000000000
000000000000000101000010101011101010111110110010000000
010000000000001101100010010000000000000000000000000000
010000000000001011000011110000000000000000000000000000
000000000000001001100010000000000001000000100100000001
000000000000000001000011100000001010000000000010000000
000000100000000000000000001000011111010000000000000000
000000000000000000000000001001011011000000000010000000
000000000000000000000110000101000000000000000000000000
000000000000000000000100000000001011000000010000000010
000000000000000000000000001000001010000000000000000000
000000000000000000000000000001001011010000000000000000
000000000000000000000000010001101010100000000000000000
000000000000000000000010000101011011000000000000100000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000101001001001100111000000000
000001000000001101000000000000001011110011000000010000
111000000000000000000000000101001000001100111000000000
000000000000000000000000000000001010110011000000000000
110000000000000101000010100101001001001100111000000000
010000000000001111100100000000001101110011000000000000
000000000000001000000110000001001000001100111000000000
000000000000001001000010110000001010110011000000000000
000000000000000000000000010101001000001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000000011000001000001100110000000000
000000000000000000000010001101001010110011000000000000
000000000000001000000000010111011010000000000100000000
000000000000000001000010000000100000001000000000000000
000000000000000000000000000000000001000000000100000000
000000000000000000000000000111001010000000100000000000

.logic_tile 5 6
000000000000000000000010100001001100000010000000000000
000000000000000101000000000001101011000000000000000000
111000000000000101000010110101011001111100110100000000
000000000000000101000111010011101001110000110000000000
110000000000000000000010100011111000000100000000000000
010000000000000111000100000000000000001001000001000000
000000000000001001100000001001111101101001110000000000
000000000000001011000011100101101011001011100000000000
000000000000000001100000011101111011101011110000000000
000000000000000000000010000011011001001111010000000000
000000000010000111100000001001111100001011000000000000
000000000000000001100000001101101010001111000000000000
000000000000000000000000000111111101010110100000000000
000000000000000000000000000000001010001001010000000000
000000000000001000000000001101100001000010000000000000
000000000000000001000000000101001011000000000000000000

.logic_tile 6 6
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000000000000000000000010000010000000
000000000000000000000000000000000000000000000010100110
000010100000000101000000011001111001010000110000000000
000001000000100000000010101101101110110000110010000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001111011101111001010000000000
000000000000001001000000000011111010100110000000000010

.logic_tile 7 6
000000000000000001100000000101111101011111010000000000
000000000000001101000000000001001010101111010000000011
000000000000000000000110001011001111000111010000000000
000000000000000000000000000011111001010111100000000000
000000000000000000000000000101101111000000000000000000
000000000000000101000000000000111111100000000000000000
000000000000001001100000011111011111001111100000000000
000000000000000111000011100111111100100010110000000000
000000100000000000000000010011111001110000010000000000
000000000000000000000010001011011100010000000000100000
000000000000001101100110100111111100101011010000000000
000000000000000101000000000001001010010110000000000000
000000000000000000000110111011111110010110000000000000
000000000000000000000010101111001111000110010000000000
000000000000001101100110101000001110000000000000000000
000000000000000101000000001011011111000010000000000000

.logic_tile 8 6
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001011000000000000001000
111000000000000001100000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
110000000000000000000110000000001000001100111100000001
010000000000000000000000000000001001110011000001000000
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000100000110011000001000000
000000000000001000000110110111101000001100111110000000
000000000000000111000011100000000000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000001000001000001100110110000000
000000000000100000000000001011000000110011000010100000
000000000000001000000000000011011010001100110100000000
000000000000000001000000000000010000110011000000000000

.logic_tile 9 6
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000110101101001110010110100000000000
000000000000000000000000001001111011010110000000000000
010000000000000000000110110101111011000010000000000000
010000000000000000000010100000011111000000000001000000
000000000000001000000110110000000000000010000110000001
000000000000000101000010001011000000000000000001000000
000000000000000000000110000001111100000000000000000000
000000000000000000000000000000110000001000000000100000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110000001101010101001000000000000
000000000000000000000000001101111111010100000000000000
000000000000000000000110000101011010010010000000000000
000000000000000000000000001101111101000000100000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 2 7
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000001010000010000000000000
010000000000000101000000001101000000000110000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111111110110100100000001
000000000000000000000000000101101000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000101000110010111000000000001000100000000
000000000000000000000010011101000000000000000000000000
111000000000000000000110010111000000000001010100000000
000000000000000111000010000001001110000001110000000000
010000000000000000000010101111000000000001000100100000
010000000000000000000000000001000000000000000000000000
000000000000000101000010101000001110010100000100000000
000000000000000101000010100101001110010100100000000000
000000000000001001100000011101111001000010000000000000
000000000000000001000010001101111001000000000000000000
000000000000000000000000000011001100000010000000000000
000000000000000000000000001001101100000000000000000000
000000000000000101100000001111000000000001110100000000
000000000000000001000000000101001110000000110000000000
000000000000000000000010000000011110000000000100000000
000000000000000000000000000111010000000100000000100000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
111000000000001011100000000101011111000000000000000000
000000000000001001000000000000001000100000000000000000
010000000000000011100010110011000001001100110000000000
010000000000000101000010000000101000110011000000000000
000000000000001101100000001001000000000010110100100000
000000000000000101000010101101001011000001010000000000
000000000000000000000110000101011011000000000000000000
000000000000000000000000000000001010100000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000101011111000100000000000000
000000000000000000100000000000101000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101110000010000000000000
000000000000000000000000000000110000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100001111110000000000000000000
000000000000000000000000001101010000000100000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 7 7
000000000000000000000110010011101100000011000000000000
000000000000000000000110011001100000000010000000000000
000000000000001001100111101101011000101000000000000000
000000000000001001100100001101101011010000000000000000
000000000000000000000110011001101010110001110000000000
000000000000000000000110011101111011101111110010000000
000000000000001001100110010001111011010111000000000000
000000000000001001100110001001011000101111100000000000
000000000000000001100110001101101001010110100000000000
000000000000000000000000001101011010011111010000000000
000000000000001000000110100011101001110001010000000000
000000000000000001000000001011011001110001100000000000
000000000000000000000000001000011000000000000000000000
000000000000000000000000001101010000000100000000000000
000000000000000000000000000000011010000100000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000111100010110000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110001001001010000001000000000000
000000000000000000000110101101111011000000000000000000
000000000000001000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000011001011001010001010000000000
000000000000000000000010000001001111110110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111010111000100000000001
000000000000000000000000001011001001111100100000100000
000000000000000000000110000101011010000010000000000000
000000000000000000000000001001110000000000000000000000

.logic_tile 9 7
000000000000000101000110000011111000110011110000100000
000000000000000000000010101011011001010010100000000000
000000000000001000000110000111101010100100010000000000
000000000000000001000000001011111111100000000000000000
000000000000000000000010111101001101111000100000000000
000000000000000000000010100011101000111101010000000000
000000000000000000000000000111101010000000010000000000
000000000000000000000000001111111101010000000000000000
000000000000000001100110010111001101001001010000000000
000000000000000000000110001101111111100010010000000000
000000000000101001100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000001100110000111111100000110000000000000
000000000000000000100100000001001001000010000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000111100
001100000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000001010000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000010000000000000
000000000000000000000000000000000000000000000000100000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 9
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000011010000000001
000000000000000010
000000000000110000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100110000
001101111100000000
000000000100000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000001010000000010
000000001000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 param_counter[6]_$glb_sr
.sym 4 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587_$glb_ce
.sym 6 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 41 $abc$4764$add$demo.v:235$116_Y[2]
.sym 42 $abc$4764$add$demo.v:235$116_Y[3]
.sym 43 $abc$4764$add$demo.v:235$116_Y[4]
.sym 44 $abc$4764$add$demo.v:235$116_Y[5]
.sym 45 $abc$4764$add$demo.v:235$116_Y[6]
.sym 46 $abc$4764$add$demo.v:235$116_Y[7]
.sym 47 $abc$4764$add$demo.v:235$116_Y[8]
.sym 48 $abc$4764$add$demo.v:235$116_Y[9]
.sym 49 $abc$4764$add$demo.v:235$116_Y[10]
.sym 50 $abc$4764$add$demo.v:235$116_Y[11]
.sym 51 $abc$4764$add$demo.v:235$116_Y[12]
.sym 52 $abc$4764$add$demo.v:235$116_Y[13]
.sym 53 $abc$4764$add$demo.v:235$116_Y[14]
.sym 54 $abc$4764$add$demo.v:235$116_Y[15]
.sym 56 delay[2]
.sym 78 delay[3]
.sym 177 delay[14]
.sym 178 delay[8]
.sym 180 delay[9]
.sym 181 delay[13]
.sym 183 delay[11]
.sym 184 delay[10]
.sym 291 $abc$4764$new_n415_
.sym 292 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3527
.sym 293 $abc$4764$new_n412_
.sym 294 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_
.sym 295 $abc$4764$procmux$575.B_AND_S[61]_new_
.sym 296 $abc$4764$new_n413_
.sym 297 $abc$4764$auto$simplemap.cc:256:simplemap_eqne$2263_new_inv_
.sym 298 RST$SB_IO_OUT
.sym 299 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 323 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[15]
.sym 324 delay[11]
.sym 405 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3097[1]_new_
.sym 406 $abc$4764$new_n546_
.sym 407 $PACKER_GND_NET
.sym 408 $abc$4764$new_n547_
.sym 409 state[4]
.sym 410 state[5]
.sym 411 $abc$4764$new_n417_
.sym 412 $abc$4764$auto$simplemap.cc:168:logic_reduce$2324_new_inv_
.sym 415 $abc$4764$auto$simplemap.cc:168:logic_reduce$1740[1]_new_inv_
.sym 433 cmd_counter[3]
.sym 439 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 519 $abc$4764$new_n380_
.sym 520 $abc$4764$new_n390_
.sym 523 $abc$4764$new_n374_
.sym 524 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587
.sym 552 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 640 DC$SB_IO_OUT
.sym 690 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587
.sym 703 RST$SB_IO_OUT
.sym 714 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587
.sym 716 RST$SB_IO_OUT
.sym 749 SCL$SB_IO_OUT
.sym 751 $0\scl[0:0]
.sym 830 CLK$SB_IO_IN
.sym 833 DC$SB_IO_OUT
.sym 836 CLK$SB_IO_IN
.sym 856 CLK$SB_IO_IN
.sym 859 DC$SB_IO_OUT
.sym 926 CLK$SB_IO_IN
.sym 944 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587
.sym 963 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587
.sym 1171 RST$SB_IO_OUT
.sym 1403 RST$SB_IO_OUT
.sym 1408 SCL$SB_IO_OUT
.sym 1421 SCL$SB_IO_OUT
.sym 1429 RST$SB_IO_OUT
.sym 1495 SCL$SB_IO_OUT
.sym 1879 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[7]
.sym 1880 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[5]
.sym 1881 delay[5]
.sym 1882 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[4]
.sym 1883 delay[7]
.sym 1884 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[1]
.sym 1885 delay[6]
.sym 1886 $abc$4764$new_n398_
.sym 1971 delay[3]
.sym 1979 delay[2]
.sym 1990 delay[1]
.sym 1991 delay[6]
.sym 1993 delay[4]
.sym 1994 delay[0]
.sym 1995 delay[5]
.sym 1997 delay[7]
.sym 2001 $nextpnr_ICESTORM_LC_7$O
.sym 2004 delay[0]
.sym 2007 $auto$alumacc.cc:474:replace_alu$725.C[2]
.sym 2010 delay[1]
.sym 2013 $auto$alumacc.cc:474:replace_alu$725.C[3]
.sym 2015 delay[2]
.sym 2017 $auto$alumacc.cc:474:replace_alu$725.C[2]
.sym 2019 $auto$alumacc.cc:474:replace_alu$725.C[4]
.sym 2021 delay[3]
.sym 2023 $auto$alumacc.cc:474:replace_alu$725.C[3]
.sym 2025 $auto$alumacc.cc:474:replace_alu$725.C[5]
.sym 2027 delay[4]
.sym 2029 $auto$alumacc.cc:474:replace_alu$725.C[4]
.sym 2031 $auto$alumacc.cc:474:replace_alu$725.C[6]
.sym 2034 delay[5]
.sym 2035 $auto$alumacc.cc:474:replace_alu$725.C[5]
.sym 2037 $auto$alumacc.cc:474:replace_alu$725.C[7]
.sym 2040 delay[6]
.sym 2041 $auto$alumacc.cc:474:replace_alu$725.C[6]
.sym 2043 $auto$alumacc.cc:474:replace_alu$725.C[8]
.sym 2046 delay[7]
.sym 2047 $auto$alumacc.cc:474:replace_alu$725.C[7]
.sym 2063 delay[4]
.sym 2064 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[13]
.sym 2065 delay[12]
.sym 2066 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[8]
.sym 2067 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[12]
.sym 2068 delay[1]
.sym 2069 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[10]
.sym 2070 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[9]
.sym 2072 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[1]
.sym 2076 delay[6]
.sym 2081 $abc$4764$add$demo.v:235$116_Y[2]
.sym 2083 $abc$4764$add$demo.v:235$116_Y[3]
.sym 2096 delay[0]
.sym 2104 $abc$4764$new_n403_
.sym 2118 state[1]
.sym 2120 $0\scl[0:0]
.sym 2128 $0\scl[0:0]
.sym 2146 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551
.sym 2147 $auto$alumacc.cc:474:replace_alu$725.C[8]
.sym 2155 delay[9]
.sym 2160 delay[14]
.sym 2161 delay[8]
.sym 2164 delay[13]
.sym 2166 delay[11]
.sym 2167 delay[10]
.sym 2170 delay[12]
.sym 2171 delay[15]
.sym 2184 $auto$alumacc.cc:474:replace_alu$725.C[9]
.sym 2187 delay[8]
.sym 2188 $auto$alumacc.cc:474:replace_alu$725.C[8]
.sym 2190 $auto$alumacc.cc:474:replace_alu$725.C[10]
.sym 2193 delay[9]
.sym 2194 $auto$alumacc.cc:474:replace_alu$725.C[9]
.sym 2196 $auto$alumacc.cc:474:replace_alu$725.C[11]
.sym 2199 delay[10]
.sym 2200 $auto$alumacc.cc:474:replace_alu$725.C[10]
.sym 2202 $auto$alumacc.cc:474:replace_alu$725.C[12]
.sym 2205 delay[11]
.sym 2206 $auto$alumacc.cc:474:replace_alu$725.C[11]
.sym 2208 $auto$alumacc.cc:474:replace_alu$725.C[13]
.sym 2211 delay[12]
.sym 2212 $auto$alumacc.cc:474:replace_alu$725.C[12]
.sym 2214 $auto$alumacc.cc:474:replace_alu$725.C[14]
.sym 2217 delay[13]
.sym 2218 $auto$alumacc.cc:474:replace_alu$725.C[13]
.sym 2220 $auto$alumacc.cc:474:replace_alu$725.C[15]
.sym 2222 delay[14]
.sym 2224 $auto$alumacc.cc:474:replace_alu$725.C[14]
.sym 2229 delay[15]
.sym 2230 $auto$alumacc.cc:474:replace_alu$725.C[15]
.sym 2234 $abc$4764$new_n403_
.sym 2237 delay[15]
.sym 2238 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[15]
.sym 2239 $abc$4764$new_n397_
.sym 2240 $abc$4764$new_n395_
.sym 2247 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[10]
.sym 2251 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[9]
.sym 2277 RST$SB_IO_OUT
.sym 2279 $abc$4764$new_n374_
.sym 2287 $abc$4764$add$demo.v:235$116_Y[8]
.sym 2290 $abc$4764$add$demo.v:235$116_Y[11]
.sym 2292 $abc$4764$add$demo.v:235$116_Y[13]
.sym 2296 $abc$4764$add$demo.v:235$116_Y[9]
.sym 2297 $abc$4764$add$demo.v:235$116_Y[10]
.sym 2301 $abc$4764$add$demo.v:235$116_Y[14]
.sym 2303 $abc$4764$new_n403_
.sym 2322 $abc$4764$new_n403_
.sym 2323 $abc$4764$add$demo.v:235$116_Y[14]
.sym 2327 $abc$4764$add$demo.v:235$116_Y[8]
.sym 2329 $abc$4764$new_n403_
.sym 2339 $abc$4764$add$demo.v:235$116_Y[9]
.sym 2341 $abc$4764$new_n403_
.sym 2345 $abc$4764$add$demo.v:235$116_Y[13]
.sym 2346 $abc$4764$new_n403_
.sym 2358 $abc$4764$new_n403_
.sym 2359 $abc$4764$add$demo.v:235$116_Y[11]
.sym 2363 $abc$4764$new_n403_
.sym 2364 $abc$4764$add$demo.v:235$116_Y[10]
.sym 2366 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587_$glb_ce
.sym 2367 CLK$SB_IO_IN_$glb_clk
.sym 2369 state[1]
.sym 2370 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3120[1]_new_inv_
.sym 2371 $abc$4764$new_n402_
.sym 2372 $abc$4764$new_n379_
.sym 2373 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 2374 state[0]
.sym 2376 state[3]
.sym 2381 delay[14]
.sym 2382 $abc$4764$new_n395_
.sym 2393 $abc$4764$new_n380_
.sym 2396 state[0]
.sym 2400 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 2401 $abc$4764$new_n374_
.sym 2402 state[1]
.sym 2422 $abc$4764$new_n415_
.sym 2424 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3527
.sym 2425 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_
.sym 2428 $abc$4764$auto$simplemap.cc:256:simplemap_eqne$2263_new_inv_
.sym 2429 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 2430 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3097[1]_new_
.sym 2432 $0\scl[0:0]
.sym 2437 $abc$4764$auto$simplemap.cc:168:logic_reduce$2324_new_inv_
.sym 2438 state[1]
.sym 2442 $abc$4764$procmux$575.B_AND_S[61]_new_
.sym 2443 $abc$4764$new_n413_
.sym 2444 state[2]
.sym 2445 RST$SB_IO_OUT
.sym 2446 $abc$4764$new_n374_
.sym 2448 $abc$4764$new_n234_
.sym 2451 state[0]
.sym 2453 state[3]
.sym 2455 state[3]
.sym 2456 $abc$4764$new_n234_
.sym 2457 state[2]
.sym 2458 $0\scl[0:0]
.sym 2461 $abc$4764$new_n374_
.sym 2462 state[0]
.sym 2464 state[1]
.sym 2467 $abc$4764$new_n415_
.sym 2468 $abc$4764$new_n413_
.sym 2474 state[1]
.sym 2476 state[0]
.sym 2480 $abc$4764$new_n374_
.sym 2482 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_
.sym 2485 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3097[1]_new_
.sym 2486 $abc$4764$procmux$575.B_AND_S[61]_new_
.sym 2487 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 2488 $abc$4764$auto$simplemap.cc:256:simplemap_eqne$2263_new_inv_
.sym 2491 state[1]
.sym 2493 state[0]
.sym 2494 $abc$4764$new_n374_
.sym 2497 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 2498 $abc$4764$auto$simplemap.cc:168:logic_reduce$2324_new_inv_
.sym 2499 RST$SB_IO_OUT
.sym 2500 $abc$4764$procmux$575.B_AND_S[61]_new_
.sym 2501 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3527
.sym 2502 CLK$SB_IO_IN_$glb_clk
.sym 2504 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551
.sym 2505 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3539
.sym 2506 $abc$4764$new_n234_
.sym 2507 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3097[2]_new_inv_
.sym 2508 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.sym 2509 $abc$4764$new_n406_
.sym 2510 state[2]
.sym 2511 $abc$4764$new_n404_
.sym 2518 $0\scl[0:0]
.sym 2519 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 2520 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3527
.sym 2521 state[3]
.sym 2526 $abc$4764$auto$wreduce.cc:455:run$696[1]_new_inv_
.sym 2527 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 2530 $abc$4764$procmux$575.B_AND_S[31]_new_
.sym 2538 state[3]
.sym 2551 $0\scl[0:0]
.sym 2557 state[1]
.sym 2558 $abc$4764$new_n390_
.sym 2559 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551
.sym 2562 state[0]
.sym 2563 $abc$4764$auto$simplemap.cc:256:simplemap_eqne$2263_new_inv_
.sym 2565 $abc$4764$new_n380_
.sym 2567 $PACKER_GND_NET
.sym 2568 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_
.sym 2569 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 2572 state[3]
.sym 2576 DC$SB_IO_OUT
.sym 2582 $abc$4764$new_n546_
.sym 2583 $abc$4764$new_n234_
.sym 2584 DC$SB_IO_OUT
.sym 2587 state[2]
.sym 2588 $0\scl[0:0]
.sym 2590 state[1]
.sym 2591 $abc$4764$new_n380_
.sym 2592 DC$SB_IO_OUT
.sym 2593 state[0]
.sym 2596 state[0]
.sym 2597 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_
.sym 2598 DC$SB_IO_OUT
.sym 2599 $0\scl[0:0]
.sym 2608 $abc$4764$new_n380_
.sym 2609 $abc$4764$new_n546_
.sym 2610 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 2611 $abc$4764$auto$simplemap.cc:256:simplemap_eqne$2263_new_inv_
.sym 2615 $PACKER_GND_NET
.sym 2620 $PACKER_GND_NET
.sym 2626 $abc$4764$auto$simplemap.cc:256:simplemap_eqne$2263_new_inv_
.sym 2627 $abc$4764$new_n390_
.sym 2628 state[3]
.sym 2629 state[2]
.sym 2632 $abc$4764$new_n234_
.sym 2633 state[3]
.sym 2634 state[2]
.sym 2636 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551
.sym 2637 CLK$SB_IO_IN_$glb_clk
.sym 2639 $abc$4764$auto$opt_reduce.cc:132:opt_mux$683_new_inv_
.sym 2640 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3533
.sym 2642 DC$SB_IO_OUT
.sym 2643 $0\dc[0:0]
.sym 2644 $abc$4764$new_n389_
.sym 2645 $abc$4764$new_n230_
.sym 2646 $abc$4764$procmux$575.B_AND_S[31]_new_
.sym 2652 state[2]
.sym 2658 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551
.sym 2662 $abc$4764$new_n234_
.sym 2673 $0\scl[0:0]
.sym 2685 SCL$SB_IO_OUT
.sym 2698 state[2]
.sym 2702 state[0]
.sym 2704 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.sym 2708 state[1]
.sym 2720 $abc$4764$new_n374_
.sym 2722 state[3]
.sym 2725 state[2]
.sym 2726 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.sym 2728 state[3]
.sym 2731 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.sym 2734 state[1]
.sym 2750 state[3]
.sym 2751 state[2]
.sym 2752 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.sym 2755 state[0]
.sym 2757 $abc$4764$new_n374_
.sym 2758 state[1]
.sym 2776 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3545
.sym 2779 CS$SB_IO_OUT
.sym 2795 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 2830 DC$SB_IO_OUT
.sym 2904 DC$SB_IO_OUT
.sym 2981 SCL$SB_IO_OUT
.sym 2991 $0\scl[0:0]
.sym 3014 $0\scl[0:0]
.sym 3025 SCL$SB_IO_OUT
.sym 3042 CLK$SB_IO_IN_$glb_clk
.sym 3218 SCL$SB_IO_OUT
.sym 4267 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551
.sym 4281 delay[12]
.sym 4284 delay[1]
.sym 4285 delay[6]
.sym 4286 $abc$4764$add$demo.v:235$116_Y[7]
.sym 4287 delay[4]
.sym 4291 delay[7]
.sym 4292 $abc$4764$add$demo.v:235$116_Y[5]
.sym 4293 $abc$4764$add$demo.v:235$116_Y[6]
.sym 4295 $abc$4764$new_n403_
.sym 4305 delay[5]
.sym 4315 delay[7]
.sym 4318 delay[5]
.sym 4324 $abc$4764$new_n403_
.sym 4326 $abc$4764$add$demo.v:235$116_Y[5]
.sym 4330 delay[4]
.sym 4338 $abc$4764$new_n403_
.sym 4339 $abc$4764$add$demo.v:235$116_Y[7]
.sym 4344 delay[1]
.sym 4349 $abc$4764$add$demo.v:235$116_Y[6]
.sym 4350 $abc$4764$new_n403_
.sym 4354 delay[5]
.sym 4355 delay[12]
.sym 4356 delay[7]
.sym 4357 delay[6]
.sym 4358 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587_$glb_ce
.sym 4359 CLK$SB_IO_IN_$glb_clk
.sym 4377 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[7]
.sym 4381 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[5]
.sym 4385 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[4]
.sym 4414 $abc$4764$new_n398_
.sym 4428 $abc$4764$auto$wreduce.cc:455:run$697[3]_new_inv_
.sym 4444 delay[12]
.sym 4446 $abc$4764$add$demo.v:235$116_Y[12]
.sym 4450 $abc$4764$new_n403_
.sym 4453 delay[0]
.sym 4462 delay[13]
.sym 4467 delay[8]
.sym 4469 delay[9]
.sym 4470 $abc$4764$add$demo.v:235$116_Y[4]
.sym 4471 delay[1]
.sym 4473 delay[10]
.sym 4476 $abc$4764$new_n403_
.sym 4478 $abc$4764$add$demo.v:235$116_Y[4]
.sym 4484 delay[13]
.sym 4489 $abc$4764$add$demo.v:235$116_Y[12]
.sym 4490 $abc$4764$new_n403_
.sym 4496 delay[8]
.sym 4501 delay[12]
.sym 4506 delay[1]
.sym 4507 $abc$4764$new_n403_
.sym 4508 delay[0]
.sym 4513 delay[10]
.sym 4518 delay[9]
.sym 4521 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587_$glb_ce
.sym 4522 CLK$SB_IO_IN_$glb_clk
.sym 4538 delay[1]
.sym 4539 delay[0]
.sym 4540 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[13]
.sym 4544 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[8]
.sym 4546 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[12]
.sym 4556 $abc$4764$new_n403_
.sym 4565 delay[14]
.sym 4566 delay[8]
.sym 4569 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 4570 state[1]
.sym 4573 delay[4]
.sym 4576 delay[9]
.sym 4577 delay[13]
.sym 4579 delay[11]
.sym 4580 delay[10]
.sym 4581 $abc$4764$new_n403_
.sym 4585 $abc$4764$new_n374_
.sym 4592 delay[15]
.sym 4596 $abc$4764$add$demo.v:235$116_Y[15]
.sym 4598 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 4600 $abc$4764$new_n374_
.sym 4601 state[1]
.sym 4617 $abc$4764$add$demo.v:235$116_Y[15]
.sym 4619 $abc$4764$new_n403_
.sym 4622 delay[15]
.sym 4628 delay[8]
.sym 4629 delay[14]
.sym 4630 delay[13]
.sym 4631 delay[15]
.sym 4634 delay[10]
.sym 4635 delay[4]
.sym 4636 delay[9]
.sym 4637 delay[11]
.sym 4644 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587_$glb_ce
.sym 4645 CLK$SB_IO_IN_$glb_clk
.sym 4659 $abc$4764$new_n403_
.sym 4661 $abc$4764$new_n397_
.sym 4673 state[0]
.sym 4677 state[3]
.sym 4681 $abc$4764$new_n389_
.sym 4689 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3120[1]_new_inv_
.sym 4690 $abc$4764$new_n412_
.sym 4691 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_
.sym 4692 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 4693 $abc$4764$auto$wreduce.cc:455:run$696[1]_new_inv_
.sym 4694 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 4695 $abc$4764$new_n404_
.sym 4696 $abc$4764$new_n403_
.sym 4697 $abc$4764$new_n400_
.sym 4698 $0\scl[0:0]
.sym 4699 $0\scl[0:0]
.sym 4700 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.sym 4701 $abc$4764$new_n406_
.sym 4702 $abc$4764$auto$simplemap.cc:168:logic_reduce$1740[1]_new_inv_
.sym 4703 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 4705 $abc$4764$auto$wreduce.cc:455:run$697[3]_new_inv_
.sym 4707 $abc$4764$new_n379_
.sym 4708 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 4710 $abc$4764$procmux$575.B_AND_S[31]_new_
.sym 4713 $abc$4764$new_n380_
.sym 4714 $abc$4764$new_n402_
.sym 4715 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551
.sym 4716 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 4721 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 4722 $abc$4764$auto$wreduce.cc:455:run$696[1]_new_inv_
.sym 4723 $abc$4764$new_n400_
.sym 4724 $abc$4764$new_n402_
.sym 4727 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 4728 $0\scl[0:0]
.sym 4729 $abc$4764$auto$wreduce.cc:455:run$697[3]_new_inv_
.sym 4730 $abc$4764$procmux$575.B_AND_S[31]_new_
.sym 4734 $abc$4764$new_n403_
.sym 4735 $abc$4764$new_n406_
.sym 4736 $abc$4764$new_n404_
.sym 4739 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_
.sym 4740 $abc$4764$procmux$575.B_AND_S[31]_new_
.sym 4741 $0\scl[0:0]
.sym 4742 $abc$4764$new_n380_
.sym 4746 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_
.sym 4747 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 4748 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.sym 4751 $abc$4764$auto$simplemap.cc:168:logic_reduce$1740[1]_new_inv_
.sym 4752 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 4753 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3120[1]_new_inv_
.sym 4754 $abc$4764$new_n412_
.sym 4763 $abc$4764$new_n379_
.sym 4765 $abc$4764$auto$wreduce.cc:455:run$697[3]_new_inv_
.sym 4766 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 4767 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551
.sym 4768 CLK$SB_IO_IN_$glb_clk
.sym 4783 $abc$4764$new_n400_
.sym 4785 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4211
.sym 4791 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 4792 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 4802 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551
.sym 4804 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3539
.sym 4805 DC$SB_IO_OUT
.sym 4811 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3097[1]_new_
.sym 4813 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551
.sym 4814 $abc$4764$new_n547_
.sym 4815 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 4816 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 4818 $abc$4764$auto$simplemap.cc:168:logic_reduce$2324_new_inv_
.sym 4819 state[1]
.sym 4820 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3120[1]_new_inv_
.sym 4822 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 4823 state[4]
.sym 4824 state[5]
.sym 4825 $abc$4764$new_n417_
.sym 4826 $abc$4764$procmux$575.B_AND_S[31]_new_
.sym 4830 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3097[2]_new_inv_
.sym 4831 $abc$4764$new_n374_
.sym 4833 state[0]
.sym 4834 $abc$4764$new_n404_
.sym 4835 $abc$4764$new_n380_
.sym 4836 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3539
.sym 4838 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_
.sym 4841 $abc$4764$new_n389_
.sym 4844 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3539
.sym 4845 $abc$4764$new_n404_
.sym 4846 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 4847 $abc$4764$new_n417_
.sym 4850 $abc$4764$auto$simplemap.cc:168:logic_reduce$2324_new_inv_
.sym 4851 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 4856 state[5]
.sym 4857 state[1]
.sym 4858 state[0]
.sym 4859 state[4]
.sym 4863 $abc$4764$procmux$575.B_AND_S[31]_new_
.sym 4864 $abc$4764$new_n380_
.sym 4865 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_
.sym 4870 state[5]
.sym 4871 state[4]
.sym 4874 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 4875 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3097[1]_new_
.sym 4876 $abc$4764$new_n389_
.sym 4877 state[0]
.sym 4880 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 4881 $abc$4764$new_n389_
.sym 4882 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3120[1]_new_inv_
.sym 4883 $abc$4764$new_n547_
.sym 4886 state[1]
.sym 4887 state[0]
.sym 4888 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3097[2]_new_inv_
.sym 4889 $abc$4764$new_n374_
.sym 4890 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3551
.sym 4891 CLK$SB_IO_IN_$glb_clk
.sym 4911 $abc$4764$new_n234_
.sym 4912 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 4935 $abc$4764$new_n390_
.sym 4936 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3533
.sym 4938 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.sym 4940 state[2]
.sym 4942 state[1]
.sym 4943 $abc$4764$new_n390_
.sym 4944 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 4945 state[0]
.sym 4946 $0\dc[0:0]
.sym 4947 $abc$4764$new_n389_
.sym 4948 state[3]
.sym 4949 state[3]
.sym 4957 $abc$4764$auto$simplemap.cc:168:logic_reduce$2324_new_inv_
.sym 4964 $abc$4764$new_n230_
.sym 4967 state[0]
.sym 4968 $abc$4764$new_n390_
.sym 4969 state[2]
.sym 4970 state[3]
.sym 4973 $abc$4764$auto$simplemap.cc:168:logic_reduce$2324_new_inv_
.sym 4974 state[0]
.sym 4975 $0\dc[0:0]
.sym 4976 $abc$4764$new_n389_
.sym 4987 $0\dc[0:0]
.sym 4991 state[2]
.sym 4993 state[3]
.sym 4994 $abc$4764$new_n230_
.sym 4998 $abc$4764$new_n390_
.sym 4999 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 5003 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.sym 5005 state[0]
.sym 5006 state[1]
.sym 5009 state[1]
.sym 5010 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.sym 5011 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 5012 state[0]
.sym 5013 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3533
.sym 5014 CLK$SB_IO_IN_$glb_clk
.sym 5029 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 5032 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3533
.sym 5036 DC$SB_IO_OUT
.sym 5038 $0\dc[0:0]
.sym 5042 CS$SB_IO_OUT
.sym 5059 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3545
.sym 5062 CS$SB_IO_OUT
.sym 5065 $abc$4764$auto$opt_reduce.cc:132:opt_mux$683_new_inv_
.sym 5072 $abc$4764$procmux$575.B_AND_S[31]_new_
.sym 5086 $0\scl[0:0]
.sym 5102 $abc$4764$procmux$575.B_AND_S[31]_new_
.sym 5105 $abc$4764$auto$opt_reduce.cc:132:opt_mux$683_new_inv_
.sym 5120 $abc$4764$auto$opt_reduce.cc:132:opt_mux$683_new_inv_
.sym 5121 $abc$4764$procmux$575.B_AND_S[31]_new_
.sym 5122 CS$SB_IO_OUT
.sym 5123 $0\scl[0:0]
.sym 5136 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3545
.sym 5137 CLK$SB_IO_IN_$glb_clk
.sym 6475 $abc$4764$new_n403_
.sym 6490 $PACKER_VCC_NET
.sym 6493 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[15]
.sym 6501 delay[11]
.sym 6511 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 6560 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 6561 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[14]
.sym 6564 $abc$4764$new_n394_
.sym 6566 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[11]
.sym 6607 $PACKER_VCC_NET
.sym 6623 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 6664 cmd_counter[2]
.sym 6665 cmd_counter[3]
.sym 6666 cmd_counter[4]
.sym 6667 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 6705 $abc$4764$new_n398_
.sym 6706 DC$SB_IO_OUT
.sym 6707 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3539
.sym 6717 $PACKER_VCC_NET
.sym 6766 $abc$4764$sub$demo.v:419$151_Y[2]
.sym 6767 $abc$4764$sub$demo.v:419$151_Y[3]
.sym 6768 $abc$4764$sub$demo.v:419$151_Y[4]
.sym 6769 $abc$4764$sub$demo.v:419$151_Y[5]
.sym 6770 $abc$4764$sub$demo.v:419$151_Y[6]
.sym 6771 $abc$4764$sub$demo.v:419$151_Y[7]
.sym 6802 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 6813 cmd_counter[1]
.sym 6817 $abc$4764$auto$wreduce.cc:455:run$697[3]_new_inv_
.sym 6823 params_left[6]
.sym 6866 $abc$4764$sub$demo.v:419$151_Y[8]
.sym 6867 $abc$4764$sub$demo.v:419$151_Y[9]
.sym 6868 $abc$4764$sub$demo.v:419$151_Y[10]
.sym 6869 $abc$4764$sub$demo.v:419$151_Y[11]
.sym 6870 $abc$4764$sub$demo.v:419$151_Y[12]
.sym 6871 $abc$4764$sub$demo.v:419$151_Y[13]
.sym 6872 params_left[10]
.sym 6873 params_left[8]
.sym 6912 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 6922 params_left[7]
.sym 6928 $abc$4764$sub$demo.v:419$151_Y[6]
.sym 6968 params_left[11]
.sym 6969 params_left[9]
.sym 6970 params_left[6]
.sym 6971 params_left[12]
.sym 6972 $abc$4764$new_n238_
.sym 6973 $abc$4764$new_n236_
.sym 6974 params_left[13]
.sym 6975 params_left[7]
.sym 7327 CS$SB_IO_OUT
.sym 8118 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[6]
.sym 8119 delay[2]
.sym 8120 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[2]
.sym 8121 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3777
.sym 8122 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[3]
.sym 8123 delay[3]
.sym 8125 $auto$alumacc.cc:474:replace_alu$712.C[1]
.sym 8165 $PACKER_VCC_NET
.sym 8166 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[1]
.sym 8176 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[6]
.sym 8178 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[5]
.sym 8180 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[3]
.sym 8182 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[4]
.sym 8184 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[7]
.sym 8186 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[2]
.sym 8191 $auto$alumacc.cc:474:replace_alu$712.C[1]
.sym 8192 $nextpnr_ICESTORM_LC_1$O
.sym 8195 $auto$alumacc.cc:474:replace_alu$712.C[1]
.sym 8198 $auto$alumacc.cc:474:replace_alu$712.C[2]
.sym 8200 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[1]
.sym 8201 $PACKER_VCC_NET
.sym 8204 $auto$alumacc.cc:474:replace_alu$712.C[3]
.sym 8206 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[2]
.sym 8210 $auto$alumacc.cc:474:replace_alu$712.C[4]
.sym 8212 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[3]
.sym 8216 $auto$alumacc.cc:474:replace_alu$712.C[5]
.sym 8219 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[4]
.sym 8222 $auto$alumacc.cc:474:replace_alu$712.C[6]
.sym 8224 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[5]
.sym 8225 $PACKER_VCC_NET
.sym 8228 $auto$alumacc.cc:474:replace_alu$712.C[7]
.sym 8231 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[6]
.sym 8234 $auto$alumacc.cc:474:replace_alu$712.C[8]
.sym 8237 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[7]
.sym 8249 $abc$4764$add$demo.v:235$116_Y[0]
.sym 8250 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2561[3]_new_
.sym 8253 delay[0]
.sym 8258 $0\bit_counter[2:0][1]
.sym 8309 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 8311 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 8318 $auto$alumacc.cc:474:replace_alu$712.C[8]
.sym 8328 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[15]
.sym 8329 $PACKER_VCC_NET
.sym 8332 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[14]
.sym 8337 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[11]
.sym 8339 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[12]
.sym 8343 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[10]
.sym 8345 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[9]
.sym 8349 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[13]
.sym 8353 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[8]
.sym 8355 $auto$alumacc.cc:474:replace_alu$712.C[9]
.sym 8357 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[8]
.sym 8358 $PACKER_VCC_NET
.sym 8361 $auto$alumacc.cc:474:replace_alu$712.C[10]
.sym 8363 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[9]
.sym 8367 $auto$alumacc.cc:474:replace_alu$712.C[11]
.sym 8370 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[10]
.sym 8373 $auto$alumacc.cc:474:replace_alu$712.C[12]
.sym 8376 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[11]
.sym 8379 $auto$alumacc.cc:474:replace_alu$712.C[13]
.sym 8382 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[12]
.sym 8385 $auto$alumacc.cc:474:replace_alu$712.C[14]
.sym 8388 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[13]
.sym 8391 $auto$alumacc.cc:474:replace_alu$712.C[15]
.sym 8394 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[14]
.sym 8397 $abc$4764$auto$alumacc.cc:491:replace_alu$714[15]
.sym 8400 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[15]
.sym 8406 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4211
.sym 8407 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 8408 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746
.sym 8409 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 8411 cmd_counter[0]
.sym 8435 state[2]
.sym 8437 $abc$4764$new_n234_
.sym 8441 $abc$4764$auto$alumacc.cc:491:replace_alu$714[15]
.sym 8450 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2561[3]_new_
.sym 8453 delay[11]
.sym 8458 $abc$4764$new_n398_
.sym 8464 $abc$4764$new_n397_
.sym 8466 $abc$4764$new_n394_
.sym 8467 delay[14]
.sym 8474 $abc$4764$new_n395_
.sym 8479 $abc$4764$new_n397_
.sym 8480 $abc$4764$new_n398_
.sym 8481 $abc$4764$new_n394_
.sym 8482 $abc$4764$auto$alumacc.cc:491:replace_alu$714[15]
.sym 8487 delay[14]
.sym 8505 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2561[3]_new_
.sym 8506 $abc$4764$new_n395_
.sym 8518 delay[11]
.sym 8530 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 8531 $abc$4764$sub$demo.v:288$125_Y[3]
.sym 8532 $abc$4764$sub$demo.v:288$125_Y[4]
.sym 8533 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 8534 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 8535 $abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_
.sym 8549 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4211
.sym 8551 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 8554 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 8555 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 8569 cmd_counter[1]
.sym 8575 cmd_counter[0]
.sym 8579 cmd_counter[2]
.sym 8581 cmd_counter[4]
.sym 8588 cmd_counter[3]
.sym 8596 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4211
.sym 8597 $abc$4764$new_n234_
.sym 8598 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 8601 $nextpnr_ICESTORM_LC_5$O
.sym 8604 cmd_counter[0]
.sym 8607 $auto$alumacc.cc:474:replace_alu$728.C[2]
.sym 8609 cmd_counter[1]
.sym 8613 $auto$alumacc.cc:474:replace_alu$728.C[3]
.sym 8615 cmd_counter[2]
.sym 8617 $auto$alumacc.cc:474:replace_alu$728.C[2]
.sym 8619 $auto$alumacc.cc:474:replace_alu$728.C[4]
.sym 8622 cmd_counter[3]
.sym 8623 $auto$alumacc.cc:474:replace_alu$728.C[3]
.sym 8627 cmd_counter[4]
.sym 8629 $auto$alumacc.cc:474:replace_alu$728.C[4]
.sym 8632 $abc$4764$new_n234_
.sym 8633 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 8648 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4211
.sym 8649 CLK$SB_IO_IN_$glb_clk
.sym 8651 params_left[5]
.sym 8652 $abc$4764$procmux$530.B_AND_S[18]_new_
.sym 8653 $abc$4764$memory\num_params$rdmux[0][1][0]$b$936[4]_new_inv_
.sym 8654 params_left[2]
.sym 8655 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 8656 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 8657 params_left[3]
.sym 8658 params_left[4]
.sym 8664 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 8665 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 8672 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 8673 cmd_counter[4]
.sym 8675 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 8677 $abc$4764$sub$demo.v:288$125_Y[3]
.sym 8678 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 8679 $abc$4764$sub$demo.v:288$125_Y[4]
.sym 8682 params_left[0]
.sym 8684 $abc$4764$new_n235_
.sym 8685 $abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_
.sym 8697 $PACKER_VCC_NET
.sym 8698 params_left[0]
.sym 8705 $PACKER_VCC_NET
.sym 8709 params_left[1]
.sym 8712 params_left[6]
.sym 8714 params_left[3]
.sym 8715 params_left[4]
.sym 8716 params_left[5]
.sym 8719 params_left[2]
.sym 8722 params_left[7]
.sym 8724 $nextpnr_ICESTORM_LC_2$O
.sym 8727 params_left[0]
.sym 8730 $auto$alumacc.cc:474:replace_alu$743.C[2]
.sym 8732 $PACKER_VCC_NET
.sym 8733 params_left[1]
.sym 8736 $auto$alumacc.cc:474:replace_alu$743.C[3]
.sym 8738 $PACKER_VCC_NET
.sym 8739 params_left[2]
.sym 8740 $auto$alumacc.cc:474:replace_alu$743.C[2]
.sym 8742 $auto$alumacc.cc:474:replace_alu$743.C[4]
.sym 8744 params_left[3]
.sym 8745 $PACKER_VCC_NET
.sym 8746 $auto$alumacc.cc:474:replace_alu$743.C[3]
.sym 8748 $auto$alumacc.cc:474:replace_alu$743.C[5]
.sym 8750 params_left[4]
.sym 8751 $PACKER_VCC_NET
.sym 8752 $auto$alumacc.cc:474:replace_alu$743.C[4]
.sym 8754 $auto$alumacc.cc:474:replace_alu$743.C[6]
.sym 8756 $PACKER_VCC_NET
.sym 8757 params_left[5]
.sym 8758 $auto$alumacc.cc:474:replace_alu$743.C[5]
.sym 8760 $auto$alumacc.cc:474:replace_alu$743.C[7]
.sym 8762 $PACKER_VCC_NET
.sym 8763 params_left[6]
.sym 8764 $auto$alumacc.cc:474:replace_alu$743.C[6]
.sym 8766 $auto$alumacc.cc:474:replace_alu$743.C[8]
.sym 8768 $PACKER_VCC_NET
.sym 8769 params_left[7]
.sym 8770 $auto$alumacc.cc:474:replace_alu$743.C[7]
.sym 8774 $abc$4764$new_n237_
.sym 8775 params_left[1]
.sym 8776 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 8777 $abc$4764$memory\num_params$rdmux[0][0][0]$a$932[1]_new_inv_
.sym 8778 $abc$4764$new_n510_
.sym 8779 $abc$4764$new_n247_
.sym 8780 $abc$4764$procmux$530.B_AND_S[14]_new_inv_
.sym 8781 $abc$4764$memrd$\num_params$demo.v:391$140_DATA[2]_new_
.sym 8792 $abc$4764$sub$demo.v:419$151_Y[2]
.sym 8802 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 8807 state[3]
.sym 8809 $abc$4764$sub$demo.v:419$151_Y[7]
.sym 8810 $auto$alumacc.cc:474:replace_alu$743.C[8]
.sym 8815 params_left[11]
.sym 8823 $PACKER_VCC_NET
.sym 8824 params_left[9]
.sym 8826 params_left[12]
.sym 8827 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 8829 params_left[13]
.sym 8830 params_left[8]
.sym 8833 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 8837 params_left[10]
.sym 8839 $abc$4764$sub$demo.v:419$151_Y[8]
.sym 8841 $abc$4764$sub$demo.v:419$151_Y[10]
.sym 8847 $auto$alumacc.cc:474:replace_alu$743.C[9]
.sym 8849 $PACKER_VCC_NET
.sym 8850 params_left[8]
.sym 8851 $auto$alumacc.cc:474:replace_alu$743.C[8]
.sym 8853 $auto$alumacc.cc:474:replace_alu$743.C[10]
.sym 8855 params_left[9]
.sym 8856 $PACKER_VCC_NET
.sym 8857 $auto$alumacc.cc:474:replace_alu$743.C[9]
.sym 8859 $auto$alumacc.cc:474:replace_alu$743.C[11]
.sym 8861 $PACKER_VCC_NET
.sym 8862 params_left[10]
.sym 8863 $auto$alumacc.cc:474:replace_alu$743.C[10]
.sym 8865 $auto$alumacc.cc:474:replace_alu$743.C[12]
.sym 8867 params_left[11]
.sym 8868 $PACKER_VCC_NET
.sym 8869 $auto$alumacc.cc:474:replace_alu$743.C[11]
.sym 8871 $auto$alumacc.cc:474:replace_alu$743.C[13]
.sym 8873 $PACKER_VCC_NET
.sym 8874 params_left[12]
.sym 8875 $auto$alumacc.cc:474:replace_alu$743.C[12]
.sym 8878 params_left[13]
.sym 8880 $PACKER_VCC_NET
.sym 8881 $auto$alumacc.cc:474:replace_alu$743.C[13]
.sym 8885 $abc$4764$sub$demo.v:419$151_Y[10]
.sym 8887 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 8890 $abc$4764$sub$demo.v:419$151_Y[8]
.sym 8892 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 8894 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 8895 CLK$SB_IO_IN_$glb_clk
.sym 8898 $abc$4764$procmux$530.B_AND_S[27]_new_
.sym 8899 $abc$4764$sub$demo.v:419$151_Y[0]
.sym 8900 params_left[0]
.sym 8901 $abc$4764$new_n235_
.sym 8904 $abc$4764$procmux$530.B_AND_S[15]_new_
.sym 8909 $PACKER_VCC_NET
.sym 8939 $abc$4764$sub$demo.v:419$151_Y[9]
.sym 8940 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 8941 params_left[12]
.sym 8942 $abc$4764$sub$demo.v:419$151_Y[6]
.sym 8944 params_left[13]
.sym 8945 params_left[7]
.sym 8949 $abc$4764$sub$demo.v:419$151_Y[11]
.sym 8950 $abc$4764$sub$demo.v:419$151_Y[12]
.sym 8951 $abc$4764$sub$demo.v:419$151_Y[13]
.sym 8952 params_left[10]
.sym 8953 params_left[8]
.sym 8954 params_left[11]
.sym 8955 params_left[9]
.sym 8956 params_left[6]
.sym 8962 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 8963 $abc$4764$procmux$530.B_AND_S[27]_new_
.sym 8969 $abc$4764$sub$demo.v:419$151_Y[7]
.sym 8971 $abc$4764$sub$demo.v:419$151_Y[11]
.sym 8972 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 8977 $abc$4764$sub$demo.v:419$151_Y[9]
.sym 8978 $abc$4764$procmux$530.B_AND_S[27]_new_
.sym 8979 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 8983 $abc$4764$sub$demo.v:419$151_Y[6]
.sym 8984 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 8989 $abc$4764$sub$demo.v:419$151_Y[12]
.sym 8991 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 8992 $abc$4764$procmux$530.B_AND_S[27]_new_
.sym 8995 params_left[8]
.sym 8996 params_left[10]
.sym 8997 params_left[13]
.sym 8998 params_left[7]
.sym 9001 params_left[12]
.sym 9002 params_left[6]
.sym 9003 params_left[9]
.sym 9004 params_left[11]
.sym 9007 $abc$4764$sub$demo.v:419$151_Y[13]
.sym 9008 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 9009 $abc$4764$procmux$530.B_AND_S[27]_new_
.sym 9013 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 9016 $abc$4764$sub$demo.v:419$151_Y[7]
.sym 9017 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 9018 CLK$SB_IO_IN_$glb_clk
.sym 10228 $0\bit_counter[2:0][2]
.sym 10229 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817
.sym 10230 $0\bit_counter[2:0][1]
.sym 10232 bit_counter[1]
.sym 10233 $0\bit_counter[2:0][0]
.sym 10269 $abc$4764$add$demo.v:235$116_Y[3]
.sym 10275 delay[0]
.sym 10280 delay[6]
.sym 10283 $abc$4764$add$demo.v:235$116_Y[2]
.sym 10285 $abc$4764$new_n403_
.sym 10289 delay[3]
.sym 10290 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3777
.sym 10293 delay[2]
.sym 10302 delay[6]
.sym 10307 $abc$4764$new_n403_
.sym 10310 $abc$4764$add$demo.v:235$116_Y[2]
.sym 10313 delay[2]
.sym 10322 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3777
.sym 10328 delay[3]
.sym 10331 $abc$4764$new_n403_
.sym 10333 $abc$4764$add$demo.v:235$116_Y[3]
.sym 10345 delay[0]
.sym 10347 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587_$glb_ce
.sym 10348 CLK$SB_IO_IN_$glb_clk
.sym 10354 $abc$4764$memory\cmd$rdmux[0][0][0]$a$797[2]_new_inv_
.sym 10355 $abc$4764$auto$wreduce.cc:455:run$694[3]_new_inv_
.sym 10356 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 10357 $abc$4764$memory\cmd$rdmux[0][0][0]$b$798[5]_new_inv_
.sym 10358 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 10359 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[1]_new_
.sym 10360 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3777
.sym 10361 $abc$4764$new_n324_
.sym 10372 delay[6]
.sym 10375 $abc$4764$add$demo.v:235$116_Y[2]
.sym 10377 $abc$4764$add$demo.v:235$116_Y[3]
.sym 10382 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 10392 $PACKER_VCC_NET
.sym 10395 $abc$4764$new_n403_
.sym 10402 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 10405 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 10408 $abc$4764$new_n400_
.sym 10409 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 10410 $PACKER_VCC_NET
.sym 10411 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 10415 $abc$4764$sub$demo.v:288$125_Y[3]
.sym 10416 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4211
.sym 10418 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 10419 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 10420 $abc$4764$auto$wreduce.cc:455:run$694[3]_new_inv_
.sym 10434 $abc$4764$add$demo.v:235$116_Y[0]
.sym 10436 delay[3]
.sym 10438 delay[0]
.sym 10440 delay[2]
.sym 10447 $PACKER_VCC_NET
.sym 10452 $abc$4764$new_n403_
.sym 10462 delay[1]
.sym 10482 delay[0]
.sym 10483 $PACKER_VCC_NET
.sym 10488 delay[2]
.sym 10489 delay[3]
.sym 10490 delay[1]
.sym 10491 delay[0]
.sym 10506 $abc$4764$new_n403_
.sym 10508 $abc$4764$add$demo.v:235$116_Y[0]
.sym 10510 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587_$glb_ce
.sym 10511 CLK$SB_IO_IN_$glb_clk
.sym 10513 $abc$4764$memory\cmd$rdmux[0][0][0]$a$797[5]_new_
.sym 10514 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 10515 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 10516 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 10517 $abc$4764$new_n269_
.sym 10518 $abc$4764$memory\cmd$rdmux[0][0][0]$a$797[7]_new_inv_
.sym 10519 $abc$4764$new_n400_
.sym 10520 $abc$4764$memory\cmd$rdmux[0][0][0]$a$797[1]_new_
.sym 10535 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 10540 $0\pixel_bit_counter[3:0][1]
.sym 10541 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 10542 $abc$4764$new_n234_
.sym 10546 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 10547 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 10556 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4211
.sym 10564 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 10566 $abc$4764$new_n234_
.sym 10567 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 10568 cmd_counter[0]
.sym 10572 cmd_counter[2]
.sym 10573 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 10575 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 10576 $PACKER_VCC_NET
.sym 10577 $abc$4764$auto$simplemap.cc:168:logic_reduce$1740[1]_new_inv_
.sym 10580 DC$SB_IO_OUT
.sym 10583 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 10593 $abc$4764$auto$simplemap.cc:168:logic_reduce$1740[1]_new_inv_
.sym 10595 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 10599 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 10600 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 10602 DC$SB_IO_OUT
.sym 10605 DC$SB_IO_OUT
.sym 10606 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 10607 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 10611 cmd_counter[2]
.sym 10612 $abc$4764$new_n234_
.sym 10613 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 10614 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 10625 $PACKER_VCC_NET
.sym 10626 cmd_counter[0]
.sym 10633 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4211
.sym 10634 CLK$SB_IO_IN_$glb_clk
.sym 10637 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 10638 $abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1]
.sym 10639 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4242
.sym 10640 cmd_counter[1]
.sym 10641 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 10642 $abc$4764$auto$wreduce.cc:455:run$697[3]_new_inv_
.sym 10643 $abc$4764$auto$simplemap.cc:168:logic_reduce$1740[1]_new_inv_
.sym 10648 MOSI$SB_IO_OUT
.sym 10652 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 10654 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 10656 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746
.sym 10658 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 10661 DC$SB_IO_OUT
.sym 10663 $0\dc[0:0]
.sym 10664 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 10665 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 10669 $PACKER_VCC_NET
.sym 10679 cmd_counter[2]
.sym 10680 $PACKER_VCC_NET
.sym 10681 cmd_counter[4]
.sym 10683 cmd_counter[0]
.sym 10687 state[2]
.sym 10688 cmd_counter[3]
.sym 10691 state[3]
.sym 10693 $PACKER_VCC_NET
.sym 10702 $abc$4764$new_n234_
.sym 10705 cmd_counter[1]
.sym 10709 $nextpnr_ICESTORM_LC_4$O
.sym 10712 cmd_counter[0]
.sym 10715 $auto$alumacc.cc:474:replace_alu$734.C[2]
.sym 10717 $PACKER_VCC_NET
.sym 10718 cmd_counter[1]
.sym 10721 $auto$alumacc.cc:474:replace_alu$734.C[3]
.sym 10723 $PACKER_VCC_NET
.sym 10724 cmd_counter[2]
.sym 10725 $auto$alumacc.cc:474:replace_alu$734.C[2]
.sym 10727 $auto$alumacc.cc:474:replace_alu$734.C[4]
.sym 10729 cmd_counter[3]
.sym 10730 $PACKER_VCC_NET
.sym 10731 $auto$alumacc.cc:474:replace_alu$734.C[3]
.sym 10734 $PACKER_VCC_NET
.sym 10736 cmd_counter[4]
.sym 10737 $auto$alumacc.cc:474:replace_alu$734.C[4]
.sym 10740 state[3]
.sym 10742 state[2]
.sym 10746 $abc$4764$new_n234_
.sym 10747 state[2]
.sym 10752 cmd_counter[1]
.sym 10755 cmd_counter[0]
.sym 10759 pixel_data[10]
.sym 10760 $abc$4764$techmap$shiftx$demo.v:304$130.$7\buffer[15:0][0]_new_inv_
.sym 10761 $abc$4764$new_n464_
.sym 10762 pixel_data[4]
.sym 10763 pixel_data[2]
.sym 10764 $abc$4764$new_n550_
.sym 10765 $abc$4764$new_n463_
.sym 10766 pixel_data[12]
.sym 10776 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 10778 $abc$4764$auto$wreduce.cc:455:run$696[1]_new_inv_
.sym 10779 state[3]
.sym 10783 $abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1]
.sym 10785 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 10801 state[2]
.sym 10802 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 10803 $abc$4764$sub$demo.v:419$151_Y[3]
.sym 10804 $abc$4764$sub$demo.v:288$125_Y[4]
.sym 10807 $abc$4764$memrd$\num_params$demo.v:391$140_DATA[2]_new_
.sym 10809 $abc$4764$sub$demo.v:419$151_Y[2]
.sym 10810 $abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1]
.sym 10811 $abc$4764$sub$demo.v:288$125_Y[3]
.sym 10812 $abc$4764$sub$demo.v:419$151_Y[4]
.sym 10813 $abc$4764$sub$demo.v:419$151_Y[5]
.sym 10815 $abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_
.sym 10816 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 10817 $abc$4764$procmux$530.B_AND_S[18]_new_
.sym 10820 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 10821 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 10822 params_left[3]
.sym 10823 $0\dc[0:0]
.sym 10824 $abc$4764$new_n235_
.sym 10825 $abc$4764$new_n234_
.sym 10826 $abc$4764$memory\num_params$rdmux[0][1][0]$b$936[4]_new_inv_
.sym 10829 state[3]
.sym 10831 params_left[4]
.sym 10833 $abc$4764$sub$demo.v:419$151_Y[5]
.sym 10835 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 10839 $0\dc[0:0]
.sym 10840 $abc$4764$sub$demo.v:288$125_Y[3]
.sym 10841 $abc$4764$memory\num_params$rdmux[0][1][0]$b$936[4]_new_inv_
.sym 10842 $abc$4764$sub$demo.v:288$125_Y[4]
.sym 10845 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 10846 $abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1]
.sym 10847 $abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_
.sym 10851 $0\dc[0:0]
.sym 10852 $abc$4764$sub$demo.v:419$151_Y[2]
.sym 10853 $abc$4764$memrd$\num_params$demo.v:391$140_DATA[2]_new_
.sym 10854 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 10857 params_left[4]
.sym 10858 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 10859 params_left[3]
.sym 10860 $abc$4764$new_n235_
.sym 10863 state[2]
.sym 10864 $abc$4764$new_n234_
.sym 10866 state[3]
.sym 10869 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 10872 $abc$4764$sub$demo.v:419$151_Y[3]
.sym 10875 $abc$4764$procmux$530.B_AND_S[18]_new_
.sym 10876 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 10877 $abc$4764$sub$demo.v:419$151_Y[4]
.sym 10879 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 10880 CLK$SB_IO_IN_$glb_clk
.sym 10886 $PACKER_VCC_NET
.sym 10887 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4332
.sym 10889 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[2]
.sym 10895 state[2]
.sym 10896 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 10897 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[4]
.sym 10907 $PACKER_VCC_NET
.sym 10923 params_left[5]
.sym 10926 params_left[2]
.sym 10927 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 10928 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 10929 $abc$4764$sub$demo.v:288$125_Y[3]
.sym 10930 $abc$4764$procmux$530.B_AND_S[15]_new_
.sym 10931 $abc$4764$sub$demo.v:288$125_Y[4]
.sym 10934 params_left[0]
.sym 10935 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 10936 $abc$4764$new_n247_
.sym 10937 $abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_
.sym 10940 params_left[1]
.sym 10941 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 10943 $abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1]
.sym 10944 $0\dc[0:0]
.sym 10951 $abc$4764$new_n510_
.sym 10956 params_left[5]
.sym 10957 params_left[2]
.sym 10958 params_left[0]
.sym 10959 params_left[1]
.sym 10962 params_left[1]
.sym 10963 params_left[0]
.sym 10964 $abc$4764$procmux$530.B_AND_S[15]_new_
.sym 10965 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 10969 $0\dc[0:0]
.sym 10971 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 10974 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 10975 $abc$4764$sub$demo.v:288$125_Y[3]
.sym 10976 $abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_
.sym 10977 $abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1]
.sym 10980 $abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1]
.sym 10981 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 10982 $abc$4764$sub$demo.v:288$125_Y[3]
.sym 10983 $abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_
.sym 10986 $abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_
.sym 10987 $abc$4764$sub$demo.v:288$125_Y[3]
.sym 10988 $abc$4764$sub$demo.v:288$125_Y[4]
.sym 10989 $abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1]
.sym 10993 $abc$4764$new_n510_
.sym 10994 $abc$4764$new_n247_
.sym 10995 $0\dc[0:0]
.sym 10998 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 10999 $abc$4764$new_n247_
.sym 11000 $abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_
.sym 11002 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 11003 CLK$SB_IO_IN_$glb_clk
.sym 11008 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1907[2]_new_inv_
.sym 11011 $abc$4764$new_n433_
.sym 11018 param_counter[2]
.sym 11022 param_counter[3]
.sym 11046 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 11048 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 11050 $PACKER_VCC_NET
.sym 11051 $abc$4764$sub$demo.v:288$125_Y[4]
.sym 11054 $abc$4764$new_n237_
.sym 11055 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 11056 $abc$4764$sub$demo.v:419$151_Y[0]
.sym 11057 $abc$4764$memory\num_params$rdmux[0][0][0]$a$932[1]_new_inv_
.sym 11058 $abc$4764$new_n238_
.sym 11059 $abc$4764$new_n236_
.sym 11060 $abc$4764$procmux$530.B_AND_S[14]_new_inv_
.sym 11065 params_left[0]
.sym 11075 $0\dc[0:0]
.sym 11086 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 11087 $abc$4764$sub$demo.v:288$125_Y[4]
.sym 11088 $0\dc[0:0]
.sym 11092 params_left[0]
.sym 11093 $PACKER_VCC_NET
.sym 11097 $abc$4764$procmux$530.B_AND_S[14]_new_inv_
.sym 11098 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 11099 $abc$4764$sub$demo.v:419$151_Y[0]
.sym 11104 $abc$4764$new_n237_
.sym 11105 $abc$4764$new_n236_
.sym 11106 $abc$4764$new_n238_
.sym 11122 $abc$4764$memory\num_params$rdmux[0][0][0]$a$932[1]_new_inv_
.sym 11123 $abc$4764$sub$demo.v:288$125_Y[4]
.sym 11124 $0\dc[0:0]
.sym 11125 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 11126 CLK$SB_IO_IN_$glb_clk
.sym 11150 param_counter[2]
.sym 11159 param_counter[4]
.sym 11161 $0\dc[0:0]
.sym 12309 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817
.sym 12322 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817
.sym 12337 $abc$4764$auto$ice40_ffinit.cc:141:execute$4746
.sym 12338 $abc$4764$new_n472_
.sym 12339 bit_counter[0]
.sym 12340 $abc$4764$new_n471_
.sym 12341 bit_counter[2]
.sym 12342 $0\pixel_bit_counter[3:0][0]
.sym 12381 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 12388 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3777
.sym 12389 $0\bit_counter[2:0][1]
.sym 12390 $PACKER_VCC_NET
.sym 12391 bit_counter[1]
.sym 12397 bit_counter[0]
.sym 12399 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 12407 bit_counter[2]
.sym 12409 $nextpnr_ICESTORM_LC_0$O
.sym 12412 bit_counter[0]
.sym 12415 $auto$alumacc.cc:474:replace_alu$740.C[2]
.sym 12417 $PACKER_VCC_NET
.sym 12418 bit_counter[1]
.sym 12423 bit_counter[2]
.sym 12424 $PACKER_VCC_NET
.sym 12425 $auto$alumacc.cc:474:replace_alu$740.C[2]
.sym 12429 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 12431 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 12437 bit_counter[1]
.sym 12449 $0\bit_counter[2:0][1]
.sym 12453 bit_counter[0]
.sym 12455 $PACKER_VCC_NET
.sym 12456 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3777
.sym 12457 CLK$SB_IO_IN_$glb_clk
.sym 12463 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[3]_new_inv_
.sym 12464 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[2]_new_inv_
.sym 12465 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[0]_new_inv_
.sym 12466 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[2]_new_
.sym 12467 data[2]
.sym 12468 $abc$4764$new_n361_
.sym 12469 $abc$4764$procmux$547.B_AND_S[2]_new_
.sym 12470 $abc$4764$new_n328_
.sym 12478 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 12479 $0\pixel_bit_counter[3:0][1]
.sym 12481 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 12492 $PACKER_VCC_NET
.sym 12498 param_counter[6]
.sym 12502 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[1]_new_
.sym 12513 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 12519 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 12523 $0\bit_counter[2:0][1]
.sym 12527 data[6]
.sym 12528 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 12529 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 12541 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 12542 $0\bit_counter[2:0][2]
.sym 12544 $0\bit_counter[2:0][1]
.sym 12547 $0\bit_counter[2:0][0]
.sym 12549 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 12550 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 12552 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 12555 $abc$4764$memory\cmd$rdmux[0][0][0]$a$797[1]_new_
.sym 12558 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 12559 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 12560 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 12566 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 12567 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746
.sym 12568 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 12573 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 12574 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 12575 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 12576 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 12579 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 12580 $0\bit_counter[2:0][1]
.sym 12581 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 12585 $0\bit_counter[2:0][2]
.sym 12591 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 12594 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 12600 $0\bit_counter[2:0][0]
.sym 12603 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 12604 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 12605 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 12606 $abc$4764$memory\cmd$rdmux[0][0][0]$a$797[1]_new_
.sym 12609 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746
.sym 12612 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 12615 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 12616 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 12617 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 12618 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 12619 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746
.sym 12620 CLK$SB_IO_IN_$glb_clk
.sym 12622 $abc$4764$new_n326_
.sym 12623 $abc$4764$new_n270_
.sym 12624 $abc$4764$new_n474_
.sym 12625 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 12626 MOSI$SB_IO_OUT
.sym 12627 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 12628 $abc$4764$new_n333_
.sym 12629 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 12635 $PACKER_VCC_NET
.sym 12636 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 12640 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 12643 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 12645 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 12653 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 12655 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 12664 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 12665 $abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1]
.sym 12666 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746
.sym 12667 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 12668 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 12669 cmd_counter[0]
.sym 12672 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 12673 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 12675 cmd_counter[1]
.sym 12676 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 12677 cmd_counter[0]
.sym 12680 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 12681 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 12683 $abc$4764$new_n234_
.sym 12684 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 12688 $0\bit_counter[2:0][1]
.sym 12689 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 12696 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 12697 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 12698 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 12699 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 12702 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 12703 $abc$4764$new_n234_
.sym 12704 cmd_counter[0]
.sym 12705 $abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1]
.sym 12708 cmd_counter[0]
.sym 12709 cmd_counter[1]
.sym 12710 $abc$4764$new_n234_
.sym 12711 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 12714 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 12715 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 12717 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 12720 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 12722 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 12723 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 12726 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 12727 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 12728 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 12729 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 12732 $0\bit_counter[2:0][1]
.sym 12733 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 12734 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 12735 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746
.sym 12738 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 12739 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 12740 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 12741 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 12746 $abc$4764$new_n285_
.sym 12747 $abc$4764$new_n458_
.sym 12749 data[6]
.sym 12750 $abc$4764$procmux$547.B_AND_S[14]_new_inv_
.sym 12751 $abc$4764$auto$wreduce.cc:455:run$696[3]_new_inv_
.sym 12752 $abc$4764$new_n515_
.sym 12762 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 12765 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 12768 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 12772 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 12776 param_counter[6]
.sym 12777 $PACKER_VCC_NET
.sym 12778 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[6]
.sym 12787 $abc$4764$new_n234_
.sym 12788 cmd_counter[3]
.sym 12789 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 12790 $abc$4764$sub$demo.v:288$125_Y[4]
.sym 12791 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 12793 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 12795 $abc$4764$new_n234_
.sym 12796 $abc$4764$auto$wreduce.cc:455:run$694[3]_new_inv_
.sym 12797 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 12799 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 12801 $abc$4764$sub$demo.v:288$125_Y[3]
.sym 12802 DC$SB_IO_OUT
.sym 12803 $PACKER_VCC_NET
.sym 12806 cmd_counter[1]
.sym 12808 cmd_counter[0]
.sym 12810 cmd_counter[4]
.sym 12812 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 12813 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4242
.sym 12816 $abc$4764$auto$wreduce.cc:455:run$696[3]_new_inv_
.sym 12817 $abc$4764$auto$simplemap.cc:168:logic_reduce$1740[1]_new_inv_
.sym 12825 cmd_counter[4]
.sym 12826 $abc$4764$new_n234_
.sym 12827 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 12828 $abc$4764$sub$demo.v:288$125_Y[4]
.sym 12833 cmd_counter[0]
.sym 12834 $PACKER_VCC_NET
.sym 12837 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 12838 cmd_counter[0]
.sym 12840 $abc$4764$auto$simplemap.cc:168:logic_reduce$1740[1]_new_inv_
.sym 12845 cmd_counter[1]
.sym 12849 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 12850 cmd_counter[3]
.sym 12851 $abc$4764$new_n234_
.sym 12852 $abc$4764$sub$demo.v:288$125_Y[3]
.sym 12855 DC$SB_IO_OUT
.sym 12856 $abc$4764$auto$wreduce.cc:455:run$694[3]_new_inv_
.sym 12857 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 12858 $abc$4764$auto$wreduce.cc:455:run$696[3]_new_inv_
.sym 12861 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 12862 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 12863 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 12865 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4242
.sym 12866 CLK$SB_IO_IN_$glb_clk
.sym 12868 $abc$4764$memory\params$rdmux[0][2][0]$a$1164[7]_new_
.sym 12869 $abc$4764$new_n469_
.sym 12870 pixel_data[8]
.sym 12871 $abc$4764$new_n549_
.sym 12872 pixel_data[14]
.sym 12873 pixel_data[6]
.sym 12874 pixel_data[15]
.sym 12875 pixel_data[0]
.sym 12887 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 12891 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 12895 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[2]
.sym 12911 $0\pixel_bit_counter[3:0][1]
.sym 12912 pixel_data[4]
.sym 12914 $abc$4764$new_n550_
.sym 12915 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[4]
.sym 12916 pixel_data[12]
.sym 12921 pixel_data[2]
.sym 12922 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 12924 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[2]
.sym 12929 pixel_data[14]
.sym 12931 $abc$4764$new_n463_
.sym 12932 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 12933 pixel_data[10]
.sym 12935 $abc$4764$new_n464_
.sym 12936 $abc$4764$new_n549_
.sym 12938 pixel_data[6]
.sym 12944 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[2]
.sym 12948 $abc$4764$new_n464_
.sym 12949 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 12950 $abc$4764$new_n550_
.sym 12951 $abc$4764$new_n463_
.sym 12954 $0\pixel_bit_counter[3:0][1]
.sym 12955 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 12956 pixel_data[6]
.sym 12957 pixel_data[4]
.sym 12961 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[4]
.sym 12968 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[2]
.sym 12972 pixel_data[10]
.sym 12973 $0\pixel_bit_counter[3:0][1]
.sym 12974 pixel_data[2]
.sym 12975 $abc$4764$new_n549_
.sym 12978 $0\pixel_bit_counter[3:0][1]
.sym 12979 pixel_data[12]
.sym 12980 pixel_data[14]
.sym 12981 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 12985 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[4]
.sym 12988 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817_$glb_ce
.sym 12989 CLK$SB_IO_IN_$glb_clk
.sym 12990 param_counter[6]_$glb_sr
.sym 12991 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[5]
.sym 12992 $abc$4764$new_n521_
.sym 12993 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[6]_new_
.sym 12994 $abc$4764$new_n531_
.sym 12995 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[6]
.sym 12996 $abc$4764$new_n522_
.sym 12997 $abc$4764$new_n530_
.sym 12998 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[6]_new_
.sym 13036 param_counter[6]
.sym 13038 $abc$4764$new_n433_
.sym 13044 param_counter[2]
.sym 13046 param_counter[3]
.sym 13053 $abc$4764$new_n534_
.sym 13054 $abc$4764$new_n530_
.sym 13059 $abc$4764$new_n531_
.sym 13060 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 13095 param_counter[3]
.sym 13096 $abc$4764$new_n433_
.sym 13097 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 13098 param_counter[6]
.sym 13107 $abc$4764$new_n534_
.sym 13108 $abc$4764$new_n531_
.sym 13109 param_counter[2]
.sym 13110 $abc$4764$new_n530_
.sym 13114 $abc$4764$new_n520_
.sym 13115 $abc$4764$new_n300_
.sym 13116 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[4]_new_inv_
.sym 13117 $abc$4764$new_n533_
.sym 13118 $abc$4764$new_n532_
.sym 13119 $abc$4764$new_n534_
.sym 13120 $abc$4764$memory\params$rdmux[0][3][3]$b$1186[5]_new_
.sym 13121 param_counter[5]
.sym 13126 param_counter[4]
.sym 13127 $abc$4764$new_n295_
.sym 13128 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4332
.sym 13131 param_counter[1]
.sym 13132 param_counter[6]
.sym 13136 $PACKER_VCC_NET
.sym 13160 param_counter[2]
.sym 13166 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1907[2]_new_inv_
.sym 13182 param_counter[4]
.sym 13185 $abc$4764$memory\params$rdmux[0][3][3]$b$1186[5]_new_
.sym 13186 param_counter[5]
.sym 13207 param_counter[5]
.sym 13209 param_counter[4]
.sym 13224 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1907[2]_new_inv_
.sym 13225 param_counter[2]
.sym 13227 $abc$4764$memory\params$rdmux[0][3][3]$b$1186[5]_new_
.sym 13251 param_counter[1]
.sym 14418 param_counter[6]
.sym 14431 param_counter[6]
.sym 14447 pixel_bit_counter[0]
.sym 14448 pixel_bit_counter[1]
.sym 14449 $0\pixel_bit_counter[3:0][1]
.sym 14451 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4152
.sym 14454 $abc$4764$new_n471_
.sym 14488 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 14490 data[2]
.sym 14491 $PACKER_VCC_NET
.sym 14497 $abc$4764$new_n472_
.sym 14498 $0\bit_counter[2:0][1]
.sym 14501 $0\pixel_bit_counter[3:0][0]
.sym 14504 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 14507 data[6]
.sym 14508 $abc$4764$new_n473_
.sym 14513 pixel_bit_counter[0]
.sym 14514 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 14531 $0\pixel_bit_counter[3:0][0]
.sym 14537 $0\bit_counter[2:0][1]
.sym 14538 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 14539 data[6]
.sym 14540 data[2]
.sym 14546 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 14549 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 14550 $abc$4764$new_n473_
.sym 14552 $abc$4764$new_n472_
.sym 14555 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 14561 $PACKER_VCC_NET
.sym 14564 pixel_bit_counter[0]
.sym 14565 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 14566 CLK$SB_IO_IN_$glb_clk
.sym 14573 $abc$4764$new_n343_
.sym 14574 data[0]
.sym 14575 $abc$4764$new_n359_
.sym 14576 data[1]
.sym 14577 data[4]
.sym 14578 $abc$4764$new_n473_
.sym 14579 $abc$4764$procmux$550_Y[4]_new_inv_
.sym 14592 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 14617 param_counter[6]
.sym 14623 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 14627 $abc$4764$auto$ice40_ffinit.cc:141:execute$4746
.sym 14632 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[4]
.sym 14633 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 14638 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 14649 $abc$4764$memory\cmd$rdmux[0][0][0]$a$797[2]_new_inv_
.sym 14651 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 14652 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[2]_new_
.sym 14653 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 14656 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 14657 $abc$4764$new_n326_
.sym 14658 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[2]_new_inv_
.sym 14660 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 14661 data[2]
.sym 14662 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 14663 $abc$4764$new_n333_
.sym 14664 $abc$4764$new_n324_
.sym 14666 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 14667 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 14668 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 14669 data[2]
.sym 14670 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 14671 $abc$4764$procmux$547.B_AND_S[2]_new_
.sym 14672 $abc$4764$new_n328_
.sym 14673 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 14674 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 14675 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 14676 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 14678 $abc$4764$new_n361_
.sym 14682 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 14683 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[2]_new_
.sym 14684 $abc$4764$new_n324_
.sym 14685 $abc$4764$new_n326_
.sym 14688 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 14689 $abc$4764$memory\cmd$rdmux[0][0][0]$a$797[2]_new_inv_
.sym 14690 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 14691 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 14694 $abc$4764$new_n361_
.sym 14695 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 14696 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 14697 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 14701 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 14703 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 14706 $abc$4764$procmux$547.B_AND_S[2]_new_
.sym 14707 $abc$4764$new_n328_
.sym 14708 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[2]_new_inv_
.sym 14709 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 14712 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 14713 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 14714 $abc$4764$new_n326_
.sym 14715 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 14718 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 14719 $abc$4764$new_n333_
.sym 14720 data[2]
.sym 14721 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 14724 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 14725 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 14726 data[2]
.sym 14727 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 14728 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 14729 CLK$SB_IO_IN_$glb_clk
.sym 14731 $abc$4764$procmux$547.B_AND_S[3]_new_
.sym 14732 $abc$4764$procmux$545_Y[4]_new_
.sym 14733 $abc$4764$procmux$547.B_AND_S[1]_new_
.sym 14734 $abc$4764$procmux$547.B_AND_S[0]_new_
.sym 14735 $abc$4764$procmux$550_Y[7]_new_inv_
.sym 14736 $abc$4764$techmap$shiftx$demo.v:323$134.$1\buffer[7:0][3]_new_
.sym 14737 data[3]
.sym 14738 $abc$4764$new_n314_
.sym 14746 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[1]_new_
.sym 14753 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 14754 data[0]
.sym 14759 $0\bit_counter[2:0][1]
.sym 14766 $0\pixel_bit_counter[3:0][1]
.sym 14772 $abc$4764$memory\cmd$rdmux[0][0][0]$a$797[5]_new_
.sym 14773 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 14774 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 14775 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 14777 $0\bit_counter[2:0][1]
.sym 14779 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[2]
.sym 14780 $abc$4764$techmap$shiftx$demo.v:323$134.$1\buffer[7:0][1]_new_inv_
.sym 14781 $abc$4764$new_n270_
.sym 14782 $abc$4764$new_n458_
.sym 14783 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3539
.sym 14784 $abc$4764$new_n269_
.sym 14785 $abc$4764$memory\cmd$rdmux[0][0][0]$a$797[7]_new_inv_
.sym 14788 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 14789 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 14790 $abc$4764$new_n474_
.sym 14791 $abc$4764$memory\cmd$rdmux[0][0][0]$b$798[5]_new_inv_
.sym 14792 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 14793 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 14794 $abc$4764$new_n471_
.sym 14797 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 14799 param_counter[6]
.sym 14801 $abc$4764$techmap$shiftx$demo.v:323$134.$1\buffer[7:0][3]_new_
.sym 14802 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746
.sym 14806 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 14808 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 14811 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 14812 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 14813 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 14814 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 14817 $abc$4764$techmap$shiftx$demo.v:323$134.$1\buffer[7:0][3]_new_
.sym 14818 $0\bit_counter[2:0][1]
.sym 14819 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 14820 $abc$4764$techmap$shiftx$demo.v:323$134.$1\buffer[7:0][1]_new_inv_
.sym 14823 $abc$4764$memory\cmd$rdmux[0][0][0]$b$798[5]_new_inv_
.sym 14824 $abc$4764$new_n270_
.sym 14825 $abc$4764$new_n269_
.sym 14826 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 14829 $abc$4764$new_n474_
.sym 14830 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746
.sym 14831 $abc$4764$new_n471_
.sym 14832 $abc$4764$new_n458_
.sym 14835 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 14836 $abc$4764$memory\cmd$rdmux[0][0][0]$a$797[5]_new_
.sym 14837 $abc$4764$memory\cmd$rdmux[0][0][0]$b$798[5]_new_inv_
.sym 14841 param_counter[6]
.sym 14842 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 14844 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[2]
.sym 14847 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 14848 $abc$4764$memory\cmd$rdmux[0][0][0]$a$797[7]_new_inv_
.sym 14851 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3539
.sym 14852 CLK$SB_IO_IN_$glb_clk
.sym 14854 data[5]
.sym 14855 $abc$4764$new_n364_
.sym 14856 $abc$4764$techmap$shiftx$demo.v:304$130.$11\buffer[15:0][0]_new_inv_
.sym 14857 $abc$4764$procmux$545_Y[5]_new_
.sym 14858 $abc$4764$auto$wreduce.cc:455:run$696[1]_new_inv_
.sym 14859 $abc$4764$procmux$550_Y[5]_new_inv_
.sym 14860 data[7]
.sym 14861 $abc$4764$procmux$545_Y[7]_new_
.sym 14869 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3539
.sym 14870 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 14875 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[2]
.sym 14876 $abc$4764$techmap$shiftx$demo.v:323$134.$1\buffer[7:0][1]_new_inv_
.sym 14878 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[5]
.sym 14888 param_counter[1]
.sym 14896 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 14898 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 14899 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 14900 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 14903 $abc$4764$auto$ice40_ffinit.cc:141:execute$4746
.sym 14904 $abc$4764$new_n270_
.sym 14906 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 14908 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 14910 $abc$4764$new_n515_
.sym 14911 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[6]
.sym 14912 $abc$4764$new_n285_
.sym 14913 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 14914 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 14915 data[6]
.sym 14918 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 14920 $abc$4764$techmap$shiftx$demo.v:304$130.$7\buffer[15:0][0]_new_inv_
.sym 14921 $abc$4764$techmap$shiftx$demo.v:304$130.$11\buffer[15:0][0]_new_inv_
.sym 14922 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 14923 $abc$4764$new_n269_
.sym 14924 $abc$4764$procmux$547.B_AND_S[14]_new_inv_
.sym 14925 param_counter[6]
.sym 14926 $0\pixel_bit_counter[3:0][1]
.sym 14934 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 14935 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 14936 param_counter[6]
.sym 14937 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[6]
.sym 14940 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 14941 $abc$4764$techmap$shiftx$demo.v:304$130.$11\buffer[15:0][0]_new_inv_
.sym 14942 $abc$4764$techmap$shiftx$demo.v:304$130.$7\buffer[15:0][0]_new_inv_
.sym 14943 $abc$4764$auto$ice40_ffinit.cc:141:execute$4746
.sym 14952 $abc$4764$procmux$547.B_AND_S[14]_new_inv_
.sym 14953 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 14954 data[6]
.sym 14955 $abc$4764$new_n285_
.sym 14958 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 14959 data[6]
.sym 14960 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 14961 $abc$4764$new_n515_
.sym 14964 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 14965 $abc$4764$auto$ice40_ffinit.cc:141:execute$4746
.sym 14966 $0\pixel_bit_counter[3:0][1]
.sym 14967 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 14970 $abc$4764$new_n269_
.sym 14971 $abc$4764$new_n270_
.sym 14972 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 14973 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 14974 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 14975 CLK$SB_IO_IN_$glb_clk
.sym 14977 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[0]
.sym 14978 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[7]
.sym 14979 $abc$4764$memory\params$rdmux[0][2][0]$a$1164[0]_new_inv_
.sym 14980 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[7]_new_
.sym 14981 $abc$4764$memory\params$rdmux[0][2][1]$a$1167[0]_new_inv_
.sym 14982 $abc$4764$new_n276_
.sym 14983 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[0]_new_
.sym 14984 pixel_data[13]
.sym 14991 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 15001 param_counter[6]
.sym 15022 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[6]
.sym 15025 pixel_data[0]
.sym 15028 pixel_data[8]
.sym 15032 pixel_data[15]
.sym 15033 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 15034 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[0]
.sym 15036 $0\pixel_bit_counter[3:0][1]
.sym 15041 pixel_data[13]
.sym 15043 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[7]
.sym 15044 param_counter[2]
.sym 15045 param_counter[3]
.sym 15048 param_counter[1]
.sym 15049 param_counter[0]
.sym 15051 param_counter[0]
.sym 15052 param_counter[2]
.sym 15053 param_counter[3]
.sym 15054 param_counter[1]
.sym 15057 pixel_data[15]
.sym 15058 $0\pixel_bit_counter[3:0][1]
.sym 15059 pixel_data[13]
.sym 15060 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 15065 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[0]
.sym 15069 pixel_data[8]
.sym 15070 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 15071 pixel_data[0]
.sym 15072 $0\pixel_bit_counter[3:0][1]
.sym 15075 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[6]
.sym 15084 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[6]
.sym 15087 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[7]
.sym 15096 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[0]
.sym 15097 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817_$glb_ce
.sym 15098 CLK$SB_IO_IN_$glb_clk
.sym 15099 param_counter[6]_$glb_sr
.sym 15102 param_counter[2]
.sym 15103 param_counter[3]
.sym 15104 param_counter[4]
.sym 15105 param_counter[5]
.sym 15106 param_counter[6]
.sym 15107 param_counter[0]
.sym 15124 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[4]
.sym 15132 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[5]
.sym 15141 $abc$4764$new_n520_
.sym 15142 $abc$4764$new_n521_
.sym 15148 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[6]_new_
.sym 15149 $abc$4764$memory\params$rdmux[0][2][0]$a$1164[7]_new_
.sym 15153 $abc$4764$new_n295_
.sym 15154 $abc$4764$new_n522_
.sym 15155 param_counter[1]
.sym 15159 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[6]_new_
.sym 15161 param_counter[4]
.sym 15162 param_counter[5]
.sym 15164 param_counter[0]
.sym 15167 param_counter[2]
.sym 15168 param_counter[3]
.sym 15169 param_counter[4]
.sym 15170 param_counter[5]
.sym 15172 param_counter[0]
.sym 15174 $abc$4764$new_n520_
.sym 15175 $abc$4764$new_n295_
.sym 15176 $abc$4764$new_n522_
.sym 15177 param_counter[5]
.sym 15180 param_counter[5]
.sym 15181 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[6]_new_
.sym 15182 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[6]_new_
.sym 15183 param_counter[3]
.sym 15187 param_counter[1]
.sym 15188 param_counter[0]
.sym 15189 param_counter[2]
.sym 15192 param_counter[4]
.sym 15193 param_counter[3]
.sym 15194 param_counter[5]
.sym 15195 param_counter[0]
.sym 15198 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[6]_new_
.sym 15199 param_counter[5]
.sym 15200 param_counter[4]
.sym 15201 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[6]_new_
.sym 15204 $abc$4764$new_n521_
.sym 15205 param_counter[5]
.sym 15206 $abc$4764$memory\params$rdmux[0][2][0]$a$1164[7]_new_
.sym 15207 param_counter[4]
.sym 15210 param_counter[0]
.sym 15211 param_counter[5]
.sym 15212 param_counter[3]
.sym 15213 param_counter[4]
.sym 15216 param_counter[0]
.sym 15218 param_counter[2]
.sym 15219 param_counter[3]
.sym 15225 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[4]_new_
.sym 15227 $abc$4764$new_n526_
.sym 15229 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[4]
.sym 15230 $abc$4764$memory\params$rdmux[0][2][1]$a$1167[4]_new_
.sym 15236 param_counter[6]
.sym 15266 param_counter[2]
.sym 15267 param_counter[3]
.sym 15268 param_counter[4]
.sym 15269 param_counter[5]
.sym 15271 param_counter[1]
.sym 15274 param_counter[2]
.sym 15275 param_counter[3]
.sym 15276 param_counter[4]
.sym 15277 param_counter[5]
.sym 15278 $abc$4764$memory\params$rdmux[0][3][3]$b$1186[5]_new_
.sym 15279 param_counter[0]
.sym 15281 $abc$4764$new_n300_
.sym 15283 $abc$4764$new_n533_
.sym 15284 $abc$4764$new_n532_
.sym 15287 $abc$4764$memory\params$rdmux[0][2][1]$a$1167[4]_new_
.sym 15297 param_counter[2]
.sym 15298 $abc$4764$memory\params$rdmux[0][2][1]$a$1167[4]_new_
.sym 15300 $abc$4764$new_n300_
.sym 15303 $abc$4764$memory\params$rdmux[0][3][3]$b$1186[5]_new_
.sym 15304 param_counter[3]
.sym 15305 param_counter[2]
.sym 15306 param_counter[4]
.sym 15309 param_counter[0]
.sym 15310 param_counter[1]
.sym 15311 param_counter[3]
.sym 15312 param_counter[2]
.sym 15315 param_counter[3]
.sym 15316 param_counter[4]
.sym 15317 param_counter[5]
.sym 15318 param_counter[0]
.sym 15321 param_counter[0]
.sym 15322 param_counter[4]
.sym 15323 param_counter[5]
.sym 15324 param_counter[3]
.sym 15327 $abc$4764$new_n533_
.sym 15328 $abc$4764$new_n532_
.sym 15329 param_counter[1]
.sym 15330 param_counter[2]
.sym 15333 param_counter[0]
.sym 15336 param_counter[1]
.sym 15342 param_counter[5]
.sym 15364 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[4]_new_inv_
.sym 15604 CS$SB_IO_OUT
.sym 16555 $0\pixel_bit_counter[3:0][2]
.sym 16556 $0\pixel_bit_counter[3:0][3]
.sym 16558 pixel_bit_counter[2]
.sym 16560 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 16605 $abc$4764$auto$ice40_ffinit.cc:141:execute$4746
.sym 16616 $0\pixel_bit_counter[3:0][1]
.sym 16620 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 16622 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4152
.sym 16623 pixel_bit_counter[1]
.sym 16648 $abc$4764$auto$ice40_ffinit.cc:141:execute$4746
.sym 16655 $0\pixel_bit_counter[3:0][1]
.sym 16658 pixel_bit_counter[1]
.sym 16670 $abc$4764$auto$ice40_ffinit.cc:141:execute$4746
.sym 16671 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 16674 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4152
.sym 16675 CLK$SB_IO_IN_$glb_clk
.sym 16681 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 16684 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4152
.sym 16685 pixel_bit_counter[3]
.sym 16695 $0\pixel_bit_counter[3:0][1]
.sym 16730 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 16733 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 16743 $0\pixel_bit_counter[3:0][1]
.sym 16745 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 16746 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 16759 $abc$4764$procmux$545_Y[4]_new_
.sym 16760 $abc$4764$procmux$547.B_AND_S[1]_new_
.sym 16762 data[0]
.sym 16764 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[1]_new_
.sym 16768 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[0]_new_inv_
.sym 16769 $abc$4764$procmux$547.B_AND_S[0]_new_
.sym 16771 data[4]
.sym 16775 $abc$4764$new_n343_
.sym 16776 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 16777 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 16778 data[1]
.sym 16779 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 16781 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 16782 $0\bit_counter[2:0][1]
.sym 16783 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 16784 data[0]
.sym 16785 $abc$4764$new_n359_
.sym 16786 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 16787 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 16789 $abc$4764$procmux$550_Y[4]_new_inv_
.sym 16797 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 16798 data[1]
.sym 16799 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 16800 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 16803 $abc$4764$procmux$547.B_AND_S[0]_new_
.sym 16804 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 16805 $abc$4764$new_n359_
.sym 16806 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[0]_new_inv_
.sym 16809 data[0]
.sym 16811 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 16812 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 16815 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[1]_new_
.sym 16816 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 16817 $abc$4764$procmux$547.B_AND_S[1]_new_
.sym 16818 $abc$4764$new_n343_
.sym 16821 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 16822 $abc$4764$procmux$550_Y[4]_new_inv_
.sym 16823 $abc$4764$procmux$545_Y[4]_new_
.sym 16824 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 16827 data[4]
.sym 16828 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 16829 data[0]
.sym 16830 $0\bit_counter[2:0][1]
.sym 16833 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 16834 data[4]
.sym 16835 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 16836 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 16837 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 16838 CLK$SB_IO_IN_$glb_clk
.sym 16840 $abc$4764$techmap$shiftx$demo.v:323$134.$1\buffer[7:0][1]_new_inv_
.sym 16842 pixel_data[3]
.sym 16843 $abc$4764$new_n316_
.sym 16845 $abc$4764$new_n348_
.sym 16869 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 16873 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[1]
.sym 16875 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 16882 $abc$4764$new_n364_
.sym 16883 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 16884 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 16885 data[1]
.sym 16886 data[4]
.sym 16887 data[3]
.sym 16888 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 16890 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[4]
.sym 16891 data[0]
.sym 16893 param_counter[6]
.sym 16894 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 16895 data[7]
.sym 16896 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 16897 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[3]_new_inv_
.sym 16900 $abc$4764$new_n316_
.sym 16902 $abc$4764$new_n348_
.sym 16903 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 16904 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 16905 $abc$4764$procmux$547.B_AND_S[3]_new_
.sym 16906 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 16908 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 16911 data[3]
.sym 16912 $abc$4764$new_n314_
.sym 16914 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 16915 $abc$4764$new_n316_
.sym 16916 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 16917 data[3]
.sym 16920 data[4]
.sym 16921 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 16922 param_counter[6]
.sym 16923 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[4]
.sym 16926 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 16927 $abc$4764$new_n348_
.sym 16928 data[1]
.sym 16929 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 16932 data[0]
.sym 16933 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 16934 $abc$4764$new_n364_
.sym 16935 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 16938 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 16939 data[7]
.sym 16940 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 16941 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 16944 data[7]
.sym 16945 data[3]
.sym 16947 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 16950 $abc$4764$new_n314_
.sym 16951 $abc$4764$procmux$547.B_AND_S[3]_new_
.sym 16952 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[3]_new_inv_
.sym 16953 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 16956 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 16957 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 16958 data[3]
.sym 16959 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 16960 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 16961 CLK$SB_IO_IN_$glb_clk
.sym 16963 pixel_data[11]
.sym 16964 pixel_data[1]
.sym 16965 pixel_data[5]
.sym 16966 pixel_data[9]
.sym 16967 $abc$4764$new_n552_
.sym 16968 pixel_data[7]
.sym 16969 $abc$4764$new_n470_
.sym 16970 $abc$4764$new_n551_
.sym 16976 param_counter[6]
.sym 16996 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4379
.sym 17004 $abc$4764$auto$ice40_ffinit.cc:141:execute$4746
.sym 17005 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[7]
.sym 17007 $abc$4764$procmux$545_Y[5]_new_
.sym 17008 $abc$4764$procmux$550_Y[7]_new_inv_
.sym 17010 data[7]
.sym 17011 $abc$4764$procmux$545_Y[7]_new_
.sym 17012 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[0]
.sym 17014 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 17015 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 17017 $abc$4764$procmux$550_Y[5]_new_inv_
.sym 17018 $0\pixel_bit_counter[3:0][1]
.sym 17019 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 17020 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 17021 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[5]
.sym 17023 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 17024 param_counter[6]
.sym 17025 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 17026 $abc$4764$new_n470_
.sym 17027 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 17028 data[5]
.sym 17029 $abc$4764$new_n469_
.sym 17031 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 17032 $abc$4764$new_n552_
.sym 17033 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 17035 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 17037 $abc$4764$procmux$550_Y[5]_new_inv_
.sym 17038 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 17039 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 17040 $abc$4764$procmux$545_Y[5]_new_
.sym 17043 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[0]
.sym 17044 param_counter[6]
.sym 17045 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 17049 $abc$4764$new_n469_
.sym 17050 $abc$4764$new_n552_
.sym 17051 $abc$4764$new_n470_
.sym 17052 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 17055 data[5]
.sym 17056 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 17057 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[5]
.sym 17058 param_counter[6]
.sym 17061 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 17062 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 17063 $abc$4764$auto$ice40_ffinit.cc:141:execute$4746
.sym 17064 $0\pixel_bit_counter[3:0][1]
.sym 17067 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 17068 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 17069 data[5]
.sym 17070 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 17073 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 17074 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 17075 $abc$4764$procmux$550_Y[7]_new_inv_
.sym 17076 $abc$4764$procmux$545_Y[7]_new_
.sym 17079 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[7]
.sym 17080 data[7]
.sym 17081 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 17082 param_counter[6]
.sym 17083 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 17084 CLK$SB_IO_IN_$glb_clk
.sym 17086 $abc$4764$new_n544_
.sym 17087 $abc$4764$new_n538_
.sym 17088 $abc$4764$new_n539_
.sym 17089 $abc$4764$new_n542_
.sym 17090 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[1]
.sym 17091 $abc$4764$new_n540_
.sym 17092 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[0]_new_
.sym 17093 $abc$4764$new_n541_
.sym 17100 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 17102 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[5]
.sym 17104 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3683
.sym 17111 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[3]
.sym 17119 param_counter[2]
.sym 17127 $abc$4764$memory\params$rdmux[0][2][0]$a$1164[7]_new_
.sym 17129 param_counter[2]
.sym 17130 param_counter[3]
.sym 17131 param_counter[4]
.sym 17132 param_counter[5]
.sym 17139 param_counter[4]
.sym 17142 param_counter[0]
.sym 17143 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[5]
.sym 17146 param_counter[1]
.sym 17147 $abc$4764$memory\params$rdmux[0][2][1]$a$1167[0]_new_inv_
.sym 17151 $abc$4764$new_n544_
.sym 17152 $abc$4764$new_n279_
.sym 17153 $abc$4764$memory\params$rdmux[0][2][0]$a$1164[0]_new_inv_
.sym 17154 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[7]_new_
.sym 17155 $abc$4764$memory\params$rdmux[0][2][1]$a$1167[0]_new_inv_
.sym 17156 $abc$4764$new_n276_
.sym 17160 param_counter[4]
.sym 17161 $abc$4764$new_n544_
.sym 17162 $abc$4764$memory\params$rdmux[0][2][1]$a$1167[0]_new_inv_
.sym 17163 $abc$4764$memory\params$rdmux[0][2][0]$a$1164[0]_new_inv_
.sym 17166 $abc$4764$memory\params$rdmux[0][2][1]$a$1167[0]_new_inv_
.sym 17167 $abc$4764$new_n276_
.sym 17168 param_counter[5]
.sym 17169 $abc$4764$new_n279_
.sym 17172 param_counter[0]
.sym 17173 param_counter[3]
.sym 17174 param_counter[2]
.sym 17175 param_counter[1]
.sym 17178 param_counter[1]
.sym 17179 param_counter[0]
.sym 17180 param_counter[3]
.sym 17181 param_counter[2]
.sym 17184 param_counter[2]
.sym 17185 param_counter[3]
.sym 17186 param_counter[0]
.sym 17187 param_counter[1]
.sym 17190 param_counter[5]
.sym 17191 $abc$4764$memory\params$rdmux[0][2][0]$a$1164[7]_new_
.sym 17192 param_counter[4]
.sym 17193 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[7]_new_
.sym 17196 param_counter[0]
.sym 17197 param_counter[1]
.sym 17198 param_counter[2]
.sym 17199 param_counter[3]
.sym 17205 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[5]
.sym 17206 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817_$glb_ce
.sym 17207 CLK$SB_IO_IN_$glb_clk
.sym 17208 param_counter[6]_$glb_sr
.sym 17210 $abc$4764$new_n279_
.sym 17211 $abc$4764$new_n295_
.sym 17212 param_counter[1]
.sym 17213 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4379
.sym 17215 $abc$4764$new_n296_
.sym 17216 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[2]_new_
.sym 17252 param_counter[2]
.sym 17255 param_counter[5]
.sym 17261 param_counter[3]
.sym 17265 param_counter[0]
.sym 17266 $PACKER_VCC_NET
.sym 17268 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4332
.sym 17269 param_counter[1]
.sym 17272 param_counter[6]
.sym 17278 param_counter[4]
.sym 17282 $nextpnr_ICESTORM_LC_6$O
.sym 17285 param_counter[0]
.sym 17288 $auto$alumacc.cc:474:replace_alu$731.C[2]
.sym 17291 param_counter[1]
.sym 17294 $auto$alumacc.cc:474:replace_alu$731.C[3]
.sym 17297 param_counter[2]
.sym 17298 $auto$alumacc.cc:474:replace_alu$731.C[2]
.sym 17300 $auto$alumacc.cc:474:replace_alu$731.C[4]
.sym 17302 param_counter[3]
.sym 17304 $auto$alumacc.cc:474:replace_alu$731.C[3]
.sym 17306 $auto$alumacc.cc:474:replace_alu$731.C[5]
.sym 17308 param_counter[4]
.sym 17310 $auto$alumacc.cc:474:replace_alu$731.C[4]
.sym 17312 $auto$alumacc.cc:474:replace_alu$731.C[6]
.sym 17315 param_counter[5]
.sym 17316 $auto$alumacc.cc:474:replace_alu$731.C[5]
.sym 17319 param_counter[6]
.sym 17322 $auto$alumacc.cc:474:replace_alu$731.C[6]
.sym 17326 $PACKER_VCC_NET
.sym 17328 param_counter[0]
.sym 17329 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4332
.sym 17330 CLK$SB_IO_IN_$glb_clk
.sym 17332 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[3]
.sym 17333 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[3]_new_
.sym 17334 $abc$4764$memory\params$rdmux[0][1][0]$b$1159[3]_new_
.sym 17335 $abc$4764$new_n319_
.sym 17336 $abc$4764$new_n321_
.sym 17339 $abc$4764$new_n318_
.sym 17347 param_counter[1]
.sym 17360 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[4]
.sym 17374 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[4]_new_inv_
.sym 17375 $abc$4764$new_n295_
.sym 17376 param_counter[3]
.sym 17377 param_counter[4]
.sym 17378 param_counter[5]
.sym 17383 param_counter[2]
.sym 17384 param_counter[1]
.sym 17385 $abc$4764$new_n526_
.sym 17388 param_counter[0]
.sym 17391 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[4]_new_
.sym 17404 $abc$4764$memory\params$rdmux[0][2][1]$a$1167[4]_new_
.sym 17418 param_counter[0]
.sym 17419 param_counter[3]
.sym 17420 param_counter[1]
.sym 17421 param_counter[2]
.sym 17430 param_counter[4]
.sym 17431 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[4]_new_inv_
.sym 17432 $abc$4764$memory\params$rdmux[0][2][1]$a$1167[4]_new_
.sym 17433 param_counter[5]
.sym 17442 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[4]_new_
.sym 17443 param_counter[5]
.sym 17444 $abc$4764$new_n295_
.sym 17445 $abc$4764$new_n526_
.sym 17448 param_counter[3]
.sym 17449 param_counter[1]
.sym 17451 param_counter[0]
.sym 18705 $0\pixel_bit_counter[3:0][2]
.sym 18707 pixel_bit_counter[3]
.sym 18708 pixel_bit_counter[2]
.sym 18714 pixel_bit_counter[0]
.sym 18715 pixel_bit_counter[1]
.sym 18721 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 18723 $PACKER_VCC_NET
.sym 18729 $PACKER_VCC_NET
.sym 18734 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 18735 $nextpnr_ICESTORM_LC_3$O
.sym 18738 pixel_bit_counter[0]
.sym 18741 $auto$alumacc.cc:474:replace_alu$737.C[2]
.sym 18743 $PACKER_VCC_NET
.sym 18744 pixel_bit_counter[1]
.sym 18747 $auto$alumacc.cc:474:replace_alu$737.C[3]
.sym 18749 pixel_bit_counter[2]
.sym 18750 $PACKER_VCC_NET
.sym 18751 $auto$alumacc.cc:474:replace_alu$737.C[2]
.sym 18754 $PACKER_VCC_NET
.sym 18755 pixel_bit_counter[3]
.sym 18757 $auto$alumacc.cc:474:replace_alu$737.C[3]
.sym 18767 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 18781 $0\pixel_bit_counter[3:0][2]
.sym 18782 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 18783 CLK$SB_IO_IN_$glb_clk
.sym 18817 $PACKER_VCC_NET
.sym 18823 $PACKER_VCC_NET
.sym 18852 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 18868 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 18869 $0\pixel_bit_counter[3:0][3]
.sym 18890 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 18897 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4152
.sym 18900 $0\pixel_bit_counter[3:0][3]
.sym 18918 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4152
.sym 18924 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 18945 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 18946 CLK$SB_IO_IN_$glb_clk
.sym 18993 param_counter[6]
.sym 19002 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[3]
.sym 19005 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[1]
.sym 19008 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 19009 data[1]
.sym 19013 data[5]
.sym 19015 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 19023 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 19024 data[1]
.sym 19025 data[5]
.sym 19034 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[3]
.sym 19040 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 19041 param_counter[6]
.sym 19043 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[3]
.sym 19053 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[1]
.sym 19054 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 19055 param_counter[6]
.sym 19068 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817_$glb_ce
.sym 19069 CLK$SB_IO_IN_$glb_clk
.sym 19070 param_counter[6]_$glb_sr
.sym 19083 MOSI$SB_IO_OUT
.sym 19090 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[3]
.sym 19092 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 19112 pixel_data[11]
.sym 19114 pixel_data[3]
.sym 19119 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[5]
.sym 19121 pixel_data[1]
.sym 19124 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[1]
.sym 19125 pixel_data[7]
.sym 19126 $0\pixel_bit_counter[3:0][1]
.sym 19129 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 19130 pixel_data[5]
.sym 19135 $abc$4764$new_n551_
.sym 19137 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[7]
.sym 19139 pixel_data[9]
.sym 19141 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[3]
.sym 19145 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[3]
.sym 19153 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[1]
.sym 19158 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[5]
.sym 19165 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[1]
.sym 19169 pixel_data[3]
.sym 19170 $abc$4764$new_n551_
.sym 19171 pixel_data[11]
.sym 19172 $0\pixel_bit_counter[3:0][1]
.sym 19176 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[7]
.sym 19181 pixel_data[7]
.sym 19182 $0\pixel_bit_counter[3:0][1]
.sym 19183 pixel_data[5]
.sym 19184 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 19187 $0\pixel_bit_counter[3:0][1]
.sym 19188 pixel_data[9]
.sym 19189 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 19190 pixel_data[1]
.sym 19191 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817_$glb_ce
.sym 19192 CLK$SB_IO_IN_$glb_clk
.sym 19193 param_counter[6]_$glb_sr
.sym 19229 param_counter[1]
.sym 19237 $abc$4764$new_n539_
.sym 19238 param_counter[1]
.sym 19241 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[0]_new_
.sym 19246 param_counter[1]
.sym 19249 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[0]_new_
.sym 19250 $abc$4764$new_n541_
.sym 19254 $abc$4764$new_n542_
.sym 19256 $abc$4764$new_n540_
.sym 19258 param_counter[0]
.sym 19260 $abc$4764$new_n538_
.sym 19261 param_counter[2]
.sym 19262 param_counter[3]
.sym 19263 param_counter[4]
.sym 19264 param_counter[5]
.sym 19266 param_counter[0]
.sym 19268 param_counter[5]
.sym 19269 param_counter[4]
.sym 19270 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[0]_new_
.sym 19271 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[0]_new_
.sym 19275 param_counter[5]
.sym 19276 param_counter[4]
.sym 19277 param_counter[3]
.sym 19280 param_counter[5]
.sym 19281 param_counter[4]
.sym 19282 param_counter[3]
.sym 19283 param_counter[1]
.sym 19286 param_counter[2]
.sym 19287 $abc$4764$new_n541_
.sym 19288 $abc$4764$new_n540_
.sym 19289 param_counter[0]
.sym 19292 $abc$4764$new_n538_
.sym 19293 param_counter[2]
.sym 19294 $abc$4764$new_n539_
.sym 19295 $abc$4764$new_n542_
.sym 19298 param_counter[1]
.sym 19299 param_counter[3]
.sym 19300 param_counter[4]
.sym 19301 param_counter[5]
.sym 19304 param_counter[3]
.sym 19305 param_counter[2]
.sym 19306 param_counter[1]
.sym 19307 param_counter[0]
.sym 19310 param_counter[1]
.sym 19311 param_counter[3]
.sym 19312 param_counter[4]
.sym 19313 param_counter[5]
.sym 19360 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4379
.sym 19365 param_counter[0]
.sym 19368 param_counter[2]
.sym 19369 param_counter[3]
.sym 19370 param_counter[4]
.sym 19372 $abc$4764$new_n296_
.sym 19373 param_counter[0]
.sym 19377 param_counter[1]
.sym 19381 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4332
.sym 19385 param_counter[1]
.sym 19389 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[2]_new_
.sym 19397 param_counter[0]
.sym 19398 param_counter[3]
.sym 19399 param_counter[2]
.sym 19400 param_counter[1]
.sym 19404 param_counter[4]
.sym 19405 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[2]_new_
.sym 19406 $abc$4764$new_n296_
.sym 19409 param_counter[1]
.sym 19416 param_counter[0]
.sym 19418 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4332
.sym 19427 param_counter[3]
.sym 19428 param_counter[0]
.sym 19429 param_counter[1]
.sym 19430 param_counter[2]
.sym 19433 param_counter[2]
.sym 19434 param_counter[3]
.sym 19435 param_counter[1]
.sym 19436 param_counter[0]
.sym 19437 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4379
.sym 19438 CLK$SB_IO_IN_$glb_clk
.sym 19456 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4379
.sym 19482 $abc$4764$new_n279_
.sym 19483 $abc$4764$new_n295_
.sym 19484 $abc$4764$new_n319_
.sym 19485 $abc$4764$new_n321_
.sym 19488 $abc$4764$new_n318_
.sym 19491 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[4]_new_
.sym 19492 param_counter[1]
.sym 19498 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[3]_new_
.sym 19499 $abc$4764$memory\params$rdmux[0][1][0]$b$1159[3]_new_
.sym 19500 param_counter[3]
.sym 19501 param_counter[4]
.sym 19502 param_counter[5]
.sym 19507 param_counter[2]
.sym 19510 param_counter[5]
.sym 19512 param_counter[0]
.sym 19514 $abc$4764$memory\params$rdmux[0][1][0]$b$1159[3]_new_
.sym 19515 param_counter[5]
.sym 19516 $abc$4764$new_n295_
.sym 19517 $abc$4764$new_n318_
.sym 19520 param_counter[3]
.sym 19521 param_counter[0]
.sym 19522 param_counter[2]
.sym 19523 param_counter[1]
.sym 19526 param_counter[4]
.sym 19527 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[4]_new_
.sym 19528 $abc$4764$new_n321_
.sym 19529 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[3]_new_
.sym 19532 param_counter[2]
.sym 19533 param_counter[0]
.sym 19534 param_counter[3]
.sym 19535 param_counter[1]
.sym 19538 param_counter[1]
.sym 19539 param_counter[2]
.sym 19540 param_counter[0]
.sym 19541 param_counter[3]
.sym 19556 $abc$4764$new_n279_
.sym 19557 param_counter[5]
.sym 19558 $abc$4764$new_n319_
.sym 19559 param_counter[4]
.sym 23702 CS$SB_IO_OUT
.sym 27307 MOSI$SB_IO_OUT
.sym 27427 MOSI$SB_IO_OUT
.sym 27460 CS$SB_IO_OUT
.sym 27482 CS$SB_IO_OUT
.sym 27519 MOSI$SB_IO_OUT
.sym 27530 MOSI$SB_IO_OUT
.sym 27683 delay[0]
.sym 27688 delay[1]
.sym 27692 delay[2]
.sym 27693 $auto$alumacc.cc:474:replace_alu$725.C[2]
.sym 27696 delay[3]
.sym 27697 $auto$alumacc.cc:474:replace_alu$725.C[3]
.sym 27700 delay[4]
.sym 27701 $auto$alumacc.cc:474:replace_alu$725.C[4]
.sym 27704 delay[5]
.sym 27705 $auto$alumacc.cc:474:replace_alu$725.C[5]
.sym 27708 delay[6]
.sym 27709 $auto$alumacc.cc:474:replace_alu$725.C[6]
.sym 27712 delay[7]
.sym 27713 $auto$alumacc.cc:474:replace_alu$725.C[7]
.sym 27716 delay[8]
.sym 27717 $auto$alumacc.cc:474:replace_alu$725.C[8]
.sym 27720 delay[9]
.sym 27721 $auto$alumacc.cc:474:replace_alu$725.C[9]
.sym 27724 delay[10]
.sym 27725 $auto$alumacc.cc:474:replace_alu$725.C[10]
.sym 27728 delay[11]
.sym 27729 $auto$alumacc.cc:474:replace_alu$725.C[11]
.sym 27732 delay[12]
.sym 27733 $auto$alumacc.cc:474:replace_alu$725.C[12]
.sym 27736 delay[13]
.sym 27737 $auto$alumacc.cc:474:replace_alu$725.C[13]
.sym 27740 delay[14]
.sym 27741 $auto$alumacc.cc:474:replace_alu$725.C[14]
.sym 27744 delay[15]
.sym 27745 $auto$alumacc.cc:474:replace_alu$725.C[15]
.sym 27746 $abc$4764$new_n403_
.sym 27747 $abc$4764$add$demo.v:235$116_Y[14]
.sym 27750 $abc$4764$new_n403_
.sym 27751 $abc$4764$add$demo.v:235$116_Y[8]
.sym 27758 $abc$4764$new_n403_
.sym 27759 $abc$4764$add$demo.v:235$116_Y[9]
.sym 27762 $abc$4764$new_n403_
.sym 27763 $abc$4764$add$demo.v:235$116_Y[13]
.sym 27770 $abc$4764$new_n403_
.sym 27771 $abc$4764$add$demo.v:235$116_Y[11]
.sym 27774 $abc$4764$new_n403_
.sym 27775 $abc$4764$add$demo.v:235$116_Y[10]
.sym 27778 state[3]
.sym 27779 $0\scl[0:0]
.sym 27780 state[2]
.sym 27781 $abc$4764$new_n234_
.sym 27782 state[0]
.sym 27783 state[1]
.sym 27784 $abc$4764$new_n374_
.sym 27786 $abc$4764$new_n415_
.sym 27787 $abc$4764$new_n413_
.sym 27790 state[0]
.sym 27791 state[1]
.sym 27794 $abc$4764$new_n374_
.sym 27795 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_
.sym 27798 $abc$4764$procmux$575.B_AND_S[61]_new_
.sym 27799 $abc$4764$auto$simplemap.cc:256:simplemap_eqne$2263_new_inv_
.sym 27800 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3097[1]_new_
.sym 27801 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 27802 $abc$4764$new_n374_
.sym 27803 state[0]
.sym 27804 state[1]
.sym 27806 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 27807 RST$SB_IO_OUT
.sym 27808 $abc$4764$procmux$575.B_AND_S[61]_new_
.sym 27809 $abc$4764$auto$simplemap.cc:168:logic_reduce$2324_new_inv_
.sym 27810 state[1]
.sym 27811 DC$SB_IO_OUT
.sym 27812 $abc$4764$new_n380_
.sym 27813 state[0]
.sym 27814 DC$SB_IO_OUT
.sym 27815 state[0]
.sym 27816 $0\scl[0:0]
.sym 27817 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_
.sym 27822 $abc$4764$auto$simplemap.cc:256:simplemap_eqne$2263_new_inv_
.sym 27823 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 27824 $abc$4764$new_n546_
.sym 27825 $abc$4764$new_n380_
.sym 27826 $PACKER_GND_NET
.sym 27830 $PACKER_GND_NET
.sym 27834 $abc$4764$new_n390_
.sym 27835 state[2]
.sym 27836 state[3]
.sym 27837 $abc$4764$auto$simplemap.cc:256:simplemap_eqne$2263_new_inv_
.sym 27838 state[2]
.sym 27839 state[3]
.sym 27840 $abc$4764$new_n234_
.sym 27842 state[2]
.sym 27843 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.sym 27844 state[3]
.sym 27846 state[1]
.sym 27847 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.sym 27858 state[2]
.sym 27859 state[3]
.sym 27860 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.sym 27862 state[1]
.sym 27863 state[0]
.sym 27864 $abc$4764$new_n374_
.sym 27905 DC$SB_IO_OUT
.sym 27918 $0\scl[0:0]
.sym 27926 SCL$SB_IO_OUT
.sym 28194 delay[7]
.sym 28198 delay[5]
.sym 28202 $abc$4764$new_n403_
.sym 28203 $abc$4764$add$demo.v:235$116_Y[5]
.sym 28206 delay[4]
.sym 28210 $abc$4764$new_n403_
.sym 28211 $abc$4764$add$demo.v:235$116_Y[7]
.sym 28214 delay[1]
.sym 28218 $abc$4764$new_n403_
.sym 28219 $abc$4764$add$demo.v:235$116_Y[6]
.sym 28222 delay[12]
.sym 28223 delay[6]
.sym 28224 delay[7]
.sym 28225 delay[5]
.sym 28226 $abc$4764$new_n403_
.sym 28227 $abc$4764$add$demo.v:235$116_Y[4]
.sym 28230 delay[13]
.sym 28234 $abc$4764$new_n403_
.sym 28235 $abc$4764$add$demo.v:235$116_Y[12]
.sym 28238 delay[8]
.sym 28242 delay[12]
.sym 28246 delay[1]
.sym 28247 delay[0]
.sym 28248 $abc$4764$new_n403_
.sym 28250 delay[10]
.sym 28254 delay[9]
.sym 28258 $abc$4764$auto$rtlil.cc:1836:ReduceOr$724_new_inv_
.sym 28259 $abc$4764$new_n374_
.sym 28260 state[1]
.sym 28270 $abc$4764$new_n403_
.sym 28271 $abc$4764$add$demo.v:235$116_Y[15]
.sym 28274 delay[15]
.sym 28278 delay[13]
.sym 28279 delay[14]
.sym 28280 delay[15]
.sym 28281 delay[8]
.sym 28282 delay[4]
.sym 28283 delay[9]
.sym 28284 delay[10]
.sym 28285 delay[11]
.sym 28290 $abc$4764$auto$wreduce.cc:455:run$696[1]_new_inv_
.sym 28291 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 28292 $abc$4764$new_n400_
.sym 28293 $abc$4764$new_n402_
.sym 28294 $abc$4764$procmux$575.B_AND_S[31]_new_
.sym 28295 $0\scl[0:0]
.sym 28296 $abc$4764$auto$wreduce.cc:455:run$697[3]_new_inv_
.sym 28297 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 28298 $abc$4764$new_n403_
.sym 28299 $abc$4764$new_n406_
.sym 28300 $abc$4764$new_n404_
.sym 28302 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_
.sym 28303 $abc$4764$new_n380_
.sym 28304 $abc$4764$procmux$575.B_AND_S[31]_new_
.sym 28305 $0\scl[0:0]
.sym 28306 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.sym 28307 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 28308 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_
.sym 28310 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 28311 $abc$4764$auto$simplemap.cc:168:logic_reduce$1740[1]_new_inv_
.sym 28312 $abc$4764$new_n412_
.sym 28313 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3120[1]_new_inv_
.sym 28318 $abc$4764$auto$wreduce.cc:455:run$697[3]_new_inv_
.sym 28319 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 28320 $abc$4764$new_n379_
.sym 28322 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 28323 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3539
.sym 28324 $abc$4764$new_n417_
.sym 28325 $abc$4764$new_n404_
.sym 28326 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 28327 $abc$4764$auto$simplemap.cc:168:logic_reduce$2324_new_inv_
.sym 28330 state[0]
.sym 28331 state[1]
.sym 28332 state[4]
.sym 28333 state[5]
.sym 28334 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2134[0]_new_inv_
.sym 28335 $abc$4764$new_n380_
.sym 28336 $abc$4764$procmux$575.B_AND_S[31]_new_
.sym 28338 state[4]
.sym 28339 state[5]
.sym 28342 state[0]
.sym 28343 $abc$4764$new_n389_
.sym 28344 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3097[1]_new_
.sym 28345 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 28346 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4551
.sym 28347 $abc$4764$new_n389_
.sym 28348 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3120[1]_new_inv_
.sym 28349 $abc$4764$new_n547_
.sym 28350 $abc$4764$new_n374_
.sym 28351 state[0]
.sym 28352 state[1]
.sym 28353 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$3097[2]_new_inv_
.sym 28354 state[2]
.sym 28355 state[0]
.sym 28356 state[3]
.sym 28357 $abc$4764$new_n390_
.sym 28358 state[0]
.sym 28359 $abc$4764$new_n389_
.sym 28360 $abc$4764$auto$simplemap.cc:168:logic_reduce$2324_new_inv_
.sym 28361 $0\dc[0:0]
.sym 28366 $0\dc[0:0]
.sym 28370 state[2]
.sym 28371 $abc$4764$new_n230_
.sym 28372 state[3]
.sym 28374 $abc$4764$new_n390_
.sym 28375 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 28378 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.sym 28379 state[0]
.sym 28380 state[1]
.sym 28382 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2035[2]_new_inv_
.sym 28383 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 28384 state[0]
.sym 28385 state[1]
.sym 28394 $abc$4764$procmux$575.B_AND_S[31]_new_
.sym 28395 $abc$4764$auto$opt_reduce.cc:132:opt_mux$683_new_inv_
.sym 28406 CS$SB_IO_OUT
.sym 28407 $abc$4764$procmux$575.B_AND_S[31]_new_
.sym 28408 $0\scl[0:0]
.sym 28409 $abc$4764$auto$opt_reduce.cc:132:opt_mux$683_new_inv_
.sym 28707 $auto$alumacc.cc:474:replace_alu$712.C[1]
.sym 28711 $PACKER_VCC_NET
.sym 28712 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[1]
.sym 28716 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[2]
.sym 28720 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[3]
.sym 28724 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[4]
.sym 28727 $PACKER_VCC_NET
.sym 28728 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[5]
.sym 28732 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[6]
.sym 28736 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[7]
.sym 28739 $PACKER_VCC_NET
.sym 28740 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[8]
.sym 28744 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[9]
.sym 28748 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[10]
.sym 28752 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[11]
.sym 28756 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[12]
.sym 28760 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[13]
.sym 28764 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[14]
.sym 28768 $abc$4764$auto$alumacc.cc:474:replace_alu$712.BB[15]
.sym 28770 $abc$4764$new_n394_
.sym 28771 $abc$4764$new_n397_
.sym 28772 $abc$4764$new_n398_
.sym 28773 $abc$4764$auto$alumacc.cc:491:replace_alu$714[15]
.sym 28774 delay[14]
.sym 28786 $abc$4764$new_n395_
.sym 28787 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2561[3]_new_
.sym 28794 delay[11]
.sym 28803 cmd_counter[0]
.sym 28808 cmd_counter[1]
.sym 28812 cmd_counter[2]
.sym 28813 $auto$alumacc.cc:474:replace_alu$728.C[2]
.sym 28816 cmd_counter[3]
.sym 28817 $auto$alumacc.cc:474:replace_alu$728.C[3]
.sym 28820 cmd_counter[4]
.sym 28821 $auto$alumacc.cc:474:replace_alu$728.C[4]
.sym 28822 $abc$4764$new_n234_
.sym 28823 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 28835 params_left[0]
.sym 28839 params_left[1]
.sym 28840 $PACKER_VCC_NET
.sym 28843 params_left[2]
.sym 28844 $PACKER_VCC_NET
.sym 28845 $auto$alumacc.cc:474:replace_alu$743.C[2]
.sym 28847 params_left[3]
.sym 28848 $PACKER_VCC_NET
.sym 28849 $auto$alumacc.cc:474:replace_alu$743.C[3]
.sym 28851 params_left[4]
.sym 28852 $PACKER_VCC_NET
.sym 28853 $auto$alumacc.cc:474:replace_alu$743.C[4]
.sym 28855 params_left[5]
.sym 28856 $PACKER_VCC_NET
.sym 28857 $auto$alumacc.cc:474:replace_alu$743.C[5]
.sym 28859 params_left[6]
.sym 28860 $PACKER_VCC_NET
.sym 28861 $auto$alumacc.cc:474:replace_alu$743.C[6]
.sym 28863 params_left[7]
.sym 28864 $PACKER_VCC_NET
.sym 28865 $auto$alumacc.cc:474:replace_alu$743.C[7]
.sym 28867 params_left[8]
.sym 28868 $PACKER_VCC_NET
.sym 28869 $auto$alumacc.cc:474:replace_alu$743.C[8]
.sym 28871 params_left[9]
.sym 28872 $PACKER_VCC_NET
.sym 28873 $auto$alumacc.cc:474:replace_alu$743.C[9]
.sym 28875 params_left[10]
.sym 28876 $PACKER_VCC_NET
.sym 28877 $auto$alumacc.cc:474:replace_alu$743.C[10]
.sym 28879 params_left[11]
.sym 28880 $PACKER_VCC_NET
.sym 28881 $auto$alumacc.cc:474:replace_alu$743.C[11]
.sym 28883 params_left[12]
.sym 28884 $PACKER_VCC_NET
.sym 28885 $auto$alumacc.cc:474:replace_alu$743.C[12]
.sym 28887 params_left[13]
.sym 28888 $PACKER_VCC_NET
.sym 28889 $auto$alumacc.cc:474:replace_alu$743.C[13]
.sym 28890 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 28891 $abc$4764$sub$demo.v:419$151_Y[10]
.sym 28894 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 28895 $abc$4764$sub$demo.v:419$151_Y[8]
.sym 28898 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 28899 $abc$4764$sub$demo.v:419$151_Y[11]
.sym 28902 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 28903 $abc$4764$sub$demo.v:419$151_Y[9]
.sym 28904 $abc$4764$procmux$530.B_AND_S[27]_new_
.sym 28906 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 28907 $abc$4764$sub$demo.v:419$151_Y[6]
.sym 28910 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 28911 $abc$4764$sub$demo.v:419$151_Y[12]
.sym 28912 $abc$4764$procmux$530.B_AND_S[27]_new_
.sym 28914 params_left[7]
.sym 28915 params_left[8]
.sym 28916 params_left[10]
.sym 28917 params_left[13]
.sym 28918 params_left[6]
.sym 28919 params_left[9]
.sym 28920 params_left[11]
.sym 28921 params_left[12]
.sym 28922 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 28923 $abc$4764$sub$demo.v:419$151_Y[13]
.sym 28924 $abc$4764$procmux$530.B_AND_S[27]_new_
.sym 28926 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 28927 $abc$4764$sub$demo.v:419$151_Y[7]
.sym 29218 delay[6]
.sym 29222 $abc$4764$new_n403_
.sym 29223 $abc$4764$add$demo.v:235$116_Y[2]
.sym 29226 delay[2]
.sym 29233 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3777
.sym 29234 delay[3]
.sym 29238 $abc$4764$new_n403_
.sym 29239 $abc$4764$add$demo.v:235$116_Y[3]
.sym 29246 delay[0]
.sym 29263 $PACKER_VCC_NET
.sym 29264 delay[0]
.sym 29266 delay[0]
.sym 29267 delay[2]
.sym 29268 delay[3]
.sym 29269 delay[1]
.sym 29278 $abc$4764$new_n403_
.sym 29279 $abc$4764$add$demo.v:235$116_Y[0]
.sym 29286 $abc$4764$auto$simplemap.cc:168:logic_reduce$1740[1]_new_inv_
.sym 29287 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 29290 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 29291 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 29292 DC$SB_IO_OUT
.sym 29294 DC$SB_IO_OUT
.sym 29295 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 29296 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3740_new_
.sym 29298 cmd_counter[2]
.sym 29299 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 29300 $abc$4764$new_n234_
.sym 29301 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 29307 $PACKER_VCC_NET
.sym 29308 cmd_counter[0]
.sym 29315 cmd_counter[0]
.sym 29319 cmd_counter[1]
.sym 29320 $PACKER_VCC_NET
.sym 29323 cmd_counter[2]
.sym 29324 $PACKER_VCC_NET
.sym 29325 $auto$alumacc.cc:474:replace_alu$734.C[2]
.sym 29327 cmd_counter[3]
.sym 29328 $PACKER_VCC_NET
.sym 29329 $auto$alumacc.cc:474:replace_alu$734.C[3]
.sym 29331 cmd_counter[4]
.sym 29332 $PACKER_VCC_NET
.sym 29333 $auto$alumacc.cc:474:replace_alu$734.C[4]
.sym 29334 state[3]
.sym 29335 state[2]
.sym 29338 $abc$4764$new_n234_
.sym 29339 state[2]
.sym 29342 cmd_counter[0]
.sym 29343 cmd_counter[1]
.sym 29346 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 29347 $abc$4764$sub$demo.v:419$151_Y[5]
.sym 29350 $abc$4764$memory\num_params$rdmux[0][1][0]$b$936[4]_new_inv_
.sym 29351 $abc$4764$sub$demo.v:288$125_Y[4]
.sym 29352 $abc$4764$sub$demo.v:288$125_Y[3]
.sym 29353 $0\dc[0:0]
.sym 29354 $abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_
.sym 29355 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 29356 $abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1]
.sym 29358 $abc$4764$memrd$\num_params$demo.v:391$140_DATA[2]_new_
.sym 29359 $0\dc[0:0]
.sym 29360 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 29361 $abc$4764$sub$demo.v:419$151_Y[2]
.sym 29362 params_left[3]
.sym 29363 params_left[4]
.sym 29364 $abc$4764$new_n235_
.sym 29365 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 29366 $abc$4764$new_n234_
.sym 29367 state[2]
.sym 29368 state[3]
.sym 29370 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 29371 $abc$4764$sub$demo.v:419$151_Y[3]
.sym 29374 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 29375 $abc$4764$sub$demo.v:419$151_Y[4]
.sym 29376 $abc$4764$procmux$530.B_AND_S[18]_new_
.sym 29378 params_left[0]
.sym 29379 params_left[1]
.sym 29380 params_left[2]
.sym 29381 params_left[5]
.sym 29382 $abc$4764$procmux$530.B_AND_S[15]_new_
.sym 29383 params_left[0]
.sym 29384 params_left[1]
.sym 29385 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 29386 $0\dc[0:0]
.sym 29387 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 29390 $abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1]
.sym 29391 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 29392 $abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_
.sym 29393 $abc$4764$sub$demo.v:288$125_Y[3]
.sym 29394 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 29395 $abc$4764$sub$demo.v:288$125_Y[3]
.sym 29396 $abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_
.sym 29397 $abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1]
.sym 29398 $abc$4764$sub$demo.v:288$125_Y[3]
.sym 29399 $abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_
.sym 29400 $abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1]
.sym 29401 $abc$4764$sub$demo.v:288$125_Y[4]
.sym 29402 $abc$4764$new_n510_
.sym 29403 $0\dc[0:0]
.sym 29404 $abc$4764$new_n247_
.sym 29406 $abc$4764$memory\num_params$rdmux[0][2][1]$a$944[1]_new_
.sym 29407 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 29408 $abc$4764$new_n247_
.sym 29414 $0\dc[0:0]
.sym 29415 $abc$4764$memory\num_params$rdmux[0][0][0]$b$933[13]
.sym 29416 $abc$4764$sub$demo.v:288$125_Y[4]
.sym 29419 params_left[0]
.sym 29421 $PACKER_VCC_NET
.sym 29422 $abc$4764$sub$demo.v:419$151_Y[0]
.sym 29423 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 29424 $abc$4764$procmux$530.B_AND_S[14]_new_inv_
.sym 29426 $abc$4764$new_n236_
.sym 29427 $abc$4764$new_n237_
.sym 29428 $abc$4764$new_n238_
.sym 29438 $abc$4764$memory\num_params$rdmux[0][0][0]$a$932[1]_new_inv_
.sym 29439 $abc$4764$sub$demo.v:288$125_Y[4]
.sym 29440 $0\dc[0:0]
.sym 29731 bit_counter[0]
.sym 29735 bit_counter[1]
.sym 29736 $PACKER_VCC_NET
.sym 29739 bit_counter[2]
.sym 29740 $PACKER_VCC_NET
.sym 29741 $auto$alumacc.cc:474:replace_alu$740.C[2]
.sym 29742 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 29743 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 29746 bit_counter[1]
.sym 29754 $0\bit_counter[2:0][1]
.sym 29759 bit_counter[0]
.sym 29761 $PACKER_VCC_NET
.sym 29762 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 29763 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 29764 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 29765 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 29766 $0\bit_counter[2:0][1]
.sym 29767 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 29768 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 29770 $0\bit_counter[2:0][2]
.sym 29774 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 29775 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 29778 $0\bit_counter[2:0][0]
.sym 29782 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 29783 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 29784 $abc$4764$memory\cmd$rdmux[0][0][0]$a$797[1]_new_
.sym 29785 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 29786 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746
.sym 29787 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 29790 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 29791 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 29792 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 29793 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 29794 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 29795 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 29796 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 29797 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 29798 cmd_counter[0]
.sym 29799 $abc$4764$memory\num_params$rdmux[0][2][0]$b$942[1]
.sym 29800 $abc$4764$new_n234_
.sym 29801 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 29802 $abc$4764$new_n234_
.sym 29803 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 29804 cmd_counter[0]
.sym 29805 cmd_counter[1]
.sym 29806 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 29807 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 29808 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 29810 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 29811 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 29812 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 29814 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 29815 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 29816 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 29817 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 29818 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 29819 $0\bit_counter[2:0][1]
.sym 29820 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 29821 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746
.sym 29822 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 29823 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 29824 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 29825 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 29830 cmd_counter[4]
.sym 29831 $abc$4764$sub$demo.v:288$125_Y[4]
.sym 29832 $abc$4764$new_n234_
.sym 29833 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 29835 cmd_counter[0]
.sym 29837 $PACKER_VCC_NET
.sym 29838 $abc$4764$auto$simplemap.cc:168:logic_reduce$1740[1]_new_inv_
.sym 29839 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 29840 cmd_counter[0]
.sym 29842 cmd_counter[1]
.sym 29846 cmd_counter[3]
.sym 29847 $abc$4764$sub$demo.v:288$125_Y[3]
.sym 29848 $abc$4764$new_n234_
.sym 29849 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$2105[1]_new_inv_
.sym 29850 $abc$4764$auto$wreduce.cc:455:run$696[3]_new_inv_
.sym 29851 $abc$4764$auto$wreduce.cc:455:run$694[3]_new_inv_
.sym 29852 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 29853 DC$SB_IO_OUT
.sym 29854 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 29855 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 29856 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 29858 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[2]
.sym 29862 $abc$4764$new_n463_
.sym 29863 $abc$4764$new_n464_
.sym 29864 $abc$4764$new_n550_
.sym 29865 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 29866 pixel_data[6]
.sym 29867 pixel_data[4]
.sym 29868 $0\pixel_bit_counter[3:0][1]
.sym 29869 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 29870 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[4]
.sym 29874 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[2]
.sym 29878 pixel_data[10]
.sym 29879 pixel_data[2]
.sym 29880 $0\pixel_bit_counter[3:0][1]
.sym 29881 $abc$4764$new_n549_
.sym 29882 pixel_data[14]
.sym 29883 pixel_data[12]
.sym 29884 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 29885 $0\pixel_bit_counter[3:0][1]
.sym 29886 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[4]
.sym 29910 param_counter[6]
.sym 29911 $abc$4764$new_n433_
.sym 29912 param_counter[3]
.sym 29913 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$4381[1]_new_
.sym 29918 $abc$4764$new_n530_
.sym 29919 $abc$4764$new_n531_
.sym 29920 param_counter[2]
.sym 29921 $abc$4764$new_n534_
.sym 29934 param_counter[4]
.sym 29935 param_counter[5]
.sym 29946 param_counter[2]
.sym 29947 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1907[2]_new_inv_
.sym 29948 $abc$4764$memory\params$rdmux[0][3][3]$b$1186[5]_new_
.sym 30250 $0\pixel_bit_counter[3:0][0]
.sym 30254 data[6]
.sym 30255 data[2]
.sym 30256 $0\bit_counter[2:0][1]
.sym 30257 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 30258 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 30262 $abc$4764$new_n472_
.sym 30263 $abc$4764$new_n473_
.sym 30264 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 30266 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 30271 pixel_bit_counter[0]
.sym 30273 $PACKER_VCC_NET
.sym 30274 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 30275 $abc$4764$new_n326_
.sym 30276 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[2]_new_
.sym 30277 $abc$4764$new_n324_
.sym 30278 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 30279 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 30280 $abc$4764$memory\cmd$rdmux[0][0][0]$a$797[2]_new_inv_
.sym 30281 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 30282 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 30283 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 30284 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 30285 $abc$4764$new_n361_
.sym 30286 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 30287 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 30290 $abc$4764$new_n328_
.sym 30291 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[2]_new_inv_
.sym 30292 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 30293 $abc$4764$procmux$547.B_AND_S[2]_new_
.sym 30294 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 30295 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 30296 $abc$4764$new_n326_
.sym 30297 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 30298 data[2]
.sym 30299 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 30300 $abc$4764$new_n333_
.sym 30301 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 30302 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 30303 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 30304 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 30305 data[2]
.sym 30306 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 30307 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 30310 $abc$4764$memory\cmd$rdmux[0][2][1]$a$809[0]_new_inv_
.sym 30311 $abc$4764$memory\cmd$rdmux[0][2][1]$b$810[7]_new_
.sym 30312 $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_
.sym 30313 $abc$4764$auto$rtlil.cc:1906:Mux$703[3]_new_inv_
.sym 30314 $abc$4764$techmap$shiftx$demo.v:323$134.$1\buffer[7:0][1]_new_inv_
.sym 30315 $abc$4764$techmap$shiftx$demo.v:323$134.$1\buffer[7:0][3]_new_
.sym 30316 $abc$4764$auto$ice40_ffinit.cc:141:execute$4742
.sym 30317 $0\bit_counter[2:0][1]
.sym 30318 $abc$4764$memory\cmd$rdmux[0][0][0]$b$798[5]_new_inv_
.sym 30319 $abc$4764$new_n269_
.sym 30320 $abc$4764$new_n270_
.sym 30321 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 30322 $abc$4764$new_n471_
.sym 30323 $abc$4764$new_n474_
.sym 30324 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3746
.sym 30325 $abc$4764$new_n458_
.sym 30326 $abc$4764$memory\cmd$rdmux[0][0][0]$a$797[5]_new_
.sym 30327 $abc$4764$memory\cmd$rdmux[0][0][0]$b$798[5]_new_inv_
.sym 30328 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 30330 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 30331 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[2]
.sym 30332 param_counter[6]
.sym 30334 $abc$4764$memory\cmd$rdmux[0][0][0]$a$797[7]_new_inv_
.sym 30335 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 30342 param_counter[6]
.sym 30343 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 30344 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[6]
.sym 30345 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 30346 $abc$4764$techmap$shiftx$demo.v:304$130.$11\buffer[15:0][0]_new_inv_
.sym 30347 $abc$4764$techmap$shiftx$demo.v:304$130.$7\buffer[15:0][0]_new_inv_
.sym 30348 $abc$4764$auto$ice40_ffinit.cc:141:execute$4746
.sym 30349 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 30354 data[6]
.sym 30355 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 30356 $abc$4764$new_n285_
.sym 30357 $abc$4764$procmux$547.B_AND_S[14]_new_inv_
.sym 30358 data[6]
.sym 30359 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 30360 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 30361 $abc$4764$new_n515_
.sym 30362 $abc$4764$auto$ice40_ffinit.cc:141:execute$4746
.sym 30363 $0\pixel_bit_counter[3:0][1]
.sym 30364 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 30365 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 30366 $abc$4764$new_n269_
.sym 30367 $abc$4764$new_n270_
.sym 30368 $abc$4764$auto$rtlil.cc:1906:Mux$703[4]_new_inv_
.sym 30369 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 30370 param_counter[1]
.sym 30371 param_counter[0]
.sym 30372 param_counter[2]
.sym 30373 param_counter[3]
.sym 30374 pixel_data[15]
.sym 30375 pixel_data[13]
.sym 30376 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 30377 $0\pixel_bit_counter[3:0][1]
.sym 30378 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[0]
.sym 30382 pixel_data[8]
.sym 30383 pixel_data[0]
.sym 30384 $0\pixel_bit_counter[3:0][1]
.sym 30385 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 30386 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[6]
.sym 30390 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[6]
.sym 30394 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[7]
.sym 30398 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[0]
.sym 30402 $abc$4764$new_n295_
.sym 30403 $abc$4764$new_n520_
.sym 30404 param_counter[5]
.sym 30405 $abc$4764$new_n522_
.sym 30406 param_counter[3]
.sym 30407 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[6]_new_
.sym 30408 param_counter[5]
.sym 30409 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[6]_new_
.sym 30410 param_counter[2]
.sym 30411 param_counter[0]
.sym 30412 param_counter[1]
.sym 30414 param_counter[0]
.sym 30415 param_counter[4]
.sym 30416 param_counter[5]
.sym 30417 param_counter[3]
.sym 30418 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[6]_new_
.sym 30419 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[6]_new_
.sym 30420 param_counter[5]
.sym 30421 param_counter[4]
.sym 30422 $abc$4764$memory\params$rdmux[0][2][0]$a$1164[7]_new_
.sym 30423 $abc$4764$new_n521_
.sym 30424 param_counter[4]
.sym 30425 param_counter[5]
.sym 30426 param_counter[0]
.sym 30427 param_counter[4]
.sym 30428 param_counter[3]
.sym 30429 param_counter[5]
.sym 30430 param_counter[2]
.sym 30431 param_counter[3]
.sym 30432 param_counter[0]
.sym 30434 $abc$4764$memory\params$rdmux[0][2][1]$a$1167[4]_new_
.sym 30435 param_counter[2]
.sym 30436 $abc$4764$new_n300_
.sym 30438 param_counter[3]
.sym 30439 param_counter[2]
.sym 30440 param_counter[4]
.sym 30441 $abc$4764$memory\params$rdmux[0][3][3]$b$1186[5]_new_
.sym 30442 param_counter[2]
.sym 30443 param_counter[1]
.sym 30444 param_counter[3]
.sym 30445 param_counter[0]
.sym 30446 param_counter[5]
.sym 30447 param_counter[4]
.sym 30448 param_counter[3]
.sym 30449 param_counter[0]
.sym 30450 param_counter[4]
.sym 30451 param_counter[3]
.sym 30452 param_counter[0]
.sym 30453 param_counter[5]
.sym 30454 $abc$4764$new_n532_
.sym 30455 $abc$4764$new_n533_
.sym 30456 param_counter[2]
.sym 30457 param_counter[1]
.sym 30458 param_counter[0]
.sym 30459 param_counter[1]
.sym 30465 param_counter[5]
.sym 30766 $abc$4764$auto$ice40_ffinit.cc:141:execute$4746
.sym 30770 $0\pixel_bit_counter[3:0][1]
.sym 30774 pixel_bit_counter[1]
.sym 30782 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4121
.sym 30783 $abc$4764$auto$ice40_ffinit.cc:141:execute$4746
.sym 30790 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 30791 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 30792 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 30793 data[1]
.sym 30794 $abc$4764$new_n359_
.sym 30795 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[0]_new_inv_
.sym 30796 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 30797 $abc$4764$procmux$547.B_AND_S[0]_new_
.sym 30798 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 30799 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 30800 data[0]
.sym 30802 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[1]_new_
.sym 30803 $abc$4764$new_n343_
.sym 30804 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 30805 $abc$4764$procmux$547.B_AND_S[1]_new_
.sym 30806 $abc$4764$procmux$550_Y[4]_new_inv_
.sym 30807 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 30808 $abc$4764$procmux$545_Y[4]_new_
.sym 30809 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 30810 data[4]
.sym 30811 data[0]
.sym 30812 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 30813 $0\bit_counter[2:0][1]
.sym 30814 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 30815 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 30816 data[4]
.sym 30817 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 30818 data[3]
.sym 30819 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 30820 $abc$4764$new_n316_
.sym 30821 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 30822 param_counter[6]
.sym 30823 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[4]
.sym 30824 data[4]
.sym 30825 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 30826 data[1]
.sym 30827 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 30828 $abc$4764$new_n348_
.sym 30829 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 30830 data[0]
.sym 30831 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 30832 $abc$4764$new_n364_
.sym 30833 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 30834 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 30835 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 30836 data[7]
.sym 30837 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 30838 data[7]
.sym 30839 data[3]
.sym 30840 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 30842 $abc$4764$new_n314_
.sym 30843 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[3]_new_inv_
.sym 30844 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 30845 $abc$4764$procmux$547.B_AND_S[3]_new_
.sym 30846 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 30847 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 30848 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 30849 data[3]
.sym 30850 $abc$4764$procmux$550_Y[5]_new_inv_
.sym 30851 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 30852 $abc$4764$procmux$545_Y[5]_new_
.sym 30853 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 30854 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 30855 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[0]
.sym 30856 param_counter[6]
.sym 30858 $abc$4764$new_n469_
.sym 30859 $abc$4764$new_n470_
.sym 30860 $abc$4764$new_n552_
.sym 30861 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 30862 param_counter[6]
.sym 30863 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[5]
.sym 30864 data[5]
.sym 30865 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 30866 $abc$4764$auto$ice40_ffinit.cc:141:execute$4746
.sym 30867 $0\pixel_bit_counter[3:0][1]
.sym 30868 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 30869 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 30870 $abc$4764$auto$simplemap.cc:127:simplemap_reduce$1758[3]_new_
.sym 30871 $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_
.sym 30872 data[5]
.sym 30873 $abc$4764$memrd$\cmd$demo.v:264$119_DATA[5]_new_inv_
.sym 30874 $abc$4764$procmux$550_Y[7]_new_inv_
.sym 30875 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$4205_new_
.sym 30876 $abc$4764$procmux$545_Y[7]_new_
.sym 30877 $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3811_new_
.sym 30878 param_counter[6]
.sym 30879 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[7]
.sym 30880 data[7]
.sym 30881 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 30882 $abc$4764$memory\params$rdmux[0][2][0]$a$1164[0]_new_inv_
.sym 30883 $abc$4764$memory\params$rdmux[0][2][1]$a$1167[0]_new_inv_
.sym 30884 param_counter[4]
.sym 30885 $abc$4764$new_n544_
.sym 30886 $abc$4764$new_n279_
.sym 30887 $abc$4764$memory\params$rdmux[0][2][1]$a$1167[0]_new_inv_
.sym 30888 param_counter[5]
.sym 30889 $abc$4764$new_n276_
.sym 30890 param_counter[2]
.sym 30891 param_counter[3]
.sym 30892 param_counter[0]
.sym 30893 param_counter[1]
.sym 30894 param_counter[1]
.sym 30895 param_counter[0]
.sym 30896 param_counter[2]
.sym 30897 param_counter[3]
.sym 30898 param_counter[2]
.sym 30899 param_counter[0]
.sym 30900 param_counter[1]
.sym 30901 param_counter[3]
.sym 30902 $abc$4764$memory\params$rdmux[0][2][0]$a$1164[7]_new_
.sym 30903 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[7]_new_
.sym 30904 param_counter[5]
.sym 30905 param_counter[4]
.sym 30906 param_counter[2]
.sym 30907 param_counter[1]
.sym 30908 param_counter[0]
.sym 30909 param_counter[3]
.sym 30910 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[5]
.sym 30915 param_counter[0]
.sym 30920 param_counter[1]
.sym 30924 param_counter[2]
.sym 30925 $auto$alumacc.cc:474:replace_alu$731.C[2]
.sym 30928 param_counter[3]
.sym 30929 $auto$alumacc.cc:474:replace_alu$731.C[3]
.sym 30932 param_counter[4]
.sym 30933 $auto$alumacc.cc:474:replace_alu$731.C[4]
.sym 30936 param_counter[5]
.sym 30937 $auto$alumacc.cc:474:replace_alu$731.C[5]
.sym 30940 param_counter[6]
.sym 30941 $auto$alumacc.cc:474:replace_alu$731.C[6]
.sym 30943 $PACKER_VCC_NET
.sym 30944 param_counter[0]
.sym 30954 param_counter[2]
.sym 30955 param_counter[1]
.sym 30956 param_counter[0]
.sym 30957 param_counter[3]
.sym 30962 $abc$4764$memory\params$rdmux[0][2][1]$a$1167[4]_new_
.sym 30963 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[4]_new_inv_
.sym 30964 param_counter[5]
.sym 30965 param_counter[4]
.sym 30970 $abc$4764$new_n295_
.sym 30971 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[4]_new_
.sym 30972 $abc$4764$new_n526_
.sym 30973 param_counter[5]
.sym 30974 param_counter[0]
.sym 30975 param_counter[1]
.sym 30976 param_counter[3]
.sym 31267 pixel_bit_counter[0]
.sym 31271 pixel_bit_counter[1]
.sym 31272 $PACKER_VCC_NET
.sym 31275 pixel_bit_counter[2]
.sym 31276 $PACKER_VCC_NET
.sym 31277 $auto$alumacc.cc:474:replace_alu$737.C[2]
.sym 31279 pixel_bit_counter[3]
.sym 31280 $PACKER_VCC_NET
.sym 31281 $auto$alumacc.cc:474:replace_alu$737.C[3]
.sym 31286 $abc$4764$auto$ice40_ffinit.cc:141:execute$4754
.sym 31294 $0\pixel_bit_counter[3:0][2]
.sym 31298 $0\pixel_bit_counter[3:0][3]
.sym 31313 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4152
.sym 31314 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 31330 data[5]
.sym 31331 data[1]
.sym 31332 $abc$4764$auto$ice40_ffinit.cc:141:execute$4738
.sym 31338 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[3]
.sym 31342 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 31343 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[3]
.sym 31344 param_counter[6]
.sym 31350 $abc$4764$eq$demo.v:288$126_Y_new_
.sym 31351 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[1]
.sym 31352 param_counter[6]
.sym 31362 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[3]
.sym 31366 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[1]
.sym 31370 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[5]
.sym 31374 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[1]
.sym 31378 pixel_data[11]
.sym 31379 pixel_data[3]
.sym 31380 $0\pixel_bit_counter[3:0][1]
.sym 31381 $abc$4764$new_n551_
.sym 31382 $abc$4764$memory\params$rdmux[0][0][0]$a$1155[7]
.sym 31386 pixel_data[7]
.sym 31387 pixel_data[5]
.sym 31388 $0\pixel_bit_counter[3:0][1]
.sym 31389 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 31390 pixel_data[9]
.sym 31391 pixel_data[1]
.sym 31392 $0\pixel_bit_counter[3:0][1]
.sym 31393 $abc$4764$auto$ice40_ffinit.cc:141:execute$4758
.sym 31394 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[0]_new_
.sym 31395 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[0]_new_
.sym 31396 param_counter[4]
.sym 31397 param_counter[5]
.sym 31398 param_counter[5]
.sym 31399 param_counter[3]
.sym 31400 param_counter[4]
.sym 31402 param_counter[1]
.sym 31403 param_counter[3]
.sym 31404 param_counter[4]
.sym 31405 param_counter[5]
.sym 31406 $abc$4764$new_n540_
.sym 31407 $abc$4764$new_n541_
.sym 31408 param_counter[2]
.sym 31409 param_counter[0]
.sym 31410 $abc$4764$new_n538_
.sym 31411 $abc$4764$new_n539_
.sym 31412 param_counter[2]
.sym 31413 $abc$4764$new_n542_
.sym 31414 param_counter[1]
.sym 31415 param_counter[3]
.sym 31416 param_counter[4]
.sym 31417 param_counter[5]
.sym 31418 param_counter[3]
.sym 31419 param_counter[1]
.sym 31420 param_counter[0]
.sym 31421 param_counter[2]
.sym 31422 param_counter[1]
.sym 31423 param_counter[3]
.sym 31424 param_counter[5]
.sym 31425 param_counter[4]
.sym 31430 param_counter[1]
.sym 31431 param_counter[0]
.sym 31432 param_counter[2]
.sym 31433 param_counter[3]
.sym 31434 $abc$4764$new_n296_
.sym 31435 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[2]_new_
.sym 31436 param_counter[4]
.sym 31438 param_counter[1]
.sym 31442 $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4332
.sym 31443 param_counter[0]
.sym 31450 param_counter[1]
.sym 31451 param_counter[0]
.sym 31452 param_counter[2]
.sym 31453 param_counter[3]
.sym 31454 param_counter[3]
.sym 31455 param_counter[2]
.sym 31456 param_counter[0]
.sym 31457 param_counter[1]
.sym 31458 $abc$4764$memory\params$rdmux[0][1][0]$b$1159[3]_new_
.sym 31459 param_counter[5]
.sym 31460 $abc$4764$new_n295_
.sym 31461 $abc$4764$new_n318_
.sym 31462 param_counter[3]
.sym 31463 param_counter[1]
.sym 31464 param_counter[0]
.sym 31465 param_counter[2]
.sym 31466 $abc$4764$new_n321_
.sym 31467 $abc$4764$memory\params$rdmux[0][2][0]$b$1165[4]_new_
.sym 31468 $abc$4764$memory\params$rdmux[0][2][1]$b$1168[3]_new_
.sym 31469 param_counter[4]
.sym 31470 param_counter[0]
.sym 31471 param_counter[1]
.sym 31472 param_counter[2]
.sym 31473 param_counter[3]
.sym 31474 param_counter[3]
.sym 31475 param_counter[0]
.sym 31476 param_counter[2]
.sym 31477 param_counter[1]
.sym 31486 param_counter[4]
.sym 31487 $abc$4764$new_n279_
.sym 31488 $abc$4764$new_n319_
.sym 31489 param_counter[5]
