#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Feb 26 23:55:50 2025
# Process ID         : 10952
# Current directory  : /home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.runs/synth_1
# Command line       : vivado -log sha256.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sha256.tcl
# Log file           : /home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.runs/synth_1/sha256.vds
# Journal file       : /home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.runs/synth_1/vivado.jou
# Running On         : LukasDell
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 5625U with Radeon Graphics
# CPU Frequency      : 4326.150 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 24508 MB
# Swap memory        : 8589 MB
# Total Virtual      : 33098 MB
# Available Virtual  : 26156 MB
#-----------------------------------------------------------
source sha256.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1512.660 ; gain = 76.840 ; free physical = 10689 ; free virtual = 24511
Command: read_checkpoint -auto_incremental -incremental /home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/utils_1/imports/synth_1/tb_sha256.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/utils_1/imports/synth_1/tb_sha256.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top sha256 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10997
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1962.484 ; gain = 436.945 ; free physical = 9983 ; free virtual = 23805
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sha256' [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha256.v:1]
INFO: [Synth 8-6157] synthesizing module 'sha_engine' [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sha_engine' (0#1) [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha256.v:52]
INFO: [Synth 8-6155] done synthesizing module 'sha256' (0#1) [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha256.v:1]
WARNING: [Synth 8-6014] Unused sequential element p_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:114]
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:115]
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:116]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:117]
WARNING: [Synth 8-6014] Unused sequential element sum1_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:124]
WARNING: [Synth 8-6014] Unused sequential element sum0_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:125]
WARNING: [Synth 8-6014] Unused sequential element Ch_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:126]
WARNING: [Synth 8-6014] Unused sequential element Maj_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:127]
WARNING: [Synth 8-6014] Unused sequential element T1_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:128]
WARNING: [Synth 8-6014] Unused sequential element T2_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha_engine.v:129]
WARNING: [Synth 8-6014] Unused sequential element last_word_delayed_reg was removed.  [/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.srcs/sources_1/new/sha256.v:35]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2040.422 ; gain = 514.883 ; free physical = 9880 ; free virtual = 23703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2058.234 ; gain = 532.695 ; free physical = 9879 ; free virtual = 23703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.238 ; gain = 540.699 ; free physical = 9879 ; free virtual = 23703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2092.059 ; gain = 566.520 ; free physical = 9843 ; free virtual = 23682
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 8     
	   4 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 81    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit	(64 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 20    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   4 Input    5 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 18    
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2244.152 ; gain = 718.613 ; free physical = 9729 ; free virtual = 23585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|Eng         | W_reg      | Implied   | 64 x 32              | RAM64M x 54  | 
+------------+------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2244.152 ; gain = 718.613 ; free physical = 9728 ; free virtual = 23585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|Eng         | W_reg      | Implied   | 64 x 32              | RAM64M x 54  | 
+------------+------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2244.152 ; gain = 718.613 ; free physical = 9728 ; free virtual = 23585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2349.965 ; gain = 824.426 ; free physical = 9662 ; free virtual = 23519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2349.965 ; gain = 824.426 ; free physical = 9662 ; free virtual = 23519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2349.965 ; gain = 824.426 ; free physical = 9662 ; free virtual = 23519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2349.965 ; gain = 824.426 ; free physical = 9662 ; free virtual = 23519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2349.965 ; gain = 824.426 ; free physical = 9662 ; free virtual = 23519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2349.965 ; gain = 824.426 ; free physical = 9662 ; free virtual = 23519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   117|
|3     |LUT1   |     6|
|4     |LUT2   |   271|
|5     |LUT3   |   492|
|6     |LUT4   |   122|
|7     |LUT5   |   197|
|8     |LUT6   |   132|
|9     |RAM64M |    54|
|10    |FDRE   |   417|
|11    |FDSE   |   206|
|12    |IBUF   |     4|
|13    |OBUF   |   258|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |  2277|
|2     |  Eng    |sha_engine |  1811|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2349.965 ; gain = 824.426 ; free physical = 9662 ; free virtual = 23519
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2349.965 ; gain = 824.426 ; free physical = 9662 ; free virtual = 23519
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2349.973 ; gain = 824.426 ; free physical = 9662 ; free virtual = 23519
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2364.840 ; gain = 0.000 ; free physical = 9829 ; free virtual = 23686
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.430 ; gain = 0.000 ; free physical = 9728 ; free virtual = 23598
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 54 instances

Synth Design complete | Checksum: 25ec0089
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2510.430 ; gain = 993.801 ; free physical = 9727 ; free virtual = 23598
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1729.772; main = 1723.722; forked = 269.244
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3150.164; main = 2510.434; forked = 917.008
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.441 ; gain = 0.000 ; free physical = 9727 ; free virtual = 23598
INFO: [Common 17-1381] The checkpoint '/home/lukas/fpga_vivado/projects/ec_encryption/ec_encryption.runs/synth_1/sha256.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file sha256_utilization_synth.rpt -pb sha256_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 23:56:15 2025...
