DATE-bp-1 | Address Bus Encoding Techniques for System-Level Power Optimization | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-1 Address Bus Encoding Techniques for System-Level Power Optimization | 
DATE-bp-2 | Library Mapping for Memories | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-2 Library Mapping for Memories | 
DATE-bp-3 | Testability of 2-level AND/EXOR circuits | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-3 Testability of 2-level AND/EXOR circuits | 
DATE-bp-4 | Hardware synthesis from C/C++ models | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-4 Hardware synthesis from C/C++ models | 
DATE-bp-5 | Functional Verification Methodology for Microprocessors Using the Genesys Test-Program Generator-Application to the x86 Microprocessors Family | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-5 Functional Verification Methodology for Microprocessors Using the Genesys Test-Program Generator-Application to the x86 Microprocessors Family | 
DATE-bp-6 | Hardware synthesis from C/C++ | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-6 Hardware synthesis from C/C++ | 
DATE-bp-7 | Symbolic functional vector generation for VHDL specifications | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-7 Symbolic functional vector generation for VHDL specifications | 
DATE-bp-8 | A CAD Framework for Generating Self-Checking 1 Multipliers Based on Residue Codes. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-8 A CAD Framework for Generating Self-Checking 1 Multipliers Based on Residue Codes. | 
DATE-bp-9 | Reduced-order modeling of large linear passive multi-terminal circuits using matrix-padé approximation | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-9 Reduced-order modeling of large linear passive multi-terminal circuits using matrix-padé approximation | 
DATE-bp-10 | Methodology and technology for design of communications and multimedia products via system-level ip integration | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-10 Methodology and technology for design of communications and multimedia products via system-level ip integration | 
DATE-bp-11 | Parallel VHDL simulation | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-11 Parallel VHDL simulation | 
DATE-bp-12 | Measuring the Effectiveness of Various Design Validation Approaches For PowerPC(TM) Microprocessor Arrays. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-12 Measuring the Effectiveness of Various Design Validation Approaches For PowerPC(TM) Microprocessor Arrays. | 
DATE-bp-13 | Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-13 Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression | 
DATE-bp-14 | Dynamic VTH Scaling Scheme for Active Leakage Power Reduction | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-14 Dynamic VTH Scaling Scheme for Active Leakage Power Reduction | 
DATE-bp-15 | Energy-Efficient Mapping and Scheduling for DVS Enabled Distributed Embedded Systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-15 Energy-Efficient Mapping and Scheduling for DVS Enabled Distributed Embedded Systems | 
DATE-bp-16 | Reducing Test Application Time Through Test Data Mutation Encoding | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-16 Reducing Test Application Time Through Test Data Mutation Encoding | 
DATE-bp-17 | Using Problem Symmetry in Search Based Satisfiability Algorithms | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-17 Using Problem Symmetry in Search Based Satisfiability Algorithms | 
DATE-bp-18 | Analysis of Nonlinearities in RF Front-End Architectures Using a Modified Volterra Series Approach | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-18 Analysis of Nonlinearities in RF Front-End Architectures Using a Modified Volterra Series Approach | 
DATE-bp-19 | Verification of Proofs of Unsatisfiability for CNF Formulas | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-19 Verification of Proofs of Unsatisfiability for CNF Formulas | 
DATE-bp-20 | Automated Bus Generation for Multiprocessor SoC Design | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-20 Automated Bus Generation for Multiprocessor SoC Design | 
DATE-bp-21 | Improving SAT-Based Bounded Model Checking by Means of BDD-Based Approximate Traversals | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-21 Improving SAT-Based Bounded Model Checking by Means of BDD-Based Approximate Traversals | 
DATE-bp-22 | Cost Reduction and Evaluation of a Temporary Faults Detecting Technique. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-22 Cost Reduction and Evaluation of a Temporary Faults Detecting Technique. | 
DATE-bp-23 | Code selection for media processors with SIMD instructions | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-23 Code selection for media processors with SIMD instructions | 
DATE-bp-24 | Transformational placement and synthesis | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-24 Transformational placement and synthesis | 
DATE-bp-25 | Techniques for reducing read latency of core bus wrappers | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-25 Techniques for reducing read latency of core bus wrappers | 
DATE-bp-26 | A decade of reconfigurable computing: a visionary retrospective | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-26 A decade of reconfigurable computing: a visionary retrospective | 
DATE-bp-27 | Optimal FPGA module placement with temporal precedence constraints | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-27 Optimal FPGA module placement with temporal precedence constraints | 
DATE-bp-28 | Design methodology for PicoRadio networks | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-28 Design methodology for PicoRadio networks | 
DATE-bp-29 | SystemCSV - an extension of SystemC for mixed multi-level communication modeling and interface-based system design | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-29 SystemCSV - an extension of SystemC for mixed multi-level communication modeling and interface-based system design | 
DATE-bp-30 | Probabilistic application modeling for system-level perfromance analysis | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-30 Probabilistic application modeling for system-level perfromance analysis | 
DATE-bp-31 | Efficient test data compression and decompression for system-on-a-chip using internal scan chains and Golomb coding | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-31 Efficient test data compression and decompression for system-on-a-chip using internal scan chains and Golomb coding | 
DATE-bp-32 | Application specific NoC design | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-32 Application specific NoC design | 
DATE-bp-33 | Distance-guided hybrid verification with GUIDO | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-33 Distance-guided hybrid verification with GUIDO | 
DATE-bp-34 | Communication architecture optimization: making the shortest path shorter in regular networks-on-chip | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-34 Communication architecture optimization: making the shortest path shorter in regular networks-on-chip | 
DATE-bp-35 | Statistical blockade: a novel method for very fast Monte Carlo simulation of rare circuit events, and its application | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-35 Statistical blockade: a novel method for very fast Monte Carlo simulation of rare circuit events, and its application | 
DATE-bp-36 | Compositional specification of behavioral semantics | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-36 Compositional specification of behavioral semantics | 
DATE-bp-37 | Computing synchronizer failure probabilities | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-37 Computing synchronizer failure probabilities | 
DATE-bp-38 | Poor Man's TBR: A Simple Model Reduction Scheme | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-38 Poor Man's TBR: A Simple Model Reduction Scheme | 
DATE-bp-39 | Effective Software-Based Self-Test Strategies for On-Line Periodic Testing of Embedded Processors | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-39 Effective Software-Based Self-Test Strategies for On-Line Periodic Testing of Embedded Processors | 
DATE-bp-40 | Synthesis of Reversible Logic | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-40 Synthesis of Reversible Logic | 
DATE-bp-41 | Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-41 Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices | 
DATE-bp-42 | ast pipes Lite: A Synthesis Oriented Design Library For Networks on Chips. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-42 ast pipes Lite: A Synthesis Oriented Design Library For Networks on Chips. | 
DATE-bp-43 | An Application-Specific Design Methodology for STbus Crossbar Generation | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-43 An Application-Specific Design Methodology for STbus Crossbar Generation | 
DATE-bp-44 | Design Optimization of Time-and Cost-Constrained Fault-Tolerant Distributed Embedded Systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-44 Design Optimization of Time-and Cost-Constrained Fault-Tolerant Distributed Embedded Systems | 
DATE-bp-45 | Systematic Transaction Level Modeling of Embedded Systems with SystemC | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-45 Systematic Transaction Level Modeling of Embedded Systems with SystemC | 
DATE-bp-46 | Panel: Future SoC verification methodology: UVM evolution or revolution? | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-46 Panel: Future SoC verification methodology: UVM evolution or revolution? | 
DATE-bp-47 | Panel: The world is going... analog & mixed-signal! What about EDA? | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-47 Panel: The world is going... analog & mixed-signal! What about EDA? | 
DATE-bp-48 | Panel: Emerging vs. established technologies, a two sphinxes' riddle at the crossroads? | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-48 Panel: Emerging vs. established technologies, a two sphinxes' riddle at the crossroads? | 
DATE-bp-49 | CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-49 CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns | 
DATE-bp-50 | Towards Trojan-Free Trusted ICs: Problem Analysis and Detection Scheme | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-50 Towards Trojan-Free Trusted ICs: Problem Analysis and Detection Scheme | 
DATE-bp-51 | Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-51 Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs | 
DATE-bp-52 | Run-time system for an extensible embedded processor with dynamic instruction set | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-52 Run-time system for an extensible embedded processor with dynamic instruction set | 
DATE-bp-53 | Power balanced gates insensitive to routing capacitance mismatch | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-53 Power balanced gates insensitive to routing capacitance mismatch | 
DATE-bp-54 | Retargetable code optimization for predicated execution | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-54 Retargetable code optimization for predicated execution | 
DATE-bp-55 | Analysis and optimization of the recessed probe launch for high frequency measurements of PCB interconnects | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-55 Analysis and optimization of the recessed probe launch for high frequency measurements of PCB interconnects | 
DATE-bp-56 | GCS: High-performance gate-level simulation with GPGPUs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-56 GCS: High-performance gate-level simulation with GPGPUs | 
DATE-bp-57 | KAST: K-associative sector translation for NAND flash memory in real-time systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-57 KAST: K-associative sector translation for NAND flash memory in real-time systems | 
DATE-bp-58 | Automatically mapping applications to a self-reconfiguring platform | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-58 Automatically mapping applications to a self-reconfiguring platform | 
DATE-bp-59 | Analysis and optimization of NBTI induced clock skew in gated clock trees | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-59 Analysis and optimization of NBTI induced clock skew in gated clock trees | 
DATE-bp-60 | On linewidth-based yield analysis for nanometer lithography | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-60 On linewidth-based yield analysis for nanometer lithography | 
DATE-bp-61 | Gate sizing for large cell-based designs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-61 Gate sizing for large cell-based designs | 
DATE-bp-62 | Design implications of memristor-based RRAM cross-point structures. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-62 Design implications of memristor-based RRAM cross-point structures. | 
DATE-bp-63 | A distributed and self-calibrating model-predictive controller for energy and thermal management of high-performance multicores. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-63 A distributed and self-calibrating model-predictive controller for energy and thermal management of high-performance multicores. | 
DATE-bp-64 | Towards energy efficient hybrid on-chip Scratch Pad Memory with non-volatile memory. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-64 Towards energy efficient hybrid on-chip Scratch Pad Memory with non-volatile memory. | 
DATE-bp-65 | Scalable stochastic processors | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-65 Scalable stochastic processors | 
DATE-bp-66 | A resilience roadmap | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-66 A resilience roadmap | 
DATE-bp-67 | Verifying UML/OCL models using Boolean satisfiability | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-67 Verifying UML/OCL models using Boolean satisfiability | 
DATE-bp-68 | Properties of and improvements to time-domain dynamic thermal analysis algorithms | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-68 Properties of and improvements to time-domain dynamic thermal analysis algorithms | 
DATE-bp-69 | NUMANA: a hybrid <u>num</u>erical and <u>ana</u>lytical thermal simulator for 3-D ICs. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-69 NUMANA: a hybrid <u>num</u>erical and <u>ana</u>lytical thermal simulator for 3-D ICs. | 
DATE-bp-70 | Design, Automation and Test in Europe, DATE 13, Grenoble, France, March 18-22, 2013 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-70 Design, Automation and Test in Europe, DATE 13, Grenoble, France, March 18-22, 2013 | 
DATE-bp-71 | Compositional system-level design exploration with planning of high-level synthesis | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-71 Compositional system-level design exploration with planning of high-level synthesis | 
DATE-bp-72 | Challenges and emerging solutions in testing TSV-based 2 1 over 2D- and 3D-stacked ICs. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-72 Challenges and emerging solutions in testing TSV-based 2 1 over 2D- and 3D-stacked ICs. | 
DATE-bp-73 | Pathways to servers of the future. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DATE-bp-73 Pathways to servers of the future. | 
