-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sha256_sha2561 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_TDATA : IN STD_LOGIC_VECTOR (583 downto 0);
    input_r_TVALID : IN STD_LOGIC;
    input_r_TREADY : OUT STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0) );
end;


architecture behav of sha256_sha2561 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5BE0CD19 : STD_LOGIC_VECTOR (31 downto 0) := "01011011111000001100110100011001";
    constant ap_const_lv32_1F83D9AB : STD_LOGIC_VECTOR (31 downto 0) := "00011111100000111101100110101011";
    constant ap_const_lv32_6A09E667 : STD_LOGIC_VECTOR (31 downto 0) := "01101010000010011110011001100111";
    constant ap_const_lv32_BB67AE85 : STD_LOGIC_VECTOR (31 downto 0) := "10111011011001111010111010000101";
    constant ap_const_lv32_3C6EF372 : STD_LOGIC_VECTOR (31 downto 0) := "00111100011011101111001101110010";
    constant ap_const_lv32_A54FF53A : STD_LOGIC_VECTOR (31 downto 0) := "10100101010011111111010100111010";
    constant ap_const_lv32_510E527F : STD_LOGIC_VECTOR (31 downto 0) := "01010001000011100101001001111111";
    constant ap_const_lv32_9B05688C : STD_LOGIC_VECTOR (31 downto 0) := "10011011000001010110100010001100";
    constant ap_const_lv32_246 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000110";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_245 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000101";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal input_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal input_r_read_reg_3246 : STD_LOGIC_VECTOR (583 downto 0);
    signal trunc_ln145_fu_1255_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal trunc_ln145_reg_3251 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_reg_3256 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_2_reg_3518 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal sha256ctx_data_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal sha256ctx_data_ce0 : STD_LOGIC;
    signal sha256ctx_data_we0 : STD_LOGIC;
    signal sha256ctx_data_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sha256ctx_data_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sha256ctx_data_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sha256ctx_data_ce1 : STD_LOGIC;
    signal sha256ctx_data_we1 : STD_LOGIC;
    signal sha256ctx_data_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_start : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_done : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_idle : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_ready : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_96_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_96_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_95_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_95_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_94_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_94_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_93_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_93_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_92_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_92_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_91_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_91_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_90_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_90_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_89_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_89_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_88_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_88_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_87_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_87_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_86_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_86_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_85_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_85_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_84_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_84_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_83_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_83_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_82_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_82_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_81_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_81_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_80_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_80_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_79_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_79_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_78_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_78_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_77_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_77_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_76_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_76_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_75_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_75_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_74_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_74_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_73_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_73_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_72_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_72_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_71_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_71_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_70_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_70_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_69_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_69_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_68_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_68_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_67_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_67_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_66_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_66_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_65_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_65_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_63_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_63_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_62_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_62_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_61_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_61_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_60_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_60_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_59_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_59_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_58_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_58_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_57_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_57_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_56_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_56_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_55_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_55_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_54_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_54_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_53_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_53_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_52_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_52_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_51_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_51_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_50_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_50_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_49_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_49_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_48_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_48_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_47_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_47_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_46_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_46_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_45_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_45_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_44_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_44_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_43_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_43_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_42_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_42_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_41_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_41_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_40_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_40_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_39_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_39_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_38_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_38_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_37_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_37_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_36_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_36_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_35_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_35_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_34_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_34_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_33_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_33_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_32_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_32_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_start : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_done : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_idle : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_ready : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_ce0 : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_we0 : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_ce1 : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_5_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_5_1_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_4_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_4_1_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_3_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_3_1_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_2_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_2_1_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_1_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_1_1_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_0_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_0_1_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_6_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_6_1_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_7_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_7_1_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_bitlen_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_bitlen_1_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_bitlen_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_bitlen_0_out_ap_vld : STD_LOGIC;
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_datalen_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_datalen_out_ap_vld : STD_LOGIC;
    signal grp_sha256_final_fu_896_ap_start : STD_LOGIC;
    signal grp_sha256_final_fu_896_ap_done : STD_LOGIC;
    signal grp_sha256_final_fu_896_ap_idle : STD_LOGIC;
    signal grp_sha256_final_fu_896_ap_ready : STD_LOGIC;
    signal grp_sha256_final_fu_896_ctx_data_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sha256_final_fu_896_ctx_data_ce0 : STD_LOGIC;
    signal grp_sha256_final_fu_896_ctx_data_we0 : STD_LOGIC;
    signal grp_sha256_final_fu_896_ctx_data_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ctx_data_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sha256_final_fu_896_ctx_data_ce1 : STD_LOGIC;
    signal grp_sha256_final_fu_896_ctx_data_we1 : STD_LOGIC;
    signal grp_sha256_final_fu_896_ctx_data_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_10 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_11 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_12 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_13 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_14 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_15 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_16 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_17 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_18 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_19 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_20 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_21 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_22 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_23 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_24 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_25 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_26 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_27 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_28 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_29 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_30 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha256_final_fu_896_ap_return_31 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_sha256_final_fu_896_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal p_lcssa1215_fu_62 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_lcssa1317_fu_66 : STD_LOGIC_VECTOR (31 downto 0);
    signal seg_buf_fu_70 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_1_fu_74 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_2_fu_78 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_3_fu_82 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_4_fu_86 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_5_fu_90 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_6_fu_94 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_7_fu_98 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_8_fu_102 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_9_fu_106 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_10_fu_110 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_11_fu_114 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_12_fu_118 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_13_fu_122 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_14_fu_126 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_15_fu_130 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_16_fu_134 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_17_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_18_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_19_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_20_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_21_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_22_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_23_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_24_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_25_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_26_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_27_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_28_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_29_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_30_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal seg_buf_31_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv12_lcssa77_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv14_lcssa79_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv16_lcssa81_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv18_lcssa83_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv20_lcssa85_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv22_lcssa87_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv24_lcssa89_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv26_lcssa91_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv28_lcssa93_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv30_lcssa95_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv32_lcssa97_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv34_lcssa99_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv36_lcssa101_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv38_lcssa103_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv40_lcssa105_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv42_lcssa107_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv44_lcssa109_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv46_lcssa111_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv48_lcssa113_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv50_lcssa115_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv52_lcssa117_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv54_lcssa119_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv56_lcssa121_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv58_lcssa123_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv60_lcssa125_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv62_lcssa127_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv64_lcssa129_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv66_lcssa131_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv68_lcssa133_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv70_lcssa135_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv72_lcssa137_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv74_lcssa139_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_lcssa140_fu_326 : STD_LOGIC_VECTOR (31 downto 0);
    signal sha256ctx_state_7_0_fu_330 : STD_LOGIC_VECTOR (31 downto 0);
    signal sha256ctx_state_6_0_fu_334 : STD_LOGIC_VECTOR (31 downto 0);
    signal sha256ctx_state_0_0_fu_338 : STD_LOGIC_VECTOR (31 downto 0);
    signal sha256ctx_state_1_0_fu_342 : STD_LOGIC_VECTOR (31 downto 0);
    signal sha256ctx_state_2_0_fu_346 : STD_LOGIC_VECTOR (31 downto 0);
    signal sha256ctx_state_3_0_fu_350 : STD_LOGIC_VECTOR (31 downto 0);
    signal sha256ctx_state_4_0_fu_354 : STD_LOGIC_VECTOR (31 downto 0);
    signal sha256ctx_state_5_0_fu_358 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_2060_p33 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln904_fu_2128_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sha256_sha2561_Pipeline_VITIS_LOOP_92_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv74_lcssa139 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv72_lcssa137 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv70_lcssa135 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv68_lcssa133 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv66_lcssa131 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv64_lcssa129 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv62_lcssa127 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv60_lcssa125 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv58_lcssa123 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv56_lcssa121 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv54_lcssa119 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv52_lcssa117 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv50_lcssa115 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv48_lcssa113 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv46_lcssa111 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv44_lcssa109 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv42_lcssa107 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv40_lcssa105 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv38_lcssa103 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv36_lcssa101 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv34_lcssa99 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv32_lcssa97 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv30_lcssa95 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv28_lcssa93 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv26_lcssa91 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv24_lcssa89 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv22_lcssa87 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv20_lcssa85 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv18_lcssa83 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv16_lcssa81 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv14_lcssa79 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv12_lcssa77 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_31 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_30 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_29 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_28 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_27 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_26 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_25 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_24 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_23 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_22 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_21 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_20 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_19 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_18 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_17 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_16 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_15 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_14 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_13 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_12 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_11 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_10 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_9 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_8 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_7 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_6 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf : IN STD_LOGIC_VECTOR (7 downto 0);
        trunc_ln145_1 : IN STD_LOGIC_VECTOR (511 downto 0);
        seg_buf_96_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_96_out_ap_vld : OUT STD_LOGIC;
        seg_buf_95_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_95_out_ap_vld : OUT STD_LOGIC;
        seg_buf_94_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_94_out_ap_vld : OUT STD_LOGIC;
        seg_buf_93_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_93_out_ap_vld : OUT STD_LOGIC;
        seg_buf_92_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_92_out_ap_vld : OUT STD_LOGIC;
        seg_buf_91_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_91_out_ap_vld : OUT STD_LOGIC;
        seg_buf_90_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_90_out_ap_vld : OUT STD_LOGIC;
        seg_buf_89_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_89_out_ap_vld : OUT STD_LOGIC;
        seg_buf_88_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_88_out_ap_vld : OUT STD_LOGIC;
        seg_buf_87_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_87_out_ap_vld : OUT STD_LOGIC;
        seg_buf_86_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_86_out_ap_vld : OUT STD_LOGIC;
        seg_buf_85_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_85_out_ap_vld : OUT STD_LOGIC;
        seg_buf_84_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_84_out_ap_vld : OUT STD_LOGIC;
        seg_buf_83_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_83_out_ap_vld : OUT STD_LOGIC;
        seg_buf_82_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_82_out_ap_vld : OUT STD_LOGIC;
        seg_buf_81_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_81_out_ap_vld : OUT STD_LOGIC;
        seg_buf_80_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_80_out_ap_vld : OUT STD_LOGIC;
        seg_buf_79_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_79_out_ap_vld : OUT STD_LOGIC;
        seg_buf_78_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_78_out_ap_vld : OUT STD_LOGIC;
        seg_buf_77_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_77_out_ap_vld : OUT STD_LOGIC;
        seg_buf_76_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_76_out_ap_vld : OUT STD_LOGIC;
        seg_buf_75_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_75_out_ap_vld : OUT STD_LOGIC;
        seg_buf_74_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_74_out_ap_vld : OUT STD_LOGIC;
        seg_buf_73_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_73_out_ap_vld : OUT STD_LOGIC;
        seg_buf_72_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_72_out_ap_vld : OUT STD_LOGIC;
        seg_buf_71_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_71_out_ap_vld : OUT STD_LOGIC;
        seg_buf_70_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_70_out_ap_vld : OUT STD_LOGIC;
        seg_buf_69_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_69_out_ap_vld : OUT STD_LOGIC;
        seg_buf_68_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_68_out_ap_vld : OUT STD_LOGIC;
        seg_buf_67_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_67_out_ap_vld : OUT STD_LOGIC;
        seg_buf_66_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_66_out_ap_vld : OUT STD_LOGIC;
        seg_buf_65_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_65_out_ap_vld : OUT STD_LOGIC;
        seg_buf_63_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_63_out_ap_vld : OUT STD_LOGIC;
        seg_buf_62_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_62_out_ap_vld : OUT STD_LOGIC;
        seg_buf_61_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_61_out_ap_vld : OUT STD_LOGIC;
        seg_buf_60_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_60_out_ap_vld : OUT STD_LOGIC;
        seg_buf_59_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_59_out_ap_vld : OUT STD_LOGIC;
        seg_buf_58_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_58_out_ap_vld : OUT STD_LOGIC;
        seg_buf_57_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_57_out_ap_vld : OUT STD_LOGIC;
        seg_buf_56_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_56_out_ap_vld : OUT STD_LOGIC;
        seg_buf_55_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_55_out_ap_vld : OUT STD_LOGIC;
        seg_buf_54_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_54_out_ap_vld : OUT STD_LOGIC;
        seg_buf_53_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_53_out_ap_vld : OUT STD_LOGIC;
        seg_buf_52_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_52_out_ap_vld : OUT STD_LOGIC;
        seg_buf_51_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_51_out_ap_vld : OUT STD_LOGIC;
        seg_buf_50_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_50_out_ap_vld : OUT STD_LOGIC;
        seg_buf_49_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_49_out_ap_vld : OUT STD_LOGIC;
        seg_buf_48_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_48_out_ap_vld : OUT STD_LOGIC;
        seg_buf_47_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_47_out_ap_vld : OUT STD_LOGIC;
        seg_buf_46_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_46_out_ap_vld : OUT STD_LOGIC;
        seg_buf_45_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_45_out_ap_vld : OUT STD_LOGIC;
        seg_buf_44_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_44_out_ap_vld : OUT STD_LOGIC;
        seg_buf_43_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_43_out_ap_vld : OUT STD_LOGIC;
        seg_buf_42_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_42_out_ap_vld : OUT STD_LOGIC;
        seg_buf_41_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_41_out_ap_vld : OUT STD_LOGIC;
        seg_buf_40_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_40_out_ap_vld : OUT STD_LOGIC;
        seg_buf_39_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_39_out_ap_vld : OUT STD_LOGIC;
        seg_buf_38_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_38_out_ap_vld : OUT STD_LOGIC;
        seg_buf_37_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_37_out_ap_vld : OUT STD_LOGIC;
        seg_buf_36_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_36_out_ap_vld : OUT STD_LOGIC;
        seg_buf_35_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_35_out_ap_vld : OUT STD_LOGIC;
        seg_buf_34_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_34_out_ap_vld : OUT STD_LOGIC;
        seg_buf_33_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_33_out_ap_vld : OUT STD_LOGIC;
        seg_buf_32_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_32_out_ap_vld : OUT STD_LOGIC );
    end component;


    component sha256_sha2561_Pipeline_VITIS_LOOP_90_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sha256ctx_state_5_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_state_4_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_state_3_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_state_2_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_state_1_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_state_0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_state_6_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_state_7_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_lcssa1317 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_lcssa1215 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_lcssa140 : IN STD_LOGIC_VECTOR (31 downto 0);
        seg_buf_96_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_95_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_94_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_93_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_92_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_91_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_90_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_89_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_88_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_87_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_86_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_85_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_84_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_83_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_82_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_81_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_80_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_79_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_78_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_77_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_76_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_75_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_74_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_73_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_72_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_71_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_70_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_69_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_68_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_67_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_66_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_65_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_32_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_33_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_34_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_35_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_36_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_37_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_38_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_39_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_40_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_41_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_42_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_43_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_44_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_45_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_46_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_47_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_48_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_49_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_50_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_51_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_52_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_53_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_54_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_55_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_56_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_57_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_58_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_59_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_60_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_61_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_62_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        seg_buf_63_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        sha256ctx_data_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        sha256ctx_data_ce0 : OUT STD_LOGIC;
        sha256ctx_data_we0 : OUT STD_LOGIC;
        sha256ctx_data_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        sha256ctx_data_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sha256ctx_data_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        sha256ctx_data_ce1 : OUT STD_LOGIC;
        sha256ctx_data_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        sha256ctx_state_5_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_state_5_1_out_ap_vld : OUT STD_LOGIC;
        sha256ctx_state_4_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_state_4_1_out_ap_vld : OUT STD_LOGIC;
        sha256ctx_state_3_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_state_3_1_out_ap_vld : OUT STD_LOGIC;
        sha256ctx_state_2_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_state_2_1_out_ap_vld : OUT STD_LOGIC;
        sha256ctx_state_1_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_state_1_1_out_ap_vld : OUT STD_LOGIC;
        sha256ctx_state_0_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_state_0_1_out_ap_vld : OUT STD_LOGIC;
        sha256ctx_state_6_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_state_6_1_out_ap_vld : OUT STD_LOGIC;
        sha256ctx_state_7_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_state_7_1_out_ap_vld : OUT STD_LOGIC;
        sha256ctx_bitlen_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_bitlen_1_out_ap_vld : OUT STD_LOGIC;
        sha256ctx_bitlen_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_bitlen_0_out_ap_vld : OUT STD_LOGIC;
        sha256ctx_datalen_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sha256ctx_datalen_out_ap_vld : OUT STD_LOGIC );
    end component;


    component sha256_sha256_final IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ctx_data_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ctx_data_ce0 : OUT STD_LOGIC;
        ctx_data_we0 : OUT STD_LOGIC;
        ctx_data_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ctx_data_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ctx_data_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ctx_data_ce1 : OUT STD_LOGIC;
        ctx_data_we1 : OUT STD_LOGIC;
        ctx_data_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ctx_data_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ctx_bitlen_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read211 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read412 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read513 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read614 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read715 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read816 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read917 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read1018 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read123 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sha256_sha2561_sha256ctx_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    sha256ctx_data_U : component sha256_sha2561_sha256ctx_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sha256ctx_data_address0,
        ce0 => sha256ctx_data_ce0,
        we0 => sha256ctx_data_we0,
        d0 => sha256ctx_data_d0,
        q0 => sha256ctx_data_q0,
        address1 => sha256ctx_data_address1,
        ce1 => sha256ctx_data_ce1,
        we1 => sha256ctx_data_we1,
        d1 => grp_sha256_final_fu_896_ctx_data_d1,
        q1 => sha256ctx_data_q1);

    grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672 : component sha256_sha2561_Pipeline_VITIS_LOOP_92_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_start,
        ap_done => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_done,
        ap_idle => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_idle,
        ap_ready => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_ready,
        conv74_lcssa139 => conv74_lcssa139_fu_322,
        conv72_lcssa137 => conv72_lcssa137_fu_318,
        conv70_lcssa135 => conv70_lcssa135_fu_314,
        conv68_lcssa133 => conv68_lcssa133_fu_310,
        conv66_lcssa131 => conv66_lcssa131_fu_306,
        conv64_lcssa129 => conv64_lcssa129_fu_302,
        conv62_lcssa127 => conv62_lcssa127_fu_298,
        conv60_lcssa125 => conv60_lcssa125_fu_294,
        conv58_lcssa123 => conv58_lcssa123_fu_290,
        conv56_lcssa121 => conv56_lcssa121_fu_286,
        conv54_lcssa119 => conv54_lcssa119_fu_282,
        conv52_lcssa117 => conv52_lcssa117_fu_278,
        conv50_lcssa115 => conv50_lcssa115_fu_274,
        conv48_lcssa113 => conv48_lcssa113_fu_270,
        conv46_lcssa111 => conv46_lcssa111_fu_266,
        conv44_lcssa109 => conv44_lcssa109_fu_262,
        conv42_lcssa107 => conv42_lcssa107_fu_258,
        conv40_lcssa105 => conv40_lcssa105_fu_254,
        conv38_lcssa103 => conv38_lcssa103_fu_250,
        conv36_lcssa101 => conv36_lcssa101_fu_246,
        conv34_lcssa99 => conv34_lcssa99_fu_242,
        conv32_lcssa97 => conv32_lcssa97_fu_238,
        conv30_lcssa95 => conv30_lcssa95_fu_234,
        conv28_lcssa93 => conv28_lcssa93_fu_230,
        conv26_lcssa91 => conv26_lcssa91_fu_226,
        conv24_lcssa89 => conv24_lcssa89_fu_222,
        conv22_lcssa87 => conv22_lcssa87_fu_218,
        conv20_lcssa85 => conv20_lcssa85_fu_214,
        conv18_lcssa83 => conv18_lcssa83_fu_210,
        conv16_lcssa81 => conv16_lcssa81_fu_206,
        conv14_lcssa79 => conv14_lcssa79_fu_202,
        conv12_lcssa77 => conv12_lcssa77_fu_198,
        seg_buf_31 => seg_buf_31_fu_194,
        seg_buf_30 => seg_buf_30_fu_190,
        seg_buf_29 => seg_buf_29_fu_186,
        seg_buf_28 => seg_buf_28_fu_182,
        seg_buf_27 => seg_buf_27_fu_178,
        seg_buf_26 => seg_buf_26_fu_174,
        seg_buf_25 => seg_buf_25_fu_170,
        seg_buf_24 => seg_buf_24_fu_166,
        seg_buf_23 => seg_buf_23_fu_162,
        seg_buf_22 => seg_buf_22_fu_158,
        seg_buf_21 => seg_buf_21_fu_154,
        seg_buf_20 => seg_buf_20_fu_150,
        seg_buf_19 => seg_buf_19_fu_146,
        seg_buf_18 => seg_buf_18_fu_142,
        seg_buf_17 => seg_buf_17_fu_138,
        seg_buf_16 => seg_buf_16_fu_134,
        seg_buf_15 => seg_buf_15_fu_130,
        seg_buf_14 => seg_buf_14_fu_126,
        seg_buf_13 => seg_buf_13_fu_122,
        seg_buf_12 => seg_buf_12_fu_118,
        seg_buf_11 => seg_buf_11_fu_114,
        seg_buf_10 => seg_buf_10_fu_110,
        seg_buf_9 => seg_buf_9_fu_106,
        seg_buf_8 => seg_buf_8_fu_102,
        seg_buf_7 => seg_buf_7_fu_98,
        seg_buf_6 => seg_buf_6_fu_94,
        seg_buf_5 => seg_buf_5_fu_90,
        seg_buf_4 => seg_buf_4_fu_86,
        seg_buf_3 => seg_buf_3_fu_82,
        seg_buf_2 => seg_buf_2_fu_78,
        seg_buf_1 => seg_buf_1_fu_74,
        seg_buf => seg_buf_fu_70,
        trunc_ln145_1 => trunc_ln145_reg_3251,
        seg_buf_96_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_96_out,
        seg_buf_96_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_96_out_ap_vld,
        seg_buf_95_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_95_out,
        seg_buf_95_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_95_out_ap_vld,
        seg_buf_94_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_94_out,
        seg_buf_94_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_94_out_ap_vld,
        seg_buf_93_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_93_out,
        seg_buf_93_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_93_out_ap_vld,
        seg_buf_92_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_92_out,
        seg_buf_92_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_92_out_ap_vld,
        seg_buf_91_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_91_out,
        seg_buf_91_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_91_out_ap_vld,
        seg_buf_90_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_90_out,
        seg_buf_90_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_90_out_ap_vld,
        seg_buf_89_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_89_out,
        seg_buf_89_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_89_out_ap_vld,
        seg_buf_88_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_88_out,
        seg_buf_88_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_88_out_ap_vld,
        seg_buf_87_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_87_out,
        seg_buf_87_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_87_out_ap_vld,
        seg_buf_86_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_86_out,
        seg_buf_86_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_86_out_ap_vld,
        seg_buf_85_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_85_out,
        seg_buf_85_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_85_out_ap_vld,
        seg_buf_84_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_84_out,
        seg_buf_84_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_84_out_ap_vld,
        seg_buf_83_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_83_out,
        seg_buf_83_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_83_out_ap_vld,
        seg_buf_82_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_82_out,
        seg_buf_82_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_82_out_ap_vld,
        seg_buf_81_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_81_out,
        seg_buf_81_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_81_out_ap_vld,
        seg_buf_80_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_80_out,
        seg_buf_80_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_80_out_ap_vld,
        seg_buf_79_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_79_out,
        seg_buf_79_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_79_out_ap_vld,
        seg_buf_78_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_78_out,
        seg_buf_78_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_78_out_ap_vld,
        seg_buf_77_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_77_out,
        seg_buf_77_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_77_out_ap_vld,
        seg_buf_76_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_76_out,
        seg_buf_76_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_76_out_ap_vld,
        seg_buf_75_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_75_out,
        seg_buf_75_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_75_out_ap_vld,
        seg_buf_74_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_74_out,
        seg_buf_74_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_74_out_ap_vld,
        seg_buf_73_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_73_out,
        seg_buf_73_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_73_out_ap_vld,
        seg_buf_72_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_72_out,
        seg_buf_72_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_72_out_ap_vld,
        seg_buf_71_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_71_out,
        seg_buf_71_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_71_out_ap_vld,
        seg_buf_70_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_70_out,
        seg_buf_70_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_70_out_ap_vld,
        seg_buf_69_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_69_out,
        seg_buf_69_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_69_out_ap_vld,
        seg_buf_68_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_68_out,
        seg_buf_68_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_68_out_ap_vld,
        seg_buf_67_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_67_out,
        seg_buf_67_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_67_out_ap_vld,
        seg_buf_66_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_66_out,
        seg_buf_66_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_66_out_ap_vld,
        seg_buf_65_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_65_out,
        seg_buf_65_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_65_out_ap_vld,
        seg_buf_63_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_63_out,
        seg_buf_63_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_63_out_ap_vld,
        seg_buf_62_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_62_out,
        seg_buf_62_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_62_out_ap_vld,
        seg_buf_61_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_61_out,
        seg_buf_61_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_61_out_ap_vld,
        seg_buf_60_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_60_out,
        seg_buf_60_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_60_out_ap_vld,
        seg_buf_59_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_59_out,
        seg_buf_59_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_59_out_ap_vld,
        seg_buf_58_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_58_out,
        seg_buf_58_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_58_out_ap_vld,
        seg_buf_57_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_57_out,
        seg_buf_57_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_57_out_ap_vld,
        seg_buf_56_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_56_out,
        seg_buf_56_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_56_out_ap_vld,
        seg_buf_55_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_55_out,
        seg_buf_55_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_55_out_ap_vld,
        seg_buf_54_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_54_out,
        seg_buf_54_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_54_out_ap_vld,
        seg_buf_53_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_53_out,
        seg_buf_53_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_53_out_ap_vld,
        seg_buf_52_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_52_out,
        seg_buf_52_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_52_out_ap_vld,
        seg_buf_51_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_51_out,
        seg_buf_51_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_51_out_ap_vld,
        seg_buf_50_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_50_out,
        seg_buf_50_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_50_out_ap_vld,
        seg_buf_49_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_49_out,
        seg_buf_49_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_49_out_ap_vld,
        seg_buf_48_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_48_out,
        seg_buf_48_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_48_out_ap_vld,
        seg_buf_47_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_47_out,
        seg_buf_47_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_47_out_ap_vld,
        seg_buf_46_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_46_out,
        seg_buf_46_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_46_out_ap_vld,
        seg_buf_45_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_45_out,
        seg_buf_45_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_45_out_ap_vld,
        seg_buf_44_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_44_out,
        seg_buf_44_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_44_out_ap_vld,
        seg_buf_43_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_43_out,
        seg_buf_43_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_43_out_ap_vld,
        seg_buf_42_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_42_out,
        seg_buf_42_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_42_out_ap_vld,
        seg_buf_41_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_41_out,
        seg_buf_41_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_41_out_ap_vld,
        seg_buf_40_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_40_out,
        seg_buf_40_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_40_out_ap_vld,
        seg_buf_39_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_39_out,
        seg_buf_39_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_39_out_ap_vld,
        seg_buf_38_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_38_out,
        seg_buf_38_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_38_out_ap_vld,
        seg_buf_37_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_37_out,
        seg_buf_37_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_37_out_ap_vld,
        seg_buf_36_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_36_out,
        seg_buf_36_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_36_out_ap_vld,
        seg_buf_35_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_35_out,
        seg_buf_35_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_35_out_ap_vld,
        seg_buf_34_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_34_out,
        seg_buf_34_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_34_out_ap_vld,
        seg_buf_33_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_33_out,
        seg_buf_33_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_33_out_ap_vld,
        seg_buf_32_out => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_32_out,
        seg_buf_32_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_32_out_ap_vld);

    grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805 : component sha256_sha2561_Pipeline_VITIS_LOOP_90_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_start,
        ap_done => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_done,
        ap_idle => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_idle,
        ap_ready => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_ready,
        sha256ctx_state_5_0 => sha256ctx_state_5_0_fu_358,
        sha256ctx_state_4_0 => sha256ctx_state_4_0_fu_354,
        sha256ctx_state_3_0 => sha256ctx_state_3_0_fu_350,
        sha256ctx_state_2_0 => sha256ctx_state_2_0_fu_346,
        sha256ctx_state_1_0 => sha256ctx_state_1_0_fu_342,
        sha256ctx_state_0_0 => sha256ctx_state_0_0_fu_338,
        sha256ctx_state_6_0 => sha256ctx_state_6_0_fu_334,
        sha256ctx_state_7_0 => sha256ctx_state_7_0_fu_330,
        p_lcssa1317 => p_lcssa1317_fu_66,
        p_lcssa1215 => p_lcssa1215_fu_62,
        p_lcssa140 => p_lcssa140_fu_326,
        seg_buf_96_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_96_out,
        seg_buf_95_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_95_out,
        seg_buf_94_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_94_out,
        seg_buf_93_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_93_out,
        seg_buf_92_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_92_out,
        seg_buf_91_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_91_out,
        seg_buf_90_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_90_out,
        seg_buf_89_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_89_out,
        seg_buf_88_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_88_out,
        seg_buf_87_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_87_out,
        seg_buf_86_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_86_out,
        seg_buf_85_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_85_out,
        seg_buf_84_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_84_out,
        seg_buf_83_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_83_out,
        seg_buf_82_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_82_out,
        seg_buf_81_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_81_out,
        seg_buf_80_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_80_out,
        seg_buf_79_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_79_out,
        seg_buf_78_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_78_out,
        seg_buf_77_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_77_out,
        seg_buf_76_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_76_out,
        seg_buf_75_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_75_out,
        seg_buf_74_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_74_out,
        seg_buf_73_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_73_out,
        seg_buf_72_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_72_out,
        seg_buf_71_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_71_out,
        seg_buf_70_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_70_out,
        seg_buf_69_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_69_out,
        seg_buf_68_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_68_out,
        seg_buf_67_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_67_out,
        seg_buf_66_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_66_out,
        seg_buf_65_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_65_out,
        seg_buf_32_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_32_out,
        seg_buf_33_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_33_out,
        seg_buf_34_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_34_out,
        seg_buf_35_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_35_out,
        seg_buf_36_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_36_out,
        seg_buf_37_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_37_out,
        seg_buf_38_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_38_out,
        seg_buf_39_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_39_out,
        seg_buf_40_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_40_out,
        seg_buf_41_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_41_out,
        seg_buf_42_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_42_out,
        seg_buf_43_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_43_out,
        seg_buf_44_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_44_out,
        seg_buf_45_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_45_out,
        seg_buf_46_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_46_out,
        seg_buf_47_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_47_out,
        seg_buf_48_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_48_out,
        seg_buf_49_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_49_out,
        seg_buf_50_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_50_out,
        seg_buf_51_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_51_out,
        seg_buf_52_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_52_out,
        seg_buf_53_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_53_out,
        seg_buf_54_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_54_out,
        seg_buf_55_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_55_out,
        seg_buf_56_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_56_out,
        seg_buf_57_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_57_out,
        seg_buf_58_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_58_out,
        seg_buf_59_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_59_out,
        seg_buf_60_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_60_out,
        seg_buf_61_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_61_out,
        seg_buf_62_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_62_out,
        seg_buf_63_reload => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_63_out,
        sha256ctx_data_address0 => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_address0,
        sha256ctx_data_ce0 => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_ce0,
        sha256ctx_data_we0 => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_we0,
        sha256ctx_data_d0 => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_d0,
        sha256ctx_data_q0 => sha256ctx_data_q0,
        sha256ctx_data_address1 => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_address1,
        sha256ctx_data_ce1 => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_ce1,
        sha256ctx_data_q1 => sha256ctx_data_q1,
        sha256ctx_state_5_1_out => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_5_1_out,
        sha256ctx_state_5_1_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_5_1_out_ap_vld,
        sha256ctx_state_4_1_out => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_4_1_out,
        sha256ctx_state_4_1_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_4_1_out_ap_vld,
        sha256ctx_state_3_1_out => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_3_1_out,
        sha256ctx_state_3_1_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_3_1_out_ap_vld,
        sha256ctx_state_2_1_out => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_2_1_out,
        sha256ctx_state_2_1_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_2_1_out_ap_vld,
        sha256ctx_state_1_1_out => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_1_1_out,
        sha256ctx_state_1_1_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_1_1_out_ap_vld,
        sha256ctx_state_0_1_out => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_0_1_out,
        sha256ctx_state_0_1_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_0_1_out_ap_vld,
        sha256ctx_state_6_1_out => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_6_1_out,
        sha256ctx_state_6_1_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_6_1_out_ap_vld,
        sha256ctx_state_7_1_out => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_7_1_out,
        sha256ctx_state_7_1_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_7_1_out_ap_vld,
        sha256ctx_bitlen_1_out => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_bitlen_1_out,
        sha256ctx_bitlen_1_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_bitlen_1_out_ap_vld,
        sha256ctx_bitlen_0_out => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_bitlen_0_out,
        sha256ctx_bitlen_0_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_bitlen_0_out_ap_vld,
        sha256ctx_datalen_out => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_datalen_out,
        sha256ctx_datalen_out_ap_vld => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_datalen_out_ap_vld);

    grp_sha256_final_fu_896 : component sha256_sha256_final
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha256_final_fu_896_ap_start,
        ap_done => grp_sha256_final_fu_896_ap_done,
        ap_idle => grp_sha256_final_fu_896_ap_idle,
        ap_ready => grp_sha256_final_fu_896_ap_ready,
        ctx_data_address0 => grp_sha256_final_fu_896_ctx_data_address0,
        ctx_data_ce0 => grp_sha256_final_fu_896_ctx_data_ce0,
        ctx_data_we0 => grp_sha256_final_fu_896_ctx_data_we0,
        ctx_data_d0 => grp_sha256_final_fu_896_ctx_data_d0,
        ctx_data_q0 => sha256ctx_data_q0,
        ctx_data_address1 => grp_sha256_final_fu_896_ctx_data_address1,
        ctx_data_ce1 => grp_sha256_final_fu_896_ctx_data_ce1,
        ctx_data_we1 => grp_sha256_final_fu_896_ctx_data_we1,
        ctx_data_d1 => grp_sha256_final_fu_896_ctx_data_d1,
        ctx_data_q1 => sha256ctx_data_q1,
        p_read => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_datalen_out,
        ctx_bitlen_0_read => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_bitlen_0_out,
        p_read3 => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_bitlen_1_out,
        p_read2 => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_0_1_out,
        p_read4 => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_1_1_out,
        p_read5 => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_2_1_out,
        p_read6 => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_3_1_out,
        p_read7 => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_4_1_out,
        p_read8 => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_5_1_out,
        p_read9 => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_6_1_out,
        p_read10 => grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_7_1_out,
        p_read12 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_96_out,
        p_read211 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_95_out,
        p_read34 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_94_out,
        p_read412 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_93_out,
        p_read513 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_92_out,
        p_read614 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_91_out,
        p_read715 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_90_out,
        p_read816 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_89_out,
        p_read917 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_88_out,
        p_read1018 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_87_out,
        p_read11 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_86_out,
        p_read123 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_85_out,
        p_read13 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_84_out,
        p_read14 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_83_out,
        p_read15 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_82_out,
        p_read16 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_81_out,
        p_read17 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_80_out,
        p_read18 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_79_out,
        p_read19 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_78_out,
        p_read20 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_77_out,
        p_read21 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_76_out,
        p_read22 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_75_out,
        p_read23 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_74_out,
        p_read24 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_73_out,
        p_read25 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_72_out,
        p_read26 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_71_out,
        p_read27 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_70_out,
        p_read28 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_69_out,
        p_read29 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_68_out,
        p_read30 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_67_out,
        p_read31 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_66_out,
        p_read32 => grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_65_out,
        ap_return_0 => grp_sha256_final_fu_896_ap_return_0,
        ap_return_1 => grp_sha256_final_fu_896_ap_return_1,
        ap_return_2 => grp_sha256_final_fu_896_ap_return_2,
        ap_return_3 => grp_sha256_final_fu_896_ap_return_3,
        ap_return_4 => grp_sha256_final_fu_896_ap_return_4,
        ap_return_5 => grp_sha256_final_fu_896_ap_return_5,
        ap_return_6 => grp_sha256_final_fu_896_ap_return_6,
        ap_return_7 => grp_sha256_final_fu_896_ap_return_7,
        ap_return_8 => grp_sha256_final_fu_896_ap_return_8,
        ap_return_9 => grp_sha256_final_fu_896_ap_return_9,
        ap_return_10 => grp_sha256_final_fu_896_ap_return_10,
        ap_return_11 => grp_sha256_final_fu_896_ap_return_11,
        ap_return_12 => grp_sha256_final_fu_896_ap_return_12,
        ap_return_13 => grp_sha256_final_fu_896_ap_return_13,
        ap_return_14 => grp_sha256_final_fu_896_ap_return_14,
        ap_return_15 => grp_sha256_final_fu_896_ap_return_15,
        ap_return_16 => grp_sha256_final_fu_896_ap_return_16,
        ap_return_17 => grp_sha256_final_fu_896_ap_return_17,
        ap_return_18 => grp_sha256_final_fu_896_ap_return_18,
        ap_return_19 => grp_sha256_final_fu_896_ap_return_19,
        ap_return_20 => grp_sha256_final_fu_896_ap_return_20,
        ap_return_21 => grp_sha256_final_fu_896_ap_return_21,
        ap_return_22 => grp_sha256_final_fu_896_ap_return_22,
        ap_return_23 => grp_sha256_final_fu_896_ap_return_23,
        ap_return_24 => grp_sha256_final_fu_896_ap_return_24,
        ap_return_25 => grp_sha256_final_fu_896_ap_return_25,
        ap_return_26 => grp_sha256_final_fu_896_ap_return_26,
        ap_return_27 => grp_sha256_final_fu_896_ap_return_27,
        ap_return_28 => grp_sha256_final_fu_896_ap_return_28,
        ap_return_29 => grp_sha256_final_fu_896_ap_return_29,
        ap_return_30 => grp_sha256_final_fu_896_ap_return_30,
        ap_return_31 => grp_sha256_final_fu_896_ap_return_31);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg(0) <= '0';
                ap_return_0_preg(1) <= '0';
                ap_return_0_preg(2) <= '0';
                ap_return_0_preg(3) <= '0';
                ap_return_0_preg(4) <= '0';
                ap_return_0_preg(5) <= '0';
                ap_return_0_preg(6) <= '0';
                ap_return_0_preg(7) <= '0';
                ap_return_0_preg(8) <= '0';
                ap_return_0_preg(9) <= '0';
                ap_return_0_preg(10) <= '0';
                ap_return_0_preg(11) <= '0';
                ap_return_0_preg(12) <= '0';
                ap_return_0_preg(13) <= '0';
                ap_return_0_preg(14) <= '0';
                ap_return_0_preg(15) <= '0';
                ap_return_0_preg(16) <= '0';
                ap_return_0_preg(17) <= '0';
                ap_return_0_preg(18) <= '0';
                ap_return_0_preg(19) <= '0';
                ap_return_0_preg(20) <= '0';
                ap_return_0_preg(21) <= '0';
                ap_return_0_preg(22) <= '0';
                ap_return_0_preg(23) <= '0';
                ap_return_0_preg(24) <= '0';
                ap_return_0_preg(25) <= '0';
                ap_return_0_preg(26) <= '0';
                ap_return_0_preg(27) <= '0';
                ap_return_0_preg(28) <= '0';
                ap_return_0_preg(29) <= '0';
                ap_return_0_preg(30) <= '0';
                ap_return_0_preg(31) <= '0';
                ap_return_0_preg(32) <= '0';
                ap_return_0_preg(33) <= '0';
                ap_return_0_preg(34) <= '0';
                ap_return_0_preg(35) <= '0';
                ap_return_0_preg(36) <= '0';
                ap_return_0_preg(37) <= '0';
                ap_return_0_preg(38) <= '0';
                ap_return_0_preg(39) <= '0';
                ap_return_0_preg(40) <= '0';
                ap_return_0_preg(41) <= '0';
                ap_return_0_preg(42) <= '0';
                ap_return_0_preg(43) <= '0';
                ap_return_0_preg(44) <= '0';
                ap_return_0_preg(45) <= '0';
                ap_return_0_preg(46) <= '0';
                ap_return_0_preg(47) <= '0';
                ap_return_0_preg(48) <= '0';
                ap_return_0_preg(49) <= '0';
                ap_return_0_preg(50) <= '0';
                ap_return_0_preg(51) <= '0';
                ap_return_0_preg(52) <= '0';
                ap_return_0_preg(53) <= '0';
                ap_return_0_preg(54) <= '0';
                ap_return_0_preg(55) <= '0';
                ap_return_0_preg(56) <= '0';
                ap_return_0_preg(57) <= '0';
                ap_return_0_preg(58) <= '0';
                ap_return_0_preg(59) <= '0';
                ap_return_0_preg(60) <= '0';
                ap_return_0_preg(61) <= '0';
                ap_return_0_preg(62) <= '0';
                ap_return_0_preg(63) <= '0';
                ap_return_0_preg(64) <= '0';
                ap_return_0_preg(65) <= '0';
                ap_return_0_preg(66) <= '0';
                ap_return_0_preg(67) <= '0';
                ap_return_0_preg(68) <= '0';
                ap_return_0_preg(69) <= '0';
                ap_return_0_preg(70) <= '0';
                ap_return_0_preg(71) <= '0';
                ap_return_0_preg(72) <= '0';
                ap_return_0_preg(73) <= '0';
                ap_return_0_preg(74) <= '0';
                ap_return_0_preg(75) <= '0';
                ap_return_0_preg(76) <= '0';
                ap_return_0_preg(77) <= '0';
                ap_return_0_preg(78) <= '0';
                ap_return_0_preg(79) <= '0';
                ap_return_0_preg(80) <= '0';
                ap_return_0_preg(81) <= '0';
                ap_return_0_preg(82) <= '0';
                ap_return_0_preg(83) <= '0';
                ap_return_0_preg(84) <= '0';
                ap_return_0_preg(85) <= '0';
                ap_return_0_preg(86) <= '0';
                ap_return_0_preg(87) <= '0';
                ap_return_0_preg(88) <= '0';
                ap_return_0_preg(89) <= '0';
                ap_return_0_preg(90) <= '0';
                ap_return_0_preg(91) <= '0';
                ap_return_0_preg(92) <= '0';
                ap_return_0_preg(93) <= '0';
                ap_return_0_preg(94) <= '0';
                ap_return_0_preg(95) <= '0';
                ap_return_0_preg(96) <= '0';
                ap_return_0_preg(97) <= '0';
                ap_return_0_preg(98) <= '0';
                ap_return_0_preg(99) <= '0';
                ap_return_0_preg(100) <= '0';
                ap_return_0_preg(101) <= '0';
                ap_return_0_preg(102) <= '0';
                ap_return_0_preg(103) <= '0';
                ap_return_0_preg(104) <= '0';
                ap_return_0_preg(105) <= '0';
                ap_return_0_preg(106) <= '0';
                ap_return_0_preg(107) <= '0';
                ap_return_0_preg(108) <= '0';
                ap_return_0_preg(109) <= '0';
                ap_return_0_preg(110) <= '0';
                ap_return_0_preg(111) <= '0';
                ap_return_0_preg(112) <= '0';
                ap_return_0_preg(113) <= '0';
                ap_return_0_preg(114) <= '0';
                ap_return_0_preg(115) <= '0';
                ap_return_0_preg(116) <= '0';
                ap_return_0_preg(117) <= '0';
                ap_return_0_preg(118) <= '0';
                ap_return_0_preg(119) <= '0';
                ap_return_0_preg(120) <= '0';
                ap_return_0_preg(121) <= '0';
                ap_return_0_preg(122) <= '0';
                ap_return_0_preg(123) <= '0';
                ap_return_0_preg(124) <= '0';
                ap_return_0_preg(125) <= '0';
                ap_return_0_preg(126) <= '0';
                ap_return_0_preg(127) <= '0';
                ap_return_0_preg(128) <= '0';
                ap_return_0_preg(129) <= '0';
                ap_return_0_preg(130) <= '0';
                ap_return_0_preg(131) <= '0';
                ap_return_0_preg(132) <= '0';
                ap_return_0_preg(133) <= '0';
                ap_return_0_preg(134) <= '0';
                ap_return_0_preg(135) <= '0';
                ap_return_0_preg(136) <= '0';
                ap_return_0_preg(137) <= '0';
                ap_return_0_preg(138) <= '0';
                ap_return_0_preg(139) <= '0';
                ap_return_0_preg(140) <= '0';
                ap_return_0_preg(141) <= '0';
                ap_return_0_preg(142) <= '0';
                ap_return_0_preg(143) <= '0';
                ap_return_0_preg(144) <= '0';
                ap_return_0_preg(145) <= '0';
                ap_return_0_preg(146) <= '0';
                ap_return_0_preg(147) <= '0';
                ap_return_0_preg(148) <= '0';
                ap_return_0_preg(149) <= '0';
                ap_return_0_preg(150) <= '0';
                ap_return_0_preg(151) <= '0';
                ap_return_0_preg(152) <= '0';
                ap_return_0_preg(153) <= '0';
                ap_return_0_preg(154) <= '0';
                ap_return_0_preg(155) <= '0';
                ap_return_0_preg(156) <= '0';
                ap_return_0_preg(157) <= '0';
                ap_return_0_preg(158) <= '0';
                ap_return_0_preg(159) <= '0';
                ap_return_0_preg(160) <= '0';
                ap_return_0_preg(161) <= '0';
                ap_return_0_preg(162) <= '0';
                ap_return_0_preg(163) <= '0';
                ap_return_0_preg(164) <= '0';
                ap_return_0_preg(165) <= '0';
                ap_return_0_preg(166) <= '0';
                ap_return_0_preg(167) <= '0';
                ap_return_0_preg(168) <= '0';
                ap_return_0_preg(169) <= '0';
                ap_return_0_preg(170) <= '0';
                ap_return_0_preg(171) <= '0';
                ap_return_0_preg(172) <= '0';
                ap_return_0_preg(173) <= '0';
                ap_return_0_preg(174) <= '0';
                ap_return_0_preg(175) <= '0';
                ap_return_0_preg(176) <= '0';
                ap_return_0_preg(177) <= '0';
                ap_return_0_preg(178) <= '0';
                ap_return_0_preg(179) <= '0';
                ap_return_0_preg(180) <= '0';
                ap_return_0_preg(181) <= '0';
                ap_return_0_preg(182) <= '0';
                ap_return_0_preg(183) <= '0';
                ap_return_0_preg(184) <= '0';
                ap_return_0_preg(185) <= '0';
                ap_return_0_preg(186) <= '0';
                ap_return_0_preg(187) <= '0';
                ap_return_0_preg(188) <= '0';
                ap_return_0_preg(189) <= '0';
                ap_return_0_preg(190) <= '0';
                ap_return_0_preg(191) <= '0';
                ap_return_0_preg(192) <= '0';
                ap_return_0_preg(193) <= '0';
                ap_return_0_preg(194) <= '0';
                ap_return_0_preg(195) <= '0';
                ap_return_0_preg(196) <= '0';
                ap_return_0_preg(197) <= '0';
                ap_return_0_preg(198) <= '0';
                ap_return_0_preg(199) <= '0';
                ap_return_0_preg(200) <= '0';
                ap_return_0_preg(201) <= '0';
                ap_return_0_preg(202) <= '0';
                ap_return_0_preg(203) <= '0';
                ap_return_0_preg(204) <= '0';
                ap_return_0_preg(205) <= '0';
                ap_return_0_preg(206) <= '0';
                ap_return_0_preg(207) <= '0';
                ap_return_0_preg(208) <= '0';
                ap_return_0_preg(209) <= '0';
                ap_return_0_preg(210) <= '0';
                ap_return_0_preg(211) <= '0';
                ap_return_0_preg(212) <= '0';
                ap_return_0_preg(213) <= '0';
                ap_return_0_preg(214) <= '0';
                ap_return_0_preg(215) <= '0';
                ap_return_0_preg(216) <= '0';
                ap_return_0_preg(217) <= '0';
                ap_return_0_preg(218) <= '0';
                ap_return_0_preg(219) <= '0';
                ap_return_0_preg(220) <= '0';
                ap_return_0_preg(221) <= '0';
                ap_return_0_preg(222) <= '0';
                ap_return_0_preg(223) <= '0';
                ap_return_0_preg(224) <= '0';
                ap_return_0_preg(225) <= '0';
                ap_return_0_preg(226) <= '0';
                ap_return_0_preg(227) <= '0';
                ap_return_0_preg(228) <= '0';
                ap_return_0_preg(229) <= '0';
                ap_return_0_preg(230) <= '0';
                ap_return_0_preg(231) <= '0';
                ap_return_0_preg(232) <= '0';
                ap_return_0_preg(233) <= '0';
                ap_return_0_preg(234) <= '0';
                ap_return_0_preg(235) <= '0';
                ap_return_0_preg(236) <= '0';
                ap_return_0_preg(237) <= '0';
                ap_return_0_preg(238) <= '0';
                ap_return_0_preg(239) <= '0';
                ap_return_0_preg(240) <= '0';
                ap_return_0_preg(241) <= '0';
                ap_return_0_preg(242) <= '0';
                ap_return_0_preg(243) <= '0';
                ap_return_0_preg(244) <= '0';
                ap_return_0_preg(245) <= '0';
                ap_return_0_preg(246) <= '0';
                ap_return_0_preg(247) <= '0';
                ap_return_0_preg(248) <= '0';
                ap_return_0_preg(249) <= '0';
                ap_return_0_preg(250) <= '0';
                ap_return_0_preg(251) <= '0';
                ap_return_0_preg(252) <= '0';
                ap_return_0_preg(253) <= '0';
                ap_return_0_preg(254) <= '0';
                ap_return_0_preg(255) <= '0';
            else
                if (((grp_sha256_final_fu_896_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                                        ap_return_0_preg(255 downto 0) <= zext_ln904_fu_2128_p1(255 downto 0);
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv6_0;
            else
                if (((grp_sha256_final_fu_896_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_return_1_preg <= trunc_ln145_2_reg_3518;
                end if; 
            end if;
        end if;
    end process;


    grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_ready = ap_const_logic_1)) then 
                    grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_start_reg <= ap_const_logic_0;
            else
                if (((input_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_ready = ap_const_logic_1)) then 
                    grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha256_final_fu_896_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha256_final_fu_896_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_reg_3256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_sha256_final_fu_896_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha256_final_fu_896_ap_ready = ap_const_logic_1)) then 
                    grp_sha256_final_fu_896_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_lcssa1215_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                p_lcssa1215_fu_62 <= ap_const_lv32_0;
            elsif (((tmp_reg_3256 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_lcssa1215_fu_62 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_bitlen_0_out;
            end if; 
        end if;
    end process;

    p_lcssa1317_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                p_lcssa1317_fu_66 <= ap_const_lv32_0;
            elsif (((tmp_reg_3256 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_lcssa1317_fu_66 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_bitlen_1_out;
            end if; 
        end if;
    end process;

    p_lcssa140_fu_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                p_lcssa140_fu_326 <= ap_const_lv32_0;
            elsif (((tmp_reg_3256 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_lcssa140_fu_326 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_datalen_out;
            end if; 
        end if;
    end process;

    sha256ctx_state_0_0_fu_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                sha256ctx_state_0_0_fu_338 <= ap_const_lv32_6A09E667;
            elsif (((tmp_reg_3256 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                sha256ctx_state_0_0_fu_338 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_0_1_out;
            end if; 
        end if;
    end process;

    sha256ctx_state_1_0_fu_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                sha256ctx_state_1_0_fu_342 <= ap_const_lv32_BB67AE85;
            elsif (((tmp_reg_3256 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                sha256ctx_state_1_0_fu_342 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_1_1_out;
            end if; 
        end if;
    end process;

    sha256ctx_state_2_0_fu_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                sha256ctx_state_2_0_fu_346 <= ap_const_lv32_3C6EF372;
            elsif (((tmp_reg_3256 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                sha256ctx_state_2_0_fu_346 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_2_1_out;
            end if; 
        end if;
    end process;

    sha256ctx_state_3_0_fu_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                sha256ctx_state_3_0_fu_350 <= ap_const_lv32_A54FF53A;
            elsif (((tmp_reg_3256 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                sha256ctx_state_3_0_fu_350 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_3_1_out;
            end if; 
        end if;
    end process;

    sha256ctx_state_4_0_fu_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                sha256ctx_state_4_0_fu_354 <= ap_const_lv32_510E527F;
            elsif (((tmp_reg_3256 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                sha256ctx_state_4_0_fu_354 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_4_1_out;
            end if; 
        end if;
    end process;

    sha256ctx_state_5_0_fu_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                sha256ctx_state_5_0_fu_358 <= ap_const_lv32_9B05688C;
            elsif (((tmp_reg_3256 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                sha256ctx_state_5_0_fu_358 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_5_1_out;
            end if; 
        end if;
    end process;

    sha256ctx_state_6_0_fu_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                sha256ctx_state_6_0_fu_334 <= ap_const_lv32_1F83D9AB;
            elsif (((tmp_reg_3256 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                sha256ctx_state_6_0_fu_334 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_6_1_out;
            end if; 
        end if;
    end process;

    sha256ctx_state_7_0_fu_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                sha256ctx_state_7_0_fu_330 <= ap_const_lv32_5BE0CD19;
            elsif (((tmp_reg_3256 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                sha256ctx_state_7_0_fu_330 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_state_7_1_out;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_3256 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                conv12_lcssa77_fu_198 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_65_out;
                conv14_lcssa79_fu_202 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_66_out;
                conv16_lcssa81_fu_206 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_67_out;
                conv18_lcssa83_fu_210 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_68_out;
                conv20_lcssa85_fu_214 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_69_out;
                conv22_lcssa87_fu_218 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_70_out;
                conv24_lcssa89_fu_222 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_71_out;
                conv26_lcssa91_fu_226 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_72_out;
                conv28_lcssa93_fu_230 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_73_out;
                conv30_lcssa95_fu_234 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_74_out;
                conv32_lcssa97_fu_238 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_75_out;
                conv34_lcssa99_fu_242 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_76_out;
                conv36_lcssa101_fu_246 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_77_out;
                conv38_lcssa103_fu_250 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_78_out;
                conv40_lcssa105_fu_254 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_79_out;
                conv42_lcssa107_fu_258 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_80_out;
                conv44_lcssa109_fu_262 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_81_out;
                conv46_lcssa111_fu_266 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_82_out;
                conv48_lcssa113_fu_270 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_83_out;
                conv50_lcssa115_fu_274 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_84_out;
                conv52_lcssa117_fu_278 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_85_out;
                conv54_lcssa119_fu_282 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_86_out;
                conv56_lcssa121_fu_286 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_87_out;
                conv58_lcssa123_fu_290 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_88_out;
                conv60_lcssa125_fu_294 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_89_out;
                conv62_lcssa127_fu_298 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_90_out;
                conv64_lcssa129_fu_302 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_91_out;
                conv66_lcssa131_fu_306 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_92_out;
                conv68_lcssa133_fu_310 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_93_out;
                conv70_lcssa135_fu_314 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_94_out;
                conv72_lcssa137_fu_318 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_95_out;
                conv74_lcssa139_fu_322 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_96_out;
                seg_buf_10_fu_110 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_42_out;
                seg_buf_11_fu_114 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_43_out;
                seg_buf_12_fu_118 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_44_out;
                seg_buf_13_fu_122 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_45_out;
                seg_buf_14_fu_126 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_46_out;
                seg_buf_15_fu_130 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_47_out;
                seg_buf_16_fu_134 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_48_out;
                seg_buf_17_fu_138 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_49_out;
                seg_buf_18_fu_142 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_50_out;
                seg_buf_19_fu_146 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_51_out;
                seg_buf_1_fu_74 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_33_out;
                seg_buf_20_fu_150 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_52_out;
                seg_buf_21_fu_154 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_53_out;
                seg_buf_22_fu_158 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_54_out;
                seg_buf_23_fu_162 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_55_out;
                seg_buf_24_fu_166 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_56_out;
                seg_buf_25_fu_170 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_57_out;
                seg_buf_26_fu_174 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_58_out;
                seg_buf_27_fu_178 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_59_out;
                seg_buf_28_fu_182 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_60_out;
                seg_buf_29_fu_186 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_61_out;
                seg_buf_2_fu_78 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_34_out;
                seg_buf_30_fu_190 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_62_out;
                seg_buf_31_fu_194 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_63_out;
                seg_buf_3_fu_82 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_35_out;
                seg_buf_4_fu_86 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_36_out;
                seg_buf_5_fu_90 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_37_out;
                seg_buf_6_fu_94 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_38_out;
                seg_buf_7_fu_98 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_39_out;
                seg_buf_8_fu_102 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_40_out;
                seg_buf_9_fu_106 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_41_out;
                seg_buf_fu_70 <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_seg_buf_32_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                input_r_read_reg_3246 <= input_r_TDATA;
                tmp_reg_3256 <= input_r_TDATA(582 downto 582);
                trunc_ln145_reg_3251 <= trunc_ln145_fu_1255_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_3256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trunc_ln145_2_reg_3518 <= input_r_read_reg_3246(581 downto 576);
            end if;
        end if;
    end process;
    ap_return_0_preg(511 downto 256) <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, input_r_TVALID, ap_CS_fsm_state2, tmp_reg_3256, ap_CS_fsm_state6, grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_done, grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_done, grp_sha256_final_fu_896_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((input_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((tmp_reg_3256 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((grp_sha256_final_fu_896_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(input_r_TVALID)
    begin
        if ((input_r_TVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_done)
    begin
        if ((grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_done)
    begin
        if ((grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_sha256_final_fu_896_ap_done)
    begin
        if ((grp_sha256_final_fu_896_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_sha256_final_fu_896_ap_done, ap_CS_fsm_state7)
    begin
        if ((((grp_sha256_final_fu_896_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_sha256_final_fu_896_ap_done, ap_CS_fsm_state7)
    begin
        if (((grp_sha256_final_fu_896_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(grp_sha256_final_fu_896_ap_done, ap_CS_fsm_state7, zext_ln904_fu_2128_p1, ap_return_0_preg)
    begin
        if (((grp_sha256_final_fu_896_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_return_0 <= zext_ln904_fu_2128_p1;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(trunc_ln145_2_reg_3518, grp_sha256_final_fu_896_ap_done, ap_CS_fsm_state7, ap_return_1_preg)
    begin
        if (((grp_sha256_final_fu_896_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_return_1 <= trunc_ln145_2_reg_3518;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;

    grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_start <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_ap_start_reg;
    grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_start <= grp_sha2561_Pipeline_VITIS_LOOP_92_2_fu_672_ap_start_reg;
    grp_sha256_final_fu_896_ap_start <= grp_sha256_final_fu_896_ap_start_reg;

    input_r_TDATA_blk_n_assign_proc : process(input_r_TVALID, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_r_TDATA_blk_n <= input_r_TVALID;
        else 
            input_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_r_TREADY_assign_proc : process(input_r_TVALID, ap_CS_fsm_state2)
    begin
        if (((input_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_r_TREADY <= ap_const_logic_1;
        else 
            input_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    sha256ctx_data_address0_assign_proc : process(grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_address0, grp_sha256_final_fu_896_ctx_data_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sha256ctx_data_address0 <= grp_sha256_final_fu_896_ctx_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            sha256ctx_data_address0 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_address0;
        else 
            sha256ctx_data_address0 <= "XXXXXX";
        end if; 
    end process;


    sha256ctx_data_address1_assign_proc : process(grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_address1, grp_sha256_final_fu_896_ctx_data_address1, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sha256ctx_data_address1 <= grp_sha256_final_fu_896_ctx_data_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            sha256ctx_data_address1 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_address1;
        else 
            sha256ctx_data_address1 <= "XXXXXX";
        end if; 
    end process;


    sha256ctx_data_ce0_assign_proc : process(grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_ce0, grp_sha256_final_fu_896_ctx_data_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sha256ctx_data_ce0 <= grp_sha256_final_fu_896_ctx_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            sha256ctx_data_ce0 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_ce0;
        else 
            sha256ctx_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sha256ctx_data_ce1_assign_proc : process(grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_ce1, grp_sha256_final_fu_896_ctx_data_ce1, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sha256ctx_data_ce1 <= grp_sha256_final_fu_896_ctx_data_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            sha256ctx_data_ce1 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_ce1;
        else 
            sha256ctx_data_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sha256ctx_data_d0_assign_proc : process(grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_d0, grp_sha256_final_fu_896_ctx_data_d0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sha256ctx_data_d0 <= grp_sha256_final_fu_896_ctx_data_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            sha256ctx_data_d0 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_d0;
        else 
            sha256ctx_data_d0 <= "XXXXXXXX";
        end if; 
    end process;


    sha256ctx_data_we0_assign_proc : process(grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_we0, grp_sha256_final_fu_896_ctx_data_we0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sha256ctx_data_we0 <= grp_sha256_final_fu_896_ctx_data_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            sha256ctx_data_we0 <= grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_805_sha256ctx_data_we0;
        else 
            sha256ctx_data_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sha256ctx_data_we1_assign_proc : process(grp_sha256_final_fu_896_ctx_data_we1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sha256ctx_data_we1 <= grp_sha256_final_fu_896_ctx_data_we1;
        else 
            sha256ctx_data_we1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_s_fu_2060_p33 <= (((((((((((((((((((((((((((((((grp_sha256_final_fu_896_ap_return_0 & grp_sha256_final_fu_896_ap_return_1) & grp_sha256_final_fu_896_ap_return_2) & grp_sha256_final_fu_896_ap_return_3) & grp_sha256_final_fu_896_ap_return_4) & grp_sha256_final_fu_896_ap_return_5) & grp_sha256_final_fu_896_ap_return_6) & grp_sha256_final_fu_896_ap_return_7) & grp_sha256_final_fu_896_ap_return_8) & grp_sha256_final_fu_896_ap_return_9) & grp_sha256_final_fu_896_ap_return_10) & grp_sha256_final_fu_896_ap_return_11) & grp_sha256_final_fu_896_ap_return_12) & grp_sha256_final_fu_896_ap_return_13) & grp_sha256_final_fu_896_ap_return_14) & grp_sha256_final_fu_896_ap_return_15) & grp_sha256_final_fu_896_ap_return_16) & grp_sha256_final_fu_896_ap_return_17) & grp_sha256_final_fu_896_ap_return_18) & grp_sha256_final_fu_896_ap_return_19) & grp_sha256_final_fu_896_ap_return_20) & grp_sha256_final_fu_896_ap_return_21) & grp_sha256_final_fu_896_ap_return_22) & grp_sha256_final_fu_896_ap_return_23) & grp_sha256_final_fu_896_ap_return_24) & grp_sha256_final_fu_896_ap_return_25) & grp_sha256_final_fu_896_ap_return_26) & grp_sha256_final_fu_896_ap_return_27) & grp_sha256_final_fu_896_ap_return_28) & grp_sha256_final_fu_896_ap_return_29) & grp_sha256_final_fu_896_ap_return_30) & grp_sha256_final_fu_896_ap_return_31);
    trunc_ln145_fu_1255_p1 <= input_r_TDATA(512 - 1 downto 0);
    zext_ln904_fu_2128_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_2060_p33),512));
end behav;
