$date
	Thu May 27 11:35:56 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module and_gate_tb $end
$var wire 1 ! C $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! C $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#20
1#
#40
0#
1"
#60
1!
1#
#80
