<!DOCTYPE html>

<html>
<head>
<meta charset="UTF-8">
<link href="style.css" type="text/css" rel="stylesheet">
<title>ANDPS—Bitwise Logical AND of Packed Single Precision Floating-Point Values </title></head>
<body>
<h1>ANDPS—Bitwise Logical AND of Packed Single Precision Floating-Point Values</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op /En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>0F 54 /r ANDPS xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Return the bitwise logical AND of packed single-precision floating-point values in xmm1 and xmm2/mem.</td></tr>
<tr>
<td>VEX.NDS.128.0F 54 /r VANDPS xmm1,xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical AND of packed single-precision floating-point values in xmm2 and xmm3/mem.</td></tr>
<tr>
<td>VEX.NDS.256.0F 54 /r VANDPS ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical AND of packed single-precision floating-point values in ymm2 and ymm3/mem.</td></tr>
<tr>
<td>EVEX.NDS.128.0F.W0 54 /r VANDPS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Return the bitwise logical AND of packed single-precision floating-point values in xmm2 and xmm3/m128/m32bcst subject to writemask k1.</td></tr>
<tr>
<td>EVEX.NDS.256.0F.W0 54 /r VANDPS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Return the bitwise logical AND of packed single-precision floating-point values in ymm2 and ymm3/m256/m32bcst subject to writemask k1.</td></tr>
<tr>
<td>EVEX.NDS.512.0F.W0 54 /r VANDPS zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Return the bitwise logical AND of packed single-precision floating-point values in zmm2 and zmm3/m512/m32bcst subject to writemask k1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr></table>
<h2>Description</h2>
<p>Performs a bitwise logical AND of the four, eight or sixteen packed single-precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand.</p>
<p>EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.</p>
<p>VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.</p>
<p>VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.</p>
<p>128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti-nation is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.</p>
<h2>Operation</h2>
<p><strong>VANDPS (EVEX encoded versions)</strong></p>
<pre>(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j (cid:197) 0 TO KL-1
    i (cid:197) j * 32
    IF k1[j] OR *no writemask*
              IF (EVEX.b == 1) AND (SRC2 *is memory*)
                    THEN
                         DEST[i+63:i] (cid:197) SRC1[i+31:i] BITWISE AND SRC2[31:0]
                    ELSE
                         DEST[i+31:i] (cid:197) SRC1[i+31:i] BITWISE AND SRC2[i+31:i]
              FI;
         ELSE
              IF *merging-masking*
                                                         ; merging-masking
                    THEN *DEST[i+31:i] remains unchanged*
                    ELSE
                                                         ; zeroing-masking
                         DEST[i+31:i] (cid:197) 0
              FI;
    FI;
ENDFOR
DEST[MAX_VL-1:VL] (cid:197) 0;</pre>
<p><strong>VANDPS (VEX.256 encoded version)</strong></p>
<pre>DEST[31:0] (cid:197) SRC1[31:0] BITWISE AND SRC2[31:0]
DEST[63:32] (cid:197) SRC1[63:32] BITWISE AND SRC2[63:32]
DEST[95:64] (cid:197) SRC1[95:64] BITWISE AND SRC2[95:64]
DEST[127:96] (cid:197) SRC1[127:96] BITWISE AND SRC2[127:96]
DEST[159:128] (cid:197) SRC1[159:128] BITWISE AND SRC2[159:128]
DEST[191:160] (cid:197) SRC1[191:160] BITWISE AND SRC2[191:160]
DEST[223:192] (cid:197) SRC1[223:192] BITWISE AND SRC2[223:192]
DEST[255:224] (cid:197) SRC1[255:224] BITWISE AND SRC2[255:224].
DEST[MAX_VL-1:256] (cid:197) 0;</pre>
<p><strong>VANDPS (VEX.128 encoded version)</strong></p>
<pre>DEST[31:0] (cid:197) SRC1[31:0] BITWISE AND SRC2[31:0]
DEST[63:32] (cid:197) SRC1[63:32] BITWISE AND SRC2[63:32]
DEST[95:64] (cid:197) SRC1[95:64] BITWISE AND SRC2[95:64]
DEST[127:96] (cid:197) SRC1[127:96] BITWISE AND SRC2[127:96]
DEST[MAX_VL-1:128] (cid:197) 0;</pre>
<p><strong>ANDPS (128-bit Legacy SSE version)</strong></p>
<pre>DEST[31:0] (cid:197) DEST[31:0] BITWISE AND SRC[31:0]
DEST[63:32] (cid:197) DEST[63:32] BITWISE AND SRC[63:32]
DEST[95:64] (cid:197) DEST[95:64] BITWISE AND SRC[95:64]
DEST[127:96] (cid:197) DEST[127:96] BITWISE AND SRC[127:96]
DEST[MAX_VL-1:128] (Unmodified)</pre>
<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
<p>VANDPS __m512 _mm512_and_ps (__m512 a, __m512 b);</p>
<p>VANDPS __m512 _mm512_mask_and_ps (__m512 s, __mmask16 k, __m512 a, __m512 b);</p>
<p>VANDPS __m512 _mm512_maskz_and_ps (__mmask16 k, __m512 a, __m512 b);</p>
<p>VANDPS __m256 _mm256_mask_and_ps (__m256 s, __mmask8 k, __m256 a, __m256 b);</p>
<p>VANDPS __m256 _mm256_maskz_and_ps (__mmask8 k, __m256 a, __m256 b);</p>
<p>VANDPS __m128 _mm_mask_and_ps (__m128 s, __mmask8 k, __m128 a, __m128 b);</p>
<p>VANDPS __m128 _mm_maskz_and_ps (__mmask8 k, __m128 a, __m128 b);</p>
<p>VANDPS __m256 _mm256_and_ps (__m256 a, __m256 b);</p>
<p>ANDPS __m128 _mm_and_ps (__m128 a, __m128 b);</p>
<h2>SIMD Floating-Point Exceptions</h2>
<p>None</p>
<h2>Other Exceptions</h2>
<table class="exception-table">
<tr>
<td>VEX-encoded instruction, see Exceptions Type 4.</td></tr>
<tr>
<td>EVEX-encoded instruction, see Exceptions Type E4.</td></tr></table></body></html>