-------------------------------------------------------------------------------
-- (c) Copyright 2012 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor             : Xilinx
-- \   \   \/     Version            : 4.0
--  \   \         Application	     : MIG
--  /   /         Filename           : xsim_files.prj
-- /___/   /\     Date Last Modified : $Date: 2011/06/02 08:31:16 $
-- \   \  /  \    Date Created       : Tue Jun 05 2012
--  \___\/\___\
--
-- Device          : 7 Series
-- Design Name     : QDRII+ SRAM
-- Purpose         : Contains a list of all the files associated with a design
-- Assumptions:
--      - Simulation takes place in \sim folder of MIG output directory
-- Reference       :
-- Revision History:
-------------------------------------------------------------------------------

verilog  work  mig_7series_v4_0_afifo.v
verilog  work  mig_7series_v4_0_cmd_gen.v
verilog  work  mig_7series_v4_0_cmd_prbs_gen.v
verilog  work  mig_7series_v4_0_data_prbs_gen.v
verilog  work  mig_7series_v4_0_init_mem_pattern_ctr.v
verilog  work  mig_7series_v4_0_memc_flow_vcontrol.v
verilog  work  mig_7series_v4_0_memc_traffic_gen.v
verilog  work  mig_7series_v4_0_rd_data_gen.v
verilog  work  mig_7series_v4_0_read_data_path.v
verilog  work  mig_7series_v4_0_read_posted_fifo.v
verilog  work  mig_7series_v4_0_s7ven_data_gen.v
verilog  work  mig_7series_v4_0_tg_prbs_gen.v
verilog  work  mig_7series_v4_0_tg_status.v
verilog  work  mig_7series_v4_0_traffic_gen_top.v
verilog  work  mig_7series_v4_0_vio_init_pattern_bram.v
verilog  work  mig_7series_v4_0_wr_data_gen.v
verilog  work  mig_7series_v4_0_write_data_path.v
verilog  work  example_top.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_byte_lane_map.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_defs.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_top.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_control_io.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_data_io.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_init_sm.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_po_adj.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_po_cntlr.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_po_init.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_top.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_if_post_fifo.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_mc_phy.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_of_pre_fifo.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_4lanes.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_cntlr.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_rom.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_seq.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cntrl_init.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_pi_comp_rom.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_rdlvl.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_data_align.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_stage2_cal.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_top.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_vld_gen.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/mig_7a_0.v
verilog  work  ../mig_7a_0_ex.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/mig_7a_0_mig_sim.v
verilog  work  $XILINX_VIVADO/data/verilog/src/glbl.v
verilog work wiredly.v
verilog  work  sim_tb_top.v

-- MIG does not output Cypress memory models. One have to instantiate the
-- appropriate Cypress memory model for which the memory controller design
-- is generated from MIG. Memory model instance name must be modified as per
-- the model downloaded from the memory vendor website
-- http://www.cypress.com/products/?gid=5&fid=39

verilog  work  qdriip_memory_model.v
    
