# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../average_edge_filter.srcs/sources_1/new/average.vhd" \
"../../../../average_edge_filter.srcs/sources_1/new/edge.vhd" \
"../../../../average_edge_filter.srcs/sim_1/new/average_tb.vhd" \

# Do not sort compile order
nosort
