Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May  3 21:33:57 2021
| Host         : DESKTOP-PKNVNTN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3428)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (234)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (88)

1. checking no_clock (3428)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hall (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[0]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[10]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[11]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[12]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[13]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[14]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[15]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[16]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[17]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[18]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[19]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[1]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[20]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[21]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[22]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[23]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[24]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[25]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[26]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[27]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[28]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[29]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[2]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[30]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[31]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[3]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[4]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[5]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[6]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[7]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[8]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: driver_seg_4/buff_reg[9]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: hall_sensor/s_mode_reg/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: hall_sensor/speed_reg[12]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (234)
--------------------------------------------------
 There are 234 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (88)
-----------------------------
 There are 88 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.282        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.282        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.828ns (19.465%)  route 3.426ns (80.535%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.116    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     6.405    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.417     6.947    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.983     8.054    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I0_O)        0.124     8.178 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.192     9.370    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.817    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[0]/C
                         clock pessimism              0.299    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X31Y38         FDRE (Setup_fdre_C_R)       -0.429    14.651    driver_seg_4/clk_en0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.828ns (19.465%)  route 3.426ns (80.535%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.116    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     6.405    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.417     6.947    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.983     8.054    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I0_O)        0.124     8.178 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.192     9.370    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.817    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[1]/C
                         clock pessimism              0.299    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X31Y38         FDRE (Setup_fdre_C_R)       -0.429    14.651    driver_seg_4/clk_en0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.828ns (19.465%)  route 3.426ns (80.535%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.116    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     6.405    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.417     6.947    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.983     8.054    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I0_O)        0.124     8.178 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.192     9.370    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.817    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism              0.299    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X31Y38         FDRE (Setup_fdre_C_R)       -0.429    14.651    driver_seg_4/clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.828ns (19.465%)  route 3.426ns (80.535%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.116    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     6.405    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.417     6.947    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.983     8.054    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I0_O)        0.124     8.178 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.192     9.370    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.817    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism              0.299    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X31Y38         FDRE (Setup_fdre_C_R)       -0.429    14.651    driver_seg_4/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.828ns (19.895%)  route 3.334ns (80.105%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.116    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     6.405    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.417     6.947    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.983     8.054    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I0_O)        0.124     8.178 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.100     9.278    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X31Y39         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.818    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
                         clock pessimism              0.274    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X31Y39         FDRE (Setup_fdre_C_R)       -0.429    14.627    driver_seg_4/clk_en0/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.828ns (19.895%)  route 3.334ns (80.105%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.116    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     6.405    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.417     6.947    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.983     8.054    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I0_O)        0.124     8.178 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.100     9.278    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X31Y39         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.818    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
                         clock pessimism              0.274    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X31Y39         FDRE (Setup_fdre_C_R)       -0.429    14.627    driver_seg_4/clk_en0/s_cnt_local_reg[5]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.828ns (19.895%)  route 3.334ns (80.105%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.116    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     6.405    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.417     6.947    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.983     8.054    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I0_O)        0.124     8.178 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.100     9.278    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X31Y39         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.818    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[6]/C
                         clock pessimism              0.274    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X31Y39         FDRE (Setup_fdre_C_R)       -0.429    14.627    driver_seg_4/clk_en0/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.828ns (19.895%)  route 3.334ns (80.105%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.116    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     6.405    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.417     6.947    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.983     8.054    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I0_O)        0.124     8.178 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.100     9.278    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X31Y39         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.818    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
                         clock pessimism              0.274    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X31Y39         FDRE (Setup_fdre_C_R)       -0.429    14.627    driver_seg_4/clk_en0/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.828ns (20.132%)  route 3.285ns (79.868%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.116    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     6.405    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.417     6.947    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.983     8.054    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I0_O)        0.124     8.178 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.051     9.229    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X31Y40         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.818    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[10]/C
                         clock pessimism              0.274    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X31Y40         FDRE (Setup_fdre_C_R)       -0.429    14.627    driver_seg_4/clk_en0/s_cnt_local_reg[10]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.828ns (20.132%)  route 3.285ns (79.868%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.116    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     6.405    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.417     6.947    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.983     8.054    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I0_O)        0.124     8.178 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.051     9.229    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X31Y40         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.818    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
                         clock pessimism              0.274    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X31Y40         FDRE (Setup_fdre_C_R)       -0.429    14.627    driver_seg_4/clk_en0/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.476    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           0.117     1.735    driver_seg_4/clk_en0/s_cnt_local_reg[7]
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  driver_seg_4/clk_en0/s_cnt_local_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    driver_seg_4/clk_en0/s_cnt_local_reg[4]_i_1_n_4
    SLICE_X31Y39         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.990    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.105     1.581    driver_seg_4/clk_en0/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.477    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/Q
                         net (fo=2, routed)           0.119     1.738    driver_seg_4/clk_en0/s_cnt_local_reg[11]
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  driver_seg_4/clk_en0/s_cnt_local_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    driver_seg_4/clk_en0/s_cnt_local_reg[8]_i_1_n_4
    SLICE_X31Y40         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.991    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.105     1.582    driver_seg_4/clk_en0/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.477    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.119     1.738    driver_seg_4/clk_en0/s_cnt_local_reg[15]
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1_n_4
    SLICE_X31Y41         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.991    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.105     1.582    driver_seg_4/clk_en0/s_cnt_local_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.477    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.119     1.738    driver_seg_4/clk_en0/s_cnt_local_reg[19]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1_n_4
    SLICE_X31Y42         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.991    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X31Y42         FDRE (Hold_fdre_C_D)         0.105     1.582    driver_seg_4/clk_en0/s_cnt_local_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.478    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/Q
                         net (fo=2, routed)           0.119     1.739    driver_seg_4/clk_en0/s_cnt_local_reg[23]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1_n_4
    SLICE_X31Y43         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.834     1.992    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X31Y43         FDRE (Hold_fdre_C_D)         0.105     1.583    driver_seg_4/clk_en0/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.478    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/Q
                         net (fo=2, routed)           0.119     1.739    driver_seg_4/clk_en0/s_cnt_local_reg[27]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  driver_seg_4/clk_en0/s_cnt_local_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    driver_seg_4/clk_en0/s_cnt_local_reg[24]_i_1_n_4
    SLICE_X31Y44         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.834     1.992    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    driver_seg_4/clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.476    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.120     1.738    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  driver_seg_4/clk_en0/s_cnt_local_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.846    driver_seg_4/clk_en0/s_cnt_local_reg[0]_i_2_n_4
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.990    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.105     1.581    driver_seg_4/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.477    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  driver_seg_4/clk_en0/s_cnt_local_reg[8]/Q
                         net (fo=2, routed)           0.114     1.732    driver_seg_4/clk_en0/s_cnt_local_reg[8]
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  driver_seg_4/clk_en0/s_cnt_local_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    driver_seg_4/clk_en0/s_cnt_local_reg[8]_i_1_n_7
    SLICE_X31Y40         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.991    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[8]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.105     1.582    driver_seg_4/clk_en0/s_cnt_local_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.477    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  driver_seg_4/clk_en0/s_cnt_local_reg[12]/Q
                         net (fo=2, routed)           0.116     1.735    driver_seg_4/clk_en0/s_cnt_local_reg[12]
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1_n_7
    SLICE_X31Y41         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.991    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[12]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.105     1.582    driver_seg_4/clk_en0/s_cnt_local_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.477    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  driver_seg_4/clk_en0/s_cnt_local_reg[16]/Q
                         net (fo=2, routed)           0.116     1.735    driver_seg_4/clk_en0/s_cnt_local_reg[16]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1_n_7
    SLICE_X31Y42         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.991    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[16]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X31Y42         FDRE (Hold_fdre_C_D)         0.105     1.582    driver_seg_4/clk_en0/s_cnt_local_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y41    driver_seg_4/clk_en0/s_cnt_local_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y41    driver_seg_4/clk_en0/s_cnt_local_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y41    driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y42    driver_seg_4/clk_en0/s_cnt_local_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y42    driver_seg_4/clk_en0/s_cnt_local_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y42    driver_seg_4/clk_en0/s_cnt_local_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y42    driver_seg_4/clk_en0/s_cnt_local_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y38    driver_seg_4/clk_en0/s_cnt_local_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43    driver_seg_4/clk_en0/s_cnt_local_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41    driver_seg_4/clk_en0/s_cnt_local_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41    driver_seg_4/clk_en0/s_cnt_local_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41    driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42    driver_seg_4/clk_en0/s_cnt_local_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42    driver_seg_4/clk_en0/s_cnt_local_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42    driver_seg_4/clk_en0/s_cnt_local_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42    driver_seg_4/clk_en0/s_cnt_local_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y38    driver_seg_4/clk_en0/s_cnt_local_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y39    driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y39    driver_seg_4/clk_en0/s_cnt_local_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41    driver_seg_4/clk_en0/s_cnt_local_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41    driver_seg_4/clk_en0/s_cnt_local_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41    driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42    driver_seg_4/clk_en0/s_cnt_local_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42    driver_seg_4/clk_en0/s_cnt_local_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42    driver_seg_4/clk_en0/s_cnt_local_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42    driver_seg_4/clk_en0/s_cnt_local_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y38    driver_seg_4/clk_en0/s_cnt_local_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    driver_seg_4/clk_en0/s_cnt_local_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    driver_seg_4/clk_en0/s_cnt_local_reg[21]/C



