!PADS-POWERPCB-V3.0-BASIC! DESIGN DATABASE ASCII FILE 2.0
*PCB*        GENERAL PARAMETERS OF THE PCB DESIGN

UNITS        1              2=Inches 1=Metric 0=Mils
USERGRID     1500000         Space between USER grid points
MAXIMUMLAYER 2              Maximum routing layer 
WORKLEVEL    1              Level items will be created on
DISPLAYLEVEL 1              toggle for displaying working level last
LAYERPAIR    1      2       Layer pair used to route connection
VIAMODE      T              Type of via to use when routing between layers
LINEWIDTH    381000         Width items will be created with
TEXTSIZE     3810000 381000  Height and LineWidth text will be created with
JOBTIME      0              Amount of time spent on this PCB design
DOTGRID      1500000         Space between graphic dots
SCALE        27.462          Scale of window expansion
ORIGIN       381000000 381000000  User defined origin location
WINDOWCENTER 341963270 383387696  Point defining the center of the window
BACKUPTIME   20             Number of minutes between database backups
REAL WIDTH   381            Widths greater then this are displayed real size
ALLSIGONOFF  1              All signal nets displayed on/off
REFNAMESIZE  3810000 381000  Height and LineWidth used by part ref. names
HIGHLIGHT    0              Highlight nets flag
JOBNAME      Untitled

*REMARK*  Colors 0-16 for levels 1-30

LINCOL 3 11 0 0 0 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 12 7 15 5 6 7 13 5 4 10
TXTCOL 3 11 0 0 0 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 12 7 15 5 6 7 13 5 4 10
TRKCOL 3 11 0 0 0 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 12 7 15 5 6 7 13 5 4 10
COPCOL 3 11 0 0 0 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 12 7 15 5 6 7 13 5 4 10
PADCOL 3 11 0 0 0 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 12 7 15 5 6 7 13 5 4 10
VIACOL 3 11 0 0 0 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 12 7 15 5 6 7 13 5 4 10
ERRCOL 3 11 0 0 0 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 12 7 15 5 6 7 13 5 4 10
CMTCOL 3 11 0 0 0 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 12 7 15 5 6 7 13 5 4 10
CMBCOL 3 11 0 0 0 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 12 7 15 5 6 7 13 5 4 10
RFDCOL 3 11 0 0 0 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 12 7 15 5 6 7 13 5 4 10
PRTCOL 3 11 0 0 0 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 12 7 15 5 6 7 13 5 4 10
LABCOL 3 11 0 0 0 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 12 7 15 5 6 7 13 5 4 10
KPTCOL 3 11 0 0 0 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 12 7 15 5 6 7 13 5 4 10
CONCOL 1
FBGCOL 1 0
HATCHGRID    381000         Copper pour hatching grid
TEARDROP     2713690        Teardrop tracks
THERLINEWID  571500         Copper pour thermal line width
PSVIAGRID    1500000         Push & Shove Via Grid
PADFILLWID   381000         CAM finger pad fill width
THERSMDWID   381000         Copper pour thermal line width for SMD
MINHATAREA   0              Minimum hatch area
HATCHMODE    0              Hatch generation mode
HATCHDISP    0              Hatch display flag
DRILLHOLE    228600         Drill hole checking spacing
MITRERADII   0.5 1.0 1.5 2.0 2.5 3.0 3.5
MITRETYPE    1              Mitring type
HATCHRAD     0.500000       Hatch outline smoothing radius
MITREANG     180 180 180 180 180 180 90 
HATCHANG     0              Hatch angle
THERFLAGS    0              Copper pour thermal line flags
DRLOVERSIZE  114300         Drill oversize for plated holes
PLANERAD     0.000000       Plane outline smoothing radius
PLANEFLAGS   OUTLINE THERMALS Y Y Y N N Y Y Y N N Y Y   Plane and Test Points flags
COMPHEIGHT   0              Board Top Component Height Restriction
KPTHATCHGRID 3810000        Copper pour hatching grid
BOTCMPHEIGHT 0              Board Bottom Component Height Restriction
PLNSEPGAP    228600         Plane separation gap
IDFSHAPELAY  0              IDF shapes layer

TEARDROPDATA     90     90 
*REUSE*

*REMARK* TYPE TYPENAME
*REMARK* TIMESTAMP SECONDS
*REMARK* PART NAMING PARTNAMING
*REMARK* PART NAME
*REMARK* NET NAMING NETNAMING
*REMARK* NET MERGE NAME
*REMARK* REUSE INSTANCENM PARTNAMING NETNAMING X Y ORI GLUED


*TEXT*       FREE TEXT

*REMARK* XLOC YLOC ORI LEVEL HEIGHT WIDTH MIRRORED HJUST VJUST .REUSE. INSTANCENM


*LINES*      LINES ITEMS

*REMARK* NAME TYPE XLOC YLOC PIECES TEXT SIGSTR
*REMARK* .REUSE. INSTANCE RSIGNAL
*REMARK* PIECETYPE CORNERS WIDTHHGHT LEVEL RESTRICTIONS
*REMARK* XLOC YLOC BEGINANGLE DELTAANGLE
*REMARK* XLOC YLOC ORI LEVEL HEIGHT WIDTH MIRRORED HJUST VJUST

DRW76140462      BOARD    -52500000 18000000 1  
CLOSED 5   381000 0   
0      0     
21000000 0     
21000000 -22500000
0      -22500000
0      0     

*CLUSTER*  ITEMS

*REMARK* NAME  XLOC YLOC PARENTID CLUSTERID CHILD_NUM ATTRIBUTE ATT2 BROID


*VIA*  ITEMS

*REMARK* NAME  DRILL STACKLINES [DRILL START] [DRILL END]
*REMARK* LEVEL SIZE SHAPE [INNER DIAMETER]

JMPVIA_AAAAA     1409700 3
-2 2095500 R
-1 2667000 R
0  2095500 R

STANDARDVIA      1409700 3
-2 2095500 R
-1 2095500 R
0  2095500 R


*PARTDECAL*  ITEMS

*REMARK* NAME UNITS ORIX ORIY PIECES TERMINALS STACKS TEXT LABELS
*REMARK* PIECETYPE CORNERS WIDTHHGHT LEVEL RESTRICTIONS
*REMARK* PIECETYPE CORNERS WIDTH LEVEL PINNUM
*REMARK* XLOC YLOC BEGINANGLE DELTAANGLE
*REMARK* XLOC YLOC ORI LEVEL HEIGHT WIDTH MIRRORED HJUST VJUST
*REMARK* VISIBLE XLOC YLOC ORI HEIGTH WIDTH LEVEL MIRRORED HJUST VJUST RIGHTREADING
*REMARK* T XLOC YLOC NMXLOC NMYLOC
*REMARK* PAD PIN STACKLINES
*REMARK* LEVEL SIZE SHAPE IDIA DRILL [PLATED]
*REMARK* LEVEL SIZE SHAPE FINORI FINLENGTH FINOFFSET DRILL [PLATED]

MUSB-05-X-B-SM-A M -9141351 -9607337  2 11 7 1 2
CLOSED 5   381000 27  
-5775000 13800000
5775000 13800000
5775000 0     
-5775000 0     
-5775000 13800000
CLOSED 17  381000 26  
-8745000 15075000
8745000 15075000
8745000 10185000
6525000 10185000
6525000 6900000
8745000 6900000
8745000 2010000
6525000 2010000
6525000 -750000
-6525000 -750000
-6525000 2010000
-8745000 2010000
-8745000 6900000
-6525000 6900000
-6525000 10185000
-8745000 10185000
-8745000 15075000
   -2400000    16500000   0.000 26     2286000      228600 N CENTER CENTER
1
VALUE           0     7500000   0.000 27     2286000      228600 N CENTER CENTER
Ref.Des.
VALUE           0    -1950000   0.000 26     2286000      228600 N CENTER CENTER
Ref.Des.
T-2400000 12817500 -2400000 12817500
T-1200000 12817500 -1200000 12817500
T0     12817500 0     12817500
T1200000 12817500 1200000 12817500
T2400000 12817500 2400000 12817500
T-3300000 8775000 -3300000 8775000
T3300000 8775000 3300000 8775000
T-6675000 4455000 -6675000 4455000
T6675000 4455000 6675000 4455000
T-6675000 12630000 -6675000 12630000
T6675000 12630000 6675000 12630000
PAD 0 5
-2 750000 RF  90.000 3375000 0   0 N
-1 0   R  
0  0   R  
21 900000 RF  90.000 3525000 0  
23 750000 RF  90.000 3375000 0  
PAD 6 5
-2 750000 R   1500000 N
-1 750000 R  
0  750000 R  
21 2250000 R  
28 2250000 R  
PAD 7 5
-2 750000 R   1500000 N
-1 750000 R  
0  750000 R  
21 2250000 R  
28 2250000 R  
PAD 8 5
-2 3000000 RF  90.000 3750000 0   0 N
-1 0   R  
0  0   R  
21 3150000 RF  90.000 3900000 0  
23 3000000 RF  90.000 3750000 0  
PAD 9 5
-2 3000000 RF  90.000 3750000 0   0 N
-1 0   R  
0  0   R  
21 3150000 RF  90.000 3900000 0  
23 3000000 RF  90.000 3750000 0  
PAD 10 5
-2 3000000 RF  90.000 3750000 0   0 N
-1 0   R  
0  0   R  
21 3150000 RF  90.000 3900000 0  
23 3000000 RF  90.000 3750000 0  
PAD 11 5
-2 3000000 RF  90.000 3750000 0   0 N
-1 0   R  
0  0   R  
21 3150000 RF  90.000 3900000 0  
23 3000000 RF  90.000 3750000 0  



*PARTTYPE*   ITEMS

*REMARK* NAME DECALNM UNITS TYPE GATES SIGPINS PINNMS FLAGS ECO
*REMARK* G/S SWAPTYPE PINS
*REMARK* PIN.SWAPTYPE.PINTYPE.FUNCNAME
*REMARK* SIGPIN PIN WIDTH SIGNAME

MUSB-05-X-B-SM-A MUSB-05-X-B-SM-A I CON  1   0   0     0 Y
G 0 5
1.0.U 2.0.U 3.0.U 4.0.U 5.0.U 



*PART*       ITEMS

*REMARK* REFNM PTYPENM X Y ORI GLUE MIRROR ALT CLSTID CLSTATTR BROTHERID LABELS
*REMARK* .REUSE. INSTANCE RPART
*REMARK* VISIBLE XLOC YLOC ORI HEIGTH WIDTH LEVEL MIRRORED HJUST VJUST RIGHTREADING

J1              MUSB-05-X-B-SM-A -41910000 0     0.000 U N 0 -1 0 -1 2
VALUE           0    -1950000   0.000 26     2286000      228600 N CENTER CENTER
Ref.Des.
VALUE           0     7500000   0.000 27     2286000      228600 N CENTER CENTER
Ref.Des.

*TESTPOINT*


*MISC*      MISCELLANEOUS PARAMETERS

*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 

POLAR_GRID...... 1
{
X............... -685800000.000000
Y............... -685800000.000000
RADIAL_STEP..... 7620000
ANGULAR_STEP.... 27000000
ORIENTATION..... 0
GRIDORIENTATION. 0
ROTATE_OR_NOT... 1
DISCR_RADIUS.... 1
DISCR_ANGLE..... 1
FREE_MOVE....... 1
TYPE_OF_ROT..... 1
PG_NSITES....... 24
PG_CCW.......... 0
DELTA_RADIUS.... 7620000
PG_LOCKED....... 1
}
DFT_CONFIGURATION PARENT
{
UNITS METRIC
PROBING_STRATEGY PARENT
{
PROBE_TOP_SIDE NO
PROBE_VIAS YES
PROBE_NO_CONNECT NO
}
DFT_RULES PARENT
{
PROBE 100
{
DRILL_SIZE 1.7526
ENABLE NO
}
PROBE 75
{
DRILL_SIZE 1.0922
ENABLE NO
}
PROBE 50
{
DRILL_SIZE 0.635
ENABLE YES
}
MIN_VIA_SIZE 0.635
MIN_PAD_SIZE 0.635
PIN_TO_PIN 0.1524
PIN_TO_BOARD 0.1524
PIN_TO_COMPONENT 0.1524
}
DIF_FILE PARENT
{
VIA_PREFIX VIA
TP_PART_TYPE TP100
TP_PART_TYPE TP150
TP_PREFIX TP
TP_PREFIX PN_TP
TP_PREFIX TP_SMD
TH_PART_TYPE MTHOLE1
TH_PART_TYPE MTHOLE2
TH_PREFIX TH
TH_PREFIX MH
NC_NET N.C.
INCLUDE_TP YES
}
RETURN_OPTIONS PARENT
{
AUTO_RETURN YES
ADD_TP_VIAS_ON_RETURN YES
ADD_MULTIPLE_FOR_POWERNET NO
TP_VIA_TYPE STANDARDVIA
PPCB_NOT_CONNECTED_NET_NAME NOT_CONNECTED
}
}
LAYER DATA
{
LAYER 1
{
LAYER_NAME Top
LAYER_TYPE ROUTING
PLANE NONE
ROUTING_DIRECTION HORIZONTAL
ASSOCIATED_SILK_SCREEN Silkscreen Top
ASSOCIATED_PASTE_MASK Paste Mask Top
ASSOCIATED_SOLDER_MASK Solder Mask Top
ASSOCIATED_ASSEMBLY Assembly Drawing Top
COMPONENT Y
ROUTABLE Y
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 381000
COPPER_THICKNESS 51435
DIELECTRIC 4.300000
}
LAYER 2
{
LAYER_NAME Bottom
LAYER_TYPE ROUTING
PLANE NONE
ROUTING_DIRECTION VERTICAL
ASSOCIATED_SILK_SCREEN Silkscreen Bottom
ASSOCIATED_PASTE_MASK Paste Mask Bottom
ASSOCIATED_SOLDER_MASK Solder Mask Bottom
ASSOCIATED_ASSEMBLY Assembly Drawing Bottom
COMPONENT Y
ROUTABLE Y
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 51435
DIELECTRIC 3.300000
}
LAYER 3
{
LAYER_NAME Layer_3
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 4
{
LAYER_NAME Layer_4
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 5
{
LAYER_NAME Layer_5
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 6
{
LAYER_NAME Layer_6
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 7
{
LAYER_NAME Layer_7
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 8
{
LAYER_NAME Layer_8
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 9
{
LAYER_NAME Layer_9
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 10
{
LAYER_NAME Layer_10
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 11
{
LAYER_NAME Layer_11
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 12
{
LAYER_NAME Layer_12
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 13
{
LAYER_NAME Layer_13
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 14
{
LAYER_NAME Layer_14
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 15
{
LAYER_NAME Layer_15
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 16
{
LAYER_NAME Layer_16
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 17
{
LAYER_NAME Layer_17
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 18
{
LAYER_NAME Layer_18
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 19
{
LAYER_NAME Layer_19
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 20
{
LAYER_NAME Layer_20
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 21
{
LAYER_NAME Solder Mask Top
LAYER_TYPE SOLDER_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 22
{
LAYER_NAME Paste Mask Bottom
LAYER_TYPE PASTE_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 23
{
LAYER_NAME Paste Mask Top
LAYER_TYPE PASTE_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 24
{
LAYER_NAME Drill Drawing
LAYER_TYPE DRILL
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 25
{
LAYER_NAME Layer_25
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 26
{
LAYER_NAME Silkscreen Top
LAYER_TYPE SILK_SCREEN
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 27
{
LAYER_NAME Assembly Drawing Top
LAYER_TYPE ASSEMBLY
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 28
{
LAYER_NAME Solder Mask Bottom
LAYER_TYPE SOLDER_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 29
{
LAYER_NAME Silkscreen Bottom
LAYER_TYPE SILK_SCREEN
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
LAYER 30
{
LAYER_NAME Assembly Drawing Bottom
LAYER_TYPE ASSEMBLY
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 0.000000
}
}
SELECTABILITY DATA
{
PARTS Y
PINS Y
TRACES Y
VIAS Y
TACKS Y
UNROUTED Y
EDGES Y
NODES Y
SHAPES Y
DIMENSIONS Y
TEXT Y
AREA_PARTS Y
AREA_PINS Y
AREA_TRACES Y
AREA_VIAS Y
AREA_TACKS Y
AREA_UNROUTED Y
AREA_EDGES Y
AREA_NODES Y
AREA_SHAPES Y
AREA_DIMENSIONS Y
AREA_TEXT Y
}
VISIBILITY DATA
{
PADS Y
TRACKS Y
VIAS Y
COPPER Y
LINES Y
TEXT Y
ERRORS Y
CLUSTER Y
TOP_COMPONENT Y
BOTTOM_COMPONENT Y
PLANE_THERMAL Y
REFDES Y
PARTTYPES Y
ATTRIBUTES Y
KEEPOUTS Y
SELECTION_COLOR 15
HIGHLIGHT_COLOR 14
FIXED_COLOR 3
}

*MISC*      MISCELLANEOUS PARAMETERS

*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 

RULES_SECTION PARENT
{
NET_CLASS DATA
GROUP DATA
DESIGN RULES
{
RULE_SET (1)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 228600
VIA_TO_TRACK 228600
VIA_TO_VIA 228600
PAD_TO_TRACK 228600
PAD_TO_VIA 228600
PAD_TO_PAD 228600
SMD_TO_TRACK 228600
SMD_TO_VIA 228600
SMD_TO_PAD 228600
SMD_TO_SMD 228600
COPPER_TO_TRACK 228600
COPPER_TO_VIA 228600
COPPER_TO_PAD 228600
COPPER_TO_SMD 228600
TEXT_TO_TRACK 228600
TEXT_TO_VIA 228600
TEXT_TO_PAD 228600
TEXT_TO_SMD 228600
OUTLINE_TO_TRACK 228600
OUTLINE_TO_VIA 228600
OUTLINE_TO_PAD 228600
OUTLINE_TO_SMD 228600
DRILL_TO_TRACK 228600
DRILL_TO_VIA 228600
DRILL_TO_PAD 228600
DRILL_TO_SMD 228600
SAME_NET_SMD_TO_VIA 228600
SAME_NET_SMD_TO_CRN 228600
SAME_NET_VIA_TO_VIA 228600
SAME_NET_PAD_TO_CRN 228600
MIN_TRACK_WIDTH 457200
REC_TRACK_WIDTH 457200
MAX_TRACK_WIDTH 457200
DRILL_TO_DRILL 228600
BODY_TO_BODY 228600
}
}
RULE_SET (2)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
MIN_LENGTH 0
MAX_LENGTH 1904999936
STUB_LENGTH 0
PARALLEL_LENGTH 38100000
PARALLEL_GAP 7620000
TANDEM_LENGTH 38100000
TANDEM_GAP 7620000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 7620000
MATCH_LENGTH_TOLERANCE -7620000
}
}
RULE_SET (3)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
COPPER_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 2
VALID_VIA_TYPE STANDARDVIA
}
}
}
}

*MISC*      MISCELLANEOUS PARAMETERS

*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 

CAM_SECTION PARENT
{
CAM_VERSION V3.0
CAM_DOC_LIST PARENT
{
}
CAM_AUGMENT_ON_THE_FLY Y
CAM_DRILL_SYMBOL_TABLE PARENT
{
MARKER_SIZE  3048000
MARKER_LINE_WIDTH  381000
MARKER_CHAR_HEIGHT  1905000
CHART_TEXT_HEIGHT  4572000
CHART_LINE_WIDTH  381000
}
CAM_DRILL_SYMBOL_TABLE_EXTENDED PARENT
{
MARKER_SIZE  3048000
MARKER_LINE_WIDTH  381000
MARKER_CHAR_HEIGHT  1905000
CHART_TEXT_HEIGHT  4572000
CHART_LINE_WIDTH  381000
SIZE_VALUES_SORTING_ORDER  0
QUANTITY_VALUES_SORTING_ORDER  0
PLATED_VALUES_SORTING_ORDER  0
}
}

*MISC*      MISCELLANEOUS PARAMETERS

*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 


*MISC*      MISCELLANEOUS PARAMETERS

ATTRIBUTES DICTIONARY
{
ATTRIBUTE Value
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
}
ATTRIBUTE Tolerance
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
}
ATTRIBUTE Part Number
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
}
ATTRIBUTE Description
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
}
ATTRIBUTE Cost
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
}
ATTRIBUTE Manufacturer #1
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
}
ATTRIBUTE Manufacturer #2
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
}
ATTRIBUTE ASSEMBLY_OPTIONS
{
TYPE FREETEXT N
INHERITANCE PCB
INHERITANCE PART
INHERITANCE JUMPER
ECO_REGISTRATION Y
}
ATTRIBUTE PowerGround
{
TYPE BOOLEAN
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION Y
}
ATTRIBUTE Voltage
{
TYPE QUANTITY
QUANTITY Voltage
ABBR V
UNIT Volt
MIN -100kV
MAX 100kV
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE Geometry.Height
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 952500000dbunit
INHERITANCE PCB
INHERITANCE PART PARTTYPE DECAL
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Nail Count Per Net
{
TYPE INTEGER
MIN 0
MAX 1000
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION Y
}
ATTRIBUTE DFT.Nail Diameter
{
TYPE FREETEXT N
INHERITANCE PIN
INHERITANCE VIA
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Nail Number
{
TYPE FREETEXT N
INHERITANCE PIN
INHERITANCE VIA
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Probe to Trace Clearance
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Probe to Pad Clearance
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Generate Test Points
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Allow Stubs
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Stub Length
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Use Via Grid
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Grid X-Coordinate
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Grid Y-Coordinate
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Preserve Test Points
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Insert Test Point Vias
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Probe Pins
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE HyperLynx.Model
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Model File
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Sim Direction
{
TYPE LIST N
{
SIM_BOTH
SIM_IN
SIM_OUT
}
INHERITANCE PIN
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Frequency
{
TYPE QUANTITY
QUANTITY Frequency
ABBR Hz
UNIT Hertz
MIN 0Hz
MAX 1000GHz
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Duty Cycle
{
TYPE QUANTITY
QUANTITY 
ABBR %
UNIT percent
MIN 0%
MAX 100%
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Signal Type
{
TYPE LIST N
{
Address
Analog High Speed
Analog Low Speed
Clock
Data
Do Not Analyze
Power Supply
Strobe
}
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Default IC.Model
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Default IC.Model File
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Default IC.Model Pin
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE Strategy.Fanout.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Fanout.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Fanout.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Fanout.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Fanout.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Fanout.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Fanout.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Fanout.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Patterns.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Patterns.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Patterns.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Patterns.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Patterns.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Patterns.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Patterns.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Patterns.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Route.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Route.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Route.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Route.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Route.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Route.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Route.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Route.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Optimize.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Optimize.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Optimize.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Optimize.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Optimize.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Optimize.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Optimize.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Optimize.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Miters.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Miters.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Miters.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Miters.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Miters.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Miters.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Miters.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Miters.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.TestPoint.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.TestPoint.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.TestPoint.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.TestPoint.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.TestPoint.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.TestPoint.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.TestPoint.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.TestPoint.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Center.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Center.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Center.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Center.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Center.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Center.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Center.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Center.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Tune.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Tune.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Tune.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Tune.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Tune.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Tune.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Tune.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
ECO_REGISTRATION N
}
ATTRIBUTE Strategy.Tune.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION N
}
ATTRIBUTE AutoDimensioning.Marker_Shape
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE AutoDimensioning.Text_NumberPrecision
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE AutoDimensioning.Text_AngularPrecision
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE AutoDimensioning.Text_Suffix
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE AutoDimensioning.Text_Layer
{
TYPE INTEGER
MIN 0
MAX 250
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE AutoDimensioning.Line_Layer
{
TYPE INTEGER
MIN 0
MAX 250
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE AutoDimensioning.Preview_Type
{
TYPE INTEGER
MIN 1
MAX 5
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Rules.PadEntry.Side
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.PadEntry.Corner
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.PadEntry.AnyAngle
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.PadEntry.Soft
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.ViaAtSMD
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.ViaAtSMD.FitInside
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.ViaAtSMD.Center
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.ViaAtSMD.Ends
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Fanout.Alignment
{
TYPE LIST N
{
Aligned
Alternate
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Fanout.Alignment.Multi-Row
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Fanout.Direction
{
TYPE LIST N
{
Inside
Outside
Both Sides
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Fanout.ViaSpacing
{
TYPE LIST N
{
Use Grid
1 Trace
2 Trace
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Fanout.Sharing.Pin
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Fanout.Sharing.SMD
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Fanout.Sharing.Via
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Fanout.Sharing.Trace
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Fanout.Nets.Plane
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Fanout.Nets.Signal
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Fanout.Nets.UnusedPins
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Fanout.Length.Unlimited
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Fanout.Length.Maximum
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Trace.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Via.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Via.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Pad.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Pad.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Pad.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.SMD.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.SMD.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.SMD.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.SMD.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Copper.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Copper.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Copper.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Copper.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Text.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Text.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Text.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Text.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Board.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Board.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Board.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Board.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Drill.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Drill.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Drill.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Clearance.Drill.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.SameNet.SMD.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.SameNet.SMD.Crn
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.SameNet.Via.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.SameNet.Pad.Crn
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.SameNet.Trace.Crn
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Width.Minimum
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Width.Recommended
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Rules.Width.Maximum
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
}
ATTRIBUTE Placement.Grid.Use
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Placement.Grid.X
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Placement.Grid.Y
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Accordion.Amplitude.Min
{
TYPE INTEGER
MIN 3
MAX 30
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Accordion.Gap.Min
{
TYPE INTEGER
MIN 1
MAX 10
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Routing.MaxChannelWidth
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 381000000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Routing.SoftLengthRrules
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE Routing.MeanderBeforeTune
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
}
ATTRIBUTE MatchLength.Name
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION N
}
ATTRIBUTE Planning.Scheduled
{
TYPE BOOLEAN
INHERITANCE NET
ECO_REGISTRATION Y
}
ATTRIBUTE CREATED
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION N
}
ATTRIBUTE MANUDACTURER
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION N
}
ATTRIBUTE MODIFIED
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION N
}
}
ATTRIBUTE VALUES
{
PARTTYPE MUSB-05-X-B-SM-A
{
CREATED 23 SEP 2010 - WENDY XIN
Description MINI USB, RIGHT ANGLE, 5 PINS,TYPE B, SINGLE, SMT
MANUDACTURER SAMTEC
MODIFIED 
}
PCB DEFAULT
{
Accordion.Amplitude.Min 3
Accordion.Gap.Min 1
AutoDimensioning.Line_Layer 24
AutoDimensioning.Marker_Shape YYNNNY
AutoDimensioning.Preview_Type 1
AutoDimensioning.Text_AngularPrecision 0 0 0
AutoDimensioning.Text_Layer 24
AutoDimensioning.Text_NumberPrecision 0 1 2
AutoDimensioning.Text_Suffix mil##mm##"
"DFT.Allow Stubs" Yes
"DFT.Generate Test Points" No
"DFT.Grid X-Coordinate" 952500dbunit
"DFT.Grid Y-Coordinate" 952500dbunit
"DFT.Insert Test Point Vias" No
"DFT.Preserve Test Points" No
"DFT.Probe Pins" Yes
"DFT.Probe to Pad Clearance" 228600dbunit
"DFT.Probe to Trace Clearance" 228600dbunit
"DFT.Stub Length" 19050000dbunit
"DFT.Use Via Grid" Yes
Placement.Grid.Use No
Placement.Grid.X 3810000dbunit
Placement.Grid.Y 3810000dbunit
Routing.MaxChannelWidth 3810000dbunit
Routing.MeanderBeforeTune No
Routing.SoftLengthRrules Yes
Rules.ViaAtSMD No
Rules.Fanout.Alignment Alternate
Rules.Fanout.Direction Both Sides
Rules.Fanout.ViaSpacing Use Grid
Rules.Fanout.Alignment.Multi-Row Yes
Rules.Fanout.Length.Maximum 250dbunit
Rules.Fanout.Length.Unlimited Yes
Rules.Fanout.Nets.Plane Yes
Rules.Fanout.Nets.Signal No
Rules.Fanout.Nets.UnusedPins No
Rules.Fanout.Sharing.Pin Yes
Rules.Fanout.Sharing.SMD Yes
Rules.Fanout.Sharing.Trace Yes
Rules.Fanout.Sharing.Via Yes
Rules.PadEntry.AnyAngle Yes
Rules.PadEntry.Corner Yes
Rules.PadEntry.Side Yes
Rules.PadEntry.Soft Yes
Rules.ViaAtSMD.Center Yes
Rules.ViaAtSMD.Ends Yes
Rules.ViaAtSMD.FitInside Yes
}
}

*END*     OF ASCII OUTPUT FILE
