|ULA_Full
Overflow <= ULA_32bits:inst.Overflow
A_inv => ULA_32bits:inst.A_inv
B_inv => ULA_32bits:inst.B_inv
A[0] => ULA_32bits:inst.A[0]
A[0] => Mult:inst2.dataa[0]
A[0] => Divide1:inst3.numer[0]
A[1] => ULA_32bits:inst.A[1]
A[1] => Mult:inst2.dataa[1]
A[1] => Divide1:inst3.numer[1]
A[2] => ULA_32bits:inst.A[2]
A[2] => Mult:inst2.dataa[2]
A[2] => Divide1:inst3.numer[2]
A[3] => ULA_32bits:inst.A[3]
A[3] => Mult:inst2.dataa[3]
A[3] => Divide1:inst3.numer[3]
A[4] => ULA_32bits:inst.A[4]
A[4] => Mult:inst2.dataa[4]
A[4] => Divide1:inst3.numer[4]
A[5] => ULA_32bits:inst.A[5]
A[5] => Mult:inst2.dataa[5]
A[5] => Divide1:inst3.numer[5]
A[6] => ULA_32bits:inst.A[6]
A[6] => Mult:inst2.dataa[6]
A[6] => Divide1:inst3.numer[6]
A[7] => ULA_32bits:inst.A[7]
A[7] => Mult:inst2.dataa[7]
A[7] => Divide1:inst3.numer[7]
A[8] => ULA_32bits:inst.A[8]
A[8] => Mult:inst2.dataa[8]
A[8] => Divide1:inst3.numer[8]
A[9] => ULA_32bits:inst.A[9]
A[9] => Mult:inst2.dataa[9]
A[9] => Divide1:inst3.numer[9]
A[10] => ULA_32bits:inst.A[10]
A[10] => Mult:inst2.dataa[10]
A[10] => Divide1:inst3.numer[10]
A[11] => ULA_32bits:inst.A[11]
A[11] => Mult:inst2.dataa[11]
A[11] => Divide1:inst3.numer[11]
A[12] => ULA_32bits:inst.A[12]
A[12] => Mult:inst2.dataa[12]
A[12] => Divide1:inst3.numer[12]
A[13] => ULA_32bits:inst.A[13]
A[13] => Mult:inst2.dataa[13]
A[13] => Divide1:inst3.numer[13]
A[14] => ULA_32bits:inst.A[14]
A[14] => Mult:inst2.dataa[14]
A[14] => Divide1:inst3.numer[14]
A[15] => ULA_32bits:inst.A[15]
A[15] => Mult:inst2.dataa[15]
A[15] => Divide1:inst3.numer[15]
A[16] => ULA_32bits:inst.A[16]
A[16] => Mult:inst2.dataa[16]
A[16] => Divide1:inst3.numer[16]
A[17] => ULA_32bits:inst.A[17]
A[17] => Mult:inst2.dataa[17]
A[17] => Divide1:inst3.numer[17]
A[18] => ULA_32bits:inst.A[18]
A[18] => Mult:inst2.dataa[18]
A[18] => Divide1:inst3.numer[18]
A[19] => ULA_32bits:inst.A[19]
A[19] => Mult:inst2.dataa[19]
A[19] => Divide1:inst3.numer[19]
A[20] => ULA_32bits:inst.A[20]
A[20] => Mult:inst2.dataa[20]
A[20] => Divide1:inst3.numer[20]
A[21] => ULA_32bits:inst.A[21]
A[21] => Mult:inst2.dataa[21]
A[21] => Divide1:inst3.numer[21]
A[22] => ULA_32bits:inst.A[22]
A[22] => Mult:inst2.dataa[22]
A[22] => Divide1:inst3.numer[22]
A[23] => ULA_32bits:inst.A[23]
A[23] => Mult:inst2.dataa[23]
A[23] => Divide1:inst3.numer[23]
A[24] => ULA_32bits:inst.A[24]
A[24] => Mult:inst2.dataa[24]
A[24] => Divide1:inst3.numer[24]
A[25] => ULA_32bits:inst.A[25]
A[25] => Mult:inst2.dataa[25]
A[25] => Divide1:inst3.numer[25]
A[26] => ULA_32bits:inst.A[26]
A[26] => Mult:inst2.dataa[26]
A[26] => Divide1:inst3.numer[26]
A[27] => ULA_32bits:inst.A[27]
A[27] => Mult:inst2.dataa[27]
A[27] => Divide1:inst3.numer[27]
A[28] => ULA_32bits:inst.A[28]
A[28] => Mult:inst2.dataa[28]
A[28] => Divide1:inst3.numer[28]
A[29] => ULA_32bits:inst.A[29]
A[29] => Mult:inst2.dataa[29]
A[29] => Divide1:inst3.numer[29]
A[30] => ULA_32bits:inst.A[30]
A[30] => Mult:inst2.dataa[30]
A[30] => Divide1:inst3.numer[30]
A[31] => ULA_32bits:inst.A[31]
A[31] => Mult:inst2.dataa[31]
A[31] => Divide1:inst3.numer[31]
B[0] => ULA_32bits:inst.B[0]
B[0] => Mult:inst2.datab[0]
B[0] => Divide1:inst3.denom[0]
B[0] => Shift:inst4.data[0]
B[1] => ULA_32bits:inst.B[1]
B[1] => Mult:inst2.datab[1]
B[1] => Divide1:inst3.denom[1]
B[1] => Shift:inst4.data[1]
B[2] => ULA_32bits:inst.B[2]
B[2] => Mult:inst2.datab[2]
B[2] => Divide1:inst3.denom[2]
B[2] => Shift:inst4.data[2]
B[3] => ULA_32bits:inst.B[3]
B[3] => Mult:inst2.datab[3]
B[3] => Divide1:inst3.denom[3]
B[3] => Shift:inst4.data[3]
B[4] => ULA_32bits:inst.B[4]
B[4] => Mult:inst2.datab[4]
B[4] => Divide1:inst3.denom[4]
B[4] => Shift:inst4.data[4]
B[5] => ULA_32bits:inst.B[5]
B[5] => Mult:inst2.datab[5]
B[5] => Divide1:inst3.denom[5]
B[5] => Shift:inst4.data[5]
B[6] => ULA_32bits:inst.B[6]
B[6] => Mult:inst2.datab[6]
B[6] => Divide1:inst3.denom[6]
B[6] => Shift:inst4.data[6]
B[7] => ULA_32bits:inst.B[7]
B[7] => Mult:inst2.datab[7]
B[7] => Divide1:inst3.denom[7]
B[7] => Shift:inst4.data[7]
B[8] => ULA_32bits:inst.B[8]
B[8] => Mult:inst2.datab[8]
B[8] => Divide1:inst3.denom[8]
B[8] => Shift:inst4.data[8]
B[9] => ULA_32bits:inst.B[9]
B[9] => Mult:inst2.datab[9]
B[9] => Divide1:inst3.denom[9]
B[9] => Shift:inst4.data[9]
B[10] => ULA_32bits:inst.B[10]
B[10] => Mult:inst2.datab[10]
B[10] => Divide1:inst3.denom[10]
B[10] => Shift:inst4.data[10]
B[11] => ULA_32bits:inst.B[11]
B[11] => Mult:inst2.datab[11]
B[11] => Divide1:inst3.denom[11]
B[11] => Shift:inst4.data[11]
B[12] => ULA_32bits:inst.B[12]
B[12] => Mult:inst2.datab[12]
B[12] => Divide1:inst3.denom[12]
B[12] => Shift:inst4.data[12]
B[13] => ULA_32bits:inst.B[13]
B[13] => Mult:inst2.datab[13]
B[13] => Divide1:inst3.denom[13]
B[13] => Shift:inst4.data[13]
B[14] => ULA_32bits:inst.B[14]
B[14] => Mult:inst2.datab[14]
B[14] => Divide1:inst3.denom[14]
B[14] => Shift:inst4.data[14]
B[15] => ULA_32bits:inst.B[15]
B[15] => Mult:inst2.datab[15]
B[15] => Divide1:inst3.denom[15]
B[15] => Shift:inst4.data[15]
B[16] => ULA_32bits:inst.B[16]
B[16] => Mult:inst2.datab[16]
B[16] => Divide1:inst3.denom[16]
B[16] => Shift:inst4.data[16]
B[17] => ULA_32bits:inst.B[17]
B[17] => Mult:inst2.datab[17]
B[17] => Divide1:inst3.denom[17]
B[17] => Shift:inst4.data[17]
B[18] => ULA_32bits:inst.B[18]
B[18] => Mult:inst2.datab[18]
B[18] => Divide1:inst3.denom[18]
B[18] => Shift:inst4.data[18]
B[19] => ULA_32bits:inst.B[19]
B[19] => Mult:inst2.datab[19]
B[19] => Divide1:inst3.denom[19]
B[19] => Shift:inst4.data[19]
B[20] => ULA_32bits:inst.B[20]
B[20] => Mult:inst2.datab[20]
B[20] => Divide1:inst3.denom[20]
B[20] => Shift:inst4.data[20]
B[21] => ULA_32bits:inst.B[21]
B[21] => Mult:inst2.datab[21]
B[21] => Divide1:inst3.denom[21]
B[21] => Shift:inst4.data[21]
B[22] => ULA_32bits:inst.B[22]
B[22] => Mult:inst2.datab[22]
B[22] => Divide1:inst3.denom[22]
B[22] => Shift:inst4.data[22]
B[23] => ULA_32bits:inst.B[23]
B[23] => Mult:inst2.datab[23]
B[23] => Divide1:inst3.denom[23]
B[23] => Shift:inst4.data[23]
B[24] => ULA_32bits:inst.B[24]
B[24] => Mult:inst2.datab[24]
B[24] => Divide1:inst3.denom[24]
B[24] => Shift:inst4.data[24]
B[25] => ULA_32bits:inst.B[25]
B[25] => Mult:inst2.datab[25]
B[25] => Divide1:inst3.denom[25]
B[25] => Shift:inst4.data[25]
B[26] => ULA_32bits:inst.B[26]
B[26] => Mult:inst2.datab[26]
B[26] => Divide1:inst3.denom[26]
B[26] => Shift:inst4.data[26]
B[27] => ULA_32bits:inst.B[27]
B[27] => Mult:inst2.datab[27]
B[27] => Divide1:inst3.denom[27]
B[27] => Shift:inst4.data[27]
B[28] => ULA_32bits:inst.B[28]
B[28] => Mult:inst2.datab[28]
B[28] => Divide1:inst3.denom[28]
B[28] => Shift:inst4.data[28]
B[29] => ULA_32bits:inst.B[29]
B[29] => Mult:inst2.datab[29]
B[29] => Divide1:inst3.denom[29]
B[29] => Shift:inst4.data[29]
B[30] => ULA_32bits:inst.B[30]
B[30] => Mult:inst2.datab[30]
B[30] => Divide1:inst3.denom[30]
B[30] => Shift:inst4.data[30]
B[31] => ULA_32bits:inst.B[31]
B[31] => Mult:inst2.datab[31]
B[31] => Divide1:inst3.denom[31]
B[31] => Shift:inst4.data[31]
Op[0] => ULA_32bits:inst.Op[0]
Op[0] => Mux_2:inst12.sel
Op[0] => Mux_2:inst13.sel
Op[1] => ULA_32bits:inst.Op[1]
Op[2] => ULA_32bits:inst.Op[2]
Zero <= ULA_32bits:inst.Equal
High[0] <= Mux_2:inst12.result[0]
High[1] <= Mux_2:inst12.result[1]
High[2] <= Mux_2:inst12.result[2]
High[3] <= Mux_2:inst12.result[3]
High[4] <= Mux_2:inst12.result[4]
High[5] <= Mux_2:inst12.result[5]
High[6] <= Mux_2:inst12.result[6]
High[7] <= Mux_2:inst12.result[7]
High[8] <= Mux_2:inst12.result[8]
High[9] <= Mux_2:inst12.result[9]
High[10] <= Mux_2:inst12.result[10]
High[11] <= Mux_2:inst12.result[11]
High[12] <= Mux_2:inst12.result[12]
High[13] <= Mux_2:inst12.result[13]
High[14] <= Mux_2:inst12.result[14]
High[15] <= Mux_2:inst12.result[15]
High[16] <= Mux_2:inst12.result[16]
High[17] <= Mux_2:inst12.result[17]
High[18] <= Mux_2:inst12.result[18]
High[19] <= Mux_2:inst12.result[19]
High[20] <= Mux_2:inst12.result[20]
High[21] <= Mux_2:inst12.result[21]
High[22] <= Mux_2:inst12.result[22]
High[23] <= Mux_2:inst12.result[23]
High[24] <= Mux_2:inst12.result[24]
High[25] <= Mux_2:inst12.result[25]
High[26] <= Mux_2:inst12.result[26]
High[27] <= Mux_2:inst12.result[27]
High[28] <= Mux_2:inst12.result[28]
High[29] <= Mux_2:inst12.result[29]
High[30] <= Mux_2:inst12.result[30]
High[31] <= Mux_2:inst12.result[31]
Low[0] <= Mux_2:inst13.result[0]
Low[1] <= Mux_2:inst13.result[1]
Low[2] <= Mux_2:inst13.result[2]
Low[3] <= Mux_2:inst13.result[3]
Low[4] <= Mux_2:inst13.result[4]
Low[5] <= Mux_2:inst13.result[5]
Low[6] <= Mux_2:inst13.result[6]
Low[7] <= Mux_2:inst13.result[7]
Low[8] <= Mux_2:inst13.result[8]
Low[9] <= Mux_2:inst13.result[9]
Low[10] <= Mux_2:inst13.result[10]
Low[11] <= Mux_2:inst13.result[11]
Low[12] <= Mux_2:inst13.result[12]
Low[13] <= Mux_2:inst13.result[13]
Low[14] <= Mux_2:inst13.result[14]
Low[15] <= Mux_2:inst13.result[15]
Low[16] <= Mux_2:inst13.result[16]
Low[17] <= Mux_2:inst13.result[17]
Low[18] <= Mux_2:inst13.result[18]
Low[19] <= Mux_2:inst13.result[19]
Low[20] <= Mux_2:inst13.result[20]
Low[21] <= Mux_2:inst13.result[21]
Low[22] <= Mux_2:inst13.result[22]
Low[23] <= Mux_2:inst13.result[23]
Low[24] <= Mux_2:inst13.result[24]
Low[25] <= Mux_2:inst13.result[25]
Low[26] <= Mux_2:inst13.result[26]
Low[27] <= Mux_2:inst13.result[27]
Low[28] <= Mux_2:inst13.result[28]
Low[29] <= Mux_2:inst13.result[29]
Low[30] <= Mux_2:inst13.result[30]
Low[31] <= Mux_2:inst13.result[31]
result[0] <= Mux_2:inst14.result[0]
result[1] <= Mux_2:inst14.result[1]
result[2] <= Mux_2:inst14.result[2]
result[3] <= Mux_2:inst14.result[3]
result[4] <= Mux_2:inst14.result[4]
result[5] <= Mux_2:inst14.result[5]
result[6] <= Mux_2:inst14.result[6]
result[7] <= Mux_2:inst14.result[7]
result[8] <= Mux_2:inst14.result[8]
result[9] <= Mux_2:inst14.result[9]
result[10] <= Mux_2:inst14.result[10]
result[11] <= Mux_2:inst14.result[11]
result[12] <= Mux_2:inst14.result[12]
result[13] <= Mux_2:inst14.result[13]
result[14] <= Mux_2:inst14.result[14]
result[15] <= Mux_2:inst14.result[15]
result[16] <= Mux_2:inst14.result[16]
result[17] <= Mux_2:inst14.result[17]
result[18] <= Mux_2:inst14.result[18]
result[19] <= Mux_2:inst14.result[19]
result[20] <= Mux_2:inst14.result[20]
result[21] <= Mux_2:inst14.result[21]
result[22] <= Mux_2:inst14.result[22]
result[23] <= Mux_2:inst14.result[23]
result[24] <= Mux_2:inst14.result[24]
result[25] <= Mux_2:inst14.result[25]
result[26] <= Mux_2:inst14.result[26]
result[27] <= Mux_2:inst14.result[27]
result[28] <= Mux_2:inst14.result[28]
result[29] <= Mux_2:inst14.result[29]
result[30] <= Mux_2:inst14.result[30]
result[31] <= Mux_2:inst14.result[31]
Shift => Mux_2:inst14.sel
Direction => Shift:inst4.direction
Shamt[0] => Shift:inst4.distance[0]
Shamt[1] => Shift:inst4.distance[1]
Shamt[2] => Shift:inst4.distance[2]
Shamt[3] => Shift:inst4.distance[3]
Shamt[4] => Shift:inst4.distance[4]


|ULA_Full|ULA_32bits:inst
Overflow <= inst66.DB_MAX_OUTPUT_PORT_TYPE
Op[0] => inst67.IN0
Op[0] => ULA_1bit:inst.Operacao[0]
Op[0] => ULA_1bit:inst1.Operacao[0]
Op[0] => ULA_1bit:inst2.Operacao[0]
Op[0] => ULA_1bit:inst3.Operacao[0]
Op[0] => ULA_1bit:inst4.Operacao[0]
Op[0] => ULA_1bit:inst5.Operacao[0]
Op[0] => ULA_1bit:inst6.Operacao[0]
Op[0] => ULA_1bit:inst7.Operacao[0]
Op[0] => ULA_1bit:inst8.Operacao[0]
Op[0] => ULA_1bit:inst9.Operacao[0]
Op[0] => ULA_1bit:inst10.Operacao[0]
Op[0] => ULA_1bit:inst11.Operacao[0]
Op[0] => ULA_1bit:inst12.Operacao[0]
Op[0] => ULA_1bit:inst13.Operacao[0]
Op[0] => ULA_1bit:inst14.Operacao[0]
Op[0] => ULA_1bit:inst15.Operacao[0]
Op[0] => ULA_1bit:inst16.Operacao[0]
Op[0] => ULA_1bit:inst17.Operacao[0]
Op[0] => ULA_1bit:inst18.Operacao[0]
Op[0] => ULA_1bit:inst19.Operacao[0]
Op[0] => ULA_1bit:inst20.Operacao[0]
Op[0] => ULA_1bit:inst21.Operacao[0]
Op[0] => ULA_1bit:inst22.Operacao[0]
Op[0] => ULA_1bit:inst23.Operacao[0]
Op[0] => ULA_1bit:inst24.Operacao[0]
Op[0] => ULA_1bit:inst25.Operacao[0]
Op[0] => ULA_1bit:inst26.Operacao[0]
Op[0] => ULA_1bit:inst27.Operacao[0]
Op[0] => ULA_1bit:inst28.Operacao[0]
Op[0] => ULA_1bit:inst29.Operacao[0]
Op[0] => ULA_1bit:inst30.Operacao[0]
Op[0] => ULA_1bit:inst31.Operacao[0]
Op[1] => inst66.IN1
Op[1] => ULA_1bit:inst.Operacao[1]
Op[1] => ULA_1bit:inst1.Operacao[1]
Op[1] => ULA_1bit:inst2.Operacao[1]
Op[1] => ULA_1bit:inst3.Operacao[1]
Op[1] => ULA_1bit:inst4.Operacao[1]
Op[1] => ULA_1bit:inst5.Operacao[1]
Op[1] => ULA_1bit:inst6.Operacao[1]
Op[1] => ULA_1bit:inst7.Operacao[1]
Op[1] => ULA_1bit:inst8.Operacao[1]
Op[1] => ULA_1bit:inst9.Operacao[1]
Op[1] => ULA_1bit:inst10.Operacao[1]
Op[1] => ULA_1bit:inst11.Operacao[1]
Op[1] => ULA_1bit:inst12.Operacao[1]
Op[1] => ULA_1bit:inst13.Operacao[1]
Op[1] => ULA_1bit:inst14.Operacao[1]
Op[1] => ULA_1bit:inst15.Operacao[1]
Op[1] => ULA_1bit:inst16.Operacao[1]
Op[1] => ULA_1bit:inst17.Operacao[1]
Op[1] => ULA_1bit:inst18.Operacao[1]
Op[1] => ULA_1bit:inst19.Operacao[1]
Op[1] => ULA_1bit:inst20.Operacao[1]
Op[1] => ULA_1bit:inst21.Operacao[1]
Op[1] => ULA_1bit:inst22.Operacao[1]
Op[1] => ULA_1bit:inst23.Operacao[1]
Op[1] => ULA_1bit:inst24.Operacao[1]
Op[1] => ULA_1bit:inst25.Operacao[1]
Op[1] => ULA_1bit:inst26.Operacao[1]
Op[1] => ULA_1bit:inst27.Operacao[1]
Op[1] => ULA_1bit:inst28.Operacao[1]
Op[1] => ULA_1bit:inst29.Operacao[1]
Op[1] => ULA_1bit:inst30.Operacao[1]
Op[1] => ULA_1bit:inst31.Operacao[1]
Op[2] => inst68.IN0
Op[2] => ULA_1bit:inst.Operacao[2]
Op[2] => ULA_1bit:inst1.Operacao[2]
Op[2] => ULA_1bit:inst2.Operacao[2]
Op[2] => ULA_1bit:inst3.Operacao[2]
Op[2] => ULA_1bit:inst4.Operacao[2]
Op[2] => ULA_1bit:inst5.Operacao[2]
Op[2] => ULA_1bit:inst6.Operacao[2]
Op[2] => ULA_1bit:inst7.Operacao[2]
Op[2] => ULA_1bit:inst8.Operacao[2]
Op[2] => ULA_1bit:inst9.Operacao[2]
Op[2] => ULA_1bit:inst10.Operacao[2]
Op[2] => ULA_1bit:inst11.Operacao[2]
Op[2] => ULA_1bit:inst12.Operacao[2]
Op[2] => ULA_1bit:inst13.Operacao[2]
Op[2] => ULA_1bit:inst14.Operacao[2]
Op[2] => ULA_1bit:inst15.Operacao[2]
Op[2] => ULA_1bit:inst16.Operacao[2]
Op[2] => ULA_1bit:inst17.Operacao[2]
Op[2] => ULA_1bit:inst18.Operacao[2]
Op[2] => ULA_1bit:inst19.Operacao[2]
Op[2] => ULA_1bit:inst20.Operacao[2]
Op[2] => ULA_1bit:inst21.Operacao[2]
Op[2] => ULA_1bit:inst22.Operacao[2]
Op[2] => ULA_1bit:inst23.Operacao[2]
Op[2] => ULA_1bit:inst24.Operacao[2]
Op[2] => ULA_1bit:inst25.Operacao[2]
Op[2] => ULA_1bit:inst26.Operacao[2]
Op[2] => ULA_1bit:inst27.Operacao[2]
Op[2] => ULA_1bit:inst28.Operacao[2]
Op[2] => ULA_1bit:inst29.Operacao[2]
Op[2] => ULA_1bit:inst30.Operacao[2]
Op[2] => ULA_1bit:inst31.Operacao[2]
A_inv => ULA_1bit:inst31.A_inv
A_inv => ULA_1bit:inst30.A_inv
A_inv => ULA_1bit:inst29.A_inv
A_inv => ULA_1bit:inst28.A_inv
A_inv => ULA_1bit:inst27.A_inv
A_inv => ULA_1bit:inst26.A_inv
A_inv => ULA_1bit:inst25.A_inv
A_inv => ULA_1bit:inst24.A_inv
A_inv => ULA_1bit:inst23.A_inv
A_inv => ULA_1bit:inst22.A_inv
A_inv => ULA_1bit:inst21.A_inv
A_inv => ULA_1bit:inst20.A_inv
A_inv => ULA_1bit:inst19.A_inv
A_inv => ULA_1bit:inst18.A_inv
A_inv => ULA_1bit:inst17.A_inv
A_inv => ULA_1bit:inst16.A_inv
A_inv => ULA_1bit:inst15.A_inv
A_inv => ULA_1bit:inst14.A_inv
A_inv => ULA_1bit:inst13.A_inv
A_inv => ULA_1bit:inst12.A_inv
A_inv => ULA_1bit:inst11.A_inv
A_inv => ULA_1bit:inst10.A_inv
A_inv => ULA_1bit:inst9.A_inv
A_inv => ULA_1bit:inst8.A_inv
A_inv => ULA_1bit:inst7.A_inv
A_inv => ULA_1bit:inst6.A_inv
A_inv => ULA_1bit:inst5.A_inv
A_inv => ULA_1bit:inst4.A_inv
A_inv => ULA_1bit:inst3.A_inv
A_inv => ULA_1bit:inst2.A_inv
A_inv => ULA_1bit:inst1.A_inv
A_inv => ULA_1bit:inst.A_inv
A[0] => ULA_1bit:inst.A
A[1] => ULA_1bit:inst1.A
A[2] => ULA_1bit:inst2.A
A[3] => ULA_1bit:inst3.A
A[4] => ULA_1bit:inst4.A
A[5] => ULA_1bit:inst5.A
A[6] => ULA_1bit:inst6.A
A[7] => ULA_1bit:inst7.A
A[8] => ULA_1bit:inst8.A
A[9] => ULA_1bit:inst9.A
A[10] => ULA_1bit:inst10.A
A[11] => ULA_1bit:inst11.A
A[12] => ULA_1bit:inst12.A
A[13] => ULA_1bit:inst13.A
A[14] => ULA_1bit:inst14.A
A[15] => ULA_1bit:inst15.A
A[16] => ULA_1bit:inst16.A
A[17] => ULA_1bit:inst17.A
A[18] => ULA_1bit:inst18.A
A[19] => ULA_1bit:inst19.A
A[20] => ULA_1bit:inst20.A
A[21] => ULA_1bit:inst21.A
A[22] => ULA_1bit:inst22.A
A[23] => ULA_1bit:inst23.A
A[24] => ULA_1bit:inst24.A
A[25] => ULA_1bit:inst25.A
A[26] => ULA_1bit:inst26.A
A[27] => ULA_1bit:inst27.A
A[28] => ULA_1bit:inst28.A
A[29] => ULA_1bit:inst29.A
A[30] => ULA_1bit:inst30.A
A[31] => ULA_1bit:inst31.A
B_inv => ULA_1bit:inst31.B_inv
B_inv => ULA_1bit:inst30.B_inv
B_inv => ULA_1bit:inst29.B_inv
B_inv => ULA_1bit:inst28.B_inv
B_inv => ULA_1bit:inst27.B_inv
B_inv => ULA_1bit:inst26.B_inv
B_inv => ULA_1bit:inst25.B_inv
B_inv => ULA_1bit:inst24.B_inv
B_inv => ULA_1bit:inst23.B_inv
B_inv => ULA_1bit:inst22.B_inv
B_inv => ULA_1bit:inst21.B_inv
B_inv => ULA_1bit:inst20.B_inv
B_inv => ULA_1bit:inst19.B_inv
B_inv => ULA_1bit:inst18.B_inv
B_inv => ULA_1bit:inst17.B_inv
B_inv => ULA_1bit:inst16.B_inv
B_inv => ULA_1bit:inst15.B_inv
B_inv => ULA_1bit:inst14.B_inv
B_inv => ULA_1bit:inst13.B_inv
B_inv => ULA_1bit:inst12.B_inv
B_inv => ULA_1bit:inst11.B_inv
B_inv => ULA_1bit:inst10.B_inv
B_inv => ULA_1bit:inst9.B_inv
B_inv => ULA_1bit:inst8.B_inv
B_inv => ULA_1bit:inst7.B_inv
B_inv => ULA_1bit:inst6.B_inv
B_inv => ULA_1bit:inst5.B_inv
B_inv => ULA_1bit:inst4.B_inv
B_inv => ULA_1bit:inst3.B_inv
B_inv => ULA_1bit:inst2.B_inv
B_inv => ULA_1bit:inst1.B_inv
B_inv => ULA_1bit:inst.B_inv
B_inv => ULA_1bit:inst.C_in
B[0] => ULA_1bit:inst.B
B[1] => ULA_1bit:inst1.B
B[2] => ULA_1bit:inst2.B
B[3] => ULA_1bit:inst3.B
B[4] => ULA_1bit:inst4.B
B[5] => ULA_1bit:inst5.B
B[6] => ULA_1bit:inst6.B
B[7] => ULA_1bit:inst7.B
B[8] => ULA_1bit:inst8.B
B[9] => ULA_1bit:inst9.B
B[10] => ULA_1bit:inst10.B
B[11] => ULA_1bit:inst11.B
B[12] => ULA_1bit:inst12.B
B[13] => ULA_1bit:inst13.B
B[14] => ULA_1bit:inst14.B
B[15] => ULA_1bit:inst15.B
B[16] => ULA_1bit:inst16.B
B[17] => ULA_1bit:inst17.B
B[18] => ULA_1bit:inst18.B
B[19] => ULA_1bit:inst19.B
B[20] => ULA_1bit:inst20.B
B[21] => ULA_1bit:inst21.B
B[22] => ULA_1bit:inst22.B
B[23] => ULA_1bit:inst23.B
B[24] => ULA_1bit:inst24.B
B[25] => ULA_1bit:inst25.B
B[26] => ULA_1bit:inst26.B
B[27] => ULA_1bit:inst27.B
B[28] => ULA_1bit:inst28.B
B[29] => ULA_1bit:inst29.B
B[30] => ULA_1bit:inst30.B
B[31] => ULA_1bit:inst31.B
Equal <= inst32.DB_MAX_OUTPUT_PORT_TYPE
Output[0] <= ULA_1bit:inst.Saida
Output[1] <= ULA_1bit:inst1.Saida
Output[2] <= ULA_1bit:inst2.Saida
Output[3] <= ULA_1bit:inst3.Saida
Output[4] <= ULA_1bit:inst4.Saida
Output[5] <= ULA_1bit:inst5.Saida
Output[6] <= ULA_1bit:inst6.Saida
Output[7] <= ULA_1bit:inst7.Saida
Output[8] <= ULA_1bit:inst8.Saida
Output[9] <= ULA_1bit:inst9.Saida
Output[10] <= ULA_1bit:inst10.Saida
Output[11] <= ULA_1bit:inst11.Saida
Output[12] <= ULA_1bit:inst12.Saida
Output[13] <= ULA_1bit:inst13.Saida
Output[14] <= ULA_1bit:inst14.Saida
Output[15] <= ULA_1bit:inst15.Saida
Output[16] <= ULA_1bit:inst16.Saida
Output[17] <= ULA_1bit:inst17.Saida
Output[18] <= ULA_1bit:inst18.Saida
Output[19] <= ULA_1bit:inst19.Saida
Output[20] <= ULA_1bit:inst20.Saida
Output[21] <= ULA_1bit:inst21.Saida
Output[22] <= ULA_1bit:inst22.Saida
Output[23] <= ULA_1bit:inst23.Saida
Output[24] <= ULA_1bit:inst24.Saida
Output[25] <= ULA_1bit:inst25.Saida
Output[26] <= ULA_1bit:inst26.Saida
Output[27] <= ULA_1bit:inst27.Saida
Output[28] <= ULA_1bit:inst28.Saida
Output[29] <= ULA_1bit:inst29.Saida
Output[30] <= ULA_1bit:inst30.Saida
Output[31] <= ULA_1bit:inst31.Saida


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst31
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst31|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst31|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst31|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst31|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst31|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst31|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst31|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst31|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst31|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst31|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst30
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst30|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst30|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst30|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst30|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst30|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst30|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst30|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst30|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst30|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst30|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst29
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst29|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst29|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst29|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst29|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst29|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst29|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst29|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst29|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst29|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst29|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst28
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst28|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst28|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst28|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst28|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst28|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst28|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst28|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst28|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst28|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst28|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst27
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst27|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst27|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst27|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst27|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst27|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst27|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst27|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst27|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst27|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst27|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst26
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst26|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst26|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst26|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst26|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst26|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst26|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst26|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst26|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst26|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst26|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst25
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst25|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst25|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst25|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst25|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst25|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst25|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst25|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst25|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst25|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst25|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst24
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst24|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst24|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst24|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst24|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst24|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst24|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst24|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst24|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst24|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst24|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst23
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst23|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst23|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst23|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst23|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst23|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst23|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst23|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst23|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst23|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst23|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst22
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst22|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst22|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst22|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst22|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst22|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst22|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst22|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst22|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst22|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst22|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst21
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst21|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst21|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst21|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst21|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst21|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst21|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst21|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst21|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst21|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst21|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst20
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst20|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst20|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst20|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst20|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst20|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst20|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst20|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst20|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst20|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst20|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst19
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst19|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst19|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst19|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst19|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst19|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst19|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst19|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst19|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst19|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst19|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst18
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst18|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst18|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst18|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst18|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst18|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst18|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst18|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst18|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst18|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst18|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst17
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst17|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst17|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst17|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst17|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst17|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst17|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst17|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst17|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst17|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst17|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst16
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst16|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst16|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst16|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst16|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst16|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst16|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst16|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst16|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst16|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst16|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst15
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst15|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst15|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst15|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst15|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst15|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst15|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst15|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst15|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst15|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst15|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst14
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst14|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst14|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst14|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst14|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst14|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst14|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst14|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst14|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst14|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst14|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst13
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst13|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst13|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst13|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst13|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst13|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst13|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst13|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst13|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst13|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst13|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst12
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst12|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst12|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst12|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst12|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst12|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst12|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst12|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst12|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst12|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst12|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst11
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst11|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst11|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst11|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst11|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst11|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst11|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst11|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst11|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst11|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst11|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst10
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst10|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst10|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst10|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst10|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst10|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst10|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst10|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst10|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst10|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst10|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst9
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst9|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst9|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst9|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst9|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst9|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst9|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst9|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst9|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst9|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst9|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst8
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst8|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst8|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst8|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst8|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst8|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst8|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst8|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst8|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst8|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst8|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst7
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst7|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst7|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst7|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst7|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst7|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst7|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst7|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst7|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst7|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst7|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst6
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst6|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst6|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst6|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst6|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst6|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst6|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst6|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst6|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst6|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst6|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst5
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst5|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst5|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst5|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst5|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst5|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst5|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst5|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst5|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst5|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst5|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst4
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst4|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst4|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst4|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst4|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst4|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst4|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst4|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst4|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst4|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst4|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst3
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst3|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst3|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst3|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst3|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst3|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst3|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst3|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst3|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst3|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst3|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst2
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst2|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst2|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst2|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst2|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst2|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst2|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst2|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst2|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst2|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst2|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst1
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst1|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst1|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst1|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst1|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst1|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst1|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst1|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst1|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst1|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst1|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst
C_out <= Somador:inst6.C_out
A => inst8.IN0
A => Mux2:inst1.data0
A_inv => Mux2:inst1.sel
B => inst7.IN0
B => Mux2:inst.data0
B_inv => Mux2:inst.sel
C_in => Somador:inst6.C_in
Saida <= Mux5:inst2.result
Less => Mux5:inst2.data4
Operacao[0] => Mux5:inst2.sel[0]
Operacao[1] => Mux5:inst2.sel[1]
Operacao[2] => Mux5:inst2.sel[2]
Set <= Somador:inst6.S


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst|Somador:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN1
A => inst5.IN1
A => inst3.IN0
B => inst.IN1
B => inst5.IN0
C_in => inst1.IN1
C_in => inst4.IN0
C_in => inst3.IN1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst|Mux2:inst1
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst|Mux2:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst|Mux2:inst1|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst|Mux2:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst|Mux2:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_cbe:auto_generated.data[0]
data[1][0] => mux_cbe:auto_generated.data[1]
sel[0] => mux_cbe:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst|Mux2:inst|LPM_MUX:LPM_MUX_component|mux_cbe:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst|Mux5:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst|Mux5:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_hbe:auto_generated.data[0]
data[1][0] => mux_hbe:auto_generated.data[1]
data[2][0] => mux_hbe:auto_generated.data[2]
data[3][0] => mux_hbe:auto_generated.data[3]
data[4][0] => mux_hbe:auto_generated.data[4]
sel[0] => mux_hbe:auto_generated.sel[0]
sel[1] => mux_hbe:auto_generated.sel[1]
sel[2] => mux_hbe:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hbe:auto_generated.result[0]


|ULA_Full|ULA_32bits:inst|ULA_1bit:inst|Mux5:inst2|LPM_MUX:LPM_MUX_component|mux_hbe:auto_generated
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => muxlut_result0w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1


|ULA_Full|ULA_32bits:inst|or32:inst64
out <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Entrada[0] => inst.IN0
Entrada[1] => inst.IN2
Entrada[2] => inst.IN1
Entrada[3] => inst.IN3
Entrada[4] => inst.IN5
Entrada[5] => inst.IN4
Entrada[6] => inst.IN6
Entrada[7] => inst.IN7
Entrada[8] => inst1.IN0
Entrada[9] => inst1.IN2
Entrada[10] => inst1.IN1
Entrada[11] => inst1.IN3
Entrada[12] => inst1.IN5
Entrada[13] => inst1.IN4
Entrada[14] => inst1.IN6
Entrada[15] => inst1.IN7
Entrada[16] => inst2.IN0
Entrada[17] => inst2.IN2
Entrada[18] => inst2.IN1
Entrada[19] => inst2.IN3
Entrada[20] => inst2.IN5
Entrada[21] => inst2.IN4
Entrada[22] => inst2.IN6
Entrada[23] => inst2.IN7
Entrada[24] => inst3.IN0
Entrada[25] => inst3.IN2
Entrada[26] => inst3.IN1
Entrada[27] => inst3.IN3
Entrada[28] => inst3.IN5
Entrada[29] => inst3.IN4
Entrada[30] => inst3.IN6
Entrada[31] => inst3.IN7


|ULA_Full|Mux_2:inst12
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|ULA_Full|Mux_2:inst12|LPM_MUX:LPM_MUX_component
data[0][0] => mux_0de:auto_generated.data[0]
data[0][1] => mux_0de:auto_generated.data[1]
data[0][2] => mux_0de:auto_generated.data[2]
data[0][3] => mux_0de:auto_generated.data[3]
data[0][4] => mux_0de:auto_generated.data[4]
data[0][5] => mux_0de:auto_generated.data[5]
data[0][6] => mux_0de:auto_generated.data[6]
data[0][7] => mux_0de:auto_generated.data[7]
data[0][8] => mux_0de:auto_generated.data[8]
data[0][9] => mux_0de:auto_generated.data[9]
data[0][10] => mux_0de:auto_generated.data[10]
data[0][11] => mux_0de:auto_generated.data[11]
data[0][12] => mux_0de:auto_generated.data[12]
data[0][13] => mux_0de:auto_generated.data[13]
data[0][14] => mux_0de:auto_generated.data[14]
data[0][15] => mux_0de:auto_generated.data[15]
data[0][16] => mux_0de:auto_generated.data[16]
data[0][17] => mux_0de:auto_generated.data[17]
data[0][18] => mux_0de:auto_generated.data[18]
data[0][19] => mux_0de:auto_generated.data[19]
data[0][20] => mux_0de:auto_generated.data[20]
data[0][21] => mux_0de:auto_generated.data[21]
data[0][22] => mux_0de:auto_generated.data[22]
data[0][23] => mux_0de:auto_generated.data[23]
data[0][24] => mux_0de:auto_generated.data[24]
data[0][25] => mux_0de:auto_generated.data[25]
data[0][26] => mux_0de:auto_generated.data[26]
data[0][27] => mux_0de:auto_generated.data[27]
data[0][28] => mux_0de:auto_generated.data[28]
data[0][29] => mux_0de:auto_generated.data[29]
data[0][30] => mux_0de:auto_generated.data[30]
data[0][31] => mux_0de:auto_generated.data[31]
data[1][0] => mux_0de:auto_generated.data[32]
data[1][1] => mux_0de:auto_generated.data[33]
data[1][2] => mux_0de:auto_generated.data[34]
data[1][3] => mux_0de:auto_generated.data[35]
data[1][4] => mux_0de:auto_generated.data[36]
data[1][5] => mux_0de:auto_generated.data[37]
data[1][6] => mux_0de:auto_generated.data[38]
data[1][7] => mux_0de:auto_generated.data[39]
data[1][8] => mux_0de:auto_generated.data[40]
data[1][9] => mux_0de:auto_generated.data[41]
data[1][10] => mux_0de:auto_generated.data[42]
data[1][11] => mux_0de:auto_generated.data[43]
data[1][12] => mux_0de:auto_generated.data[44]
data[1][13] => mux_0de:auto_generated.data[45]
data[1][14] => mux_0de:auto_generated.data[46]
data[1][15] => mux_0de:auto_generated.data[47]
data[1][16] => mux_0de:auto_generated.data[48]
data[1][17] => mux_0de:auto_generated.data[49]
data[1][18] => mux_0de:auto_generated.data[50]
data[1][19] => mux_0de:auto_generated.data[51]
data[1][20] => mux_0de:auto_generated.data[52]
data[1][21] => mux_0de:auto_generated.data[53]
data[1][22] => mux_0de:auto_generated.data[54]
data[1][23] => mux_0de:auto_generated.data[55]
data[1][24] => mux_0de:auto_generated.data[56]
data[1][25] => mux_0de:auto_generated.data[57]
data[1][26] => mux_0de:auto_generated.data[58]
data[1][27] => mux_0de:auto_generated.data[59]
data[1][28] => mux_0de:auto_generated.data[60]
data[1][29] => mux_0de:auto_generated.data[61]
data[1][30] => mux_0de:auto_generated.data[62]
data[1][31] => mux_0de:auto_generated.data[63]
sel[0] => mux_0de:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0de:auto_generated.result[0]
result[1] <= mux_0de:auto_generated.result[1]
result[2] <= mux_0de:auto_generated.result[2]
result[3] <= mux_0de:auto_generated.result[3]
result[4] <= mux_0de:auto_generated.result[4]
result[5] <= mux_0de:auto_generated.result[5]
result[6] <= mux_0de:auto_generated.result[6]
result[7] <= mux_0de:auto_generated.result[7]
result[8] <= mux_0de:auto_generated.result[8]
result[9] <= mux_0de:auto_generated.result[9]
result[10] <= mux_0de:auto_generated.result[10]
result[11] <= mux_0de:auto_generated.result[11]
result[12] <= mux_0de:auto_generated.result[12]
result[13] <= mux_0de:auto_generated.result[13]
result[14] <= mux_0de:auto_generated.result[14]
result[15] <= mux_0de:auto_generated.result[15]
result[16] <= mux_0de:auto_generated.result[16]
result[17] <= mux_0de:auto_generated.result[17]
result[18] <= mux_0de:auto_generated.result[18]
result[19] <= mux_0de:auto_generated.result[19]
result[20] <= mux_0de:auto_generated.result[20]
result[21] <= mux_0de:auto_generated.result[21]
result[22] <= mux_0de:auto_generated.result[22]
result[23] <= mux_0de:auto_generated.result[23]
result[24] <= mux_0de:auto_generated.result[24]
result[25] <= mux_0de:auto_generated.result[25]
result[26] <= mux_0de:auto_generated.result[26]
result[27] <= mux_0de:auto_generated.result[27]
result[28] <= mux_0de:auto_generated.result[28]
result[29] <= mux_0de:auto_generated.result[29]
result[30] <= mux_0de:auto_generated.result[30]
result[31] <= mux_0de:auto_generated.result[31]


|ULA_Full|Mux_2:inst12|LPM_MUX:LPM_MUX_component|mux_0de:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|Mult:inst2
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
dataa[12] => lpm_mult:lpm_mult_component.dataa[12]
dataa[13] => lpm_mult:lpm_mult_component.dataa[13]
dataa[14] => lpm_mult:lpm_mult_component.dataa[14]
dataa[15] => lpm_mult:lpm_mult_component.dataa[15]
dataa[16] => lpm_mult:lpm_mult_component.dataa[16]
dataa[17] => lpm_mult:lpm_mult_component.dataa[17]
dataa[18] => lpm_mult:lpm_mult_component.dataa[18]
dataa[19] => lpm_mult:lpm_mult_component.dataa[19]
dataa[20] => lpm_mult:lpm_mult_component.dataa[20]
dataa[21] => lpm_mult:lpm_mult_component.dataa[21]
dataa[22] => lpm_mult:lpm_mult_component.dataa[22]
dataa[23] => lpm_mult:lpm_mult_component.dataa[23]
dataa[24] => lpm_mult:lpm_mult_component.dataa[24]
dataa[25] => lpm_mult:lpm_mult_component.dataa[25]
dataa[26] => lpm_mult:lpm_mult_component.dataa[26]
dataa[27] => lpm_mult:lpm_mult_component.dataa[27]
dataa[28] => lpm_mult:lpm_mult_component.dataa[28]
dataa[29] => lpm_mult:lpm_mult_component.dataa[29]
dataa[30] => lpm_mult:lpm_mult_component.dataa[30]
dataa[31] => lpm_mult:lpm_mult_component.dataa[31]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
datab[9] => lpm_mult:lpm_mult_component.datab[9]
datab[10] => lpm_mult:lpm_mult_component.datab[10]
datab[11] => lpm_mult:lpm_mult_component.datab[11]
datab[12] => lpm_mult:lpm_mult_component.datab[12]
datab[13] => lpm_mult:lpm_mult_component.datab[13]
datab[14] => lpm_mult:lpm_mult_component.datab[14]
datab[15] => lpm_mult:lpm_mult_component.datab[15]
datab[16] => lpm_mult:lpm_mult_component.datab[16]
datab[17] => lpm_mult:lpm_mult_component.datab[17]
datab[18] => lpm_mult:lpm_mult_component.datab[18]
datab[19] => lpm_mult:lpm_mult_component.datab[19]
datab[20] => lpm_mult:lpm_mult_component.datab[20]
datab[21] => lpm_mult:lpm_mult_component.datab[21]
datab[22] => lpm_mult:lpm_mult_component.datab[22]
datab[23] => lpm_mult:lpm_mult_component.datab[23]
datab[24] => lpm_mult:lpm_mult_component.datab[24]
datab[25] => lpm_mult:lpm_mult_component.datab[25]
datab[26] => lpm_mult:lpm_mult_component.datab[26]
datab[27] => lpm_mult:lpm_mult_component.datab[27]
datab[28] => lpm_mult:lpm_mult_component.datab[28]
datab[29] => lpm_mult:lpm_mult_component.datab[29]
datab[30] => lpm_mult:lpm_mult_component.datab[30]
datab[31] => lpm_mult:lpm_mult_component.datab[31]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]
result[16] <= lpm_mult:lpm_mult_component.result[16]
result[17] <= lpm_mult:lpm_mult_component.result[17]
result[18] <= lpm_mult:lpm_mult_component.result[18]
result[19] <= lpm_mult:lpm_mult_component.result[19]
result[20] <= lpm_mult:lpm_mult_component.result[20]
result[21] <= lpm_mult:lpm_mult_component.result[21]
result[22] <= lpm_mult:lpm_mult_component.result[22]
result[23] <= lpm_mult:lpm_mult_component.result[23]
result[24] <= lpm_mult:lpm_mult_component.result[24]
result[25] <= lpm_mult:lpm_mult_component.result[25]
result[26] <= lpm_mult:lpm_mult_component.result[26]
result[27] <= lpm_mult:lpm_mult_component.result[27]
result[28] <= lpm_mult:lpm_mult_component.result[28]
result[29] <= lpm_mult:lpm_mult_component.result[29]
result[30] <= lpm_mult:lpm_mult_component.result[30]
result[31] <= lpm_mult:lpm_mult_component.result[31]
result[32] <= lpm_mult:lpm_mult_component.result[32]
result[33] <= lpm_mult:lpm_mult_component.result[33]
result[34] <= lpm_mult:lpm_mult_component.result[34]
result[35] <= lpm_mult:lpm_mult_component.result[35]
result[36] <= lpm_mult:lpm_mult_component.result[36]
result[37] <= lpm_mult:lpm_mult_component.result[37]
result[38] <= lpm_mult:lpm_mult_component.result[38]
result[39] <= lpm_mult:lpm_mult_component.result[39]
result[40] <= lpm_mult:lpm_mult_component.result[40]
result[41] <= lpm_mult:lpm_mult_component.result[41]
result[42] <= lpm_mult:lpm_mult_component.result[42]
result[43] <= lpm_mult:lpm_mult_component.result[43]
result[44] <= lpm_mult:lpm_mult_component.result[44]
result[45] <= lpm_mult:lpm_mult_component.result[45]
result[46] <= lpm_mult:lpm_mult_component.result[46]
result[47] <= lpm_mult:lpm_mult_component.result[47]
result[48] <= lpm_mult:lpm_mult_component.result[48]
result[49] <= lpm_mult:lpm_mult_component.result[49]
result[50] <= lpm_mult:lpm_mult_component.result[50]
result[51] <= lpm_mult:lpm_mult_component.result[51]
result[52] <= lpm_mult:lpm_mult_component.result[52]
result[53] <= lpm_mult:lpm_mult_component.result[53]
result[54] <= lpm_mult:lpm_mult_component.result[54]
result[55] <= lpm_mult:lpm_mult_component.result[55]
result[56] <= lpm_mult:lpm_mult_component.result[56]
result[57] <= lpm_mult:lpm_mult_component.result[57]
result[58] <= lpm_mult:lpm_mult_component.result[58]
result[59] <= lpm_mult:lpm_mult_component.result[59]
result[60] <= lpm_mult:lpm_mult_component.result[60]
result[61] <= lpm_mult:lpm_mult_component.result[61]
result[62] <= lpm_mult:lpm_mult_component.result[62]
result[63] <= lpm_mult:lpm_mult_component.result[63]


|ULA_Full|Mult:inst2|lpm_mult:lpm_mult_component
dataa[0] => mult_gcn:auto_generated.dataa[0]
dataa[1] => mult_gcn:auto_generated.dataa[1]
dataa[2] => mult_gcn:auto_generated.dataa[2]
dataa[3] => mult_gcn:auto_generated.dataa[3]
dataa[4] => mult_gcn:auto_generated.dataa[4]
dataa[5] => mult_gcn:auto_generated.dataa[5]
dataa[6] => mult_gcn:auto_generated.dataa[6]
dataa[7] => mult_gcn:auto_generated.dataa[7]
dataa[8] => mult_gcn:auto_generated.dataa[8]
dataa[9] => mult_gcn:auto_generated.dataa[9]
dataa[10] => mult_gcn:auto_generated.dataa[10]
dataa[11] => mult_gcn:auto_generated.dataa[11]
dataa[12] => mult_gcn:auto_generated.dataa[12]
dataa[13] => mult_gcn:auto_generated.dataa[13]
dataa[14] => mult_gcn:auto_generated.dataa[14]
dataa[15] => mult_gcn:auto_generated.dataa[15]
dataa[16] => mult_gcn:auto_generated.dataa[16]
dataa[17] => mult_gcn:auto_generated.dataa[17]
dataa[18] => mult_gcn:auto_generated.dataa[18]
dataa[19] => mult_gcn:auto_generated.dataa[19]
dataa[20] => mult_gcn:auto_generated.dataa[20]
dataa[21] => mult_gcn:auto_generated.dataa[21]
dataa[22] => mult_gcn:auto_generated.dataa[22]
dataa[23] => mult_gcn:auto_generated.dataa[23]
dataa[24] => mult_gcn:auto_generated.dataa[24]
dataa[25] => mult_gcn:auto_generated.dataa[25]
dataa[26] => mult_gcn:auto_generated.dataa[26]
dataa[27] => mult_gcn:auto_generated.dataa[27]
dataa[28] => mult_gcn:auto_generated.dataa[28]
dataa[29] => mult_gcn:auto_generated.dataa[29]
dataa[30] => mult_gcn:auto_generated.dataa[30]
dataa[31] => mult_gcn:auto_generated.dataa[31]
datab[0] => mult_gcn:auto_generated.datab[0]
datab[1] => mult_gcn:auto_generated.datab[1]
datab[2] => mult_gcn:auto_generated.datab[2]
datab[3] => mult_gcn:auto_generated.datab[3]
datab[4] => mult_gcn:auto_generated.datab[4]
datab[5] => mult_gcn:auto_generated.datab[5]
datab[6] => mult_gcn:auto_generated.datab[6]
datab[7] => mult_gcn:auto_generated.datab[7]
datab[8] => mult_gcn:auto_generated.datab[8]
datab[9] => mult_gcn:auto_generated.datab[9]
datab[10] => mult_gcn:auto_generated.datab[10]
datab[11] => mult_gcn:auto_generated.datab[11]
datab[12] => mult_gcn:auto_generated.datab[12]
datab[13] => mult_gcn:auto_generated.datab[13]
datab[14] => mult_gcn:auto_generated.datab[14]
datab[15] => mult_gcn:auto_generated.datab[15]
datab[16] => mult_gcn:auto_generated.datab[16]
datab[17] => mult_gcn:auto_generated.datab[17]
datab[18] => mult_gcn:auto_generated.datab[18]
datab[19] => mult_gcn:auto_generated.datab[19]
datab[20] => mult_gcn:auto_generated.datab[20]
datab[21] => mult_gcn:auto_generated.datab[21]
datab[22] => mult_gcn:auto_generated.datab[22]
datab[23] => mult_gcn:auto_generated.datab[23]
datab[24] => mult_gcn:auto_generated.datab[24]
datab[25] => mult_gcn:auto_generated.datab[25]
datab[26] => mult_gcn:auto_generated.datab[26]
datab[27] => mult_gcn:auto_generated.datab[27]
datab[28] => mult_gcn:auto_generated.datab[28]
datab[29] => mult_gcn:auto_generated.datab[29]
datab[30] => mult_gcn:auto_generated.datab[30]
datab[31] => mult_gcn:auto_generated.datab[31]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_gcn:auto_generated.result[0]
result[1] <= mult_gcn:auto_generated.result[1]
result[2] <= mult_gcn:auto_generated.result[2]
result[3] <= mult_gcn:auto_generated.result[3]
result[4] <= mult_gcn:auto_generated.result[4]
result[5] <= mult_gcn:auto_generated.result[5]
result[6] <= mult_gcn:auto_generated.result[6]
result[7] <= mult_gcn:auto_generated.result[7]
result[8] <= mult_gcn:auto_generated.result[8]
result[9] <= mult_gcn:auto_generated.result[9]
result[10] <= mult_gcn:auto_generated.result[10]
result[11] <= mult_gcn:auto_generated.result[11]
result[12] <= mult_gcn:auto_generated.result[12]
result[13] <= mult_gcn:auto_generated.result[13]
result[14] <= mult_gcn:auto_generated.result[14]
result[15] <= mult_gcn:auto_generated.result[15]
result[16] <= mult_gcn:auto_generated.result[16]
result[17] <= mult_gcn:auto_generated.result[17]
result[18] <= mult_gcn:auto_generated.result[18]
result[19] <= mult_gcn:auto_generated.result[19]
result[20] <= mult_gcn:auto_generated.result[20]
result[21] <= mult_gcn:auto_generated.result[21]
result[22] <= mult_gcn:auto_generated.result[22]
result[23] <= mult_gcn:auto_generated.result[23]
result[24] <= mult_gcn:auto_generated.result[24]
result[25] <= mult_gcn:auto_generated.result[25]
result[26] <= mult_gcn:auto_generated.result[26]
result[27] <= mult_gcn:auto_generated.result[27]
result[28] <= mult_gcn:auto_generated.result[28]
result[29] <= mult_gcn:auto_generated.result[29]
result[30] <= mult_gcn:auto_generated.result[30]
result[31] <= mult_gcn:auto_generated.result[31]
result[32] <= mult_gcn:auto_generated.result[32]
result[33] <= mult_gcn:auto_generated.result[33]
result[34] <= mult_gcn:auto_generated.result[34]
result[35] <= mult_gcn:auto_generated.result[35]
result[36] <= mult_gcn:auto_generated.result[36]
result[37] <= mult_gcn:auto_generated.result[37]
result[38] <= mult_gcn:auto_generated.result[38]
result[39] <= mult_gcn:auto_generated.result[39]
result[40] <= mult_gcn:auto_generated.result[40]
result[41] <= mult_gcn:auto_generated.result[41]
result[42] <= mult_gcn:auto_generated.result[42]
result[43] <= mult_gcn:auto_generated.result[43]
result[44] <= mult_gcn:auto_generated.result[44]
result[45] <= mult_gcn:auto_generated.result[45]
result[46] <= mult_gcn:auto_generated.result[46]
result[47] <= mult_gcn:auto_generated.result[47]
result[48] <= mult_gcn:auto_generated.result[48]
result[49] <= mult_gcn:auto_generated.result[49]
result[50] <= mult_gcn:auto_generated.result[50]
result[51] <= mult_gcn:auto_generated.result[51]
result[52] <= mult_gcn:auto_generated.result[52]
result[53] <= mult_gcn:auto_generated.result[53]
result[54] <= mult_gcn:auto_generated.result[54]
result[55] <= mult_gcn:auto_generated.result[55]
result[56] <= mult_gcn:auto_generated.result[56]
result[57] <= mult_gcn:auto_generated.result[57]
result[58] <= mult_gcn:auto_generated.result[58]
result[59] <= mult_gcn:auto_generated.result[59]
result[60] <= mult_gcn:auto_generated.result[60]
result[61] <= mult_gcn:auto_generated.result[61]
result[62] <= mult_gcn:auto_generated.result[62]
result[63] <= mult_gcn:auto_generated.result[63]


|ULA_Full|Mult:inst2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
dataa[24] => mac_mult5.DATAA6
dataa[24] => mac_mult7.DATAA6
dataa[25] => mac_mult5.DATAA7
dataa[25] => mac_mult7.DATAA7
dataa[26] => mac_mult5.DATAA8
dataa[26] => mac_mult7.DATAA8
dataa[27] => mac_mult5.DATAA9
dataa[27] => mac_mult7.DATAA9
dataa[28] => mac_mult5.DATAA10
dataa[28] => mac_mult7.DATAA10
dataa[29] => mac_mult5.DATAA11
dataa[29] => mac_mult7.DATAA11
dataa[30] => mac_mult5.DATAA12
dataa[30] => mac_mult7.DATAA12
dataa[31] => mac_mult5.DATAA13
dataa[31] => mac_mult7.DATAA13
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
datab[24] => mac_mult3.DATAB6
datab[24] => mac_mult7.DATAB6
datab[25] => mac_mult3.DATAB7
datab[25] => mac_mult7.DATAB7
datab[26] => mac_mult3.DATAB8
datab[26] => mac_mult7.DATAB8
datab[27] => mac_mult3.DATAB9
datab[27] => mac_mult7.DATAB9
datab[28] => mac_mult3.DATAB10
datab[28] => mac_mult7.DATAB10
datab[29] => mac_mult3.DATAB11
datab[29] => mac_mult7.DATAB11
datab[30] => mac_mult3.DATAB12
datab[30] => mac_mult7.DATAB12
datab[31] => mac_mult3.DATAB13
datab[31] => mac_mult7.DATAB13
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft16a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft16a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft16a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft16a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft16a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft16a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft16a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft16a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft16a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft16a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft16a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft16a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft16a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft16a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft16a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft16a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft16a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft16a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft16a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft16a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft16a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft16a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft16a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft16a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft16a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft16a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft16a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft16a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft16a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft16a[29].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft16a[30].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft16a[31].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft16a[32].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= sft16a[33].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= sft16a[34].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= sft16a[35].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= sft16a[36].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= sft16a[37].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= sft16a[38].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= sft16a[39].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= sft16a[40].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= sft16a[41].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= sft16a[42].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= sft16a[43].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= sft16a[44].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= sft16a[45].DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|Divide1:inst3
denom[0] => lpm_divide:LPM_DIVIDE_component.denom[0]
denom[1] => lpm_divide:LPM_DIVIDE_component.denom[1]
denom[2] => lpm_divide:LPM_DIVIDE_component.denom[2]
denom[3] => lpm_divide:LPM_DIVIDE_component.denom[3]
denom[4] => lpm_divide:LPM_DIVIDE_component.denom[4]
denom[5] => lpm_divide:LPM_DIVIDE_component.denom[5]
denom[6] => lpm_divide:LPM_DIVIDE_component.denom[6]
denom[7] => lpm_divide:LPM_DIVIDE_component.denom[7]
denom[8] => lpm_divide:LPM_DIVIDE_component.denom[8]
denom[9] => lpm_divide:LPM_DIVIDE_component.denom[9]
denom[10] => lpm_divide:LPM_DIVIDE_component.denom[10]
denom[11] => lpm_divide:LPM_DIVIDE_component.denom[11]
denom[12] => lpm_divide:LPM_DIVIDE_component.denom[12]
denom[13] => lpm_divide:LPM_DIVIDE_component.denom[13]
denom[14] => lpm_divide:LPM_DIVIDE_component.denom[14]
denom[15] => lpm_divide:LPM_DIVIDE_component.denom[15]
denom[16] => lpm_divide:LPM_DIVIDE_component.denom[16]
denom[17] => lpm_divide:LPM_DIVIDE_component.denom[17]
denom[18] => lpm_divide:LPM_DIVIDE_component.denom[18]
denom[19] => lpm_divide:LPM_DIVIDE_component.denom[19]
denom[20] => lpm_divide:LPM_DIVIDE_component.denom[20]
denom[21] => lpm_divide:LPM_DIVIDE_component.denom[21]
denom[22] => lpm_divide:LPM_DIVIDE_component.denom[22]
denom[23] => lpm_divide:LPM_DIVIDE_component.denom[23]
denom[24] => lpm_divide:LPM_DIVIDE_component.denom[24]
denom[25] => lpm_divide:LPM_DIVIDE_component.denom[25]
denom[26] => lpm_divide:LPM_DIVIDE_component.denom[26]
denom[27] => lpm_divide:LPM_DIVIDE_component.denom[27]
denom[28] => lpm_divide:LPM_DIVIDE_component.denom[28]
denom[29] => lpm_divide:LPM_DIVIDE_component.denom[29]
denom[30] => lpm_divide:LPM_DIVIDE_component.denom[30]
denom[31] => lpm_divide:LPM_DIVIDE_component.denom[31]
numer[0] => lpm_divide:LPM_DIVIDE_component.numer[0]
numer[1] => lpm_divide:LPM_DIVIDE_component.numer[1]
numer[2] => lpm_divide:LPM_DIVIDE_component.numer[2]
numer[3] => lpm_divide:LPM_DIVIDE_component.numer[3]
numer[4] => lpm_divide:LPM_DIVIDE_component.numer[4]
numer[5] => lpm_divide:LPM_DIVIDE_component.numer[5]
numer[6] => lpm_divide:LPM_DIVIDE_component.numer[6]
numer[7] => lpm_divide:LPM_DIVIDE_component.numer[7]
numer[8] => lpm_divide:LPM_DIVIDE_component.numer[8]
numer[9] => lpm_divide:LPM_DIVIDE_component.numer[9]
numer[10] => lpm_divide:LPM_DIVIDE_component.numer[10]
numer[11] => lpm_divide:LPM_DIVIDE_component.numer[11]
numer[12] => lpm_divide:LPM_DIVIDE_component.numer[12]
numer[13] => lpm_divide:LPM_DIVIDE_component.numer[13]
numer[14] => lpm_divide:LPM_DIVIDE_component.numer[14]
numer[15] => lpm_divide:LPM_DIVIDE_component.numer[15]
numer[16] => lpm_divide:LPM_DIVIDE_component.numer[16]
numer[17] => lpm_divide:LPM_DIVIDE_component.numer[17]
numer[18] => lpm_divide:LPM_DIVIDE_component.numer[18]
numer[19] => lpm_divide:LPM_DIVIDE_component.numer[19]
numer[20] => lpm_divide:LPM_DIVIDE_component.numer[20]
numer[21] => lpm_divide:LPM_DIVIDE_component.numer[21]
numer[22] => lpm_divide:LPM_DIVIDE_component.numer[22]
numer[23] => lpm_divide:LPM_DIVIDE_component.numer[23]
numer[24] => lpm_divide:LPM_DIVIDE_component.numer[24]
numer[25] => lpm_divide:LPM_DIVIDE_component.numer[25]
numer[26] => lpm_divide:LPM_DIVIDE_component.numer[26]
numer[27] => lpm_divide:LPM_DIVIDE_component.numer[27]
numer[28] => lpm_divide:LPM_DIVIDE_component.numer[28]
numer[29] => lpm_divide:LPM_DIVIDE_component.numer[29]
numer[30] => lpm_divide:LPM_DIVIDE_component.numer[30]
numer[31] => lpm_divide:LPM_DIVIDE_component.numer[31]
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient[0]
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient[1]
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient[2]
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient[3]
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient[4]
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient[5]
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient[6]
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient[7]
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient[8]
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient[9]
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient[10]
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient[11]
quotient[12] <= lpm_divide:LPM_DIVIDE_component.quotient[12]
quotient[13] <= lpm_divide:LPM_DIVIDE_component.quotient[13]
quotient[14] <= lpm_divide:LPM_DIVIDE_component.quotient[14]
quotient[15] <= lpm_divide:LPM_DIVIDE_component.quotient[15]
quotient[16] <= lpm_divide:LPM_DIVIDE_component.quotient[16]
quotient[17] <= lpm_divide:LPM_DIVIDE_component.quotient[17]
quotient[18] <= lpm_divide:LPM_DIVIDE_component.quotient[18]
quotient[19] <= lpm_divide:LPM_DIVIDE_component.quotient[19]
quotient[20] <= lpm_divide:LPM_DIVIDE_component.quotient[20]
quotient[21] <= lpm_divide:LPM_DIVIDE_component.quotient[21]
quotient[22] <= lpm_divide:LPM_DIVIDE_component.quotient[22]
quotient[23] <= lpm_divide:LPM_DIVIDE_component.quotient[23]
quotient[24] <= lpm_divide:LPM_DIVIDE_component.quotient[24]
quotient[25] <= lpm_divide:LPM_DIVIDE_component.quotient[25]
quotient[26] <= lpm_divide:LPM_DIVIDE_component.quotient[26]
quotient[27] <= lpm_divide:LPM_DIVIDE_component.quotient[27]
quotient[28] <= lpm_divide:LPM_DIVIDE_component.quotient[28]
quotient[29] <= lpm_divide:LPM_DIVIDE_component.quotient[29]
quotient[30] <= lpm_divide:LPM_DIVIDE_component.quotient[30]
quotient[31] <= lpm_divide:LPM_DIVIDE_component.quotient[31]
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain[0]
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain[1]
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain[2]
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain[3]
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain[4]
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain[5]
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain[6]
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain[7]
remain[8] <= lpm_divide:LPM_DIVIDE_component.remain[8]
remain[9] <= lpm_divide:LPM_DIVIDE_component.remain[9]
remain[10] <= lpm_divide:LPM_DIVIDE_component.remain[10]
remain[11] <= lpm_divide:LPM_DIVIDE_component.remain[11]
remain[12] <= lpm_divide:LPM_DIVIDE_component.remain[12]
remain[13] <= lpm_divide:LPM_DIVIDE_component.remain[13]
remain[14] <= lpm_divide:LPM_DIVIDE_component.remain[14]
remain[15] <= lpm_divide:LPM_DIVIDE_component.remain[15]
remain[16] <= lpm_divide:LPM_DIVIDE_component.remain[16]
remain[17] <= lpm_divide:LPM_DIVIDE_component.remain[17]
remain[18] <= lpm_divide:LPM_DIVIDE_component.remain[18]
remain[19] <= lpm_divide:LPM_DIVIDE_component.remain[19]
remain[20] <= lpm_divide:LPM_DIVIDE_component.remain[20]
remain[21] <= lpm_divide:LPM_DIVIDE_component.remain[21]
remain[22] <= lpm_divide:LPM_DIVIDE_component.remain[22]
remain[23] <= lpm_divide:LPM_DIVIDE_component.remain[23]
remain[24] <= lpm_divide:LPM_DIVIDE_component.remain[24]
remain[25] <= lpm_divide:LPM_DIVIDE_component.remain[25]
remain[26] <= lpm_divide:LPM_DIVIDE_component.remain[26]
remain[27] <= lpm_divide:LPM_DIVIDE_component.remain[27]
remain[28] <= lpm_divide:LPM_DIVIDE_component.remain[28]
remain[29] <= lpm_divide:LPM_DIVIDE_component.remain[29]
remain[30] <= lpm_divide:LPM_DIVIDE_component.remain[30]
remain[31] <= lpm_divide:LPM_DIVIDE_component.remain[31]


|ULA_Full|Divide1:inst3|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_vqp:auto_generated.numer[0]
numer[1] => lpm_divide_vqp:auto_generated.numer[1]
numer[2] => lpm_divide_vqp:auto_generated.numer[2]
numer[3] => lpm_divide_vqp:auto_generated.numer[3]
numer[4] => lpm_divide_vqp:auto_generated.numer[4]
numer[5] => lpm_divide_vqp:auto_generated.numer[5]
numer[6] => lpm_divide_vqp:auto_generated.numer[6]
numer[7] => lpm_divide_vqp:auto_generated.numer[7]
numer[8] => lpm_divide_vqp:auto_generated.numer[8]
numer[9] => lpm_divide_vqp:auto_generated.numer[9]
numer[10] => lpm_divide_vqp:auto_generated.numer[10]
numer[11] => lpm_divide_vqp:auto_generated.numer[11]
numer[12] => lpm_divide_vqp:auto_generated.numer[12]
numer[13] => lpm_divide_vqp:auto_generated.numer[13]
numer[14] => lpm_divide_vqp:auto_generated.numer[14]
numer[15] => lpm_divide_vqp:auto_generated.numer[15]
numer[16] => lpm_divide_vqp:auto_generated.numer[16]
numer[17] => lpm_divide_vqp:auto_generated.numer[17]
numer[18] => lpm_divide_vqp:auto_generated.numer[18]
numer[19] => lpm_divide_vqp:auto_generated.numer[19]
numer[20] => lpm_divide_vqp:auto_generated.numer[20]
numer[21] => lpm_divide_vqp:auto_generated.numer[21]
numer[22] => lpm_divide_vqp:auto_generated.numer[22]
numer[23] => lpm_divide_vqp:auto_generated.numer[23]
numer[24] => lpm_divide_vqp:auto_generated.numer[24]
numer[25] => lpm_divide_vqp:auto_generated.numer[25]
numer[26] => lpm_divide_vqp:auto_generated.numer[26]
numer[27] => lpm_divide_vqp:auto_generated.numer[27]
numer[28] => lpm_divide_vqp:auto_generated.numer[28]
numer[29] => lpm_divide_vqp:auto_generated.numer[29]
numer[30] => lpm_divide_vqp:auto_generated.numer[30]
numer[31] => lpm_divide_vqp:auto_generated.numer[31]
denom[0] => lpm_divide_vqp:auto_generated.denom[0]
denom[1] => lpm_divide_vqp:auto_generated.denom[1]
denom[2] => lpm_divide_vqp:auto_generated.denom[2]
denom[3] => lpm_divide_vqp:auto_generated.denom[3]
denom[4] => lpm_divide_vqp:auto_generated.denom[4]
denom[5] => lpm_divide_vqp:auto_generated.denom[5]
denom[6] => lpm_divide_vqp:auto_generated.denom[6]
denom[7] => lpm_divide_vqp:auto_generated.denom[7]
denom[8] => lpm_divide_vqp:auto_generated.denom[8]
denom[9] => lpm_divide_vqp:auto_generated.denom[9]
denom[10] => lpm_divide_vqp:auto_generated.denom[10]
denom[11] => lpm_divide_vqp:auto_generated.denom[11]
denom[12] => lpm_divide_vqp:auto_generated.denom[12]
denom[13] => lpm_divide_vqp:auto_generated.denom[13]
denom[14] => lpm_divide_vqp:auto_generated.denom[14]
denom[15] => lpm_divide_vqp:auto_generated.denom[15]
denom[16] => lpm_divide_vqp:auto_generated.denom[16]
denom[17] => lpm_divide_vqp:auto_generated.denom[17]
denom[18] => lpm_divide_vqp:auto_generated.denom[18]
denom[19] => lpm_divide_vqp:auto_generated.denom[19]
denom[20] => lpm_divide_vqp:auto_generated.denom[20]
denom[21] => lpm_divide_vqp:auto_generated.denom[21]
denom[22] => lpm_divide_vqp:auto_generated.denom[22]
denom[23] => lpm_divide_vqp:auto_generated.denom[23]
denom[24] => lpm_divide_vqp:auto_generated.denom[24]
denom[25] => lpm_divide_vqp:auto_generated.denom[25]
denom[26] => lpm_divide_vqp:auto_generated.denom[26]
denom[27] => lpm_divide_vqp:auto_generated.denom[27]
denom[28] => lpm_divide_vqp:auto_generated.denom[28]
denom[29] => lpm_divide_vqp:auto_generated.denom[29]
denom[30] => lpm_divide_vqp:auto_generated.denom[30]
denom[31] => lpm_divide_vqp:auto_generated.denom[31]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_vqp:auto_generated.quotient[0]
quotient[1] <= lpm_divide_vqp:auto_generated.quotient[1]
quotient[2] <= lpm_divide_vqp:auto_generated.quotient[2]
quotient[3] <= lpm_divide_vqp:auto_generated.quotient[3]
quotient[4] <= lpm_divide_vqp:auto_generated.quotient[4]
quotient[5] <= lpm_divide_vqp:auto_generated.quotient[5]
quotient[6] <= lpm_divide_vqp:auto_generated.quotient[6]
quotient[7] <= lpm_divide_vqp:auto_generated.quotient[7]
quotient[8] <= lpm_divide_vqp:auto_generated.quotient[8]
quotient[9] <= lpm_divide_vqp:auto_generated.quotient[9]
quotient[10] <= lpm_divide_vqp:auto_generated.quotient[10]
quotient[11] <= lpm_divide_vqp:auto_generated.quotient[11]
quotient[12] <= lpm_divide_vqp:auto_generated.quotient[12]
quotient[13] <= lpm_divide_vqp:auto_generated.quotient[13]
quotient[14] <= lpm_divide_vqp:auto_generated.quotient[14]
quotient[15] <= lpm_divide_vqp:auto_generated.quotient[15]
quotient[16] <= lpm_divide_vqp:auto_generated.quotient[16]
quotient[17] <= lpm_divide_vqp:auto_generated.quotient[17]
quotient[18] <= lpm_divide_vqp:auto_generated.quotient[18]
quotient[19] <= lpm_divide_vqp:auto_generated.quotient[19]
quotient[20] <= lpm_divide_vqp:auto_generated.quotient[20]
quotient[21] <= lpm_divide_vqp:auto_generated.quotient[21]
quotient[22] <= lpm_divide_vqp:auto_generated.quotient[22]
quotient[23] <= lpm_divide_vqp:auto_generated.quotient[23]
quotient[24] <= lpm_divide_vqp:auto_generated.quotient[24]
quotient[25] <= lpm_divide_vqp:auto_generated.quotient[25]
quotient[26] <= lpm_divide_vqp:auto_generated.quotient[26]
quotient[27] <= lpm_divide_vqp:auto_generated.quotient[27]
quotient[28] <= lpm_divide_vqp:auto_generated.quotient[28]
quotient[29] <= lpm_divide_vqp:auto_generated.quotient[29]
quotient[30] <= lpm_divide_vqp:auto_generated.quotient[30]
quotient[31] <= lpm_divide_vqp:auto_generated.quotient[31]
remain[0] <= lpm_divide_vqp:auto_generated.remain[0]
remain[1] <= lpm_divide_vqp:auto_generated.remain[1]
remain[2] <= lpm_divide_vqp:auto_generated.remain[2]
remain[3] <= lpm_divide_vqp:auto_generated.remain[3]
remain[4] <= lpm_divide_vqp:auto_generated.remain[4]
remain[5] <= lpm_divide_vqp:auto_generated.remain[5]
remain[6] <= lpm_divide_vqp:auto_generated.remain[6]
remain[7] <= lpm_divide_vqp:auto_generated.remain[7]
remain[8] <= lpm_divide_vqp:auto_generated.remain[8]
remain[9] <= lpm_divide_vqp:auto_generated.remain[9]
remain[10] <= lpm_divide_vqp:auto_generated.remain[10]
remain[11] <= lpm_divide_vqp:auto_generated.remain[11]
remain[12] <= lpm_divide_vqp:auto_generated.remain[12]
remain[13] <= lpm_divide_vqp:auto_generated.remain[13]
remain[14] <= lpm_divide_vqp:auto_generated.remain[14]
remain[15] <= lpm_divide_vqp:auto_generated.remain[15]
remain[16] <= lpm_divide_vqp:auto_generated.remain[16]
remain[17] <= lpm_divide_vqp:auto_generated.remain[17]
remain[18] <= lpm_divide_vqp:auto_generated.remain[18]
remain[19] <= lpm_divide_vqp:auto_generated.remain[19]
remain[20] <= lpm_divide_vqp:auto_generated.remain[20]
remain[21] <= lpm_divide_vqp:auto_generated.remain[21]
remain[22] <= lpm_divide_vqp:auto_generated.remain[22]
remain[23] <= lpm_divide_vqp:auto_generated.remain[23]
remain[24] <= lpm_divide_vqp:auto_generated.remain[24]
remain[25] <= lpm_divide_vqp:auto_generated.remain[25]
remain[26] <= lpm_divide_vqp:auto_generated.remain[26]
remain[27] <= lpm_divide_vqp:auto_generated.remain[27]
remain[28] <= lpm_divide_vqp:auto_generated.remain[28]
remain[29] <= lpm_divide_vqp:auto_generated.remain[29]
remain[30] <= lpm_divide_vqp:auto_generated.remain[30]
remain[31] <= lpm_divide_vqp:auto_generated.remain[31]


|ULA_Full|Divide1:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_vqp:auto_generated
denom[0] => abs_divider_4dg:divider.denominator[0]
denom[1] => abs_divider_4dg:divider.denominator[1]
denom[2] => abs_divider_4dg:divider.denominator[2]
denom[3] => abs_divider_4dg:divider.denominator[3]
denom[4] => abs_divider_4dg:divider.denominator[4]
denom[5] => abs_divider_4dg:divider.denominator[5]
denom[6] => abs_divider_4dg:divider.denominator[6]
denom[7] => abs_divider_4dg:divider.denominator[7]
denom[8] => abs_divider_4dg:divider.denominator[8]
denom[9] => abs_divider_4dg:divider.denominator[9]
denom[10] => abs_divider_4dg:divider.denominator[10]
denom[11] => abs_divider_4dg:divider.denominator[11]
denom[12] => abs_divider_4dg:divider.denominator[12]
denom[13] => abs_divider_4dg:divider.denominator[13]
denom[14] => abs_divider_4dg:divider.denominator[14]
denom[15] => abs_divider_4dg:divider.denominator[15]
denom[16] => abs_divider_4dg:divider.denominator[16]
denom[17] => abs_divider_4dg:divider.denominator[17]
denom[18] => abs_divider_4dg:divider.denominator[18]
denom[19] => abs_divider_4dg:divider.denominator[19]
denom[20] => abs_divider_4dg:divider.denominator[20]
denom[21] => abs_divider_4dg:divider.denominator[21]
denom[22] => abs_divider_4dg:divider.denominator[22]
denom[23] => abs_divider_4dg:divider.denominator[23]
denom[24] => abs_divider_4dg:divider.denominator[24]
denom[25] => abs_divider_4dg:divider.denominator[25]
denom[26] => abs_divider_4dg:divider.denominator[26]
denom[27] => abs_divider_4dg:divider.denominator[27]
denom[28] => abs_divider_4dg:divider.denominator[28]
denom[29] => abs_divider_4dg:divider.denominator[29]
denom[30] => abs_divider_4dg:divider.denominator[30]
denom[31] => abs_divider_4dg:divider.denominator[31]
numer[0] => abs_divider_4dg:divider.numerator[0]
numer[1] => abs_divider_4dg:divider.numerator[1]
numer[2] => abs_divider_4dg:divider.numerator[2]
numer[3] => abs_divider_4dg:divider.numerator[3]
numer[4] => abs_divider_4dg:divider.numerator[4]
numer[5] => abs_divider_4dg:divider.numerator[5]
numer[6] => abs_divider_4dg:divider.numerator[6]
numer[7] => abs_divider_4dg:divider.numerator[7]
numer[8] => abs_divider_4dg:divider.numerator[8]
numer[9] => abs_divider_4dg:divider.numerator[9]
numer[10] => abs_divider_4dg:divider.numerator[10]
numer[11] => abs_divider_4dg:divider.numerator[11]
numer[12] => abs_divider_4dg:divider.numerator[12]
numer[13] => abs_divider_4dg:divider.numerator[13]
numer[14] => abs_divider_4dg:divider.numerator[14]
numer[15] => abs_divider_4dg:divider.numerator[15]
numer[16] => abs_divider_4dg:divider.numerator[16]
numer[17] => abs_divider_4dg:divider.numerator[17]
numer[18] => abs_divider_4dg:divider.numerator[18]
numer[19] => abs_divider_4dg:divider.numerator[19]
numer[20] => abs_divider_4dg:divider.numerator[20]
numer[21] => abs_divider_4dg:divider.numerator[21]
numer[22] => abs_divider_4dg:divider.numerator[22]
numer[23] => abs_divider_4dg:divider.numerator[23]
numer[24] => abs_divider_4dg:divider.numerator[24]
numer[25] => abs_divider_4dg:divider.numerator[25]
numer[26] => abs_divider_4dg:divider.numerator[26]
numer[27] => abs_divider_4dg:divider.numerator[27]
numer[28] => abs_divider_4dg:divider.numerator[28]
numer[29] => abs_divider_4dg:divider.numerator[29]
numer[30] => abs_divider_4dg:divider.numerator[30]
numer[31] => abs_divider_4dg:divider.numerator[31]
quotient[0] <= abs_divider_4dg:divider.quotient[0]
quotient[1] <= abs_divider_4dg:divider.quotient[1]
quotient[2] <= abs_divider_4dg:divider.quotient[2]
quotient[3] <= abs_divider_4dg:divider.quotient[3]
quotient[4] <= abs_divider_4dg:divider.quotient[4]
quotient[5] <= abs_divider_4dg:divider.quotient[5]
quotient[6] <= abs_divider_4dg:divider.quotient[6]
quotient[7] <= abs_divider_4dg:divider.quotient[7]
quotient[8] <= abs_divider_4dg:divider.quotient[8]
quotient[9] <= abs_divider_4dg:divider.quotient[9]
quotient[10] <= abs_divider_4dg:divider.quotient[10]
quotient[11] <= abs_divider_4dg:divider.quotient[11]
quotient[12] <= abs_divider_4dg:divider.quotient[12]
quotient[13] <= abs_divider_4dg:divider.quotient[13]
quotient[14] <= abs_divider_4dg:divider.quotient[14]
quotient[15] <= abs_divider_4dg:divider.quotient[15]
quotient[16] <= abs_divider_4dg:divider.quotient[16]
quotient[17] <= abs_divider_4dg:divider.quotient[17]
quotient[18] <= abs_divider_4dg:divider.quotient[18]
quotient[19] <= abs_divider_4dg:divider.quotient[19]
quotient[20] <= abs_divider_4dg:divider.quotient[20]
quotient[21] <= abs_divider_4dg:divider.quotient[21]
quotient[22] <= abs_divider_4dg:divider.quotient[22]
quotient[23] <= abs_divider_4dg:divider.quotient[23]
quotient[24] <= abs_divider_4dg:divider.quotient[24]
quotient[25] <= abs_divider_4dg:divider.quotient[25]
quotient[26] <= abs_divider_4dg:divider.quotient[26]
quotient[27] <= abs_divider_4dg:divider.quotient[27]
quotient[28] <= abs_divider_4dg:divider.quotient[28]
quotient[29] <= abs_divider_4dg:divider.quotient[29]
quotient[30] <= abs_divider_4dg:divider.quotient[30]
quotient[31] <= abs_divider_4dg:divider.quotient[31]
remain[0] <= abs_divider_4dg:divider.remainder[0]
remain[1] <= abs_divider_4dg:divider.remainder[1]
remain[2] <= abs_divider_4dg:divider.remainder[2]
remain[3] <= abs_divider_4dg:divider.remainder[3]
remain[4] <= abs_divider_4dg:divider.remainder[4]
remain[5] <= abs_divider_4dg:divider.remainder[5]
remain[6] <= abs_divider_4dg:divider.remainder[6]
remain[7] <= abs_divider_4dg:divider.remainder[7]
remain[8] <= abs_divider_4dg:divider.remainder[8]
remain[9] <= abs_divider_4dg:divider.remainder[9]
remain[10] <= abs_divider_4dg:divider.remainder[10]
remain[11] <= abs_divider_4dg:divider.remainder[11]
remain[12] <= abs_divider_4dg:divider.remainder[12]
remain[13] <= abs_divider_4dg:divider.remainder[13]
remain[14] <= abs_divider_4dg:divider.remainder[14]
remain[15] <= abs_divider_4dg:divider.remainder[15]
remain[16] <= abs_divider_4dg:divider.remainder[16]
remain[17] <= abs_divider_4dg:divider.remainder[17]
remain[18] <= abs_divider_4dg:divider.remainder[18]
remain[19] <= abs_divider_4dg:divider.remainder[19]
remain[20] <= abs_divider_4dg:divider.remainder[20]
remain[21] <= abs_divider_4dg:divider.remainder[21]
remain[22] <= abs_divider_4dg:divider.remainder[22]
remain[23] <= abs_divider_4dg:divider.remainder[23]
remain[24] <= abs_divider_4dg:divider.remainder[24]
remain[25] <= abs_divider_4dg:divider.remainder[25]
remain[26] <= abs_divider_4dg:divider.remainder[26]
remain[27] <= abs_divider_4dg:divider.remainder[27]
remain[28] <= abs_divider_4dg:divider.remainder[28]
remain[29] <= abs_divider_4dg:divider.remainder[29]
remain[30] <= abs_divider_4dg:divider.remainder[30]
remain[31] <= abs_divider_4dg:divider.remainder[31]


|ULA_Full|Divide1:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_vqp:auto_generated|abs_divider_4dg:divider
denominator[0] => lpm_abs_c4a:my_abs_den.data[0]
denominator[1] => lpm_abs_c4a:my_abs_den.data[1]
denominator[2] => lpm_abs_c4a:my_abs_den.data[2]
denominator[3] => lpm_abs_c4a:my_abs_den.data[3]
denominator[4] => lpm_abs_c4a:my_abs_den.data[4]
denominator[5] => lpm_abs_c4a:my_abs_den.data[5]
denominator[6] => lpm_abs_c4a:my_abs_den.data[6]
denominator[7] => lpm_abs_c4a:my_abs_den.data[7]
denominator[8] => lpm_abs_c4a:my_abs_den.data[8]
denominator[9] => lpm_abs_c4a:my_abs_den.data[9]
denominator[10] => lpm_abs_c4a:my_abs_den.data[10]
denominator[11] => lpm_abs_c4a:my_abs_den.data[11]
denominator[12] => lpm_abs_c4a:my_abs_den.data[12]
denominator[13] => lpm_abs_c4a:my_abs_den.data[13]
denominator[14] => lpm_abs_c4a:my_abs_den.data[14]
denominator[15] => lpm_abs_c4a:my_abs_den.data[15]
denominator[16] => lpm_abs_c4a:my_abs_den.data[16]
denominator[17] => lpm_abs_c4a:my_abs_den.data[17]
denominator[18] => lpm_abs_c4a:my_abs_den.data[18]
denominator[19] => lpm_abs_c4a:my_abs_den.data[19]
denominator[20] => lpm_abs_c4a:my_abs_den.data[20]
denominator[21] => lpm_abs_c4a:my_abs_den.data[21]
denominator[22] => lpm_abs_c4a:my_abs_den.data[22]
denominator[23] => lpm_abs_c4a:my_abs_den.data[23]
denominator[24] => lpm_abs_c4a:my_abs_den.data[24]
denominator[25] => lpm_abs_c4a:my_abs_den.data[25]
denominator[26] => lpm_abs_c4a:my_abs_den.data[26]
denominator[27] => lpm_abs_c4a:my_abs_den.data[27]
denominator[28] => lpm_abs_c4a:my_abs_den.data[28]
denominator[29] => lpm_abs_c4a:my_abs_den.data[29]
denominator[30] => lpm_abs_c4a:my_abs_den.data[30]
denominator[31] => lpm_abs_c4a:my_abs_den.data[31]
denominator[31] => diff_signs.IN1
numerator[0] => lpm_abs_c4a:my_abs_num.data[0]
numerator[1] => lpm_abs_c4a:my_abs_num.data[1]
numerator[2] => lpm_abs_c4a:my_abs_num.data[2]
numerator[3] => lpm_abs_c4a:my_abs_num.data[3]
numerator[4] => lpm_abs_c4a:my_abs_num.data[4]
numerator[5] => lpm_abs_c4a:my_abs_num.data[5]
numerator[6] => lpm_abs_c4a:my_abs_num.data[6]
numerator[7] => lpm_abs_c4a:my_abs_num.data[7]
numerator[8] => lpm_abs_c4a:my_abs_num.data[8]
numerator[9] => lpm_abs_c4a:my_abs_num.data[9]
numerator[10] => lpm_abs_c4a:my_abs_num.data[10]
numerator[11] => lpm_abs_c4a:my_abs_num.data[11]
numerator[12] => lpm_abs_c4a:my_abs_num.data[12]
numerator[13] => lpm_abs_c4a:my_abs_num.data[13]
numerator[14] => lpm_abs_c4a:my_abs_num.data[14]
numerator[15] => lpm_abs_c4a:my_abs_num.data[15]
numerator[16] => lpm_abs_c4a:my_abs_num.data[16]
numerator[17] => lpm_abs_c4a:my_abs_num.data[17]
numerator[18] => lpm_abs_c4a:my_abs_num.data[18]
numerator[19] => lpm_abs_c4a:my_abs_num.data[19]
numerator[20] => lpm_abs_c4a:my_abs_num.data[20]
numerator[21] => lpm_abs_c4a:my_abs_num.data[21]
numerator[22] => lpm_abs_c4a:my_abs_num.data[22]
numerator[23] => lpm_abs_c4a:my_abs_num.data[23]
numerator[24] => lpm_abs_c4a:my_abs_num.data[24]
numerator[25] => lpm_abs_c4a:my_abs_num.data[25]
numerator[26] => lpm_abs_c4a:my_abs_num.data[26]
numerator[27] => lpm_abs_c4a:my_abs_num.data[27]
numerator[28] => lpm_abs_c4a:my_abs_num.data[28]
numerator[29] => lpm_abs_c4a:my_abs_num.data[29]
numerator[30] => lpm_abs_c4a:my_abs_num.data[30]
numerator[31] => lpm_abs_c4a:my_abs_num.data[31]
numerator[31] => diff_signs.IN0
numerator[31] => _.IN0
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
quotient[0] <= quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= quotient[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= quotient[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= quotient[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= quotient[31].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= remainder[12].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= remainder[13].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= remainder[14].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= remainder[15].DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= remainder[16].DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= remainder[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= remainder[18].DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= remainder[19].DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= remainder[20].DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= remainder[21].DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= remainder[22].DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= remainder[23].DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= remainder[24].DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= remainder[25].DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= remainder[26].DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= remainder[27].DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= remainder[28].DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= remainder[29].DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= remainder[30].DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= remainder[31].DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|Divide1:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_vqp:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider
denominator[0] => add_sub_1tc:add_sub_0.datab[0]
denominator[0] => add_sub_2tc:add_sub_1.datab[0]
denominator[0] => op_11.IN8
denominator[0] => op_22.IN10
denominator[0] => op_25.IN12
denominator[0] => op_26.IN14
denominator[0] => op_27.IN16
denominator[0] => op_28.IN18
denominator[0] => op_29.IN20
denominator[0] => op_30.IN22
denominator[0] => op_1.IN24
denominator[0] => op_2.IN26
denominator[0] => op_3.IN28
denominator[0] => op_4.IN30
denominator[0] => op_5.IN32
denominator[0] => op_6.IN34
denominator[0] => op_7.IN36
denominator[0] => op_8.IN38
denominator[0] => op_9.IN40
denominator[0] => op_10.IN42
denominator[0] => op_12.IN44
denominator[0] => op_13.IN46
denominator[0] => op_14.IN48
denominator[0] => op_15.IN50
denominator[0] => op_16.IN52
denominator[0] => op_17.IN54
denominator[0] => op_18.IN56
denominator[0] => op_19.IN58
denominator[0] => op_20.IN60
denominator[0] => op_21.IN62
denominator[0] => op_23.IN64
denominator[0] => op_24.IN66
denominator[1] => sel[0].IN1
denominator[1] => add_sub_2tc:add_sub_1.datab[1]
denominator[1] => sel[32].IN1
denominator[1] => sel[64].IN1
denominator[1] => op_11.IN6
denominator[1] => sel[96].IN1
denominator[1] => op_22.IN8
denominator[1] => sel[128].IN1
denominator[1] => op_25.IN10
denominator[1] => sel[160].IN1
denominator[1] => op_26.IN12
denominator[1] => sel[192].IN1
denominator[1] => op_27.IN14
denominator[1] => sel[224].IN1
denominator[1] => op_28.IN16
denominator[1] => sel[256].IN1
denominator[1] => op_29.IN18
denominator[1] => sel[288].IN1
denominator[1] => op_30.IN20
denominator[1] => sel[320].IN1
denominator[1] => op_1.IN22
denominator[1] => sel[352].IN1
denominator[1] => op_2.IN24
denominator[1] => sel[384].IN1
denominator[1] => op_3.IN26
denominator[1] => sel[416].IN1
denominator[1] => op_4.IN28
denominator[1] => sel[448].IN1
denominator[1] => op_5.IN30
denominator[1] => sel[480].IN1
denominator[1] => op_6.IN32
denominator[1] => sel[512].IN1
denominator[1] => op_7.IN34
denominator[1] => sel[544].IN1
denominator[1] => op_8.IN36
denominator[1] => sel[576].IN1
denominator[1] => op_9.IN38
denominator[1] => sel[608].IN1
denominator[1] => op_10.IN40
denominator[1] => sel[640].IN1
denominator[1] => op_12.IN42
denominator[1] => sel[672].IN1
denominator[1] => op_13.IN44
denominator[1] => sel[704].IN1
denominator[1] => op_14.IN46
denominator[1] => sel[736].IN1
denominator[1] => op_15.IN48
denominator[1] => sel[768].IN1
denominator[1] => op_16.IN50
denominator[1] => sel[800].IN1
denominator[1] => op_17.IN52
denominator[1] => sel[832].IN1
denominator[1] => op_18.IN54
denominator[1] => sel[864].IN1
denominator[1] => op_19.IN56
denominator[1] => sel[896].IN1
denominator[1] => op_20.IN58
denominator[1] => sel[928].IN1
denominator[1] => op_21.IN60
denominator[1] => sel[960].IN1
denominator[1] => op_23.IN62
denominator[1] => sel[992].IN1
denominator[1] => op_24.IN64
denominator[1] => sel[1024].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[33].IN1
denominator[2] => sel[65].IN1
denominator[2] => op_11.IN4
denominator[2] => sel[97].IN1
denominator[2] => op_22.IN6
denominator[2] => sel[129].IN1
denominator[2] => op_25.IN8
denominator[2] => sel[161].IN1
denominator[2] => op_26.IN10
denominator[2] => sel[193].IN1
denominator[2] => op_27.IN12
denominator[2] => sel[225].IN1
denominator[2] => op_28.IN14
denominator[2] => sel[257].IN1
denominator[2] => op_29.IN16
denominator[2] => sel[289].IN1
denominator[2] => op_30.IN18
denominator[2] => sel[321].IN1
denominator[2] => op_1.IN20
denominator[2] => sel[353].IN1
denominator[2] => op_2.IN22
denominator[2] => sel[385].IN1
denominator[2] => op_3.IN24
denominator[2] => sel[417].IN1
denominator[2] => op_4.IN26
denominator[2] => sel[449].IN1
denominator[2] => op_5.IN28
denominator[2] => sel[481].IN1
denominator[2] => op_6.IN30
denominator[2] => sel[513].IN1
denominator[2] => op_7.IN32
denominator[2] => sel[545].IN1
denominator[2] => op_8.IN34
denominator[2] => sel[577].IN1
denominator[2] => op_9.IN36
denominator[2] => sel[609].IN1
denominator[2] => op_10.IN38
denominator[2] => sel[641].IN1
denominator[2] => op_12.IN40
denominator[2] => sel[673].IN1
denominator[2] => op_13.IN42
denominator[2] => sel[705].IN1
denominator[2] => op_14.IN44
denominator[2] => sel[737].IN1
denominator[2] => op_15.IN46
denominator[2] => sel[769].IN1
denominator[2] => op_16.IN48
denominator[2] => sel[801].IN1
denominator[2] => op_17.IN50
denominator[2] => sel[833].IN1
denominator[2] => op_18.IN52
denominator[2] => sel[865].IN1
denominator[2] => op_19.IN54
denominator[2] => sel[897].IN1
denominator[2] => op_20.IN56
denominator[2] => sel[929].IN1
denominator[2] => op_21.IN58
denominator[2] => sel[961].IN1
denominator[2] => op_23.IN60
denominator[2] => sel[993].IN1
denominator[2] => op_24.IN62
denominator[2] => sel[1025].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[34].IN1
denominator[3] => sel[66].IN1
denominator[3] => sel[98].IN1
denominator[3] => op_22.IN4
denominator[3] => sel[130].IN1
denominator[3] => op_25.IN6
denominator[3] => sel[162].IN1
denominator[3] => op_26.IN8
denominator[3] => sel[194].IN1
denominator[3] => op_27.IN10
denominator[3] => sel[226].IN1
denominator[3] => op_28.IN12
denominator[3] => sel[258].IN1
denominator[3] => op_29.IN14
denominator[3] => sel[290].IN1
denominator[3] => op_30.IN16
denominator[3] => sel[322].IN1
denominator[3] => op_1.IN18
denominator[3] => sel[354].IN1
denominator[3] => op_2.IN20
denominator[3] => sel[386].IN1
denominator[3] => op_3.IN22
denominator[3] => sel[418].IN1
denominator[3] => op_4.IN24
denominator[3] => sel[450].IN1
denominator[3] => op_5.IN26
denominator[3] => sel[482].IN1
denominator[3] => op_6.IN28
denominator[3] => sel[514].IN1
denominator[3] => op_7.IN30
denominator[3] => sel[546].IN1
denominator[3] => op_8.IN32
denominator[3] => sel[578].IN1
denominator[3] => op_9.IN34
denominator[3] => sel[610].IN1
denominator[3] => op_10.IN36
denominator[3] => sel[642].IN1
denominator[3] => op_12.IN38
denominator[3] => sel[674].IN1
denominator[3] => op_13.IN40
denominator[3] => sel[706].IN1
denominator[3] => op_14.IN42
denominator[3] => sel[738].IN1
denominator[3] => op_15.IN44
denominator[3] => sel[770].IN1
denominator[3] => op_16.IN46
denominator[3] => sel[802].IN1
denominator[3] => op_17.IN48
denominator[3] => sel[834].IN1
denominator[3] => op_18.IN50
denominator[3] => sel[866].IN1
denominator[3] => op_19.IN52
denominator[3] => sel[898].IN1
denominator[3] => op_20.IN54
denominator[3] => sel[930].IN1
denominator[3] => op_21.IN56
denominator[3] => sel[962].IN1
denominator[3] => op_23.IN58
denominator[3] => sel[994].IN1
denominator[3] => op_24.IN60
denominator[3] => sel[1026].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[35].IN1
denominator[4] => sel[67].IN1
denominator[4] => sel[99].IN1
denominator[4] => sel[131].IN1
denominator[4] => op_25.IN4
denominator[4] => sel[163].IN1
denominator[4] => op_26.IN6
denominator[4] => sel[195].IN1
denominator[4] => op_27.IN8
denominator[4] => sel[227].IN1
denominator[4] => op_28.IN10
denominator[4] => sel[259].IN1
denominator[4] => op_29.IN12
denominator[4] => sel[291].IN1
denominator[4] => op_30.IN14
denominator[4] => sel[323].IN1
denominator[4] => op_1.IN16
denominator[4] => sel[355].IN1
denominator[4] => op_2.IN18
denominator[4] => sel[387].IN1
denominator[4] => op_3.IN20
denominator[4] => sel[419].IN1
denominator[4] => op_4.IN22
denominator[4] => sel[451].IN1
denominator[4] => op_5.IN24
denominator[4] => sel[483].IN1
denominator[4] => op_6.IN26
denominator[4] => sel[515].IN1
denominator[4] => op_7.IN28
denominator[4] => sel[547].IN1
denominator[4] => op_8.IN30
denominator[4] => sel[579].IN1
denominator[4] => op_9.IN32
denominator[4] => sel[611].IN1
denominator[4] => op_10.IN34
denominator[4] => sel[643].IN1
denominator[4] => op_12.IN36
denominator[4] => sel[675].IN1
denominator[4] => op_13.IN38
denominator[4] => sel[707].IN1
denominator[4] => op_14.IN40
denominator[4] => sel[739].IN1
denominator[4] => op_15.IN42
denominator[4] => sel[771].IN1
denominator[4] => op_16.IN44
denominator[4] => sel[803].IN1
denominator[4] => op_17.IN46
denominator[4] => sel[835].IN1
denominator[4] => op_18.IN48
denominator[4] => sel[867].IN1
denominator[4] => op_19.IN50
denominator[4] => sel[899].IN1
denominator[4] => op_20.IN52
denominator[4] => sel[931].IN1
denominator[4] => op_21.IN54
denominator[4] => sel[963].IN1
denominator[4] => op_23.IN56
denominator[4] => sel[995].IN1
denominator[4] => op_24.IN58
denominator[4] => sel[1027].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[68].IN1
denominator[5] => sel[100].IN1
denominator[5] => sel[132].IN1
denominator[5] => sel[164].IN1
denominator[5] => op_26.IN4
denominator[5] => sel[196].IN1
denominator[5] => op_27.IN6
denominator[5] => sel[228].IN1
denominator[5] => op_28.IN8
denominator[5] => sel[260].IN1
denominator[5] => op_29.IN10
denominator[5] => sel[292].IN1
denominator[5] => op_30.IN12
denominator[5] => sel[324].IN1
denominator[5] => op_1.IN14
denominator[5] => sel[356].IN1
denominator[5] => op_2.IN16
denominator[5] => sel[388].IN1
denominator[5] => op_3.IN18
denominator[5] => sel[420].IN1
denominator[5] => op_4.IN20
denominator[5] => sel[452].IN1
denominator[5] => op_5.IN22
denominator[5] => sel[484].IN1
denominator[5] => op_6.IN24
denominator[5] => sel[516].IN1
denominator[5] => op_7.IN26
denominator[5] => sel[548].IN1
denominator[5] => op_8.IN28
denominator[5] => sel[580].IN1
denominator[5] => op_9.IN30
denominator[5] => sel[612].IN1
denominator[5] => op_10.IN32
denominator[5] => sel[644].IN1
denominator[5] => op_12.IN34
denominator[5] => sel[676].IN1
denominator[5] => op_13.IN36
denominator[5] => sel[708].IN1
denominator[5] => op_14.IN38
denominator[5] => sel[740].IN1
denominator[5] => op_15.IN40
denominator[5] => sel[772].IN1
denominator[5] => op_16.IN42
denominator[5] => sel[804].IN1
denominator[5] => op_17.IN44
denominator[5] => sel[836].IN1
denominator[5] => op_18.IN46
denominator[5] => sel[868].IN1
denominator[5] => op_19.IN48
denominator[5] => sel[900].IN1
denominator[5] => op_20.IN50
denominator[5] => sel[932].IN1
denominator[5] => op_21.IN52
denominator[5] => sel[964].IN1
denominator[5] => op_23.IN54
denominator[5] => sel[996].IN1
denominator[5] => op_24.IN56
denominator[5] => sel[1028].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[69].IN1
denominator[6] => sel[101].IN1
denominator[6] => sel[133].IN1
denominator[6] => sel[165].IN1
denominator[6] => sel[197].IN1
denominator[6] => op_27.IN4
denominator[6] => sel[229].IN1
denominator[6] => op_28.IN6
denominator[6] => sel[261].IN1
denominator[6] => op_29.IN8
denominator[6] => sel[293].IN1
denominator[6] => op_30.IN10
denominator[6] => sel[325].IN1
denominator[6] => op_1.IN12
denominator[6] => sel[357].IN1
denominator[6] => op_2.IN14
denominator[6] => sel[389].IN1
denominator[6] => op_3.IN16
denominator[6] => sel[421].IN1
denominator[6] => op_4.IN18
denominator[6] => sel[453].IN1
denominator[6] => op_5.IN20
denominator[6] => sel[485].IN1
denominator[6] => op_6.IN22
denominator[6] => sel[517].IN1
denominator[6] => op_7.IN24
denominator[6] => sel[549].IN1
denominator[6] => op_8.IN26
denominator[6] => sel[581].IN1
denominator[6] => op_9.IN28
denominator[6] => sel[613].IN1
denominator[6] => op_10.IN30
denominator[6] => sel[645].IN1
denominator[6] => op_12.IN32
denominator[6] => sel[677].IN1
denominator[6] => op_13.IN34
denominator[6] => sel[709].IN1
denominator[6] => op_14.IN36
denominator[6] => sel[741].IN1
denominator[6] => op_15.IN38
denominator[6] => sel[773].IN1
denominator[6] => op_16.IN40
denominator[6] => sel[805].IN1
denominator[6] => op_17.IN42
denominator[6] => sel[837].IN1
denominator[6] => op_18.IN44
denominator[6] => sel[869].IN1
denominator[6] => op_19.IN46
denominator[6] => sel[901].IN1
denominator[6] => op_20.IN48
denominator[6] => sel[933].IN1
denominator[6] => op_21.IN50
denominator[6] => sel[965].IN1
denominator[6] => op_23.IN52
denominator[6] => sel[997].IN1
denominator[6] => op_24.IN54
denominator[6] => sel[1029].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[70].IN1
denominator[7] => sel[102].IN1
denominator[7] => sel[134].IN1
denominator[7] => sel[166].IN1
denominator[7] => sel[198].IN1
denominator[7] => sel[230].IN1
denominator[7] => op_28.IN4
denominator[7] => sel[262].IN1
denominator[7] => op_29.IN6
denominator[7] => sel[294].IN1
denominator[7] => op_30.IN8
denominator[7] => sel[326].IN1
denominator[7] => op_1.IN10
denominator[7] => sel[358].IN1
denominator[7] => op_2.IN12
denominator[7] => sel[390].IN1
denominator[7] => op_3.IN14
denominator[7] => sel[422].IN1
denominator[7] => op_4.IN16
denominator[7] => sel[454].IN1
denominator[7] => op_5.IN18
denominator[7] => sel[486].IN1
denominator[7] => op_6.IN20
denominator[7] => sel[518].IN1
denominator[7] => op_7.IN22
denominator[7] => sel[550].IN1
denominator[7] => op_8.IN24
denominator[7] => sel[582].IN1
denominator[7] => op_9.IN26
denominator[7] => sel[614].IN1
denominator[7] => op_10.IN28
denominator[7] => sel[646].IN1
denominator[7] => op_12.IN30
denominator[7] => sel[678].IN1
denominator[7] => op_13.IN32
denominator[7] => sel[710].IN1
denominator[7] => op_14.IN34
denominator[7] => sel[742].IN1
denominator[7] => op_15.IN36
denominator[7] => sel[774].IN1
denominator[7] => op_16.IN38
denominator[7] => sel[806].IN1
denominator[7] => op_17.IN40
denominator[7] => sel[838].IN1
denominator[7] => op_18.IN42
denominator[7] => sel[870].IN1
denominator[7] => op_19.IN44
denominator[7] => sel[902].IN1
denominator[7] => op_20.IN46
denominator[7] => sel[934].IN1
denominator[7] => op_21.IN48
denominator[7] => sel[966].IN1
denominator[7] => op_23.IN50
denominator[7] => sel[998].IN1
denominator[7] => op_24.IN52
denominator[7] => sel[1030].IN1
denominator[8] => sel[7].IN1
denominator[8] => sel[39].IN1
denominator[8] => sel[71].IN1
denominator[8] => sel[103].IN1
denominator[8] => sel[135].IN1
denominator[8] => sel[167].IN1
denominator[8] => sel[199].IN1
denominator[8] => sel[231].IN1
denominator[8] => sel[263].IN1
denominator[8] => op_29.IN4
denominator[8] => sel[295].IN1
denominator[8] => op_30.IN6
denominator[8] => sel[327].IN1
denominator[8] => op_1.IN8
denominator[8] => sel[359].IN1
denominator[8] => op_2.IN10
denominator[8] => sel[391].IN1
denominator[8] => op_3.IN12
denominator[8] => sel[423].IN1
denominator[8] => op_4.IN14
denominator[8] => sel[455].IN1
denominator[8] => op_5.IN16
denominator[8] => sel[487].IN1
denominator[8] => op_6.IN18
denominator[8] => sel[519].IN1
denominator[8] => op_7.IN20
denominator[8] => sel[551].IN1
denominator[8] => op_8.IN22
denominator[8] => sel[583].IN1
denominator[8] => op_9.IN24
denominator[8] => sel[615].IN1
denominator[8] => op_10.IN26
denominator[8] => sel[647].IN1
denominator[8] => op_12.IN28
denominator[8] => sel[679].IN1
denominator[8] => op_13.IN30
denominator[8] => sel[711].IN1
denominator[8] => op_14.IN32
denominator[8] => sel[743].IN1
denominator[8] => op_15.IN34
denominator[8] => sel[775].IN1
denominator[8] => op_16.IN36
denominator[8] => sel[807].IN1
denominator[8] => op_17.IN38
denominator[8] => sel[839].IN1
denominator[8] => op_18.IN40
denominator[8] => sel[871].IN1
denominator[8] => op_19.IN42
denominator[8] => sel[903].IN1
denominator[8] => op_20.IN44
denominator[8] => sel[935].IN1
denominator[8] => op_21.IN46
denominator[8] => sel[967].IN1
denominator[8] => op_23.IN48
denominator[8] => sel[999].IN1
denominator[8] => op_24.IN50
denominator[8] => sel[1031].IN1
denominator[9] => sel[8].IN1
denominator[9] => sel[40].IN1
denominator[9] => sel[72].IN1
denominator[9] => sel[104].IN1
denominator[9] => sel[136].IN1
denominator[9] => sel[168].IN1
denominator[9] => sel[200].IN1
denominator[9] => sel[232].IN1
denominator[9] => sel[264].IN1
denominator[9] => sel[296].IN1
denominator[9] => op_30.IN4
denominator[9] => sel[328].IN1
denominator[9] => op_1.IN6
denominator[9] => sel[360].IN1
denominator[9] => op_2.IN8
denominator[9] => sel[392].IN1
denominator[9] => op_3.IN10
denominator[9] => sel[424].IN1
denominator[9] => op_4.IN12
denominator[9] => sel[456].IN1
denominator[9] => op_5.IN14
denominator[9] => sel[488].IN1
denominator[9] => op_6.IN16
denominator[9] => sel[520].IN1
denominator[9] => op_7.IN18
denominator[9] => sel[552].IN1
denominator[9] => op_8.IN20
denominator[9] => sel[584].IN1
denominator[9] => op_9.IN22
denominator[9] => sel[616].IN1
denominator[9] => op_10.IN24
denominator[9] => sel[648].IN1
denominator[9] => op_12.IN26
denominator[9] => sel[680].IN1
denominator[9] => op_13.IN28
denominator[9] => sel[712].IN1
denominator[9] => op_14.IN30
denominator[9] => sel[744].IN1
denominator[9] => op_15.IN32
denominator[9] => sel[776].IN1
denominator[9] => op_16.IN34
denominator[9] => sel[808].IN1
denominator[9] => op_17.IN36
denominator[9] => sel[840].IN1
denominator[9] => op_18.IN38
denominator[9] => sel[872].IN1
denominator[9] => op_19.IN40
denominator[9] => sel[904].IN1
denominator[9] => op_20.IN42
denominator[9] => sel[936].IN1
denominator[9] => op_21.IN44
denominator[9] => sel[968].IN1
denominator[9] => op_23.IN46
denominator[9] => sel[1000].IN1
denominator[9] => op_24.IN48
denominator[9] => sel[1032].IN1
denominator[10] => sel[9].IN1
denominator[10] => sel[41].IN1
denominator[10] => sel[73].IN1
denominator[10] => sel[105].IN1
denominator[10] => sel[137].IN1
denominator[10] => sel[169].IN1
denominator[10] => sel[201].IN1
denominator[10] => sel[233].IN1
denominator[10] => sel[265].IN1
denominator[10] => sel[297].IN1
denominator[10] => sel[329].IN1
denominator[10] => op_1.IN4
denominator[10] => sel[361].IN1
denominator[10] => op_2.IN6
denominator[10] => sel[393].IN1
denominator[10] => op_3.IN8
denominator[10] => sel[425].IN1
denominator[10] => op_4.IN10
denominator[10] => sel[457].IN1
denominator[10] => op_5.IN12
denominator[10] => sel[489].IN1
denominator[10] => op_6.IN14
denominator[10] => sel[521].IN1
denominator[10] => op_7.IN16
denominator[10] => sel[553].IN1
denominator[10] => op_8.IN18
denominator[10] => sel[585].IN1
denominator[10] => op_9.IN20
denominator[10] => sel[617].IN1
denominator[10] => op_10.IN22
denominator[10] => sel[649].IN1
denominator[10] => op_12.IN24
denominator[10] => sel[681].IN1
denominator[10] => op_13.IN26
denominator[10] => sel[713].IN1
denominator[10] => op_14.IN28
denominator[10] => sel[745].IN1
denominator[10] => op_15.IN30
denominator[10] => sel[777].IN1
denominator[10] => op_16.IN32
denominator[10] => sel[809].IN1
denominator[10] => op_17.IN34
denominator[10] => sel[841].IN1
denominator[10] => op_18.IN36
denominator[10] => sel[873].IN1
denominator[10] => op_19.IN38
denominator[10] => sel[905].IN1
denominator[10] => op_20.IN40
denominator[10] => sel[937].IN1
denominator[10] => op_21.IN42
denominator[10] => sel[969].IN1
denominator[10] => op_23.IN44
denominator[10] => sel[1001].IN1
denominator[10] => op_24.IN46
denominator[10] => sel[1033].IN1
denominator[11] => sel[10].IN1
denominator[11] => sel[42].IN1
denominator[11] => sel[74].IN1
denominator[11] => sel[106].IN1
denominator[11] => sel[138].IN1
denominator[11] => sel[170].IN1
denominator[11] => sel[202].IN1
denominator[11] => sel[234].IN1
denominator[11] => sel[266].IN1
denominator[11] => sel[298].IN1
denominator[11] => sel[330].IN1
denominator[11] => sel[362].IN1
denominator[11] => op_2.IN4
denominator[11] => sel[394].IN1
denominator[11] => op_3.IN6
denominator[11] => sel[426].IN1
denominator[11] => op_4.IN8
denominator[11] => sel[458].IN1
denominator[11] => op_5.IN10
denominator[11] => sel[490].IN1
denominator[11] => op_6.IN12
denominator[11] => sel[522].IN1
denominator[11] => op_7.IN14
denominator[11] => sel[554].IN1
denominator[11] => op_8.IN16
denominator[11] => sel[586].IN1
denominator[11] => op_9.IN18
denominator[11] => sel[618].IN1
denominator[11] => op_10.IN20
denominator[11] => sel[650].IN1
denominator[11] => op_12.IN22
denominator[11] => sel[682].IN1
denominator[11] => op_13.IN24
denominator[11] => sel[714].IN1
denominator[11] => op_14.IN26
denominator[11] => sel[746].IN1
denominator[11] => op_15.IN28
denominator[11] => sel[778].IN1
denominator[11] => op_16.IN30
denominator[11] => sel[810].IN1
denominator[11] => op_17.IN32
denominator[11] => sel[842].IN1
denominator[11] => op_18.IN34
denominator[11] => sel[874].IN1
denominator[11] => op_19.IN36
denominator[11] => sel[906].IN1
denominator[11] => op_20.IN38
denominator[11] => sel[938].IN1
denominator[11] => op_21.IN40
denominator[11] => sel[970].IN1
denominator[11] => op_23.IN42
denominator[11] => sel[1002].IN1
denominator[11] => op_24.IN44
denominator[11] => sel[1034].IN1
denominator[12] => sel[11].IN1
denominator[12] => sel[43].IN1
denominator[12] => sel[75].IN1
denominator[12] => sel[107].IN1
denominator[12] => sel[139].IN1
denominator[12] => sel[171].IN1
denominator[12] => sel[203].IN1
denominator[12] => sel[235].IN1
denominator[12] => sel[267].IN1
denominator[12] => sel[299].IN1
denominator[12] => sel[331].IN1
denominator[12] => sel[363].IN1
denominator[12] => sel[395].IN1
denominator[12] => op_3.IN4
denominator[12] => sel[427].IN1
denominator[12] => op_4.IN6
denominator[12] => sel[459].IN1
denominator[12] => op_5.IN8
denominator[12] => sel[491].IN1
denominator[12] => op_6.IN10
denominator[12] => sel[523].IN1
denominator[12] => op_7.IN12
denominator[12] => sel[555].IN1
denominator[12] => op_8.IN14
denominator[12] => sel[587].IN1
denominator[12] => op_9.IN16
denominator[12] => sel[619].IN1
denominator[12] => op_10.IN18
denominator[12] => sel[651].IN1
denominator[12] => op_12.IN20
denominator[12] => sel[683].IN1
denominator[12] => op_13.IN22
denominator[12] => sel[715].IN1
denominator[12] => op_14.IN24
denominator[12] => sel[747].IN1
denominator[12] => op_15.IN26
denominator[12] => sel[779].IN1
denominator[12] => op_16.IN28
denominator[12] => sel[811].IN1
denominator[12] => op_17.IN30
denominator[12] => sel[843].IN1
denominator[12] => op_18.IN32
denominator[12] => sel[875].IN1
denominator[12] => op_19.IN34
denominator[12] => sel[907].IN1
denominator[12] => op_20.IN36
denominator[12] => sel[939].IN1
denominator[12] => op_21.IN38
denominator[12] => sel[971].IN1
denominator[12] => op_23.IN40
denominator[12] => sel[1003].IN1
denominator[12] => op_24.IN42
denominator[12] => sel[1035].IN1
denominator[13] => sel[12].IN1
denominator[13] => sel[44].IN1
denominator[13] => sel[76].IN1
denominator[13] => sel[108].IN1
denominator[13] => sel[140].IN1
denominator[13] => sel[172].IN1
denominator[13] => sel[204].IN1
denominator[13] => sel[236].IN1
denominator[13] => sel[268].IN1
denominator[13] => sel[300].IN1
denominator[13] => sel[332].IN1
denominator[13] => sel[364].IN1
denominator[13] => sel[396].IN1
denominator[13] => sel[428].IN1
denominator[13] => op_4.IN4
denominator[13] => sel[460].IN1
denominator[13] => op_5.IN6
denominator[13] => sel[492].IN1
denominator[13] => op_6.IN8
denominator[13] => sel[524].IN1
denominator[13] => op_7.IN10
denominator[13] => sel[556].IN1
denominator[13] => op_8.IN12
denominator[13] => sel[588].IN1
denominator[13] => op_9.IN14
denominator[13] => sel[620].IN1
denominator[13] => op_10.IN16
denominator[13] => sel[652].IN1
denominator[13] => op_12.IN18
denominator[13] => sel[684].IN1
denominator[13] => op_13.IN20
denominator[13] => sel[716].IN1
denominator[13] => op_14.IN22
denominator[13] => sel[748].IN1
denominator[13] => op_15.IN24
denominator[13] => sel[780].IN1
denominator[13] => op_16.IN26
denominator[13] => sel[812].IN1
denominator[13] => op_17.IN28
denominator[13] => sel[844].IN1
denominator[13] => op_18.IN30
denominator[13] => sel[876].IN1
denominator[13] => op_19.IN32
denominator[13] => sel[908].IN1
denominator[13] => op_20.IN34
denominator[13] => sel[940].IN1
denominator[13] => op_21.IN36
denominator[13] => sel[972].IN1
denominator[13] => op_23.IN38
denominator[13] => sel[1004].IN1
denominator[13] => op_24.IN40
denominator[13] => sel[1036].IN1
denominator[14] => sel[13].IN1
denominator[14] => sel[45].IN1
denominator[14] => sel[77].IN1
denominator[14] => sel[109].IN1
denominator[14] => sel[141].IN1
denominator[14] => sel[173].IN1
denominator[14] => sel[205].IN1
denominator[14] => sel[237].IN1
denominator[14] => sel[269].IN1
denominator[14] => sel[301].IN1
denominator[14] => sel[333].IN1
denominator[14] => sel[365].IN1
denominator[14] => sel[397].IN1
denominator[14] => sel[429].IN1
denominator[14] => sel[461].IN1
denominator[14] => op_5.IN4
denominator[14] => sel[493].IN1
denominator[14] => op_6.IN6
denominator[14] => sel[525].IN1
denominator[14] => op_7.IN8
denominator[14] => sel[557].IN1
denominator[14] => op_8.IN10
denominator[14] => sel[589].IN1
denominator[14] => op_9.IN12
denominator[14] => sel[621].IN1
denominator[14] => op_10.IN14
denominator[14] => sel[653].IN1
denominator[14] => op_12.IN16
denominator[14] => sel[685].IN1
denominator[14] => op_13.IN18
denominator[14] => sel[717].IN1
denominator[14] => op_14.IN20
denominator[14] => sel[749].IN1
denominator[14] => op_15.IN22
denominator[14] => sel[781].IN1
denominator[14] => op_16.IN24
denominator[14] => sel[813].IN1
denominator[14] => op_17.IN26
denominator[14] => sel[845].IN1
denominator[14] => op_18.IN28
denominator[14] => sel[877].IN1
denominator[14] => op_19.IN30
denominator[14] => sel[909].IN1
denominator[14] => op_20.IN32
denominator[14] => sel[941].IN1
denominator[14] => op_21.IN34
denominator[14] => sel[973].IN1
denominator[14] => op_23.IN36
denominator[14] => sel[1005].IN1
denominator[14] => op_24.IN38
denominator[14] => sel[1037].IN1
denominator[15] => sel[14].IN1
denominator[15] => sel[46].IN1
denominator[15] => sel[78].IN1
denominator[15] => sel[110].IN1
denominator[15] => sel[142].IN1
denominator[15] => sel[174].IN1
denominator[15] => sel[206].IN1
denominator[15] => sel[238].IN1
denominator[15] => sel[270].IN1
denominator[15] => sel[302].IN1
denominator[15] => sel[334].IN1
denominator[15] => sel[366].IN1
denominator[15] => sel[398].IN1
denominator[15] => sel[430].IN1
denominator[15] => sel[462].IN1
denominator[15] => sel[494].IN1
denominator[15] => op_6.IN4
denominator[15] => sel[526].IN1
denominator[15] => op_7.IN6
denominator[15] => sel[558].IN1
denominator[15] => op_8.IN8
denominator[15] => sel[590].IN1
denominator[15] => op_9.IN10
denominator[15] => sel[622].IN1
denominator[15] => op_10.IN12
denominator[15] => sel[654].IN1
denominator[15] => op_12.IN14
denominator[15] => sel[686].IN1
denominator[15] => op_13.IN16
denominator[15] => sel[718].IN1
denominator[15] => op_14.IN18
denominator[15] => sel[750].IN1
denominator[15] => op_15.IN20
denominator[15] => sel[782].IN1
denominator[15] => op_16.IN22
denominator[15] => sel[814].IN1
denominator[15] => op_17.IN24
denominator[15] => sel[846].IN1
denominator[15] => op_18.IN26
denominator[15] => sel[878].IN1
denominator[15] => op_19.IN28
denominator[15] => sel[910].IN1
denominator[15] => op_20.IN30
denominator[15] => sel[942].IN1
denominator[15] => op_21.IN32
denominator[15] => sel[974].IN1
denominator[15] => op_23.IN34
denominator[15] => sel[1006].IN1
denominator[15] => op_24.IN36
denominator[15] => sel[1038].IN1
denominator[16] => sel[15].IN1
denominator[16] => sel[47].IN1
denominator[16] => sel[79].IN1
denominator[16] => sel[111].IN1
denominator[16] => sel[143].IN1
denominator[16] => sel[175].IN1
denominator[16] => sel[207].IN1
denominator[16] => sel[239].IN1
denominator[16] => sel[271].IN1
denominator[16] => sel[303].IN1
denominator[16] => sel[335].IN1
denominator[16] => sel[367].IN1
denominator[16] => sel[399].IN1
denominator[16] => sel[431].IN1
denominator[16] => sel[463].IN1
denominator[16] => sel[495].IN1
denominator[16] => sel[527].IN1
denominator[16] => op_7.IN4
denominator[16] => sel[559].IN1
denominator[16] => op_8.IN6
denominator[16] => sel[591].IN1
denominator[16] => op_9.IN8
denominator[16] => sel[623].IN1
denominator[16] => op_10.IN10
denominator[16] => sel[655].IN1
denominator[16] => op_12.IN12
denominator[16] => sel[687].IN1
denominator[16] => op_13.IN14
denominator[16] => sel[719].IN1
denominator[16] => op_14.IN16
denominator[16] => sel[751].IN1
denominator[16] => op_15.IN18
denominator[16] => sel[783].IN1
denominator[16] => op_16.IN20
denominator[16] => sel[815].IN1
denominator[16] => op_17.IN22
denominator[16] => sel[847].IN1
denominator[16] => op_18.IN24
denominator[16] => sel[879].IN1
denominator[16] => op_19.IN26
denominator[16] => sel[911].IN1
denominator[16] => op_20.IN28
denominator[16] => sel[943].IN1
denominator[16] => op_21.IN30
denominator[16] => sel[975].IN1
denominator[16] => op_23.IN32
denominator[16] => sel[1007].IN1
denominator[16] => op_24.IN34
denominator[16] => sel[1039].IN1
denominator[17] => sel[16].IN1
denominator[17] => sel[48].IN1
denominator[17] => sel[80].IN1
denominator[17] => sel[112].IN1
denominator[17] => sel[144].IN1
denominator[17] => sel[176].IN1
denominator[17] => sel[208].IN1
denominator[17] => sel[240].IN1
denominator[17] => sel[272].IN1
denominator[17] => sel[304].IN1
denominator[17] => sel[336].IN1
denominator[17] => sel[368].IN1
denominator[17] => sel[400].IN1
denominator[17] => sel[432].IN1
denominator[17] => sel[464].IN1
denominator[17] => sel[496].IN1
denominator[17] => sel[528].IN1
denominator[17] => sel[560].IN1
denominator[17] => op_8.IN4
denominator[17] => sel[592].IN1
denominator[17] => op_9.IN6
denominator[17] => sel[624].IN1
denominator[17] => op_10.IN8
denominator[17] => sel[656].IN1
denominator[17] => op_12.IN10
denominator[17] => sel[688].IN1
denominator[17] => op_13.IN12
denominator[17] => sel[720].IN1
denominator[17] => op_14.IN14
denominator[17] => sel[752].IN1
denominator[17] => op_15.IN16
denominator[17] => sel[784].IN1
denominator[17] => op_16.IN18
denominator[17] => sel[816].IN1
denominator[17] => op_17.IN20
denominator[17] => sel[848].IN1
denominator[17] => op_18.IN22
denominator[17] => sel[880].IN1
denominator[17] => op_19.IN24
denominator[17] => sel[912].IN1
denominator[17] => op_20.IN26
denominator[17] => sel[944].IN1
denominator[17] => op_21.IN28
denominator[17] => sel[976].IN1
denominator[17] => op_23.IN30
denominator[17] => sel[1008].IN1
denominator[17] => op_24.IN32
denominator[17] => sel[1040].IN1
denominator[18] => sel[17].IN1
denominator[18] => sel[49].IN1
denominator[18] => sel[81].IN1
denominator[18] => sel[113].IN1
denominator[18] => sel[145].IN1
denominator[18] => sel[177].IN1
denominator[18] => sel[209].IN1
denominator[18] => sel[241].IN1
denominator[18] => sel[273].IN1
denominator[18] => sel[305].IN1
denominator[18] => sel[337].IN1
denominator[18] => sel[369].IN1
denominator[18] => sel[401].IN1
denominator[18] => sel[433].IN1
denominator[18] => sel[465].IN1
denominator[18] => sel[497].IN1
denominator[18] => sel[529].IN1
denominator[18] => sel[561].IN1
denominator[18] => sel[593].IN1
denominator[18] => op_9.IN4
denominator[18] => sel[625].IN1
denominator[18] => op_10.IN6
denominator[18] => sel[657].IN1
denominator[18] => op_12.IN8
denominator[18] => sel[689].IN1
denominator[18] => op_13.IN10
denominator[18] => sel[721].IN1
denominator[18] => op_14.IN12
denominator[18] => sel[753].IN1
denominator[18] => op_15.IN14
denominator[18] => sel[785].IN1
denominator[18] => op_16.IN16
denominator[18] => sel[817].IN1
denominator[18] => op_17.IN18
denominator[18] => sel[849].IN1
denominator[18] => op_18.IN20
denominator[18] => sel[881].IN1
denominator[18] => op_19.IN22
denominator[18] => sel[913].IN1
denominator[18] => op_20.IN24
denominator[18] => sel[945].IN1
denominator[18] => op_21.IN26
denominator[18] => sel[977].IN1
denominator[18] => op_23.IN28
denominator[18] => sel[1009].IN1
denominator[18] => op_24.IN30
denominator[18] => sel[1041].IN1
denominator[19] => sel[18].IN1
denominator[19] => sel[50].IN1
denominator[19] => sel[82].IN1
denominator[19] => sel[114].IN1
denominator[19] => sel[146].IN1
denominator[19] => sel[178].IN1
denominator[19] => sel[210].IN1
denominator[19] => sel[242].IN1
denominator[19] => sel[274].IN1
denominator[19] => sel[306].IN1
denominator[19] => sel[338].IN1
denominator[19] => sel[370].IN1
denominator[19] => sel[402].IN1
denominator[19] => sel[434].IN1
denominator[19] => sel[466].IN1
denominator[19] => sel[498].IN1
denominator[19] => sel[530].IN1
denominator[19] => sel[562].IN1
denominator[19] => sel[594].IN1
denominator[19] => sel[626].IN1
denominator[19] => op_10.IN4
denominator[19] => sel[658].IN1
denominator[19] => op_12.IN6
denominator[19] => sel[690].IN1
denominator[19] => op_13.IN8
denominator[19] => sel[722].IN1
denominator[19] => op_14.IN10
denominator[19] => sel[754].IN1
denominator[19] => op_15.IN12
denominator[19] => sel[786].IN1
denominator[19] => op_16.IN14
denominator[19] => sel[818].IN1
denominator[19] => op_17.IN16
denominator[19] => sel[850].IN1
denominator[19] => op_18.IN18
denominator[19] => sel[882].IN1
denominator[19] => op_19.IN20
denominator[19] => sel[914].IN1
denominator[19] => op_20.IN22
denominator[19] => sel[946].IN1
denominator[19] => op_21.IN24
denominator[19] => sel[978].IN1
denominator[19] => op_23.IN26
denominator[19] => sel[1010].IN1
denominator[19] => op_24.IN28
denominator[19] => sel[1042].IN1
denominator[20] => sel[19].IN1
denominator[20] => sel[51].IN1
denominator[20] => sel[83].IN1
denominator[20] => sel[115].IN1
denominator[20] => sel[147].IN1
denominator[20] => sel[179].IN1
denominator[20] => sel[211].IN1
denominator[20] => sel[243].IN1
denominator[20] => sel[275].IN1
denominator[20] => sel[307].IN1
denominator[20] => sel[339].IN1
denominator[20] => sel[371].IN1
denominator[20] => sel[403].IN1
denominator[20] => sel[435].IN1
denominator[20] => sel[467].IN1
denominator[20] => sel[499].IN1
denominator[20] => sel[531].IN1
denominator[20] => sel[563].IN1
denominator[20] => sel[595].IN1
denominator[20] => sel[627].IN1
denominator[20] => sel[659].IN1
denominator[20] => op_12.IN4
denominator[20] => sel[691].IN1
denominator[20] => op_13.IN6
denominator[20] => sel[723].IN1
denominator[20] => op_14.IN8
denominator[20] => sel[755].IN1
denominator[20] => op_15.IN10
denominator[20] => sel[787].IN1
denominator[20] => op_16.IN12
denominator[20] => sel[819].IN1
denominator[20] => op_17.IN14
denominator[20] => sel[851].IN1
denominator[20] => op_18.IN16
denominator[20] => sel[883].IN1
denominator[20] => op_19.IN18
denominator[20] => sel[915].IN1
denominator[20] => op_20.IN20
denominator[20] => sel[947].IN1
denominator[20] => op_21.IN22
denominator[20] => sel[979].IN1
denominator[20] => op_23.IN24
denominator[20] => sel[1011].IN1
denominator[20] => op_24.IN26
denominator[20] => sel[1043].IN1
denominator[21] => sel[20].IN1
denominator[21] => sel[52].IN1
denominator[21] => sel[84].IN1
denominator[21] => sel[116].IN1
denominator[21] => sel[148].IN1
denominator[21] => sel[180].IN1
denominator[21] => sel[212].IN1
denominator[21] => sel[244].IN1
denominator[21] => sel[276].IN1
denominator[21] => sel[308].IN1
denominator[21] => sel[340].IN1
denominator[21] => sel[372].IN1
denominator[21] => sel[404].IN1
denominator[21] => sel[436].IN1
denominator[21] => sel[468].IN1
denominator[21] => sel[500].IN1
denominator[21] => sel[532].IN1
denominator[21] => sel[564].IN1
denominator[21] => sel[596].IN1
denominator[21] => sel[628].IN1
denominator[21] => sel[660].IN1
denominator[21] => sel[692].IN1
denominator[21] => op_13.IN4
denominator[21] => sel[724].IN1
denominator[21] => op_14.IN6
denominator[21] => sel[756].IN1
denominator[21] => op_15.IN8
denominator[21] => sel[788].IN1
denominator[21] => op_16.IN10
denominator[21] => sel[820].IN1
denominator[21] => op_17.IN12
denominator[21] => sel[852].IN1
denominator[21] => op_18.IN14
denominator[21] => sel[884].IN1
denominator[21] => op_19.IN16
denominator[21] => sel[916].IN1
denominator[21] => op_20.IN18
denominator[21] => sel[948].IN1
denominator[21] => op_21.IN20
denominator[21] => sel[980].IN1
denominator[21] => op_23.IN22
denominator[21] => sel[1012].IN1
denominator[21] => op_24.IN24
denominator[21] => sel[1044].IN1
denominator[22] => sel[21].IN1
denominator[22] => sel[53].IN1
denominator[22] => sel[85].IN1
denominator[22] => sel[117].IN1
denominator[22] => sel[149].IN1
denominator[22] => sel[181].IN1
denominator[22] => sel[213].IN1
denominator[22] => sel[245].IN1
denominator[22] => sel[277].IN1
denominator[22] => sel[309].IN1
denominator[22] => sel[341].IN1
denominator[22] => sel[373].IN1
denominator[22] => sel[405].IN1
denominator[22] => sel[437].IN1
denominator[22] => sel[469].IN1
denominator[22] => sel[501].IN1
denominator[22] => sel[533].IN1
denominator[22] => sel[565].IN1
denominator[22] => sel[597].IN1
denominator[22] => sel[629].IN1
denominator[22] => sel[661].IN1
denominator[22] => sel[693].IN1
denominator[22] => sel[725].IN1
denominator[22] => op_14.IN4
denominator[22] => sel[757].IN1
denominator[22] => op_15.IN6
denominator[22] => sel[789].IN1
denominator[22] => op_16.IN8
denominator[22] => sel[821].IN1
denominator[22] => op_17.IN10
denominator[22] => sel[853].IN1
denominator[22] => op_18.IN12
denominator[22] => sel[885].IN1
denominator[22] => op_19.IN14
denominator[22] => sel[917].IN1
denominator[22] => op_20.IN16
denominator[22] => sel[949].IN1
denominator[22] => op_21.IN18
denominator[22] => sel[981].IN1
denominator[22] => op_23.IN20
denominator[22] => sel[1013].IN1
denominator[22] => op_24.IN22
denominator[22] => sel[1045].IN1
denominator[23] => sel[22].IN1
denominator[23] => sel[54].IN1
denominator[23] => sel[86].IN1
denominator[23] => sel[118].IN1
denominator[23] => sel[150].IN1
denominator[23] => sel[182].IN1
denominator[23] => sel[214].IN1
denominator[23] => sel[246].IN1
denominator[23] => sel[278].IN1
denominator[23] => sel[310].IN1
denominator[23] => sel[342].IN1
denominator[23] => sel[374].IN1
denominator[23] => sel[406].IN1
denominator[23] => sel[438].IN1
denominator[23] => sel[470].IN1
denominator[23] => sel[502].IN1
denominator[23] => sel[534].IN1
denominator[23] => sel[566].IN1
denominator[23] => sel[598].IN1
denominator[23] => sel[630].IN1
denominator[23] => sel[662].IN1
denominator[23] => sel[694].IN1
denominator[23] => sel[726].IN1
denominator[23] => sel[758].IN1
denominator[23] => op_15.IN4
denominator[23] => sel[790].IN1
denominator[23] => op_16.IN6
denominator[23] => sel[822].IN1
denominator[23] => op_17.IN8
denominator[23] => sel[854].IN1
denominator[23] => op_18.IN10
denominator[23] => sel[886].IN1
denominator[23] => op_19.IN12
denominator[23] => sel[918].IN1
denominator[23] => op_20.IN14
denominator[23] => sel[950].IN1
denominator[23] => op_21.IN16
denominator[23] => sel[982].IN1
denominator[23] => op_23.IN18
denominator[23] => sel[1014].IN1
denominator[23] => op_24.IN20
denominator[23] => sel[1046].IN1
denominator[24] => sel[23].IN1
denominator[24] => sel[55].IN1
denominator[24] => sel[87].IN1
denominator[24] => sel[119].IN1
denominator[24] => sel[151].IN1
denominator[24] => sel[183].IN1
denominator[24] => sel[215].IN1
denominator[24] => sel[247].IN1
denominator[24] => sel[279].IN1
denominator[24] => sel[311].IN1
denominator[24] => sel[343].IN1
denominator[24] => sel[375].IN1
denominator[24] => sel[407].IN1
denominator[24] => sel[439].IN1
denominator[24] => sel[471].IN1
denominator[24] => sel[503].IN1
denominator[24] => sel[535].IN1
denominator[24] => sel[567].IN1
denominator[24] => sel[599].IN1
denominator[24] => sel[631].IN1
denominator[24] => sel[663].IN1
denominator[24] => sel[695].IN1
denominator[24] => sel[727].IN1
denominator[24] => sel[759].IN1
denominator[24] => sel[791].IN1
denominator[24] => op_16.IN4
denominator[24] => sel[823].IN1
denominator[24] => op_17.IN6
denominator[24] => sel[855].IN1
denominator[24] => op_18.IN8
denominator[24] => sel[887].IN1
denominator[24] => op_19.IN10
denominator[24] => sel[919].IN1
denominator[24] => op_20.IN12
denominator[24] => sel[951].IN1
denominator[24] => op_21.IN14
denominator[24] => sel[983].IN1
denominator[24] => op_23.IN16
denominator[24] => sel[1015].IN1
denominator[24] => op_24.IN18
denominator[24] => sel[1047].IN1
denominator[25] => sel[24].IN1
denominator[25] => sel[56].IN1
denominator[25] => sel[88].IN1
denominator[25] => sel[120].IN1
denominator[25] => sel[152].IN1
denominator[25] => sel[184].IN1
denominator[25] => sel[216].IN1
denominator[25] => sel[248].IN1
denominator[25] => sel[280].IN1
denominator[25] => sel[312].IN1
denominator[25] => sel[344].IN1
denominator[25] => sel[376].IN1
denominator[25] => sel[408].IN1
denominator[25] => sel[440].IN1
denominator[25] => sel[472].IN1
denominator[25] => sel[504].IN1
denominator[25] => sel[536].IN1
denominator[25] => sel[568].IN1
denominator[25] => sel[600].IN1
denominator[25] => sel[632].IN1
denominator[25] => sel[664].IN1
denominator[25] => sel[696].IN1
denominator[25] => sel[728].IN1
denominator[25] => sel[760].IN1
denominator[25] => sel[792].IN1
denominator[25] => sel[824].IN1
denominator[25] => op_17.IN4
denominator[25] => sel[856].IN1
denominator[25] => op_18.IN6
denominator[25] => sel[888].IN1
denominator[25] => op_19.IN8
denominator[25] => sel[920].IN1
denominator[25] => op_20.IN10
denominator[25] => sel[952].IN1
denominator[25] => op_21.IN12
denominator[25] => sel[984].IN1
denominator[25] => op_23.IN14
denominator[25] => sel[1016].IN1
denominator[25] => op_24.IN16
denominator[25] => sel[1048].IN1
denominator[26] => sel[25].IN1
denominator[26] => sel[57].IN1
denominator[26] => sel[89].IN1
denominator[26] => sel[121].IN1
denominator[26] => sel[153].IN1
denominator[26] => sel[185].IN1
denominator[26] => sel[217].IN1
denominator[26] => sel[249].IN1
denominator[26] => sel[281].IN1
denominator[26] => sel[313].IN1
denominator[26] => sel[345].IN1
denominator[26] => sel[377].IN1
denominator[26] => sel[409].IN1
denominator[26] => sel[441].IN1
denominator[26] => sel[473].IN1
denominator[26] => sel[505].IN1
denominator[26] => sel[537].IN1
denominator[26] => sel[569].IN1
denominator[26] => sel[601].IN1
denominator[26] => sel[633].IN1
denominator[26] => sel[665].IN1
denominator[26] => sel[697].IN1
denominator[26] => sel[729].IN1
denominator[26] => sel[761].IN1
denominator[26] => sel[793].IN1
denominator[26] => sel[825].IN1
denominator[26] => sel[857].IN1
denominator[26] => op_18.IN4
denominator[26] => sel[889].IN1
denominator[26] => op_19.IN6
denominator[26] => sel[921].IN1
denominator[26] => op_20.IN8
denominator[26] => sel[953].IN1
denominator[26] => op_21.IN10
denominator[26] => sel[985].IN1
denominator[26] => op_23.IN12
denominator[26] => sel[1017].IN1
denominator[26] => op_24.IN14
denominator[26] => sel[1049].IN1
denominator[27] => sel[26].IN1
denominator[27] => sel[58].IN1
denominator[27] => sel[90].IN1
denominator[27] => sel[122].IN1
denominator[27] => sel[154].IN1
denominator[27] => sel[186].IN1
denominator[27] => sel[218].IN1
denominator[27] => sel[250].IN1
denominator[27] => sel[282].IN1
denominator[27] => sel[314].IN1
denominator[27] => sel[346].IN1
denominator[27] => sel[378].IN1
denominator[27] => sel[410].IN1
denominator[27] => sel[442].IN1
denominator[27] => sel[474].IN1
denominator[27] => sel[506].IN1
denominator[27] => sel[538].IN1
denominator[27] => sel[570].IN1
denominator[27] => sel[602].IN1
denominator[27] => sel[634].IN1
denominator[27] => sel[666].IN1
denominator[27] => sel[698].IN1
denominator[27] => sel[730].IN1
denominator[27] => sel[762].IN1
denominator[27] => sel[794].IN1
denominator[27] => sel[826].IN1
denominator[27] => sel[858].IN1
denominator[27] => sel[890].IN1
denominator[27] => op_19.IN4
denominator[27] => sel[922].IN1
denominator[27] => op_20.IN6
denominator[27] => sel[954].IN1
denominator[27] => op_21.IN8
denominator[27] => sel[986].IN1
denominator[27] => op_23.IN10
denominator[27] => sel[1018].IN1
denominator[27] => op_24.IN12
denominator[27] => sel[1050].IN1
denominator[28] => sel[27].IN1
denominator[28] => sel[59].IN1
denominator[28] => sel[91].IN1
denominator[28] => sel[123].IN1
denominator[28] => sel[155].IN1
denominator[28] => sel[187].IN1
denominator[28] => sel[219].IN1
denominator[28] => sel[251].IN1
denominator[28] => sel[283].IN1
denominator[28] => sel[315].IN1
denominator[28] => sel[347].IN1
denominator[28] => sel[379].IN1
denominator[28] => sel[411].IN1
denominator[28] => sel[443].IN1
denominator[28] => sel[475].IN1
denominator[28] => sel[507].IN1
denominator[28] => sel[539].IN1
denominator[28] => sel[571].IN1
denominator[28] => sel[603].IN1
denominator[28] => sel[635].IN1
denominator[28] => sel[667].IN1
denominator[28] => sel[699].IN1
denominator[28] => sel[731].IN1
denominator[28] => sel[763].IN1
denominator[28] => sel[795].IN1
denominator[28] => sel[827].IN1
denominator[28] => sel[859].IN1
denominator[28] => sel[891].IN1
denominator[28] => sel[923].IN1
denominator[28] => op_20.IN4
denominator[28] => sel[955].IN1
denominator[28] => op_21.IN6
denominator[28] => sel[987].IN1
denominator[28] => op_23.IN8
denominator[28] => sel[1019].IN1
denominator[28] => op_24.IN10
denominator[28] => sel[1051].IN1
denominator[29] => sel[28].IN1
denominator[29] => sel[60].IN1
denominator[29] => sel[92].IN1
denominator[29] => sel[124].IN1
denominator[29] => sel[156].IN1
denominator[29] => sel[188].IN1
denominator[29] => sel[220].IN1
denominator[29] => sel[252].IN1
denominator[29] => sel[284].IN1
denominator[29] => sel[316].IN1
denominator[29] => sel[348].IN1
denominator[29] => sel[380].IN1
denominator[29] => sel[412].IN1
denominator[29] => sel[444].IN1
denominator[29] => sel[476].IN1
denominator[29] => sel[508].IN1
denominator[29] => sel[540].IN1
denominator[29] => sel[572].IN1
denominator[29] => sel[604].IN1
denominator[29] => sel[636].IN1
denominator[29] => sel[668].IN1
denominator[29] => sel[700].IN1
denominator[29] => sel[732].IN1
denominator[29] => sel[764].IN1
denominator[29] => sel[796].IN1
denominator[29] => sel[828].IN1
denominator[29] => sel[860].IN1
denominator[29] => sel[892].IN1
denominator[29] => sel[924].IN1
denominator[29] => sel[956].IN1
denominator[29] => op_21.IN4
denominator[29] => sel[988].IN1
denominator[29] => op_23.IN6
denominator[29] => sel[1020].IN1
denominator[29] => op_24.IN8
denominator[29] => sel[1052].IN1
denominator[30] => sel[29].IN1
denominator[30] => sel[61].IN1
denominator[30] => sel[93].IN1
denominator[30] => sel[125].IN1
denominator[30] => sel[157].IN1
denominator[30] => sel[189].IN1
denominator[30] => sel[221].IN1
denominator[30] => sel[253].IN1
denominator[30] => sel[285].IN1
denominator[30] => sel[317].IN1
denominator[30] => sel[349].IN1
denominator[30] => sel[381].IN1
denominator[30] => sel[413].IN1
denominator[30] => sel[445].IN1
denominator[30] => sel[477].IN1
denominator[30] => sel[509].IN1
denominator[30] => sel[541].IN1
denominator[30] => sel[573].IN1
denominator[30] => sel[605].IN1
denominator[30] => sel[637].IN1
denominator[30] => sel[669].IN1
denominator[30] => sel[701].IN1
denominator[30] => sel[733].IN1
denominator[30] => sel[765].IN1
denominator[30] => sel[797].IN1
denominator[30] => sel[829].IN1
denominator[30] => sel[861].IN1
denominator[30] => sel[893].IN1
denominator[30] => sel[925].IN1
denominator[30] => sel[957].IN1
denominator[30] => sel[989].IN1
denominator[30] => op_23.IN4
denominator[30] => sel[1021].IN1
denominator[30] => op_24.IN6
denominator[30] => sel[1053].IN1
denominator[31] => sel[30].IN1
denominator[31] => sel[62].IN1
denominator[31] => sel[94].IN1
denominator[31] => sel[126].IN1
denominator[31] => sel[158].IN1
denominator[31] => sel[190].IN1
denominator[31] => sel[222].IN1
denominator[31] => sel[254].IN1
denominator[31] => sel[286].IN1
denominator[31] => sel[318].IN1
denominator[31] => sel[350].IN1
denominator[31] => sel[382].IN1
denominator[31] => sel[414].IN1
denominator[31] => sel[446].IN1
denominator[31] => sel[478].IN1
denominator[31] => sel[510].IN1
denominator[31] => sel[542].IN1
denominator[31] => sel[574].IN1
denominator[31] => sel[606].IN1
denominator[31] => sel[638].IN1
denominator[31] => sel[670].IN1
denominator[31] => sel[702].IN1
denominator[31] => sel[734].IN1
denominator[31] => sel[766].IN1
denominator[31] => sel[798].IN1
denominator[31] => sel[830].IN1
denominator[31] => sel[862].IN1
denominator[31] => sel[894].IN1
denominator[31] => sel[926].IN1
denominator[31] => sel[958].IN1
denominator[31] => sel[990].IN1
denominator[31] => sel[1022].IN1
denominator[31] => op_24.IN4
denominator[31] => sel[1054].IN1
numerator[0] => StageOut[992].IN0
numerator[0] => op_24.IN65
numerator[1] => StageOut[960].IN0
numerator[1] => op_23.IN63
numerator[2] => StageOut[928].IN0
numerator[2] => op_21.IN61
numerator[3] => StageOut[896].IN0
numerator[3] => op_20.IN59
numerator[4] => StageOut[864].IN0
numerator[4] => op_19.IN57
numerator[5] => StageOut[832].IN0
numerator[5] => op_18.IN55
numerator[6] => StageOut[800].IN0
numerator[6] => op_17.IN53
numerator[7] => StageOut[768].IN0
numerator[7] => op_16.IN51
numerator[8] => StageOut[736].IN0
numerator[8] => op_15.IN49
numerator[9] => StageOut[704].IN0
numerator[9] => op_14.IN47
numerator[10] => StageOut[672].IN0
numerator[10] => op_13.IN45
numerator[11] => StageOut[640].IN0
numerator[11] => op_12.IN43
numerator[12] => StageOut[608].IN0
numerator[12] => op_10.IN41
numerator[13] => StageOut[576].IN0
numerator[13] => op_9.IN39
numerator[14] => StageOut[544].IN0
numerator[14] => op_8.IN37
numerator[15] => StageOut[512].IN0
numerator[15] => op_7.IN35
numerator[16] => StageOut[480].IN0
numerator[16] => op_6.IN33
numerator[17] => StageOut[448].IN0
numerator[17] => op_5.IN31
numerator[18] => StageOut[416].IN0
numerator[18] => op_4.IN29
numerator[19] => StageOut[384].IN0
numerator[19] => op_3.IN27
numerator[20] => StageOut[352].IN0
numerator[20] => op_2.IN25
numerator[21] => StageOut[320].IN0
numerator[21] => op_1.IN23
numerator[22] => StageOut[288].IN0
numerator[22] => op_30.IN21
numerator[23] => StageOut[256].IN0
numerator[23] => op_29.IN19
numerator[24] => StageOut[224].IN0
numerator[24] => op_28.IN17
numerator[25] => StageOut[192].IN0
numerator[25] => op_27.IN15
numerator[26] => StageOut[160].IN0
numerator[26] => op_26.IN13
numerator[27] => StageOut[128].IN0
numerator[27] => op_25.IN11
numerator[28] => StageOut[96].IN0
numerator[28] => op_22.IN9
numerator[29] => StageOut[64].IN0
numerator[29] => op_11.IN7
numerator[30] => add_sub_2tc:add_sub_1.dataa[0]
numerator[30] => StageOut[32].IN0
numerator[31] => add_sub_1tc:add_sub_0.dataa[0]
numerator[31] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient_tmp[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient_tmp[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient_tmp[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient_tmp[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient_tmp[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient_tmp[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient_tmp[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient_tmp[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient_tmp[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient_tmp[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient_tmp[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient_tmp[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= quotient_tmp[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= quotient_tmp[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= quotient_tmp[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= quotient_tmp[31].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[992].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[993].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[994].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[995].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[996].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[997].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[998].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[999].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[1000].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[1001].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[1002].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[1003].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[1004].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= StageOut[1005].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= StageOut[1006].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= StageOut[1007].DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= StageOut[1008].DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= StageOut[1009].DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= StageOut[1010].DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= StageOut[1011].DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= StageOut[1012].DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= StageOut[1013].DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= StageOut[1014].DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= StageOut[1015].DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= StageOut[1016].DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= StageOut[1017].DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= StageOut[1018].DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= StageOut[1019].DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= StageOut[1020].DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= StageOut[1021].DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= StageOut[1022].DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= StageOut[1023].DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|Divide1:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_vqp:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_1tc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|Divide1:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_vqp:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_2tc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|Divide1:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_vqp:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den
data[0] => _.IN0
data[0] => cs1a[0].SUM_IN
data[0] => result[0].DATAIN
data[1] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => cs1a[0].IN1
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => overflow.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= cs1a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= cs1a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= cs1a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= cs1a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= cs1a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= cs1a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= cs1a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= cs1a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= cs1a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= cs1a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= cs1a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= cs1a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= cs1a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= cs1a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= cs1a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= cs1a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= cs1a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= cs1a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= cs1a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= cs1a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= cs1a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= cs1a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= cs1a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= cs1a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= cs1a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= cs1a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= cs1a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= cs1a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= cs1a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= cs1a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= cs1a[31].DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|Divide1:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_vqp:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num
data[0] => _.IN0
data[0] => cs1a[0].SUM_IN
data[0] => result[0].DATAIN
data[1] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => cs1a[0].IN1
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => overflow.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= cs1a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= cs1a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= cs1a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= cs1a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= cs1a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= cs1a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= cs1a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= cs1a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= cs1a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= cs1a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= cs1a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= cs1a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= cs1a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= cs1a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= cs1a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= cs1a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= cs1a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= cs1a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= cs1a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= cs1a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= cs1a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= cs1a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= cs1a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= cs1a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= cs1a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= cs1a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= cs1a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= cs1a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= cs1a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= cs1a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= cs1a[31].DB_MAX_OUTPUT_PORT_TYPE


|ULA_Full|Mux_2:inst13
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|ULA_Full|Mux_2:inst13|LPM_MUX:LPM_MUX_component
data[0][0] => mux_0de:auto_generated.data[0]
data[0][1] => mux_0de:auto_generated.data[1]
data[0][2] => mux_0de:auto_generated.data[2]
data[0][3] => mux_0de:auto_generated.data[3]
data[0][4] => mux_0de:auto_generated.data[4]
data[0][5] => mux_0de:auto_generated.data[5]
data[0][6] => mux_0de:auto_generated.data[6]
data[0][7] => mux_0de:auto_generated.data[7]
data[0][8] => mux_0de:auto_generated.data[8]
data[0][9] => mux_0de:auto_generated.data[9]
data[0][10] => mux_0de:auto_generated.data[10]
data[0][11] => mux_0de:auto_generated.data[11]
data[0][12] => mux_0de:auto_generated.data[12]
data[0][13] => mux_0de:auto_generated.data[13]
data[0][14] => mux_0de:auto_generated.data[14]
data[0][15] => mux_0de:auto_generated.data[15]
data[0][16] => mux_0de:auto_generated.data[16]
data[0][17] => mux_0de:auto_generated.data[17]
data[0][18] => mux_0de:auto_generated.data[18]
data[0][19] => mux_0de:auto_generated.data[19]
data[0][20] => mux_0de:auto_generated.data[20]
data[0][21] => mux_0de:auto_generated.data[21]
data[0][22] => mux_0de:auto_generated.data[22]
data[0][23] => mux_0de:auto_generated.data[23]
data[0][24] => mux_0de:auto_generated.data[24]
data[0][25] => mux_0de:auto_generated.data[25]
data[0][26] => mux_0de:auto_generated.data[26]
data[0][27] => mux_0de:auto_generated.data[27]
data[0][28] => mux_0de:auto_generated.data[28]
data[0][29] => mux_0de:auto_generated.data[29]
data[0][30] => mux_0de:auto_generated.data[30]
data[0][31] => mux_0de:auto_generated.data[31]
data[1][0] => mux_0de:auto_generated.data[32]
data[1][1] => mux_0de:auto_generated.data[33]
data[1][2] => mux_0de:auto_generated.data[34]
data[1][3] => mux_0de:auto_generated.data[35]
data[1][4] => mux_0de:auto_generated.data[36]
data[1][5] => mux_0de:auto_generated.data[37]
data[1][6] => mux_0de:auto_generated.data[38]
data[1][7] => mux_0de:auto_generated.data[39]
data[1][8] => mux_0de:auto_generated.data[40]
data[1][9] => mux_0de:auto_generated.data[41]
data[1][10] => mux_0de:auto_generated.data[42]
data[1][11] => mux_0de:auto_generated.data[43]
data[1][12] => mux_0de:auto_generated.data[44]
data[1][13] => mux_0de:auto_generated.data[45]
data[1][14] => mux_0de:auto_generated.data[46]
data[1][15] => mux_0de:auto_generated.data[47]
data[1][16] => mux_0de:auto_generated.data[48]
data[1][17] => mux_0de:auto_generated.data[49]
data[1][18] => mux_0de:auto_generated.data[50]
data[1][19] => mux_0de:auto_generated.data[51]
data[1][20] => mux_0de:auto_generated.data[52]
data[1][21] => mux_0de:auto_generated.data[53]
data[1][22] => mux_0de:auto_generated.data[54]
data[1][23] => mux_0de:auto_generated.data[55]
data[1][24] => mux_0de:auto_generated.data[56]
data[1][25] => mux_0de:auto_generated.data[57]
data[1][26] => mux_0de:auto_generated.data[58]
data[1][27] => mux_0de:auto_generated.data[59]
data[1][28] => mux_0de:auto_generated.data[60]
data[1][29] => mux_0de:auto_generated.data[61]
data[1][30] => mux_0de:auto_generated.data[62]
data[1][31] => mux_0de:auto_generated.data[63]
sel[0] => mux_0de:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0de:auto_generated.result[0]
result[1] <= mux_0de:auto_generated.result[1]
result[2] <= mux_0de:auto_generated.result[2]
result[3] <= mux_0de:auto_generated.result[3]
result[4] <= mux_0de:auto_generated.result[4]
result[5] <= mux_0de:auto_generated.result[5]
result[6] <= mux_0de:auto_generated.result[6]
result[7] <= mux_0de:auto_generated.result[7]
result[8] <= mux_0de:auto_generated.result[8]
result[9] <= mux_0de:auto_generated.result[9]
result[10] <= mux_0de:auto_generated.result[10]
result[11] <= mux_0de:auto_generated.result[11]
result[12] <= mux_0de:auto_generated.result[12]
result[13] <= mux_0de:auto_generated.result[13]
result[14] <= mux_0de:auto_generated.result[14]
result[15] <= mux_0de:auto_generated.result[15]
result[16] <= mux_0de:auto_generated.result[16]
result[17] <= mux_0de:auto_generated.result[17]
result[18] <= mux_0de:auto_generated.result[18]
result[19] <= mux_0de:auto_generated.result[19]
result[20] <= mux_0de:auto_generated.result[20]
result[21] <= mux_0de:auto_generated.result[21]
result[22] <= mux_0de:auto_generated.result[22]
result[23] <= mux_0de:auto_generated.result[23]
result[24] <= mux_0de:auto_generated.result[24]
result[25] <= mux_0de:auto_generated.result[25]
result[26] <= mux_0de:auto_generated.result[26]
result[27] <= mux_0de:auto_generated.result[27]
result[28] <= mux_0de:auto_generated.result[28]
result[29] <= mux_0de:auto_generated.result[29]
result[30] <= mux_0de:auto_generated.result[30]
result[31] <= mux_0de:auto_generated.result[31]


|ULA_Full|Mux_2:inst13|LPM_MUX:LPM_MUX_component|mux_0de:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|Mux_2:inst14
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|ULA_Full|Mux_2:inst14|LPM_MUX:LPM_MUX_component
data[0][0] => mux_0de:auto_generated.data[0]
data[0][1] => mux_0de:auto_generated.data[1]
data[0][2] => mux_0de:auto_generated.data[2]
data[0][3] => mux_0de:auto_generated.data[3]
data[0][4] => mux_0de:auto_generated.data[4]
data[0][5] => mux_0de:auto_generated.data[5]
data[0][6] => mux_0de:auto_generated.data[6]
data[0][7] => mux_0de:auto_generated.data[7]
data[0][8] => mux_0de:auto_generated.data[8]
data[0][9] => mux_0de:auto_generated.data[9]
data[0][10] => mux_0de:auto_generated.data[10]
data[0][11] => mux_0de:auto_generated.data[11]
data[0][12] => mux_0de:auto_generated.data[12]
data[0][13] => mux_0de:auto_generated.data[13]
data[0][14] => mux_0de:auto_generated.data[14]
data[0][15] => mux_0de:auto_generated.data[15]
data[0][16] => mux_0de:auto_generated.data[16]
data[0][17] => mux_0de:auto_generated.data[17]
data[0][18] => mux_0de:auto_generated.data[18]
data[0][19] => mux_0de:auto_generated.data[19]
data[0][20] => mux_0de:auto_generated.data[20]
data[0][21] => mux_0de:auto_generated.data[21]
data[0][22] => mux_0de:auto_generated.data[22]
data[0][23] => mux_0de:auto_generated.data[23]
data[0][24] => mux_0de:auto_generated.data[24]
data[0][25] => mux_0de:auto_generated.data[25]
data[0][26] => mux_0de:auto_generated.data[26]
data[0][27] => mux_0de:auto_generated.data[27]
data[0][28] => mux_0de:auto_generated.data[28]
data[0][29] => mux_0de:auto_generated.data[29]
data[0][30] => mux_0de:auto_generated.data[30]
data[0][31] => mux_0de:auto_generated.data[31]
data[1][0] => mux_0de:auto_generated.data[32]
data[1][1] => mux_0de:auto_generated.data[33]
data[1][2] => mux_0de:auto_generated.data[34]
data[1][3] => mux_0de:auto_generated.data[35]
data[1][4] => mux_0de:auto_generated.data[36]
data[1][5] => mux_0de:auto_generated.data[37]
data[1][6] => mux_0de:auto_generated.data[38]
data[1][7] => mux_0de:auto_generated.data[39]
data[1][8] => mux_0de:auto_generated.data[40]
data[1][9] => mux_0de:auto_generated.data[41]
data[1][10] => mux_0de:auto_generated.data[42]
data[1][11] => mux_0de:auto_generated.data[43]
data[1][12] => mux_0de:auto_generated.data[44]
data[1][13] => mux_0de:auto_generated.data[45]
data[1][14] => mux_0de:auto_generated.data[46]
data[1][15] => mux_0de:auto_generated.data[47]
data[1][16] => mux_0de:auto_generated.data[48]
data[1][17] => mux_0de:auto_generated.data[49]
data[1][18] => mux_0de:auto_generated.data[50]
data[1][19] => mux_0de:auto_generated.data[51]
data[1][20] => mux_0de:auto_generated.data[52]
data[1][21] => mux_0de:auto_generated.data[53]
data[1][22] => mux_0de:auto_generated.data[54]
data[1][23] => mux_0de:auto_generated.data[55]
data[1][24] => mux_0de:auto_generated.data[56]
data[1][25] => mux_0de:auto_generated.data[57]
data[1][26] => mux_0de:auto_generated.data[58]
data[1][27] => mux_0de:auto_generated.data[59]
data[1][28] => mux_0de:auto_generated.data[60]
data[1][29] => mux_0de:auto_generated.data[61]
data[1][30] => mux_0de:auto_generated.data[62]
data[1][31] => mux_0de:auto_generated.data[63]
sel[0] => mux_0de:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0de:auto_generated.result[0]
result[1] <= mux_0de:auto_generated.result[1]
result[2] <= mux_0de:auto_generated.result[2]
result[3] <= mux_0de:auto_generated.result[3]
result[4] <= mux_0de:auto_generated.result[4]
result[5] <= mux_0de:auto_generated.result[5]
result[6] <= mux_0de:auto_generated.result[6]
result[7] <= mux_0de:auto_generated.result[7]
result[8] <= mux_0de:auto_generated.result[8]
result[9] <= mux_0de:auto_generated.result[9]
result[10] <= mux_0de:auto_generated.result[10]
result[11] <= mux_0de:auto_generated.result[11]
result[12] <= mux_0de:auto_generated.result[12]
result[13] <= mux_0de:auto_generated.result[13]
result[14] <= mux_0de:auto_generated.result[14]
result[15] <= mux_0de:auto_generated.result[15]
result[16] <= mux_0de:auto_generated.result[16]
result[17] <= mux_0de:auto_generated.result[17]
result[18] <= mux_0de:auto_generated.result[18]
result[19] <= mux_0de:auto_generated.result[19]
result[20] <= mux_0de:auto_generated.result[20]
result[21] <= mux_0de:auto_generated.result[21]
result[22] <= mux_0de:auto_generated.result[22]
result[23] <= mux_0de:auto_generated.result[23]
result[24] <= mux_0de:auto_generated.result[24]
result[25] <= mux_0de:auto_generated.result[25]
result[26] <= mux_0de:auto_generated.result[26]
result[27] <= mux_0de:auto_generated.result[27]
result[28] <= mux_0de:auto_generated.result[28]
result[29] <= mux_0de:auto_generated.result[29]
result[30] <= mux_0de:auto_generated.result[30]
result[31] <= mux_0de:auto_generated.result[31]


|ULA_Full|Mux_2:inst14|LPM_MUX:LPM_MUX_component|mux_0de:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA_Full|Shift:inst4
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
data[12] => lpm_clshift:LPM_CLSHIFT_component.data[12]
data[13] => lpm_clshift:LPM_CLSHIFT_component.data[13]
data[14] => lpm_clshift:LPM_CLSHIFT_component.data[14]
data[15] => lpm_clshift:LPM_CLSHIFT_component.data[15]
data[16] => lpm_clshift:LPM_CLSHIFT_component.data[16]
data[17] => lpm_clshift:LPM_CLSHIFT_component.data[17]
data[18] => lpm_clshift:LPM_CLSHIFT_component.data[18]
data[19] => lpm_clshift:LPM_CLSHIFT_component.data[19]
data[20] => lpm_clshift:LPM_CLSHIFT_component.data[20]
data[21] => lpm_clshift:LPM_CLSHIFT_component.data[21]
data[22] => lpm_clshift:LPM_CLSHIFT_component.data[22]
data[23] => lpm_clshift:LPM_CLSHIFT_component.data[23]
data[24] => lpm_clshift:LPM_CLSHIFT_component.data[24]
data[25] => lpm_clshift:LPM_CLSHIFT_component.data[25]
data[26] => lpm_clshift:LPM_CLSHIFT_component.data[26]
data[27] => lpm_clshift:LPM_CLSHIFT_component.data[27]
data[28] => lpm_clshift:LPM_CLSHIFT_component.data[28]
data[29] => lpm_clshift:LPM_CLSHIFT_component.data[29]
data[30] => lpm_clshift:LPM_CLSHIFT_component.data[30]
data[31] => lpm_clshift:LPM_CLSHIFT_component.data[31]
direction => lpm_clshift:LPM_CLSHIFT_component.direction
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
distance[4] => lpm_clshift:LPM_CLSHIFT_component.distance[4]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result[12]
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result[13]
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result[14]
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result[15]
result[16] <= lpm_clshift:LPM_CLSHIFT_component.result[16]
result[17] <= lpm_clshift:LPM_CLSHIFT_component.result[17]
result[18] <= lpm_clshift:LPM_CLSHIFT_component.result[18]
result[19] <= lpm_clshift:LPM_CLSHIFT_component.result[19]
result[20] <= lpm_clshift:LPM_CLSHIFT_component.result[20]
result[21] <= lpm_clshift:LPM_CLSHIFT_component.result[21]
result[22] <= lpm_clshift:LPM_CLSHIFT_component.result[22]
result[23] <= lpm_clshift:LPM_CLSHIFT_component.result[23]
result[24] <= lpm_clshift:LPM_CLSHIFT_component.result[24]
result[25] <= lpm_clshift:LPM_CLSHIFT_component.result[25]
result[26] <= lpm_clshift:LPM_CLSHIFT_component.result[26]
result[27] <= lpm_clshift:LPM_CLSHIFT_component.result[27]
result[28] <= lpm_clshift:LPM_CLSHIFT_component.result[28]
result[29] <= lpm_clshift:LPM_CLSHIFT_component.result[29]
result[30] <= lpm_clshift:LPM_CLSHIFT_component.result[30]
result[31] <= lpm_clshift:LPM_CLSHIFT_component.result[31]


|ULA_Full|Shift:inst4|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_vjc:auto_generated.data[0]
data[1] => lpm_clshift_vjc:auto_generated.data[1]
data[2] => lpm_clshift_vjc:auto_generated.data[2]
data[3] => lpm_clshift_vjc:auto_generated.data[3]
data[4] => lpm_clshift_vjc:auto_generated.data[4]
data[5] => lpm_clshift_vjc:auto_generated.data[5]
data[6] => lpm_clshift_vjc:auto_generated.data[6]
data[7] => lpm_clshift_vjc:auto_generated.data[7]
data[8] => lpm_clshift_vjc:auto_generated.data[8]
data[9] => lpm_clshift_vjc:auto_generated.data[9]
data[10] => lpm_clshift_vjc:auto_generated.data[10]
data[11] => lpm_clshift_vjc:auto_generated.data[11]
data[12] => lpm_clshift_vjc:auto_generated.data[12]
data[13] => lpm_clshift_vjc:auto_generated.data[13]
data[14] => lpm_clshift_vjc:auto_generated.data[14]
data[15] => lpm_clshift_vjc:auto_generated.data[15]
data[16] => lpm_clshift_vjc:auto_generated.data[16]
data[17] => lpm_clshift_vjc:auto_generated.data[17]
data[18] => lpm_clshift_vjc:auto_generated.data[18]
data[19] => lpm_clshift_vjc:auto_generated.data[19]
data[20] => lpm_clshift_vjc:auto_generated.data[20]
data[21] => lpm_clshift_vjc:auto_generated.data[21]
data[22] => lpm_clshift_vjc:auto_generated.data[22]
data[23] => lpm_clshift_vjc:auto_generated.data[23]
data[24] => lpm_clshift_vjc:auto_generated.data[24]
data[25] => lpm_clshift_vjc:auto_generated.data[25]
data[26] => lpm_clshift_vjc:auto_generated.data[26]
data[27] => lpm_clshift_vjc:auto_generated.data[27]
data[28] => lpm_clshift_vjc:auto_generated.data[28]
data[29] => lpm_clshift_vjc:auto_generated.data[29]
data[30] => lpm_clshift_vjc:auto_generated.data[30]
data[31] => lpm_clshift_vjc:auto_generated.data[31]
direction => lpm_clshift_vjc:auto_generated.direction
distance[0] => lpm_clshift_vjc:auto_generated.distance[0]
distance[1] => lpm_clshift_vjc:auto_generated.distance[1]
distance[2] => lpm_clshift_vjc:auto_generated.distance[2]
distance[3] => lpm_clshift_vjc:auto_generated.distance[3]
distance[4] => lpm_clshift_vjc:auto_generated.distance[4]
overflow <= <GND>
result[0] <= lpm_clshift_vjc:auto_generated.result[0]
result[1] <= lpm_clshift_vjc:auto_generated.result[1]
result[2] <= lpm_clshift_vjc:auto_generated.result[2]
result[3] <= lpm_clshift_vjc:auto_generated.result[3]
result[4] <= lpm_clshift_vjc:auto_generated.result[4]
result[5] <= lpm_clshift_vjc:auto_generated.result[5]
result[6] <= lpm_clshift_vjc:auto_generated.result[6]
result[7] <= lpm_clshift_vjc:auto_generated.result[7]
result[8] <= lpm_clshift_vjc:auto_generated.result[8]
result[9] <= lpm_clshift_vjc:auto_generated.result[9]
result[10] <= lpm_clshift_vjc:auto_generated.result[10]
result[11] <= lpm_clshift_vjc:auto_generated.result[11]
result[12] <= lpm_clshift_vjc:auto_generated.result[12]
result[13] <= lpm_clshift_vjc:auto_generated.result[13]
result[14] <= lpm_clshift_vjc:auto_generated.result[14]
result[15] <= lpm_clshift_vjc:auto_generated.result[15]
result[16] <= lpm_clshift_vjc:auto_generated.result[16]
result[17] <= lpm_clshift_vjc:auto_generated.result[17]
result[18] <= lpm_clshift_vjc:auto_generated.result[18]
result[19] <= lpm_clshift_vjc:auto_generated.result[19]
result[20] <= lpm_clshift_vjc:auto_generated.result[20]
result[21] <= lpm_clshift_vjc:auto_generated.result[21]
result[22] <= lpm_clshift_vjc:auto_generated.result[22]
result[23] <= lpm_clshift_vjc:auto_generated.result[23]
result[24] <= lpm_clshift_vjc:auto_generated.result[24]
result[25] <= lpm_clshift_vjc:auto_generated.result[25]
result[26] <= lpm_clshift_vjc:auto_generated.result[26]
result[27] <= lpm_clshift_vjc:auto_generated.result[27]
result[28] <= lpm_clshift_vjc:auto_generated.result[28]
result[29] <= lpm_clshift_vjc:auto_generated.result[29]
result[30] <= lpm_clshift_vjc:auto_generated.result[30]
result[31] <= lpm_clshift_vjc:auto_generated.result[31]
underflow <= <GND>


|ULA_Full|Shift:inst4|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[32].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[33].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[34].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[35].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[36].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[37].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[38].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[39].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[40].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[41].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[42].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[43].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[44].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[45].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[46].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => sbit_w[47].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => sbit_w[48].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => sbit_w[49].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => sbit_w[50].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => sbit_w[51].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => sbit_w[52].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => sbit_w[53].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => sbit_w[54].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => sbit_w[55].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => sbit_w[56].IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => sbit_w[57].IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => sbit_w[58].IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => sbit_w[59].IN1
data[28] => _.IN1
data[28] => _.IN1
data[28] => sbit_w[60].IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => sbit_w[61].IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => sbit_w[62].IN1
data[31] => _.IN1
data[31] => sbit_w[63].IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[4] => _.IN0
distance[4] => _.IN0
distance[4] => _.IN0
result[0] <= sbit_w[160].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[161].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[162].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[163].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[164].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[165].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[166].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[167].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[168].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[169].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[170].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[171].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[172].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[173].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[174].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[175].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[176].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[177].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[178].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[179].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[180].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[181].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[182].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[183].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[184].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[185].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[186].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[187].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[188].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[189].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[190].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[191].DB_MAX_OUTPUT_PORT_TYPE


