<stg><name>byteGen_Pipeline_bytegen</name>


<trans_list>

<trans id="254" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %len = alloca i32 1

]]></Node>
<StgValue><ssdm name="len"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %copy = alloca i32 1

]]></Node>
<StgValue><ssdm name="copy"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %current_bits = alloca i32 1

]]></Node>
<StgValue><ssdm name="current_bits"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %extra = alloca i32 1

]]></Node>
<StgValue><ssdm name="extra"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %empty_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %empty_57 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %p_bitbuffer_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_bitbuffer_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %bits_cntr_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bits_cntr_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %write_flag_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_flag_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %dynamic_curInSize = alloca i32 1

]]></Node>
<StgValue><ssdm name="dynamic_curInSize"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %done_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="done_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %write_flag3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_flag3_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %codeOffsets_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_load_6

]]></Node>
<StgValue><ssdm name="codeOffsets_load_6_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %codeOffsets_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_load_5

]]></Node>
<StgValue><ssdm name="codeOffsets_load_5_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %codeOffsets_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_load_4

]]></Node>
<StgValue><ssdm name="codeOffsets_load_4_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %codeOffsets_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_load_3

]]></Node>
<StgValue><ssdm name="codeOffsets_load_3_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %codeOffsets_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_load_2

]]></Node>
<StgValue><ssdm name="codeOffsets_load_2_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %codeOffsets_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_load_1

]]></Node>
<StgValue><ssdm name="codeOffsets_load_1_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %codeOffsets_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_load

]]></Node>
<StgValue><ssdm name="codeOffsets_load_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:19 %add_i307_cast_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_i307_cast

]]></Node>
<StgValue><ssdm name="add_i307_cast_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:20 %tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %p_bitbuffer_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_bitbuffer_0

]]></Node>
<StgValue><ssdm name="p_bitbuffer_0_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:22 %tmp_20 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %empty_39

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:23 %write_flag_0_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %write_flag_0

]]></Node>
<StgValue><ssdm name="write_flag_0_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="9">
<![CDATA[
newFuncRoot:24 %add_i307_cast_cast = zext i9 %add_i307_cast_read

]]></Node>
<StgValue><ssdm name="add_i307_cast_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lens, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl1Codes, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl2Codes, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl3Codes, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl4Codes, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Codes, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl6Codes, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Codes, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i1 %write_flag_0_read, i1 %write_flag3_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i1 %tmp, i1 %done_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:37 %store_ln463 = store i16 0, i16 %dynamic_curInSize

]]></Node>
<StgValue><ssdm name="store_ln463"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i1 %write_flag_0_read, i1 %write_flag_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i6 %tmp_20, i6 %bits_cntr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i32 %p_bitbuffer_0_read, i32 %p_bitbuffer_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i1 %tmp, i1 %empty_57

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i6 %tmp_20, i6 %empty_56

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:43 %store_ln466 = store i3 0, i3 %extra

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:44 %store_ln467 = store i4 0, i4 %current_bits

]]></Node>
<StgValue><ssdm name="store_ln467"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:45 %store_ln456 = store i8 0, i8 %copy

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:46 %store_ln462 = store i16 0, i16 %len

]]></Node>
<StgValue><ssdm name="store_ln462"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:47 %br_ln0 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
while.cond:1 %copy_4 = load i8 %copy

]]></Node>
<StgValue><ssdm name="copy_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.cond:2 %current_bits_10 = load i4 %current_bits

]]></Node>
<StgValue><ssdm name="current_bits_10"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:4 %p_bitbuffer_1_load = load i32 %p_bitbuffer_1

]]></Node>
<StgValue><ssdm name="p_bitbuffer_1_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
while.cond:5 %dynamic_curInSize_4 = load i16 %dynamic_curInSize

]]></Node>
<StgValue><ssdm name="dynamic_curInSize_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.cond:6 %icmp_ln469 = icmp_ult  i16 %dynamic_curInSize_4, i16 %add_i307_cast_cast

]]></Node>
<StgValue><ssdm name="icmp_ln469"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.cond:7 %icmp_ln469_1 = icmp_ne  i8 %copy_4, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln469_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:8 %or_ln469 = or i1 %icmp_ln469, i1 %icmp_ln469_1

]]></Node>
<StgValue><ssdm name="or_ln469"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:9 %br_ln469 = br i1 %or_ln469, void %while.end.exitStub, void %VITIS_LOOP_471_1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln469"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32">
<![CDATA[
VITIS_LOOP_471_1_ifconv:6 %trunc_ln473 = trunc i32 %p_bitbuffer_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln473"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:7 %zext_ln473 = zext i1 %trunc_ln473

]]></Node>
<StgValue><ssdm name="zext_ln473"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_471_1_ifconv:8 %icmp_ln473 = icmp_ult  i16 %zext_ln473, i16 %codeOffsets_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln473"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:9 %val = xor i1 %icmp_ln473, i1 1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_471_1_ifconv:10 %current_bits_11 = select i1 %val, i4 1, i4 %current_bits_10

]]></Node>
<StgValue><ssdm name="current_bits_11"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_471_1_ifconv:11 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %p_bitbuffer_1_load, i32 1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="2">
<![CDATA[
VITIS_LOOP_471_1_ifconv:12 %zext_ln473_1 = zext i2 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln473_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_471_1_ifconv:13 %icmp_ln473_1 = icmp_ult  i16 %zext_ln473_1, i16 %codeOffsets_load_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln473_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:14 %val_30 = xor i1 %icmp_ln473_1, i1 1

]]></Node>
<StgValue><ssdm name="val_30"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_471_1_ifconv:15 %tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %p_bitbuffer_1_load, i32 2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="3">
<![CDATA[
VITIS_LOOP_471_1_ifconv:16 %zext_ln473_2 = zext i3 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln473_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_471_1_ifconv:17 %icmp_ln473_2 = icmp_ult  i16 %zext_ln473_2, i16 %codeOffsets_load_2_read

]]></Node>
<StgValue><ssdm name="icmp_ln473_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:18 %val_31 = xor i1 %icmp_ln473_2, i1 1

]]></Node>
<StgValue><ssdm name="val_31"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_471_1_ifconv:19 %select_ln474 = select i1 %val_31, i4 3, i4 2

]]></Node>
<StgValue><ssdm name="select_ln474"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:20 %or_ln474 = or i1 %val_31, i1 %val_30

]]></Node>
<StgValue><ssdm name="or_ln474"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_471_1_ifconv:21 %current_bits_12 = select i1 %or_ln474, i4 %select_ln474, i4 %current_bits_11

]]></Node>
<StgValue><ssdm name="current_bits_12"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_471_1_ifconv:22 %tmp_16 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %p_bitbuffer_1_load, i32 3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_471_1_ifconv:23 %zext_ln473_3 = zext i4 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln473_3"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_471_1_ifconv:24 %icmp_ln473_3 = icmp_ult  i16 %zext_ln473_3, i16 %codeOffsets_load_3_read

]]></Node>
<StgValue><ssdm name="icmp_ln473_3"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:25 %val_32 = xor i1 %icmp_ln473_3, i1 1

]]></Node>
<StgValue><ssdm name="val_32"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_471_1_ifconv:26 %tmp_17 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %p_bitbuffer_1_load, i32 4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_471_1_ifconv:27 %zext_ln473_4 = zext i5 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln473_4"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_471_1_ifconv:28 %icmp_ln473_4 = icmp_ult  i16 %zext_ln473_4, i16 %codeOffsets_load_4_read

]]></Node>
<StgValue><ssdm name="icmp_ln473_4"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:29 %val_33 = xor i1 %icmp_ln473_4, i1 1

]]></Node>
<StgValue><ssdm name="val_33"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_471_1_ifconv:30 %select_ln474_2 = select i1 %val_33, i4 5, i4 4

]]></Node>
<StgValue><ssdm name="select_ln474_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:31 %or_ln474_1 = or i1 %val_33, i1 %val_32

]]></Node>
<StgValue><ssdm name="or_ln474_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_471_1_ifconv:32 %current_bits_13 = select i1 %or_ln474_1, i4 %select_ln474_2, i4 %current_bits_12

]]></Node>
<StgValue><ssdm name="current_bits_13"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_471_1_ifconv:33 %tmp_18 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %p_bitbuffer_1_load, i32 5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_471_1_ifconv:34 %zext_ln473_5 = zext i6 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln473_5"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_471_1_ifconv:35 %icmp_ln473_5 = icmp_ult  i16 %zext_ln473_5, i16 %codeOffsets_load_5_read

]]></Node>
<StgValue><ssdm name="icmp_ln473_5"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:36 %val_34 = xor i1 %icmp_ln473_5, i1 1

]]></Node>
<StgValue><ssdm name="val_34"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_471_1_ifconv:37 %tmp_19 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %p_bitbuffer_1_load, i32 6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_471_1_ifconv:38 %zext_ln473_6 = zext i7 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln473_6"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_471_1_ifconv:39 %icmp_ln473_6 = icmp_ult  i16 %zext_ln473_6, i16 %codeOffsets_load_6_read

]]></Node>
<StgValue><ssdm name="icmp_ln473_6"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:40 %val_35 = xor i1 %icmp_ln473_6, i1 1

]]></Node>
<StgValue><ssdm name="val_35"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_471_1_ifconv:41 %select_ln474_4 = select i1 %val_35, i4 7, i4 6

]]></Node>
<StgValue><ssdm name="select_ln474_4"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:42 %or_ln474_2 = or i1 %val_35, i1 %val_34

]]></Node>
<StgValue><ssdm name="or_ln474_2"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_471_1_ifconv:43 %current_bits_14 = select i1 %or_ln474_2, i4 %select_ln474_4, i4 %current_bits_13

]]></Node>
<StgValue><ssdm name="current_bits_14"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_471_1_ifconv:44 %trunc_ln467 = trunc i4 %current_bits_14

]]></Node>
<StgValue><ssdm name="trunc_ln467"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:45 %zext_ln478 = zext i1 %trunc_ln473

]]></Node>
<StgValue><ssdm name="zext_ln478"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_471_1_ifconv:46 %bl1Codes_addr = getelementptr i9 %bl1Codes, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="bl1Codes_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:47 %bl1Codes_load = load i1 %bl1Codes_addr

]]></Node>
<StgValue><ssdm name="bl1Codes_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_471_1_ifconv:49 %zext_ln479 = zext i2 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln479"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_471_1_ifconv:50 %bl2Codes_addr = getelementptr i9 %bl2Codes, i64 0, i64 %zext_ln479

]]></Node>
<StgValue><ssdm name="bl2Codes_addr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="2">
<![CDATA[
VITIS_LOOP_471_1_ifconv:51 %bl2Codes_load = load i2 %bl2Codes_addr

]]></Node>
<StgValue><ssdm name="bl2Codes_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_471_1_ifconv:53 %zext_ln480 = zext i3 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln480"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_471_1_ifconv:54 %bl3Codes_addr = getelementptr i9 %bl3Codes, i64 0, i64 %zext_ln480

]]></Node>
<StgValue><ssdm name="bl3Codes_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_471_1_ifconv:55 %bl3Codes_load = load i3 %bl3Codes_addr

]]></Node>
<StgValue><ssdm name="bl3Codes_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_471_1_ifconv:57 %zext_ln481 = zext i4 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln481"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_471_1_ifconv:58 %bl4Codes_addr = getelementptr i9 %bl4Codes, i64 0, i64 %zext_ln481

]]></Node>
<StgValue><ssdm name="bl4Codes_addr"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="4">
<![CDATA[
VITIS_LOOP_471_1_ifconv:59 %bl4Codes_load = load i4 %bl4Codes_addr

]]></Node>
<StgValue><ssdm name="bl4Codes_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_471_1_ifconv:61 %zext_ln482 = zext i5 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln482"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_471_1_ifconv:62 %bl5Codes_addr = getelementptr i9 %bl5Codes, i64 0, i64 %zext_ln482

]]></Node>
<StgValue><ssdm name="bl5Codes_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="5">
<![CDATA[
VITIS_LOOP_471_1_ifconv:63 %bl5Codes_load = load i5 %bl5Codes_addr

]]></Node>
<StgValue><ssdm name="bl5Codes_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_471_1_ifconv:65 %zext_ln483 = zext i6 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln483"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_471_1_ifconv:66 %bl6Codes_addr = getelementptr i9 %bl6Codes, i64 0, i64 %zext_ln483

]]></Node>
<StgValue><ssdm name="bl6Codes_addr"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_471_1_ifconv:67 %bl6Codes_load = load i6 %bl6Codes_addr

]]></Node>
<StgValue><ssdm name="bl6Codes_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_471_1_ifconv:69 %zext_ln484 = zext i7 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln484"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_471_1_ifconv:70 %bl7Codes_addr = getelementptr i9 %bl7Codes, i64 0, i64 %zext_ln484

]]></Node>
<StgValue><ssdm name="bl7Codes_addr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_471_1_ifconv:71 %bl7Codes_load = load i7 %bl7Codes_addr

]]></Node>
<StgValue><ssdm name="bl7Codes_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_471_1_ifconv:86 %icmp_ln496 = icmp_eq  i8 %copy_4, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln496"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end109:1 %store_ln467 = store i4 %current_bits_14, i4 %current_bits

]]></Node>
<StgValue><ssdm name="store_ln467"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:0 %isExtra = phi i1 0, void %newFuncRoot, i1 %isExtra_4, void %if.end109

]]></Node>
<StgValue><ssdm name="isExtra"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
while.cond:3 %extra_2 = load i3 %extra

]]></Node>
<StgValue><ssdm name="extra_2"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_471_1_ifconv:0 %len_load = load i16 %len

]]></Node>
<StgValue><ssdm name="len_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_471_1_ifconv:1 %p_load49 = load i6 %empty_56

]]></Node>
<StgValue><ssdm name="p_load49"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_471_1_ifconv:2 %bits_cntr_1_load_1 = load i6 %bits_cntr_1

]]></Node>
<StgValue><ssdm name="bits_cntr_1_load_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
VITIS_LOOP_471_1_ifconv:3 %write_flag_1_load = load i1 %write_flag_1

]]></Node>
<StgValue><ssdm name="write_flag_1_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_471_1_ifconv:4 %specpipeline_ln470 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln470"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_471_1_ifconv:5 %specloopname_ln469 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln469"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:47 %bl1Codes_load = load i1 %bl1Codes_addr

]]></Node>
<StgValue><ssdm name="bl1Codes_load"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="trunc_ln467" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_471_1_ifconv:48 %symbol = trunc i9 %bl1Codes_load

]]></Node>
<StgValue><ssdm name="symbol"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="2">
<![CDATA[
VITIS_LOOP_471_1_ifconv:51 %bl2Codes_load = load i2 %bl2Codes_addr

]]></Node>
<StgValue><ssdm name="bl2Codes_load"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="trunc_ln467" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_471_1_ifconv:52 %symbol_30 = trunc i9 %bl2Codes_load

]]></Node>
<StgValue><ssdm name="symbol_30"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_471_1_ifconv:55 %bl3Codes_load = load i3 %bl3Codes_addr

]]></Node>
<StgValue><ssdm name="bl3Codes_load"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="trunc_ln467" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_471_1_ifconv:56 %symbol_31 = trunc i9 %bl3Codes_load

]]></Node>
<StgValue><ssdm name="symbol_31"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="4">
<![CDATA[
VITIS_LOOP_471_1_ifconv:59 %bl4Codes_load = load i4 %bl4Codes_addr

]]></Node>
<StgValue><ssdm name="bl4Codes_load"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="trunc_ln467" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_471_1_ifconv:60 %symbol_32 = trunc i9 %bl4Codes_load

]]></Node>
<StgValue><ssdm name="symbol_32"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="5">
<![CDATA[
VITIS_LOOP_471_1_ifconv:63 %bl5Codes_load = load i5 %bl5Codes_addr

]]></Node>
<StgValue><ssdm name="bl5Codes_load"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="trunc_ln467" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_471_1_ifconv:64 %symbol_33 = trunc i9 %bl5Codes_load

]]></Node>
<StgValue><ssdm name="symbol_33"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_471_1_ifconv:67 %bl6Codes_load = load i6 %bl6Codes_addr

]]></Node>
<StgValue><ssdm name="bl6Codes_load"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="trunc_ln467" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_471_1_ifconv:68 %symbol_34 = trunc i9 %bl6Codes_load

]]></Node>
<StgValue><ssdm name="symbol_34"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_471_1_ifconv:71 %bl7Codes_load = load i7 %bl7Codes_addr

]]></Node>
<StgValue><ssdm name="bl7Codes_load"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="trunc_ln467" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_471_1_ifconv:72 %symbol_35 = trunc i9 %bl7Codes_load

]]></Node>
<StgValue><ssdm name="symbol_35"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="5" op_3_bw="3" op_4_bw="5" op_5_bw="3" op_6_bw="5" op_7_bw="3" op_8_bw="5" op_9_bw="3" op_10_bw="5" op_11_bw="3" op_12_bw="5" op_13_bw="3" op_14_bw="5" op_15_bw="5" op_16_bw="3">
<![CDATA[
VITIS_LOOP_471_1_ifconv:73 %current_val = sparsemux i5 @_ssdm_op_SparseMux.ap_auto.7i5.i5.i3, i3 1, i5 %symbol, i3 2, i5 %symbol_30, i3 3, i5 %symbol_31, i3 4, i5 %symbol_32, i3 5, i5 %symbol_33, i3 6, i5 %symbol_34, i3 7, i5 %symbol_35, i5 0, i3 %trunc_ln467

]]></Node>
<StgValue><ssdm name="current_val"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_471_1_ifconv:74 %zext_ln487 = zext i4 %current_bits_14

]]></Node>
<StgValue><ssdm name="zext_ln487"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_471_1_ifconv:75 %bitbuffer = lshr i32 %p_bitbuffer_1_load, i32 %zext_ln487

]]></Node>
<StgValue><ssdm name="bitbuffer"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="3">
<![CDATA[
VITIS_LOOP_471_1_ifconv:76 %zext_ln488 = zext i3 %extra_2

]]></Node>
<StgValue><ssdm name="zext_ln488"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="3">
<![CDATA[
VITIS_LOOP_471_1_ifconv:77 %zext_ln488_1 = zext i3 %extra_2

]]></Node>
<StgValue><ssdm name="zext_ln488_1"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_471_1_ifconv:78 %bitbuffer_40 = lshr i32 %p_bitbuffer_1_load, i32 %zext_ln488

]]></Node>
<StgValue><ssdm name="bitbuffer_40"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_471_1_ifconv:79 %shl_ln489 = shl i8 1, i8 %zext_ln488_1

]]></Node>
<StgValue><ssdm name="shl_ln489"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_471_1_ifconv:80 %trunc_ln489 = trunc i32 %p_bitbuffer_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln489"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_471_1_ifconv:81 %add_ln489 = add i8 %shl_ln489, i8 255

]]></Node>
<StgValue><ssdm name="add_ln489"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_471_1_ifconv:82 %extra_copy = and i8 %trunc_ln489, i8 %add_ln489

]]></Node>
<StgValue><ssdm name="extra_copy"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_471_1_ifconv:83 %copy_5 = add i8 %extra_copy, i8 %copy_4

]]></Node>
<StgValue><ssdm name="copy_5"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="3">
<![CDATA[
VITIS_LOOP_471_1_ifconv:84 %zext_ln495 = zext i3 %extra_2

]]></Node>
<StgValue><ssdm name="zext_ln495"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_471_1_ifconv:85 %sub_ln495 = sub i6 %p_load49, i6 %zext_ln495

]]></Node>
<StgValue><ssdm name="sub_ln495"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
VITIS_LOOP_471_1_ifconv:87 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %current_val, i32 4

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:88 %xor_ln497 = xor i1 %tmp_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_471_1_ifconv:89 %zext_ln499 = zext i4 %current_bits_14

]]></Node>
<StgValue><ssdm name="zext_ln499"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_471_1_ifconv:90 %sub_ln499 = sub i6 %p_load49, i6 %zext_ln499

]]></Node>
<StgValue><ssdm name="sub_ln499"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_471_1_ifconv:91 %trunc_ln462 = trunc i5 %current_val

]]></Node>
<StgValue><ssdm name="trunc_ln462"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:92 %or_ln496 = or i1 %isExtra, i1 %icmp_ln496

]]></Node>
<StgValue><ssdm name="or_ln496"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:93 %or_ln496_1 = or i1 %or_ln496, i1 %write_flag_1_load

]]></Node>
<StgValue><ssdm name="or_ln496_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_471_1_ifconv:94 %sel_tmp2 = select i1 %isExtra, i6 %sub_ln495, i6 %bits_cntr_1_load_1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:95 %sel_tmp3 = xor i1 %isExtra, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:96 %and_ln496 = and i1 %icmp_ln496, i1 %sel_tmp3

]]></Node>
<StgValue><ssdm name="and_ln496"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_471_1_ifconv:97 %select_ln496 = select i1 %and_ln496, i6 %sub_ln499, i6 %sel_tmp2

]]></Node>
<StgValue><ssdm name="select_ln496"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_471_1_ifconv:98 %bitbuffer_41 = select i1 %isExtra, i32 %bitbuffer_40, i32 %p_bitbuffer_1_load

]]></Node>
<StgValue><ssdm name="bitbuffer_41"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_471_1_ifconv:99 %bitbuffer_42 = select i1 %and_ln496, i32 %bitbuffer, i32 %bitbuffer_41

]]></Node>
<StgValue><ssdm name="bitbuffer_42"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_471_1_ifconv:100 %sel_tmp10 = select i1 %isExtra, i6 %sub_ln495, i6 %p_load49

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_471_1_ifconv:101 %select_ln496_2 = select i1 %and_ln496, i6 %sub_ln499, i6 %sel_tmp10

]]></Node>
<StgValue><ssdm name="select_ln496_2"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:102 %xor_ln496 = xor i1 %icmp_ln496, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln496"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:103 %or_ln496_2 = or i1 %isExtra, i1 %xor_ln496

]]></Node>
<StgValue><ssdm name="or_ln496_2"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:104 %or_ln497 = or i1 %or_ln496_2, i1 %xor_ln497

]]></Node>
<StgValue><ssdm name="or_ln497"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_471_1_ifconv:105 %icmp_ln502 = icmp_eq  i5 %current_val, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln502"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:106 %isExtra_4 = and i1 %and_ln496, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="isExtra_4"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:107 %and_ln502 = and i1 %isExtra_4, i1 %icmp_ln502

]]></Node>
<StgValue><ssdm name="and_ln502"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_471_1_ifconv:108 %icmp_ln502_1 = icmp_eq  i5 %current_val, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln502_1"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:109 %and_ln502_1 = and i1 %isExtra_4, i1 %icmp_ln502_1

]]></Node>
<StgValue><ssdm name="and_ln502_1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_471_1_ifconv:110 %select_ln502 = select i1 %and_ln502_1, i3 2, i3 3

]]></Node>
<StgValue><ssdm name="select_ln502"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:111 %or_ln502 = or i1 %and_ln502_1, i1 %and_ln502

]]></Node>
<StgValue><ssdm name="or_ln502"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_471_1_ifconv:112 %select_ln502_1 = select i1 %or_ln497, i3 %extra_2, i3 7

]]></Node>
<StgValue><ssdm name="select_ln502_1"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_471_1_ifconv:113 %extra_3 = select i1 %or_ln502, i3 %select_ln502, i3 %select_ln502_1

]]></Node>
<StgValue><ssdm name="extra_3"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_471_1_ifconv:114 %sel_tmp32 = select i1 %isExtra, i8 %copy_5, i8 3

]]></Node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:115 %and_ln497_1 = and i1 %and_ln496, i1 %xor_ln497

]]></Node>
<StgValue><ssdm name="and_ln497_1"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_471_1_ifconv:116 %select_ln497 = select i1 %and_ln497_1, i8 1, i8 %sel_tmp32

]]></Node>
<StgValue><ssdm name="select_ln497"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_471_1_ifconv:117 %select_ln496_3 = select i1 %or_ln496, i8 %select_ln497, i8 %copy_4

]]></Node>
<StgValue><ssdm name="select_ln496_3"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_471_1_ifconv:118 %icmp_ln502_2 = icmp_ne  i5 %current_val, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln502_2"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_471_1_ifconv:119 %icmp_ln502_3 = icmp_ne  i5 %current_val, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln502_3"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:120 %and_ln502_2 = and i1 %icmp_ln502_2, i1 %icmp_ln502_3

]]></Node>
<StgValue><ssdm name="and_ln502_2"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:121 %and_ln502_3 = and i1 %and_ln502_2, i1 %isExtra_4

]]></Node>
<StgValue><ssdm name="and_ln502_3"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_471_1_ifconv:122 %copy_6 = select i1 %and_ln502_3, i8 11, i8 %select_ln496_3

]]></Node>
<StgValue><ssdm name="copy_6"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_471_1_ifconv:123 %len_2 = select i1 %and_ln497_1, i4 %trunc_ln462, i4 0

]]></Node>
<StgValue><ssdm name="len_2"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_471_1_ifconv:124 %zext_ln462 = zext i4 %len_2

]]></Node>
<StgValue><ssdm name="zext_ln462"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:125 %and_ln502_4 = and i1 %icmp_ln502_1, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="and_ln502_4"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_471_1_ifconv:126 %or_ln502_1 = or i1 %or_ln496_2, i1 %and_ln502_4

]]></Node>
<StgValue><ssdm name="or_ln502_1"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_471_1_ifconv:127 %len_3 = select i1 %or_ln502_1, i16 %len_load, i16 %zext_ln462

]]></Node>
<StgValue><ssdm name="len_3"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_471_1_ifconv:128 %icmp_ln525 = icmp_eq  i8 %copy_6, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln525"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_471_1_ifconv:129 %br_ln525 = br i1 %icmp_ln525, void %if.then92, void %VITIS_LOOP_471_1_ifconv.if.end98_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln525"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="16">
<![CDATA[
if.then92:0 %trunc_ln526 = trunc i16 %len_3

]]></Node>
<StgValue><ssdm name="trunc_ln526"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then92:1 %dynamic_curInSize_5 = add i16 %dynamic_curInSize_4, i16 1

]]></Node>
<StgValue><ssdm name="dynamic_curInSize_5"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="16">
<![CDATA[
if.then92:2 %zext_ln526 = zext i16 %dynamic_curInSize_4

]]></Node>
<StgValue><ssdm name="zext_ln526"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then92:3 %lens_addr = getelementptr i5 %lens, i64 0, i64 %zext_ln526

]]></Node>
<StgValue><ssdm name="lens_addr"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
if.then92:4 %store_ln526 = store i5 %trunc_ln526, i9 %lens_addr

]]></Node>
<StgValue><ssdm name="store_ln526"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then92:5 %copy_7 = add i8 %copy_6, i8 255

]]></Node>
<StgValue><ssdm name="copy_7"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then92:6 %store_ln463 = store i16 %dynamic_curInSize_5, i16 %dynamic_curInSize

]]></Node>
<StgValue><ssdm name="store_ln463"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then92:7 %store_ln456 = store i8 %copy_7, i8 %copy

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
if.then92:8 %br_ln528 = br void %if.end98

]]></Node>
<StgValue><ssdm name="br_ln528"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_471_1_ifconv.if.end98_crit_edge:0 %store_ln456 = store i8 0, i8 %copy

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_471_1_ifconv.if.end98_crit_edge:1 %br_ln525 = br void %if.end98

]]></Node>
<StgValue><ssdm name="br_ln525"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end98:0 %p_load = load i1 %empty_57

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end98:1 %tmp_22 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln496_2, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end98:2 %icmp_ln529 = icmp_ne  i2 %tmp_22, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln529"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end98:3 %or_ln529 = or i1 %p_load, i1 %icmp_ln529

]]></Node>
<StgValue><ssdm name="or_ln529"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end98:4 %xor_ln529 = xor i1 %icmp_ln529, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln529"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end98:5 %or_ln529_1 = or i1 %p_load, i1 %xor_ln529

]]></Node>
<StgValue><ssdm name="or_ln529_1"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end98:6 %br_ln529 = br i1 %or_ln529, void %if.then100, void %if.end98.if.end109_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then100:0 %tmp_data = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream

]]></Node>
<StgValue><ssdm name="tmp_data"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="31" op_0_bw="16">
<![CDATA[
if.then100:1 %zext_ln531 = zext i16 %tmp_data

]]></Node>
<StgValue><ssdm name="zext_ln531"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="31" op_0_bw="6">
<![CDATA[
if.then100:2 %zext_ln531_1 = zext i6 %select_ln496_2

]]></Node>
<StgValue><ssdm name="zext_ln531_1"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
if.then100:3 %shl_ln531 = shl i31 %zext_ln531, i31 %zext_ln531_1

]]></Node>
<StgValue><ssdm name="shl_ln531"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="31">
<![CDATA[
if.then100:4 %zext_ln531_2 = zext i31 %shl_ln531

]]></Node>
<StgValue><ssdm name="zext_ln531_2"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then100:5 %add_ln531 = add i32 %zext_ln531_2, i32 %bitbuffer_42

]]></Node>
<StgValue><ssdm name="add_ln531"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then100:6 %huffman_eos_stream_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream

]]></Node>
<StgValue><ssdm name="huffman_eos_stream_read"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then100:7 %add_ln533 = add i6 %select_ln496_2, i6 16

]]></Node>
<StgValue><ssdm name="add_ln533"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then100:8 %store_ln0 = store i1 1, i1 %write_flag3_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then100:9 %store_ln532 = store i1 %huffman_eos_stream_read, i1 %done_1

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then100:10 %store_ln0 = store i1 1, i1 %write_flag_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then100:11 %store_ln533 = store i6 %add_ln533, i6 %bits_cntr_1

]]></Node>
<StgValue><ssdm name="store_ln533"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then100:12 %store_ln531 = store i32 %add_ln531, i32 %p_bitbuffer_1

]]></Node>
<StgValue><ssdm name="store_ln531"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then100:13 %store_ln532 = store i1 %huffman_eos_stream_read, i1 %empty_57

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then100:14 %store_ln533 = store i6 %add_ln533, i6 %empty_56

]]></Node>
<StgValue><ssdm name="store_ln533"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
if.then100:15 %br_ln534 = br void %if.end109

]]></Node>
<StgValue><ssdm name="br_ln534"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end98.if.end109_crit_edge:0 %store_ln496 = store i1 %or_ln496_1, i1 %write_flag_1

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end98.if.end109_crit_edge:1 %store_ln496 = store i6 %select_ln496, i6 %bits_cntr_1

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end98.if.end109_crit_edge:2 %store_ln496 = store i32 %bitbuffer_42, i32 %p_bitbuffer_1

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end98.if.end109_crit_edge:3 %store_ln529 = store i1 %or_ln529_1, i1 %empty_57

]]></Node>
<StgValue><ssdm name="store_ln529"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end98.if.end109_crit_edge:4 %store_ln496 = store i6 %select_ln496_2, i6 %empty_56

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
<literal name="or_ln529" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
if.end98.if.end109_crit_edge:5 %br_ln529 = br void %if.end109

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end109:0 %store_ln466 = store i3 %extra_3, i3 %extra

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end109:2 %store_ln462 = store i16 %len_3, i16 %len

]]></Node>
<StgValue><ssdm name="store_ln462"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
if.end109:3 %br_ln469 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln469"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
while.end.exitStub:0 %bits_cntr_1_load = load i6 %bits_cntr_1

]]></Node>
<StgValue><ssdm name="bits_cntr_1_load"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
while.end.exitStub:1 %write_flag_1_load_1 = load i1 %write_flag_1

]]></Node>
<StgValue><ssdm name="write_flag_1_load_1"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
while.end.exitStub:2 %done_1_load = load i1 %done_1

]]></Node>
<StgValue><ssdm name="done_1_load"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
while.end.exitStub:3 %write_flag3_1_load = load i1 %write_flag3_1

]]></Node>
<StgValue><ssdm name="write_flag3_1_load"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
while.end.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %write_flag_1_out, i1 %write_flag_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
while.end.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %bits_cntr_1_out, i6 %bits_cntr_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
while.end.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %write_flag3_1_out, i1 %write_flag3_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.end.exitStub:7 %write_ln489 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_bitbuffer_1_out, i32 %p_bitbuffer_1_load

]]></Node>
<StgValue><ssdm name="write_ln489"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
while.end.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done_1_out, i1 %done_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0">
<![CDATA[
while.end.exitStub:9 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
