Calling target program-options parser
[21:50:05.185] [bmv2] [D] [thread 2777] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[21:50:05.186] [bmv2] [D] [thread 2777] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[21:50:05.186] [bmv2] [D] [thread 2777] Set default default entry for table 'tbl_basic191': basic191 - 
[21:50:05.186] [bmv2] [D] [thread 2777] Set default default entry for table 'tbl_add_int_primeiro_filho': MyIngress.add_int_primeiro_filho - 
Adding interface s3-eth1 as port 1
[21:50:05.186] [bmv2] [D] [thread 2777] Adding interface s3-eth1 as port 1
Adding interface s3-eth2 as port 2
[21:50:05.243] [bmv2] [D] [thread 2777] Adding interface s3-eth2 as port 2
Adding interface s3-eth3 as port 3
[21:50:05.283] [bmv2] [D] [thread 2777] Adding interface s3-eth3 as port 3
Server listening on 0.0.0.0:50053
[21:50:05.327] [bmv2] [I] [thread 2777] Starting Thrift server on port 9092
[21:50:05.327] [bmv2] [I] [thread 2777] Thrift server was started
[21:50:05.329] [bmv2] [D] [thread 2787] [0.0] [cxt 0] Processing packet received on port 2
[21:50:05.329] [bmv2] [D] [thread 2787] [0.0] [cxt 0] Parser 'parser': start
[21:50:05.329] [bmv2] [D] [thread 2787] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.330] [bmv2] [D] [thread 2787] [0.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.330] [bmv2] [D] [thread 2787] [0.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.330] [bmv2] [T] [thread 2787] [0.0] [cxt 0] Bytes parsed: 14
[21:50:05.331] [bmv2] [D] [thread 2787] [0.0] [cxt 0] Parser 'parser': end
[21:50:05.331] [bmv2] [D] [thread 2787] [0.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.331] [bmv2] [T] [thread 2787] [0.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.332] [bmv2] [T] [thread 2787] [0.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.332] [bmv2] [T] [thread 2787] [0.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.332] [bmv2] [D] [thread 2787] [0.0] [cxt 0] Looking up key:

[21:50:05.332] [bmv2] [D] [thread 2787] [0.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.332] [bmv2] [D] [thread 2787] [0.0] [cxt 0] Action entry is basic191 - 
[21:50:05.333] [bmv2] [T] [thread 2787] [0.0] [cxt 0] Action basic191
[21:50:05.333] [bmv2] [T] [thread 2787] [0.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.333] [bmv2] [T] [thread 2787] [0.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.333] [bmv2] [T] [thread 2787] [0.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.333] [bmv2] [T] [thread 2787] [0.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.333] [bmv2] [T] [thread 2787] [0.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.333] [bmv2] [D] [thread 2787] [0.0] [cxt 0] Looking up key:

[21:50:05.333] [bmv2] [D] [thread 2787] [0.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.333] [bmv2] [D] [thread 2787] [0.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.333] [bmv2] [T] [thread 2787] [0.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.333] [bmv2] [T] [thread 2787] [0.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.333] [bmv2] [T] [thread 2787] [0.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.334] [bmv2] [T] [thread 2787] [0.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.334] [bmv2] [T] [thread 2787] [0.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.334] [bmv2] [T] [thread 2787] [0.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.334] [bmv2] [T] [thread 2787] [0.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.334] [bmv2] [T] [thread 2787] [0.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.334] [bmv2] [T] [thread 2787] [0.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.334] [bmv2] [T] [thread 2787] [0.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.334] [bmv2] [T] [thread 2787] [0.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.334] [bmv2] [D] [thread 2787] [0.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.334] [bmv2] [D] [thread 2787] [0.0] [cxt 0] Egress port is 0
[21:50:05.334] [bmv2] [D] [thread 2787] [1.0] [cxt 0] Processing packet received on port 2
[21:50:05.334] [bmv2] [D] [thread 2787] [1.0] [cxt 0] Parser 'parser': start
[21:50:05.334] [bmv2] [D] [thread 2787] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.335] [bmv2] [D] [thread 2787] [1.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.335] [bmv2] [D] [thread 2787] [1.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.335] [bmv2] [T] [thread 2787] [1.0] [cxt 0] Bytes parsed: 14
[21:50:05.335] [bmv2] [D] [thread 2787] [1.0] [cxt 0] Parser 'parser': end
[21:50:05.335] [bmv2] [D] [thread 2787] [1.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.335] [bmv2] [T] [thread 2787] [1.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.335] [bmv2] [T] [thread 2787] [1.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.335] [bmv2] [T] [thread 2787] [1.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.335] [bmv2] [D] [thread 2787] [1.0] [cxt 0] Looking up key:

[21:50:05.335] [bmv2] [D] [thread 2787] [1.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.335] [bmv2] [D] [thread 2787] [1.0] [cxt 0] Action entry is basic191 - 
[21:50:05.335] [bmv2] [T] [thread 2787] [1.0] [cxt 0] Action basic191
[21:50:05.335] [bmv2] [T] [thread 2787] [1.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.335] [bmv2] [T] [thread 2787] [1.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.335] [bmv2] [T] [thread 2787] [1.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.335] [bmv2] [T] [thread 2787] [1.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.335] [bmv2] [T] [thread 2787] [1.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.336] [bmv2] [D] [thread 2787] [1.0] [cxt 0] Looking up key:

[21:50:05.336] [bmv2] [D] [thread 2787] [1.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.336] [bmv2] [D] [thread 2787] [1.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.336] [bmv2] [T] [thread 2787] [1.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.336] [bmv2] [T] [thread 2787] [1.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.336] [bmv2] [T] [thread 2787] [1.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.336] [bmv2] [T] [thread 2787] [1.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.336] [bmv2] [T] [thread 2787] [1.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.336] [bmv2] [T] [thread 2787] [1.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.336] [bmv2] [T] [thread 2787] [1.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.336] [bmv2] [T] [thread 2787] [1.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.336] [bmv2] [T] [thread 2787] [1.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.336] [bmv2] [T] [thread 2787] [1.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.336] [bmv2] [T] [thread 2787] [1.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.336] [bmv2] [D] [thread 2787] [1.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.336] [bmv2] [D] [thread 2787] [1.0] [cxt 0] Egress port is 0
[21:50:05.334] [bmv2] [D] [thread 2788] [0.0] [cxt 0] Pipeline 'egress': start
[21:50:05.336] [bmv2] [D] [thread 2788] [0.0] [cxt 0] Pipeline 'egress': end
[21:50:05.336] [bmv2] [D] [thread 2788] [0.0] [cxt 0] Deparser 'deparser': start
[21:50:05.336] [bmv2] [T] [thread 2788] [0.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.337] [bmv2] [D] [thread 2788] [0.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.337] [bmv2] [D] [thread 2788] [0.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.337] [bmv2] [D] [thread 2788] [0.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.337] [bmv2] [D] [thread 2788] [0.0] [cxt 0] Deparser 'deparser': end
[21:50:05.337] [bmv2] [D] [thread 2792] [0.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.337] [bmv2] [D] [thread 2788] [1.0] [cxt 0] Pipeline 'egress': start
[21:50:05.337] [bmv2] [D] [thread 2788] [1.0] [cxt 0] Pipeline 'egress': end
[21:50:05.337] [bmv2] [D] [thread 2788] [1.0] [cxt 0] Deparser 'deparser': start
[21:50:05.337] [bmv2] [T] [thread 2788] [1.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.337] [bmv2] [D] [thread 2788] [1.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.337] [bmv2] [D] [thread 2788] [1.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.337] [bmv2] [D] [thread 2788] [1.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.337] [bmv2] [D] [thread 2788] [1.0] [cxt 0] Deparser 'deparser': end
[21:50:05.337] [bmv2] [D] [thread 2792] [1.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:05.370] [bmv2] [D] [thread 2787] [2.0] [cxt 0] Processing packet received on port 1
[21:50:05.370] [bmv2] [D] [thread 2787] [2.0] [cxt 0] Parser 'parser': start
[21:50:05.371] [bmv2] [D] [thread 2787] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.371] [bmv2] [D] [thread 2787] [2.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.371] [bmv2] [D] [thread 2787] [2.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.371] [bmv2] [T] [thread 2787] [2.0] [cxt 0] Bytes parsed: 14
[21:50:05.371] [bmv2] [D] [thread 2787] [2.0] [cxt 0] Parser 'parser': end
[21:50:05.371] [bmv2] [D] [thread 2787] [2.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.371] [bmv2] [T] [thread 2787] [2.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.371] [bmv2] [T] [thread 2787] [2.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.372] [bmv2] [T] [thread 2787] [2.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.372] [bmv2] [D] [thread 2787] [2.0] [cxt 0] Looking up key:

[21:50:05.372] [bmv2] [D] [thread 2787] [2.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.373] [bmv2] [D] [thread 2787] [2.0] [cxt 0] Action entry is basic191 - 
[21:50:05.373] [bmv2] [T] [thread 2787] [2.0] [cxt 0] Action basic191
[21:50:05.373] [bmv2] [T] [thread 2787] [2.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.373] [bmv2] [T] [thread 2787] [2.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.373] [bmv2] [T] [thread 2787] [2.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.373] [bmv2] [T] [thread 2787] [2.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.374] [bmv2] [T] [thread 2787] [2.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.374] [bmv2] [D] [thread 2787] [2.0] [cxt 0] Looking up key:

[21:50:05.374] [bmv2] [D] [thread 2787] [2.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.374] [bmv2] [D] [thread 2787] [2.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.374] [bmv2] [T] [thread 2787] [2.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.374] [bmv2] [T] [thread 2787] [2.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.374] [bmv2] [T] [thread 2787] [2.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.374] [bmv2] [T] [thread 2787] [2.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.374] [bmv2] [T] [thread 2787] [2.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.375] [bmv2] [T] [thread 2787] [2.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.375] [bmv2] [T] [thread 2787] [2.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.375] [bmv2] [T] [thread 2787] [2.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.375] [bmv2] [T] [thread 2787] [2.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.375] [bmv2] [T] [thread 2787] [2.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.375] [bmv2] [T] [thread 2787] [2.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.375] [bmv2] [D] [thread 2787] [2.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.375] [bmv2] [D] [thread 2787] [2.0] [cxt 0] Egress port is 0
[21:50:05.375] [bmv2] [D] [thread 2787] [3.0] [cxt 0] Processing packet received on port 1
[21:50:05.375] [bmv2] [D] [thread 2787] [3.0] [cxt 0] Parser 'parser': start
[21:50:05.375] [bmv2] [D] [thread 2787] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.375] [bmv2] [D] [thread 2787] [3.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.375] [bmv2] [D] [thread 2787] [3.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.376] [bmv2] [T] [thread 2787] [3.0] [cxt 0] Bytes parsed: 14
[21:50:05.376] [bmv2] [D] [thread 2787] [3.0] [cxt 0] Parser 'parser': end
[21:50:05.376] [bmv2] [D] [thread 2787] [3.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.376] [bmv2] [T] [thread 2787] [3.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.376] [bmv2] [T] [thread 2787] [3.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.376] [bmv2] [T] [thread 2787] [3.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.376] [bmv2] [D] [thread 2787] [3.0] [cxt 0] Looking up key:

[21:50:05.376] [bmv2] [D] [thread 2787] [3.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.376] [bmv2] [D] [thread 2787] [3.0] [cxt 0] Action entry is basic191 - 
[21:50:05.376] [bmv2] [T] [thread 2787] [3.0] [cxt 0] Action basic191
[21:50:05.376] [bmv2] [T] [thread 2787] [3.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.376] [bmv2] [T] [thread 2787] [3.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.376] [bmv2] [T] [thread 2787] [3.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.376] [bmv2] [T] [thread 2787] [3.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.377] [bmv2] [T] [thread 2787] [3.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.377] [bmv2] [D] [thread 2787] [3.0] [cxt 0] Looking up key:

[21:50:05.377] [bmv2] [D] [thread 2787] [3.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.377] [bmv2] [D] [thread 2787] [3.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.377] [bmv2] [T] [thread 2787] [3.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.377] [bmv2] [T] [thread 2787] [3.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.377] [bmv2] [T] [thread 2787] [3.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.377] [bmv2] [T] [thread 2787] [3.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.377] [bmv2] [T] [thread 2787] [3.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.377] [bmv2] [T] [thread 2787] [3.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.377] [bmv2] [T] [thread 2787] [3.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.377] [bmv2] [T] [thread 2787] [3.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.377] [bmv2] [T] [thread 2787] [3.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.378] [bmv2] [T] [thread 2787] [3.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.378] [bmv2] [T] [thread 2787] [3.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.378] [bmv2] [D] [thread 2787] [3.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.378] [bmv2] [D] [thread 2787] [3.0] [cxt 0] Egress port is 0
[21:50:05.375] [bmv2] [D] [thread 2788] [2.0] [cxt 0] Pipeline 'egress': start
[21:50:05.378] [bmv2] [D] [thread 2788] [2.0] [cxt 0] Pipeline 'egress': end
[21:50:05.378] [bmv2] [D] [thread 2788] [2.0] [cxt 0] Deparser 'deparser': start
[21:50:05.378] [bmv2] [T] [thread 2788] [2.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.378] [bmv2] [D] [thread 2788] [2.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.378] [bmv2] [D] [thread 2788] [2.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.378] [bmv2] [D] [thread 2788] [2.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.378] [bmv2] [D] [thread 2788] [2.0] [cxt 0] Deparser 'deparser': end
[21:50:05.378] [bmv2] [D] [thread 2792] [2.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.378] [bmv2] [D] [thread 2788] [3.0] [cxt 0] Pipeline 'egress': start
[21:50:05.378] [bmv2] [D] [thread 2788] [3.0] [cxt 0] Pipeline 'egress': end
[21:50:05.379] [bmv2] [D] [thread 2788] [3.0] [cxt 0] Deparser 'deparser': start
[21:50:05.379] [bmv2] [T] [thread 2788] [3.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.379] [bmv2] [D] [thread 2788] [3.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.379] [bmv2] [D] [thread 2788] [3.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.379] [bmv2] [D] [thread 2788] [3.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.379] [bmv2] [D] [thread 2788] [3.0] [cxt 0] Deparser 'deparser': end
[21:50:05.379] [bmv2] [D] [thread 2792] [3.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:05.530] [bmv2] [D] [thread 2787] [4.0] [cxt 0] Processing packet received on port 3
[21:50:05.530] [bmv2] [D] [thread 2787] [4.0] [cxt 0] Parser 'parser': start
[21:50:05.530] [bmv2] [D] [thread 2787] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.530] [bmv2] [D] [thread 2787] [4.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.530] [bmv2] [D] [thread 2787] [4.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] Bytes parsed: 14
[21:50:05.530] [bmv2] [D] [thread 2787] [4.0] [cxt 0] Parser 'parser': end
[21:50:05.530] [bmv2] [D] [thread 2787] [4.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.530] [bmv2] [D] [thread 2787] [4.0] [cxt 0] Looking up key:

[21:50:05.530] [bmv2] [D] [thread 2787] [4.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.530] [bmv2] [D] [thread 2787] [4.0] [cxt 0] Action entry is basic191 - 
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] Action basic191
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.530] [bmv2] [D] [thread 2787] [4.0] [cxt 0] Looking up key:

[21:50:05.530] [bmv2] [D] [thread 2787] [4.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.530] [bmv2] [D] [thread 2787] [4.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.530] [bmv2] [T] [thread 2787] [4.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.530] [bmv2] [D] [thread 2787] [4.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.530] [bmv2] [D] [thread 2787] [4.0] [cxt 0] Egress port is 0
[21:50:05.531] [bmv2] [D] [thread 2787] [5.0] [cxt 0] Processing packet received on port 3
[21:50:05.531] [bmv2] [D] [thread 2787] [5.0] [cxt 0] Parser 'parser': start
[21:50:05.531] [bmv2] [D] [thread 2787] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.531] [bmv2] [D] [thread 2787] [5.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.531] [bmv2] [D] [thread 2787] [5.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] Bytes parsed: 14
[21:50:05.531] [bmv2] [D] [thread 2787] [5.0] [cxt 0] Parser 'parser': end
[21:50:05.531] [bmv2] [D] [thread 2787] [5.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.531] [bmv2] [D] [thread 2787] [5.0] [cxt 0] Looking up key:

[21:50:05.531] [bmv2] [D] [thread 2787] [5.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.531] [bmv2] [D] [thread 2787] [5.0] [cxt 0] Action entry is basic191 - 
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] Action basic191
[21:50:05.531] [bmv2] [D] [thread 2788] [4.0] [cxt 0] Pipeline 'egress': start
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.531] [bmv2] [D] [thread 2787] [5.0] [cxt 0] Looking up key:

[21:50:05.531] [bmv2] [D] [thread 2787] [5.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.531] [bmv2] [D] [thread 2787] [5.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.531] [bmv2] [T] [thread 2787] [5.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.531] [bmv2] [D] [thread 2787] [5.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.531] [bmv2] [D] [thread 2787] [5.0] [cxt 0] Egress port is 0
[21:50:05.531] [bmv2] [D] [thread 2788] [4.0] [cxt 0] Pipeline 'egress': end
[21:50:05.531] [bmv2] [D] [thread 2788] [4.0] [cxt 0] Deparser 'deparser': start
[21:50:05.532] [bmv2] [T] [thread 2788] [4.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.532] [bmv2] [D] [thread 2788] [4.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.532] [bmv2] [D] [thread 2788] [4.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.532] [bmv2] [D] [thread 2788] [4.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.532] [bmv2] [D] [thread 2788] [4.0] [cxt 0] Deparser 'deparser': end
[21:50:05.532] [bmv2] [D] [thread 2792] [4.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.532] [bmv2] [D] [thread 2788] [5.0] [cxt 0] Pipeline 'egress': start
[21:50:05.532] [bmv2] [D] [thread 2788] [5.0] [cxt 0] Pipeline 'egress': end
[21:50:05.532] [bmv2] [D] [thread 2788] [5.0] [cxt 0] Deparser 'deparser': start
[21:50:05.532] [bmv2] [T] [thread 2788] [5.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.532] [bmv2] [D] [thread 2788] [5.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.532] [bmv2] [D] [thread 2788] [5.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.532] [bmv2] [D] [thread 2788] [5.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.532] [bmv2] [D] [thread 2788] [5.0] [cxt 0] Deparser 'deparser': end
[21:50:05.532] [bmv2] [D] [thread 2792] [5.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:05.882] [bmv2] [D] [thread 2787] [6.0] [cxt 0] Processing packet received on port 3
[21:50:05.882] [bmv2] [D] [thread 2787] [6.0] [cxt 0] Parser 'parser': start
[21:50:05.883] [bmv2] [D] [thread 2787] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.883] [bmv2] [D] [thread 2787] [6.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.883] [bmv2] [D] [thread 2787] [6.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.883] [bmv2] [T] [thread 2787] [6.0] [cxt 0] Bytes parsed: 14
[21:50:05.883] [bmv2] [D] [thread 2787] [6.0] [cxt 0] Parser 'parser': end
[21:50:05.884] [bmv2] [D] [thread 2787] [6.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.884] [bmv2] [T] [thread 2787] [6.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.884] [bmv2] [T] [thread 2787] [6.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.885] [bmv2] [T] [thread 2787] [6.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.885] [bmv2] [D] [thread 2787] [6.0] [cxt 0] Looking up key:

[21:50:05.885] [bmv2] [D] [thread 2787] [6.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.885] [bmv2] [D] [thread 2787] [6.0] [cxt 0] Action entry is basic191 - 
[21:50:05.885] [bmv2] [T] [thread 2787] [6.0] [cxt 0] Action basic191
[21:50:05.885] [bmv2] [T] [thread 2787] [6.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.886] [bmv2] [T] [thread 2787] [6.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.886] [bmv2] [T] [thread 2787] [6.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.886] [bmv2] [T] [thread 2787] [6.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.886] [bmv2] [T] [thread 2787] [6.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.886] [bmv2] [D] [thread 2787] [6.0] [cxt 0] Looking up key:

[21:50:05.886] [bmv2] [D] [thread 2787] [6.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.886] [bmv2] [D] [thread 2787] [6.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.886] [bmv2] [T] [thread 2787] [6.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.886] [bmv2] [T] [thread 2787] [6.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.886] [bmv2] [T] [thread 2787] [6.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.886] [bmv2] [T] [thread 2787] [6.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.886] [bmv2] [T] [thread 2787] [6.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.886] [bmv2] [T] [thread 2787] [6.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.886] [bmv2] [T] [thread 2787] [6.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.886] [bmv2] [T] [thread 2787] [6.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.886] [bmv2] [T] [thread 2787] [6.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.886] [bmv2] [T] [thread 2787] [6.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.886] [bmv2] [T] [thread 2787] [6.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.887] [bmv2] [D] [thread 2787] [6.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.887] [bmv2] [D] [thread 2787] [6.0] [cxt 0] Egress port is 0
[21:50:05.887] [bmv2] [D] [thread 2788] [6.0] [cxt 0] Pipeline 'egress': start
[21:50:05.887] [bmv2] [D] [thread 2788] [6.0] [cxt 0] Pipeline 'egress': end
[21:50:05.887] [bmv2] [D] [thread 2788] [6.0] [cxt 0] Deparser 'deparser': start
[21:50:05.887] [bmv2] [T] [thread 2788] [6.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.887] [bmv2] [D] [thread 2788] [6.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.887] [bmv2] [D] [thread 2788] [6.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.887] [bmv2] [D] [thread 2788] [6.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.887] [bmv2] [D] [thread 2788] [6.0] [cxt 0] Deparser 'deparser': end
[21:50:05.888] [bmv2] [D] [thread 2792] [6.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.982] [bmv2] [D] [thread 2787] [7.0] [cxt 0] Processing packet received on port 3
[21:50:05.982] [bmv2] [D] [thread 2787] [7.0] [cxt 0] Parser 'parser': start
[21:50:05.983] [bmv2] [D] [thread 2787] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.983] [bmv2] [D] [thread 2787] [7.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.983] [bmv2] [D] [thread 2787] [7.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.983] [bmv2] [T] [thread 2787] [7.0] [cxt 0] Bytes parsed: 14
[21:50:05.983] [bmv2] [D] [thread 2787] [7.0] [cxt 0] Parser 'parser': end
[21:50:05.983] [bmv2] [D] [thread 2787] [7.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.983] [bmv2] [T] [thread 2787] [7.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.983] [bmv2] [T] [thread 2787] [7.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.984] [bmv2] [T] [thread 2787] [7.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.984] [bmv2] [D] [thread 2787] [7.0] [cxt 0] Looking up key:

[21:50:05.984] [bmv2] [D] [thread 2787] [7.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.984] [bmv2] [D] [thread 2787] [7.0] [cxt 0] Action entry is basic191 - 
[21:50:05.984] [bmv2] [T] [thread 2787] [7.0] [cxt 0] Action basic191
[21:50:05.984] [bmv2] [T] [thread 2787] [7.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.984] [bmv2] [T] [thread 2787] [7.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.984] [bmv2] [T] [thread 2787] [7.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.984] [bmv2] [T] [thread 2787] [7.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.984] [bmv2] [T] [thread 2787] [7.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.984] [bmv2] [D] [thread 2787] [7.0] [cxt 0] Looking up key:

[21:50:05.984] [bmv2] [D] [thread 2787] [7.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.984] [bmv2] [D] [thread 2787] [7.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.984] [bmv2] [T] [thread 2787] [7.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.985] [bmv2] [T] [thread 2787] [7.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.985] [bmv2] [T] [thread 2787] [7.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.985] [bmv2] [T] [thread 2787] [7.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.985] [bmv2] [T] [thread 2787] [7.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.985] [bmv2] [T] [thread 2787] [7.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.985] [bmv2] [T] [thread 2787] [7.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.985] [bmv2] [T] [thread 2787] [7.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.985] [bmv2] [T] [thread 2787] [7.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.985] [bmv2] [T] [thread 2787] [7.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.985] [bmv2] [T] [thread 2787] [7.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.985] [bmv2] [D] [thread 2787] [7.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.985] [bmv2] [D] [thread 2787] [7.0] [cxt 0] Egress port is 0
[21:50:05.985] [bmv2] [D] [thread 2787] [8.0] [cxt 0] Processing packet received on port 3
[21:50:05.985] [bmv2] [D] [thread 2787] [8.0] [cxt 0] Parser 'parser': start
[21:50:05.986] [bmv2] [D] [thread 2787] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.986] [bmv2] [D] [thread 2787] [8.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.986] [bmv2] [D] [thread 2787] [8.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.986] [bmv2] [T] [thread 2787] [8.0] [cxt 0] Bytes parsed: 14
[21:50:05.986] [bmv2] [D] [thread 2787] [8.0] [cxt 0] Parser 'parser': end
[21:50:05.986] [bmv2] [D] [thread 2787] [8.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.986] [bmv2] [T] [thread 2787] [8.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.986] [bmv2] [T] [thread 2787] [8.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.986] [bmv2] [T] [thread 2787] [8.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.986] [bmv2] [D] [thread 2787] [8.0] [cxt 0] Looking up key:

[21:50:05.986] [bmv2] [D] [thread 2787] [8.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.986] [bmv2] [D] [thread 2787] [8.0] [cxt 0] Action entry is basic191 - 
[21:50:05.987] [bmv2] [T] [thread 2787] [8.0] [cxt 0] Action basic191
[21:50:05.987] [bmv2] [T] [thread 2787] [8.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.987] [bmv2] [T] [thread 2787] [8.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.987] [bmv2] [T] [thread 2787] [8.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.987] [bmv2] [T] [thread 2787] [8.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.987] [bmv2] [T] [thread 2787] [8.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.985] [bmv2] [D] [thread 2788] [7.0] [cxt 0] Pipeline 'egress': start
[21:50:05.987] [bmv2] [D] [thread 2787] [8.0] [cxt 0] Looking up key:

[21:50:05.987] [bmv2] [D] [thread 2787] [8.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.987] [bmv2] [D] [thread 2787] [8.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.987] [bmv2] [T] [thread 2787] [8.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.987] [bmv2] [T] [thread 2787] [8.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.987] [bmv2] [T] [thread 2787] [8.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.987] [bmv2] [T] [thread 2787] [8.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.988] [bmv2] [T] [thread 2787] [8.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.988] [bmv2] [T] [thread 2787] [8.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.988] [bmv2] [T] [thread 2787] [8.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.988] [bmv2] [T] [thread 2787] [8.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.988] [bmv2] [T] [thread 2787] [8.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.988] [bmv2] [T] [thread 2787] [8.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.988] [bmv2] [T] [thread 2787] [8.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.988] [bmv2] [D] [thread 2787] [8.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.988] [bmv2] [D] [thread 2787] [8.0] [cxt 0] Egress port is 0
[21:50:05.987] [bmv2] [D] [thread 2788] [7.0] [cxt 0] Pipeline 'egress': end
[21:50:05.988] [bmv2] [D] [thread 2788] [7.0] [cxt 0] Deparser 'deparser': start
[21:50:05.988] [bmv2] [T] [thread 2788] [7.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.988] [bmv2] [D] [thread 2788] [7.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.988] [bmv2] [D] [thread 2788] [7.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.988] [bmv2] [D] [thread 2788] [7.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.988] [bmv2] [D] [thread 2788] [7.0] [cxt 0] Deparser 'deparser': end
[21:50:05.988] [bmv2] [D] [thread 2792] [7.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.988] [bmv2] [D] [thread 2788] [8.0] [cxt 0] Pipeline 'egress': start
[21:50:05.988] [bmv2] [D] [thread 2788] [8.0] [cxt 0] Pipeline 'egress': end
[21:50:05.988] [bmv2] [D] [thread 2788] [8.0] [cxt 0] Deparser 'deparser': start
[21:50:05.988] [bmv2] [T] [thread 2788] [8.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.988] [bmv2] [D] [thread 2788] [8.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.989] [bmv2] [D] [thread 2788] [8.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.989] [bmv2] [D] [thread 2788] [8.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.989] [bmv2] [D] [thread 2788] [8.0] [cxt 0] Deparser 'deparser': end
[21:50:05.989] [bmv2] [D] [thread 2792] [8.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:06.014] [bmv2] [D] [thread 2787] [9.0] [cxt 0] Processing packet received on port 2
[21:50:06.014] [bmv2] [D] [thread 2787] [9.0] [cxt 0] Parser 'parser': start
[21:50:06.014] [bmv2] [D] [thread 2787] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:06.014] [bmv2] [D] [thread 2787] [9.0] [cxt 0] Extracting header 'ethernet'
[21:50:06.015] [bmv2] [D] [thread 2787] [9.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:06.015] [bmv2] [T] [thread 2787] [9.0] [cxt 0] Bytes parsed: 14
[21:50:06.015] [bmv2] [D] [thread 2787] [9.0] [cxt 0] Parser 'parser': end
[21:50:06.015] [bmv2] [D] [thread 2787] [9.0] [cxt 0] Pipeline 'ingress': start
[21:50:06.016] [bmv2] [T] [thread 2787] [9.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:06.016] [bmv2] [T] [thread 2787] [9.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:06.016] [bmv2] [T] [thread 2787] [9.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:06.016] [bmv2] [D] [thread 2787] [9.0] [cxt 0] Looking up key:

[21:50:06.016] [bmv2] [D] [thread 2787] [9.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:06.016] [bmv2] [D] [thread 2787] [9.0] [cxt 0] Action entry is basic191 - 
[21:50:06.016] [bmv2] [T] [thread 2787] [9.0] [cxt 0] Action basic191
[21:50:06.016] [bmv2] [T] [thread 2787] [9.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:06.016] [bmv2] [T] [thread 2787] [9.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:06.017] [bmv2] [T] [thread 2787] [9.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:06.017] [bmv2] [T] [thread 2787] [9.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:06.017] [bmv2] [T] [thread 2787] [9.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:06.017] [bmv2] [D] [thread 2787] [9.0] [cxt 0] Looking up key:

[21:50:06.017] [bmv2] [D] [thread 2787] [9.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:06.017] [bmv2] [D] [thread 2787] [9.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:06.017] [bmv2] [T] [thread 2787] [9.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:06.017] [bmv2] [T] [thread 2787] [9.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:06.017] [bmv2] [T] [thread 2787] [9.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:06.017] [bmv2] [T] [thread 2787] [9.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:06.018] [bmv2] [T] [thread 2787] [9.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:06.018] [bmv2] [T] [thread 2787] [9.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:06.018] [bmv2] [T] [thread 2787] [9.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:06.018] [bmv2] [T] [thread 2787] [9.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:06.018] [bmv2] [T] [thread 2787] [9.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:06.018] [bmv2] [T] [thread 2787] [9.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:06.018] [bmv2] [T] [thread 2787] [9.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:06.018] [bmv2] [D] [thread 2787] [9.0] [cxt 0] Pipeline 'ingress': end
[21:50:06.018] [bmv2] [D] [thread 2787] [9.0] [cxt 0] Egress port is 0
[21:50:06.018] [bmv2] [D] [thread 2787] [10.0] [cxt 0] Processing packet received on port 2
[21:50:06.018] [bmv2] [D] [thread 2787] [10.0] [cxt 0] Parser 'parser': start
[21:50:06.018] [bmv2] [D] [thread 2787] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:06.018] [bmv2] [D] [thread 2787] [10.0] [cxt 0] Extracting header 'ethernet'
[21:50:06.018] [bmv2] [D] [thread 2787] [10.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:06.019] [bmv2] [T] [thread 2787] [10.0] [cxt 0] Bytes parsed: 14
[21:50:06.019] [bmv2] [D] [thread 2787] [10.0] [cxt 0] Parser 'parser': end
[21:50:06.019] [bmv2] [D] [thread 2787] [10.0] [cxt 0] Pipeline 'ingress': start
[21:50:06.019] [bmv2] [T] [thread 2787] [10.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:06.019] [bmv2] [T] [thread 2787] [10.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:06.019] [bmv2] [T] [thread 2787] [10.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:06.019] [bmv2] [D] [thread 2787] [10.0] [cxt 0] Looking up key:

[21:50:06.019] [bmv2] [D] [thread 2787] [10.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:06.019] [bmv2] [D] [thread 2787] [10.0] [cxt 0] Action entry is basic191 - 
[21:50:06.019] [bmv2] [T] [thread 2787] [10.0] [cxt 0] Action basic191
[21:50:06.019] [bmv2] [T] [thread 2787] [10.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:06.019] [bmv2] [T] [thread 2787] [10.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:06.019] [bmv2] [T] [thread 2787] [10.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:06.019] [bmv2] [T] [thread 2787] [10.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:06.019] [bmv2] [T] [thread 2787] [10.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:06.019] [bmv2] [D] [thread 2787] [10.0] [cxt 0] Looking up key:

[21:50:06.020] [bmv2] [D] [thread 2787] [10.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:06.020] [bmv2] [D] [thread 2787] [10.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:06.020] [bmv2] [T] [thread 2787] [10.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:06.020] [bmv2] [T] [thread 2787] [10.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:06.020] [bmv2] [T] [thread 2787] [10.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:06.020] [bmv2] [T] [thread 2787] [10.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:06.020] [bmv2] [T] [thread 2787] [10.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:06.020] [bmv2] [T] [thread 2787] [10.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:06.020] [bmv2] [T] [thread 2787] [10.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:06.020] [bmv2] [T] [thread 2787] [10.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:06.020] [bmv2] [T] [thread 2787] [10.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:06.020] [bmv2] [T] [thread 2787] [10.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:06.020] [bmv2] [T] [thread 2787] [10.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:06.020] [bmv2] [D] [thread 2787] [10.0] [cxt 0] Pipeline 'ingress': end
[21:50:06.020] [bmv2] [D] [thread 2787] [10.0] [cxt 0] Egress port is 0
[21:50:06.018] [bmv2] [D] [thread 2788] [9.0] [cxt 0] Pipeline 'egress': start
[21:50:06.021] [bmv2] [D] [thread 2788] [9.0] [cxt 0] Pipeline 'egress': end
[21:50:06.021] [bmv2] [D] [thread 2788] [9.0] [cxt 0] Deparser 'deparser': start
[21:50:06.021] [bmv2] [T] [thread 2788] [9.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:06.021] [bmv2] [D] [thread 2788] [9.0] [cxt 0] Deparsing header 'ethernet'
[21:50:06.021] [bmv2] [D] [thread 2788] [9.0] [cxt 0] Deparsing header 'int_pai'
[21:50:06.021] [bmv2] [D] [thread 2788] [9.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:06.021] [bmv2] [D] [thread 2788] [9.0] [cxt 0] Deparser 'deparser': end
[21:50:06.021] [bmv2] [D] [thread 2792] [9.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:06.021] [bmv2] [D] [thread 2788] [10.0] [cxt 0] Pipeline 'egress': start
[21:50:06.021] [bmv2] [D] [thread 2788] [10.0] [cxt 0] Pipeline 'egress': end
[21:50:06.021] [bmv2] [D] [thread 2788] [10.0] [cxt 0] Deparser 'deparser': start
[21:50:06.021] [bmv2] [T] [thread 2788] [10.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:06.021] [bmv2] [D] [thread 2788] [10.0] [cxt 0] Deparsing header 'ethernet'
[21:50:06.022] [bmv2] [D] [thread 2788] [10.0] [cxt 0] Deparsing header 'int_pai'
[21:50:06.022] [bmv2] [D] [thread 2788] [10.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:06.022] [bmv2] [D] [thread 2788] [10.0] [cxt 0] Deparser 'deparser': end
[21:50:06.022] [bmv2] [D] [thread 2792] [10.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:06.266] [bmv2] [D] [thread 2787] [11.0] [cxt 0] Processing packet received on port 1
[21:50:06.266] [bmv2] [D] [thread 2787] [11.0] [cxt 0] Parser 'parser': start
[21:50:06.266] [bmv2] [D] [thread 2787] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:06.266] [bmv2] [D] [thread 2787] [11.0] [cxt 0] Extracting header 'ethernet'
[21:50:06.267] [bmv2] [D] [thread 2787] [11.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:06.267] [bmv2] [T] [thread 2787] [11.0] [cxt 0] Bytes parsed: 14
[21:50:06.267] [bmv2] [D] [thread 2787] [11.0] [cxt 0] Parser 'parser': end
[21:50:06.267] [bmv2] [D] [thread 2787] [11.0] [cxt 0] Pipeline 'ingress': start
[21:50:06.268] [bmv2] [T] [thread 2787] [11.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:06.268] [bmv2] [T] [thread 2787] [11.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:06.268] [bmv2] [T] [thread 2787] [11.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:06.269] [bmv2] [D] [thread 2787] [11.0] [cxt 0] Looking up key:

[21:50:06.269] [bmv2] [D] [thread 2787] [11.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:06.269] [bmv2] [D] [thread 2787] [11.0] [cxt 0] Action entry is basic191 - 
[21:50:06.269] [bmv2] [T] [thread 2787] [11.0] [cxt 0] Action basic191
[21:50:06.269] [bmv2] [T] [thread 2787] [11.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:06.270] [bmv2] [T] [thread 2787] [11.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:06.270] [bmv2] [T] [thread 2787] [11.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:06.270] [bmv2] [T] [thread 2787] [11.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:06.270] [bmv2] [T] [thread 2787] [11.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:06.270] [bmv2] [D] [thread 2787] [11.0] [cxt 0] Looking up key:

[21:50:06.270] [bmv2] [D] [thread 2787] [11.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:06.270] [bmv2] [D] [thread 2787] [11.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:06.270] [bmv2] [T] [thread 2787] [11.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:06.270] [bmv2] [T] [thread 2787] [11.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:06.270] [bmv2] [T] [thread 2787] [11.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:06.270] [bmv2] [T] [thread 2787] [11.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:06.270] [bmv2] [T] [thread 2787] [11.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:06.271] [bmv2] [T] [thread 2787] [11.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:06.271] [bmv2] [T] [thread 2787] [11.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:06.271] [bmv2] [T] [thread 2787] [11.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:06.271] [bmv2] [T] [thread 2787] [11.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:06.271] [bmv2] [T] [thread 2787] [11.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:06.271] [bmv2] [T] [thread 2787] [11.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:06.271] [bmv2] [D] [thread 2787] [11.0] [cxt 0] Pipeline 'ingress': end
[21:50:06.271] [bmv2] [D] [thread 2787] [11.0] [cxt 0] Egress port is 0
[21:50:06.271] [bmv2] [D] [thread 2788] [11.0] [cxt 0] Pipeline 'egress': start
[21:50:06.271] [bmv2] [D] [thread 2788] [11.0] [cxt 0] Pipeline 'egress': end
[21:50:06.271] [bmv2] [D] [thread 2788] [11.0] [cxt 0] Deparser 'deparser': start
[21:50:06.272] [bmv2] [T] [thread 2788] [11.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:06.272] [bmv2] [D] [thread 2788] [11.0] [cxt 0] Deparsing header 'ethernet'
[21:50:06.272] [bmv2] [D] [thread 2788] [11.0] [cxt 0] Deparsing header 'int_pai'
[21:50:06.272] [bmv2] [D] [thread 2788] [11.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:06.272] [bmv2] [D] [thread 2788] [11.0] [cxt 0] Deparser 'deparser': end
[21:50:06.272] [bmv2] [D] [thread 2792] [11.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:06.315] [bmv2] [D] [thread 2787] [12.0] [cxt 0] Processing packet received on port 2
[21:50:06.315] [bmv2] [D] [thread 2787] [12.0] [cxt 0] Parser 'parser': start
[21:50:06.316] [bmv2] [D] [thread 2787] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:06.316] [bmv2] [D] [thread 2787] [12.0] [cxt 0] Extracting header 'ethernet'
[21:50:06.316] [bmv2] [D] [thread 2787] [12.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:06.317] [bmv2] [T] [thread 2787] [12.0] [cxt 0] Bytes parsed: 14
[21:50:06.317] [bmv2] [D] [thread 2787] [12.0] [cxt 0] Parser 'parser': end
[21:50:06.317] [bmv2] [D] [thread 2787] [12.0] [cxt 0] Pipeline 'ingress': start
[21:50:06.318] [bmv2] [T] [thread 2787] [12.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:06.318] [bmv2] [T] [thread 2787] [12.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:06.318] [bmv2] [T] [thread 2787] [12.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:06.318] [bmv2] [D] [thread 2787] [12.0] [cxt 0] Looking up key:

[21:50:06.319] [bmv2] [D] [thread 2787] [12.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:06.319] [bmv2] [D] [thread 2787] [12.0] [cxt 0] Action entry is basic191 - 
[21:50:06.319] [bmv2] [T] [thread 2787] [12.0] [cxt 0] Action basic191
[21:50:06.319] [bmv2] [T] [thread 2787] [12.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:06.319] [bmv2] [T] [thread 2787] [12.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:06.319] [bmv2] [T] [thread 2787] [12.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:06.319] [bmv2] [T] [thread 2787] [12.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:06.319] [bmv2] [T] [thread 2787] [12.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:06.319] [bmv2] [D] [thread 2787] [12.0] [cxt 0] Looking up key:

[21:50:06.320] [bmv2] [D] [thread 2787] [12.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:06.320] [bmv2] [D] [thread 2787] [12.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:06.320] [bmv2] [T] [thread 2787] [12.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:06.320] [bmv2] [T] [thread 2787] [12.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:06.320] [bmv2] [T] [thread 2787] [12.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:06.320] [bmv2] [T] [thread 2787] [12.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:06.320] [bmv2] [T] [thread 2787] [12.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:06.320] [bmv2] [T] [thread 2787] [12.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:06.320] [bmv2] [T] [thread 2787] [12.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:06.320] [bmv2] [T] [thread 2787] [12.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:06.320] [bmv2] [T] [thread 2787] [12.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:06.320] [bmv2] [T] [thread 2787] [12.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:06.320] [bmv2] [T] [thread 2787] [12.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:06.321] [bmv2] [D] [thread 2787] [12.0] [cxt 0] Pipeline 'ingress': end
[21:50:06.321] [bmv2] [D] [thread 2787] [12.0] [cxt 0] Egress port is 0
[21:50:06.321] [bmv2] [D] [thread 2788] [12.0] [cxt 0] Pipeline 'egress': start
[21:50:06.321] [bmv2] [D] [thread 2788] [12.0] [cxt 0] Pipeline 'egress': end
[21:50:06.321] [bmv2] [D] [thread 2788] [12.0] [cxt 0] Deparser 'deparser': start
[21:50:06.321] [bmv2] [T] [thread 2788] [12.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:06.321] [bmv2] [D] [thread 2788] [12.0] [cxt 0] Deparsing header 'ethernet'
[21:50:06.321] [bmv2] [D] [thread 2788] [12.0] [cxt 0] Deparsing header 'int_pai'
[21:50:06.321] [bmv2] [D] [thread 2788] [12.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:06.321] [bmv2] [D] [thread 2788] [12.0] [cxt 0] Deparser 'deparser': end
[21:50:06.321] [bmv2] [D] [thread 2792] [12.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:06.713] [bmv2] [D] [thread 2787] [13.0] [cxt 0] Processing packet received on port 2
[21:50:06.714] [bmv2] [D] [thread 2787] [13.0] [cxt 0] Parser 'parser': start
[21:50:06.714] [bmv2] [D] [thread 2787] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:06.714] [bmv2] [D] [thread 2787] [13.0] [cxt 0] Extracting header 'ethernet'
[21:50:06.714] [bmv2] [D] [thread 2787] [13.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:06.714] [bmv2] [T] [thread 2787] [13.0] [cxt 0] Bytes parsed: 14
[21:50:06.714] [bmv2] [D] [thread 2787] [13.0] [cxt 0] Parser 'parser': end
[21:50:06.714] [bmv2] [D] [thread 2787] [13.0] [cxt 0] Pipeline 'ingress': start
[21:50:06.714] [bmv2] [T] [thread 2787] [13.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:06.714] [bmv2] [T] [thread 2787] [13.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:06.714] [bmv2] [T] [thread 2787] [13.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:06.714] [bmv2] [D] [thread 2787] [13.0] [cxt 0] Looking up key:

[21:50:06.714] [bmv2] [D] [thread 2787] [13.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:06.714] [bmv2] [D] [thread 2787] [13.0] [cxt 0] Action entry is basic191 - 
[21:50:06.714] [bmv2] [T] [thread 2787] [13.0] [cxt 0] Action basic191
[21:50:06.714] [bmv2] [T] [thread 2787] [13.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:06.715] [bmv2] [T] [thread 2787] [13.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:06.715] [bmv2] [T] [thread 2787] [13.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:06.715] [bmv2] [T] [thread 2787] [13.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:06.715] [bmv2] [T] [thread 2787] [13.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:06.715] [bmv2] [D] [thread 2787] [13.0] [cxt 0] Looking up key:

[21:50:06.715] [bmv2] [D] [thread 2787] [13.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:06.715] [bmv2] [D] [thread 2787] [13.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:06.715] [bmv2] [T] [thread 2787] [13.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:06.715] [bmv2] [T] [thread 2787] [13.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:06.715] [bmv2] [T] [thread 2787] [13.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:06.715] [bmv2] [T] [thread 2787] [13.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:06.715] [bmv2] [T] [thread 2787] [13.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:06.715] [bmv2] [T] [thread 2787] [13.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:06.715] [bmv2] [T] [thread 2787] [13.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:06.715] [bmv2] [T] [thread 2787] [13.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:06.715] [bmv2] [T] [thread 2787] [13.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:06.715] [bmv2] [T] [thread 2787] [13.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:06.715] [bmv2] [T] [thread 2787] [13.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:06.716] [bmv2] [D] [thread 2787] [13.0] [cxt 0] Pipeline 'ingress': end
[21:50:06.716] [bmv2] [D] [thread 2787] [13.0] [cxt 0] Egress port is 0
[21:50:06.716] [bmv2] [D] [thread 2788] [13.0] [cxt 0] Pipeline 'egress': start
[21:50:06.716] [bmv2] [D] [thread 2788] [13.0] [cxt 0] Pipeline 'egress': end
[21:50:06.716] [bmv2] [D] [thread 2788] [13.0] [cxt 0] Deparser 'deparser': start
[21:50:06.716] [bmv2] [T] [thread 2788] [13.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:06.716] [bmv2] [D] [thread 2788] [13.0] [cxt 0] Deparsing header 'ethernet'
[21:50:06.716] [bmv2] [D] [thread 2788] [13.0] [cxt 0] Deparsing header 'int_pai'
[21:50:06.716] [bmv2] [D] [thread 2788] [13.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:06.716] [bmv2] [D] [thread 2788] [13.0] [cxt 0] Deparser 'deparser': end
[21:50:06.716] [bmv2] [D] [thread 2792] [13.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:06.743] [bmv2] [W] [thread 2821] [P4Runtime] p4::tmp::P4DeviceConfig is deprecated
[21:50:06.744] [bmv2] [D] [thread 2821] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[21:50:06.745] [bmv2] [D] [thread 2821] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[21:50:06.745] [bmv2] [D] [thread 2821] Set default default entry for table 'tbl_basic191': basic191 - 
[21:50:06.745] [bmv2] [D] [thread 2821] Set default default entry for table 'tbl_add_int_primeiro_filho': MyIngress.add_int_primeiro_filho - 
[21:50:06.745] [bmv2] [D] [thread 2821] simple_switch target has been notified of a config swap
[21:50:06.746] [bmv2] [D] [thread 2822] Set default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[21:50:06.747] [bmv2] [D] [thread 2821] Entry 0 added to table 'MyIngress.ipv4_lpm'
[21:50:06.747] [bmv2] [D] [thread 2821] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000101/32
Action entry: MyIngress.ipv4_forward - 80000000100,2,

[21:50:06.748] [bmv2] [D] [thread 2822] Entry 1 added to table 'MyIngress.ipv4_lpm'
[21:50:06.748] [bmv2] [D] [thread 2822] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000200,3,

[21:50:06.749] [bmv2] [D] [thread 2821] Entry 2 added to table 'MyIngress.ipv4_lpm'
[21:50:06.749] [bmv2] [D] [thread 2821] Dumping entry 2
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000303/32
Action entry: MyIngress.ipv4_forward - 80000000333,1,

[21:50:06.906] [bmv2] [D] [thread 2787] [14.0] [cxt 0] Processing packet received on port 3
[21:50:06.906] [bmv2] [D] [thread 2787] [14.0] [cxt 0] Parser 'parser': start
[21:50:06.907] [bmv2] [D] [thread 2787] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:06.907] [bmv2] [D] [thread 2787] [14.0] [cxt 0] Extracting header 'ethernet'
[21:50:06.907] [bmv2] [D] [thread 2787] [14.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:06.907] [bmv2] [T] [thread 2787] [14.0] [cxt 0] Bytes parsed: 14
[21:50:06.908] [bmv2] [D] [thread 2787] [14.0] [cxt 0] Parser 'parser': end
[21:50:06.908] [bmv2] [D] [thread 2787] [14.0] [cxt 0] Pipeline 'ingress': start
[21:50:06.908] [bmv2] [T] [thread 2787] [14.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:06.908] [bmv2] [T] [thread 2787] [14.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:06.908] [bmv2] [T] [thread 2787] [14.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:06.909] [bmv2] [D] [thread 2787] [14.0] [cxt 0] Looking up key:

[21:50:06.909] [bmv2] [D] [thread 2787] [14.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:06.909] [bmv2] [D] [thread 2787] [14.0] [cxt 0] Action entry is basic191 - 
[21:50:06.909] [bmv2] [T] [thread 2787] [14.0] [cxt 0] Action basic191
[21:50:06.909] [bmv2] [T] [thread 2787] [14.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:06.909] [bmv2] [T] [thread 2787] [14.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:06.909] [bmv2] [T] [thread 2787] [14.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:06.909] [bmv2] [T] [thread 2787] [14.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:06.910] [bmv2] [T] [thread 2787] [14.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:06.910] [bmv2] [D] [thread 2787] [14.0] [cxt 0] Looking up key:

[21:50:06.910] [bmv2] [D] [thread 2787] [14.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:06.910] [bmv2] [D] [thread 2787] [14.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:06.910] [bmv2] [T] [thread 2787] [14.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:06.910] [bmv2] [T] [thread 2787] [14.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:06.910] [bmv2] [T] [thread 2787] [14.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:06.911] [bmv2] [T] [thread 2787] [14.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:06.911] [bmv2] [T] [thread 2787] [14.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:06.911] [bmv2] [T] [thread 2787] [14.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:06.911] [bmv2] [T] [thread 2787] [14.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:06.911] [bmv2] [T] [thread 2787] [14.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:06.911] [bmv2] [T] [thread 2787] [14.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:06.911] [bmv2] [T] [thread 2787] [14.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:06.911] [bmv2] [T] [thread 2787] [14.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:06.911] [bmv2] [D] [thread 2787] [14.0] [cxt 0] Pipeline 'ingress': end
[21:50:06.912] [bmv2] [D] [thread 2787] [14.0] [cxt 0] Egress port is 0
[21:50:06.912] [bmv2] [D] [thread 2788] [14.0] [cxt 0] Pipeline 'egress': start
[21:50:06.912] [bmv2] [D] [thread 2788] [14.0] [cxt 0] Pipeline 'egress': end
[21:50:06.912] [bmv2] [D] [thread 2788] [14.0] [cxt 0] Deparser 'deparser': start
[21:50:06.912] [bmv2] [T] [thread 2788] [14.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:06.912] [bmv2] [D] [thread 2788] [14.0] [cxt 0] Deparsing header 'ethernet'
[21:50:06.913] [bmv2] [D] [thread 2788] [14.0] [cxt 0] Deparsing header 'int_pai'
[21:50:06.913] [bmv2] [D] [thread 2788] [14.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:06.913] [bmv2] [D] [thread 2788] [14.0] [cxt 0] Deparser 'deparser': end
[21:50:06.913] [bmv2] [D] [thread 2792] [14.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:09.402] [bmv2] [D] [thread 2787] [15.0] [cxt 0] Processing packet received on port 1
[21:50:09.403] [bmv2] [D] [thread 2787] [15.0] [cxt 0] Parser 'parser': start
[21:50:09.403] [bmv2] [D] [thread 2787] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:09.404] [bmv2] [D] [thread 2787] [15.0] [cxt 0] Extracting header 'ethernet'
[21:50:09.404] [bmv2] [D] [thread 2787] [15.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:09.405] [bmv2] [T] [thread 2787] [15.0] [cxt 0] Bytes parsed: 14
[21:50:09.405] [bmv2] [D] [thread 2787] [15.0] [cxt 0] Parser 'parser': end
[21:50:09.406] [bmv2] [D] [thread 2787] [15.0] [cxt 0] Pipeline 'ingress': start
[21:50:09.406] [bmv2] [T] [thread 2787] [15.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:09.406] [bmv2] [T] [thread 2787] [15.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:09.407] [bmv2] [T] [thread 2787] [15.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:09.407] [bmv2] [D] [thread 2787] [15.0] [cxt 0] Looking up key:

[21:50:09.407] [bmv2] [D] [thread 2787] [15.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:09.407] [bmv2] [D] [thread 2787] [15.0] [cxt 0] Action entry is basic191 - 
[21:50:09.407] [bmv2] [T] [thread 2787] [15.0] [cxt 0] Action basic191
[21:50:09.408] [bmv2] [T] [thread 2787] [15.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:09.408] [bmv2] [T] [thread 2787] [15.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:09.408] [bmv2] [T] [thread 2787] [15.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:09.409] [bmv2] [T] [thread 2787] [15.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:09.409] [bmv2] [T] [thread 2787] [15.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:09.409] [bmv2] [D] [thread 2787] [15.0] [cxt 0] Looking up key:

[21:50:09.409] [bmv2] [D] [thread 2787] [15.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:09.409] [bmv2] [D] [thread 2787] [15.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:09.409] [bmv2] [T] [thread 2787] [15.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:09.410] [bmv2] [T] [thread 2787] [15.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:09.410] [bmv2] [T] [thread 2787] [15.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:09.410] [bmv2] [T] [thread 2787] [15.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:09.410] [bmv2] [T] [thread 2787] [15.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:09.410] [bmv2] [T] [thread 2787] [15.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:09.410] [bmv2] [T] [thread 2787] [15.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:09.410] [bmv2] [T] [thread 2787] [15.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:09.410] [bmv2] [T] [thread 2787] [15.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:09.410] [bmv2] [T] [thread 2787] [15.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:09.410] [bmv2] [T] [thread 2787] [15.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:09.410] [bmv2] [D] [thread 2787] [15.0] [cxt 0] Pipeline 'ingress': end
[21:50:09.411] [bmv2] [D] [thread 2787] [15.0] [cxt 0] Egress port is 0
[21:50:09.411] [bmv2] [D] [thread 2788] [15.0] [cxt 0] Pipeline 'egress': start
[21:50:09.411] [bmv2] [D] [thread 2788] [15.0] [cxt 0] Pipeline 'egress': end
[21:50:09.411] [bmv2] [D] [thread 2788] [15.0] [cxt 0] Deparser 'deparser': start
[21:50:09.411] [bmv2] [T] [thread 2788] [15.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:09.411] [bmv2] [D] [thread 2788] [15.0] [cxt 0] Deparsing header 'ethernet'
[21:50:09.411] [bmv2] [D] [thread 2788] [15.0] [cxt 0] Deparsing header 'int_pai'
[21:50:09.411] [bmv2] [D] [thread 2788] [15.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:09.411] [bmv2] [D] [thread 2788] [15.0] [cxt 0] Deparser 'deparser': end
[21:50:09.412] [bmv2] [D] [thread 2792] [15.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:09.661] [bmv2] [D] [thread 2787] [16.0] [cxt 0] Processing packet received on port 2
[21:50:09.661] [bmv2] [D] [thread 2787] [16.0] [cxt 0] Parser 'parser': start
[21:50:09.664] [bmv2] [D] [thread 2787] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:09.664] [bmv2] [D] [thread 2787] [16.0] [cxt 0] Extracting header 'ethernet'
[21:50:09.665] [bmv2] [D] [thread 2787] [16.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:09.665] [bmv2] [T] [thread 2787] [16.0] [cxt 0] Bytes parsed: 14
[21:50:09.665] [bmv2] [D] [thread 2787] [16.0] [cxt 0] Parser 'parser': end
[21:50:09.665] [bmv2] [D] [thread 2787] [16.0] [cxt 0] Pipeline 'ingress': start
[21:50:09.665] [bmv2] [T] [thread 2787] [16.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:09.665] [bmv2] [T] [thread 2787] [16.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:09.665] [bmv2] [T] [thread 2787] [16.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:09.666] [bmv2] [D] [thread 2787] [16.0] [cxt 0] Looking up key:

[21:50:09.666] [bmv2] [D] [thread 2787] [16.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:09.666] [bmv2] [D] [thread 2787] [16.0] [cxt 0] Action entry is basic191 - 
[21:50:09.666] [bmv2] [T] [thread 2787] [16.0] [cxt 0] Action basic191
[21:50:09.666] [bmv2] [T] [thread 2787] [16.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:09.666] [bmv2] [T] [thread 2787] [16.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:09.666] [bmv2] [T] [thread 2787] [16.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:09.666] [bmv2] [T] [thread 2787] [16.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:09.666] [bmv2] [T] [thread 2787] [16.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:09.666] [bmv2] [D] [thread 2787] [16.0] [cxt 0] Looking up key:

[21:50:09.667] [bmv2] [D] [thread 2787] [16.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:09.667] [bmv2] [D] [thread 2787] [16.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:09.667] [bmv2] [T] [thread 2787] [16.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:09.667] [bmv2] [T] [thread 2787] [16.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:09.667] [bmv2] [T] [thread 2787] [16.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:09.667] [bmv2] [T] [thread 2787] [16.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:09.667] [bmv2] [T] [thread 2787] [16.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:09.667] [bmv2] [T] [thread 2787] [16.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:09.667] [bmv2] [T] [thread 2787] [16.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:09.668] [bmv2] [T] [thread 2787] [16.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:09.668] [bmv2] [T] [thread 2787] [16.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:09.668] [bmv2] [T] [thread 2787] [16.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:09.668] [bmv2] [T] [thread 2787] [16.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:09.668] [bmv2] [D] [thread 2787] [16.0] [cxt 0] Pipeline 'ingress': end
[21:50:09.669] [bmv2] [D] [thread 2787] [16.0] [cxt 0] Egress port is 0
[21:50:09.669] [bmv2] [D] [thread 2787] [17.0] [cxt 0] Processing packet received on port 3
[21:50:09.669] [bmv2] [D] [thread 2787] [17.0] [cxt 0] Parser 'parser': start
[21:50:09.669] [bmv2] [D] [thread 2787] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:09.669] [bmv2] [D] [thread 2787] [17.0] [cxt 0] Extracting header 'ethernet'
[21:50:09.670] [bmv2] [D] [thread 2787] [17.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:09.670] [bmv2] [T] [thread 2787] [17.0] [cxt 0] Bytes parsed: 14
[21:50:09.670] [bmv2] [D] [thread 2787] [17.0] [cxt 0] Parser 'parser': end
[21:50:09.669] [bmv2] [D] [thread 2788] [16.0] [cxt 0] Pipeline 'egress': start
[21:50:09.670] [bmv2] [D] [thread 2788] [16.0] [cxt 0] Pipeline 'egress': end
[21:50:09.670] [bmv2] [D] [thread 2788] [16.0] [cxt 0] Deparser 'deparser': start
[21:50:09.671] [bmv2] [T] [thread 2788] [16.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:09.671] [bmv2] [D] [thread 2788] [16.0] [cxt 0] Deparsing header 'ethernet'
[21:50:09.670] [bmv2] [D] [thread 2787] [17.0] [cxt 0] Pipeline 'ingress': start
[21:50:09.671] [bmv2] [D] [thread 2788] [16.0] [cxt 0] Deparsing header 'int_pai'
[21:50:09.671] [bmv2] [D] [thread 2788] [16.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:09.671] [bmv2] [D] [thread 2788] [16.0] [cxt 0] Deparser 'deparser': end
[21:50:09.671] [bmv2] [D] [thread 2792] [16.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:09.671] [bmv2] [T] [thread 2787] [17.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:09.672] [bmv2] [T] [thread 2787] [17.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:09.672] [bmv2] [T] [thread 2787] [17.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:09.672] [bmv2] [D] [thread 2787] [17.0] [cxt 0] Looking up key:

[21:50:09.672] [bmv2] [D] [thread 2787] [17.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:09.672] [bmv2] [D] [thread 2787] [17.0] [cxt 0] Action entry is basic191 - 
[21:50:09.673] [bmv2] [T] [thread 2787] [17.0] [cxt 0] Action basic191
[21:50:09.673] [bmv2] [T] [thread 2787] [17.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:09.673] [bmv2] [T] [thread 2787] [17.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:09.673] [bmv2] [T] [thread 2787] [17.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:09.673] [bmv2] [T] [thread 2787] [17.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:09.673] [bmv2] [T] [thread 2787] [17.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:09.673] [bmv2] [D] [thread 2787] [17.0] [cxt 0] Looking up key:

[21:50:09.673] [bmv2] [D] [thread 2787] [17.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:09.673] [bmv2] [D] [thread 2787] [17.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:09.673] [bmv2] [T] [thread 2787] [17.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:09.673] [bmv2] [T] [thread 2787] [17.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:09.673] [bmv2] [T] [thread 2787] [17.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:09.673] [bmv2] [T] [thread 2787] [17.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:09.674] [bmv2] [T] [thread 2787] [17.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:09.674] [bmv2] [T] [thread 2787] [17.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:09.674] [bmv2] [T] [thread 2787] [17.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:09.674] [bmv2] [T] [thread 2787] [17.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:09.674] [bmv2] [T] [thread 2787] [17.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:09.674] [bmv2] [T] [thread 2787] [17.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:09.674] [bmv2] [T] [thread 2787] [17.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:09.674] [bmv2] [D] [thread 2787] [17.0] [cxt 0] Pipeline 'ingress': end
[21:50:09.674] [bmv2] [D] [thread 2787] [17.0] [cxt 0] Egress port is 0
[21:50:09.674] [bmv2] [D] [thread 2788] [17.0] [cxt 0] Pipeline 'egress': start
[21:50:09.674] [bmv2] [D] [thread 2788] [17.0] [cxt 0] Pipeline 'egress': end
[21:50:09.674] [bmv2] [D] [thread 2788] [17.0] [cxt 0] Deparser 'deparser': start
[21:50:09.674] [bmv2] [T] [thread 2788] [17.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:09.675] [bmv2] [D] [thread 2788] [17.0] [cxt 0] Deparsing header 'ethernet'
[21:50:09.675] [bmv2] [D] [thread 2788] [17.0] [cxt 0] Deparsing header 'int_pai'
[21:50:09.675] [bmv2] [D] [thread 2788] [17.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:09.675] [bmv2] [D] [thread 2788] [17.0] [cxt 0] Deparser 'deparser': end
[21:50:09.675] [bmv2] [D] [thread 2792] [17.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:09.978] [bmv2] [D] [thread 2787] [18.0] [cxt 0] Processing packet received on port 2
[21:50:09.978] [bmv2] [D] [thread 2787] [18.0] [cxt 0] Parser 'parser': start
[21:50:09.979] [bmv2] [D] [thread 2787] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:09.979] [bmv2] [D] [thread 2787] [18.0] [cxt 0] Extracting header 'ethernet'
[21:50:09.979] [bmv2] [D] [thread 2787] [18.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:09.980] [bmv2] [T] [thread 2787] [18.0] [cxt 0] Bytes parsed: 14
[21:50:09.980] [bmv2] [D] [thread 2787] [18.0] [cxt 0] Parser 'parser': end
[21:50:09.980] [bmv2] [D] [thread 2787] [18.0] [cxt 0] Pipeline 'ingress': start
[21:50:09.980] [bmv2] [T] [thread 2787] [18.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:09.980] [bmv2] [T] [thread 2787] [18.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:09.980] [bmv2] [T] [thread 2787] [18.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:09.980] [bmv2] [D] [thread 2787] [18.0] [cxt 0] Looking up key:

[21:50:09.980] [bmv2] [D] [thread 2787] [18.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:09.981] [bmv2] [D] [thread 2787] [18.0] [cxt 0] Action entry is basic191 - 
[21:50:09.981] [bmv2] [T] [thread 2787] [18.0] [cxt 0] Action basic191
[21:50:09.981] [bmv2] [T] [thread 2787] [18.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:09.981] [bmv2] [T] [thread 2787] [18.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:09.981] [bmv2] [T] [thread 2787] [18.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:09.981] [bmv2] [T] [thread 2787] [18.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:09.981] [bmv2] [T] [thread 2787] [18.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:09.981] [bmv2] [D] [thread 2787] [18.0] [cxt 0] Looking up key:

[21:50:09.981] [bmv2] [D] [thread 2787] [18.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:09.981] [bmv2] [D] [thread 2787] [18.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:09.981] [bmv2] [T] [thread 2787] [18.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:09.981] [bmv2] [T] [thread 2787] [18.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:09.981] [bmv2] [T] [thread 2787] [18.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:09.981] [bmv2] [T] [thread 2787] [18.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:09.981] [bmv2] [T] [thread 2787] [18.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:09.981] [bmv2] [T] [thread 2787] [18.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:09.982] [bmv2] [T] [thread 2787] [18.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:09.982] [bmv2] [T] [thread 2787] [18.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:09.982] [bmv2] [T] [thread 2787] [18.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:09.982] [bmv2] [T] [thread 2787] [18.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:09.982] [bmv2] [T] [thread 2787] [18.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:09.982] [bmv2] [D] [thread 2787] [18.0] [cxt 0] Pipeline 'ingress': end
[21:50:09.982] [bmv2] [D] [thread 2787] [18.0] [cxt 0] Egress port is 0
[21:50:09.982] [bmv2] [D] [thread 2787] [19.0] [cxt 0] Processing packet received on port 3
[21:50:09.982] [bmv2] [D] [thread 2787] [19.0] [cxt 0] Parser 'parser': start
[21:50:09.982] [bmv2] [D] [thread 2787] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:09.982] [bmv2] [D] [thread 2787] [19.0] [cxt 0] Extracting header 'ethernet'
[21:50:09.982] [bmv2] [D] [thread 2787] [19.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:09.982] [bmv2] [T] [thread 2787] [19.0] [cxt 0] Bytes parsed: 14
[21:50:09.982] [bmv2] [D] [thread 2787] [19.0] [cxt 0] Parser 'parser': end
[21:50:09.982] [bmv2] [D] [thread 2787] [19.0] [cxt 0] Pipeline 'ingress': start
[21:50:09.982] [bmv2] [T] [thread 2787] [19.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:09.982] [bmv2] [T] [thread 2787] [19.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:09.982] [bmv2] [T] [thread 2787] [19.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:09.983] [bmv2] [D] [thread 2787] [19.0] [cxt 0] Looking up key:

[21:50:09.983] [bmv2] [D] [thread 2787] [19.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:09.983] [bmv2] [D] [thread 2787] [19.0] [cxt 0] Action entry is basic191 - 
[21:50:09.983] [bmv2] [T] [thread 2787] [19.0] [cxt 0] Action basic191
[21:50:09.983] [bmv2] [T] [thread 2787] [19.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:09.983] [bmv2] [T] [thread 2787] [19.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:09.983] [bmv2] [T] [thread 2787] [19.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:09.983] [bmv2] [T] [thread 2787] [19.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:09.983] [bmv2] [T] [thread 2787] [19.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:09.982] [bmv2] [D] [thread 2788] [18.0] [cxt 0] Pipeline 'egress': start
[21:50:09.983] [bmv2] [D] [thread 2788] [18.0] [cxt 0] Pipeline 'egress': end
[21:50:09.984] [bmv2] [D] [thread 2788] [18.0] [cxt 0] Deparser 'deparser': start
[21:50:09.984] [bmv2] [T] [thread 2788] [18.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:09.984] [bmv2] [D] [thread 2788] [18.0] [cxt 0] Deparsing header 'ethernet'
[21:50:09.984] [bmv2] [D] [thread 2788] [18.0] [cxt 0] Deparsing header 'int_pai'
[21:50:09.984] [bmv2] [D] [thread 2788] [18.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:09.984] [bmv2] [D] [thread 2788] [18.0] [cxt 0] Deparser 'deparser': end
[21:50:09.984] [bmv2] [D] [thread 2792] [18.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:09.983] [bmv2] [D] [thread 2787] [19.0] [cxt 0] Looking up key:

[21:50:09.984] [bmv2] [D] [thread 2787] [19.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:09.984] [bmv2] [D] [thread 2787] [19.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:09.984] [bmv2] [T] [thread 2787] [19.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:09.984] [bmv2] [T] [thread 2787] [19.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:09.984] [bmv2] [T] [thread 2787] [19.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:09.984] [bmv2] [T] [thread 2787] [19.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:09.985] [bmv2] [T] [thread 2787] [19.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:09.985] [bmv2] [T] [thread 2787] [19.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:09.985] [bmv2] [T] [thread 2787] [19.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:09.985] [bmv2] [T] [thread 2787] [19.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:09.985] [bmv2] [T] [thread 2787] [19.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:09.985] [bmv2] [T] [thread 2787] [19.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:09.985] [bmv2] [T] [thread 2787] [19.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:09.985] [bmv2] [D] [thread 2787] [19.0] [cxt 0] Pipeline 'ingress': end
[21:50:09.985] [bmv2] [D] [thread 2787] [19.0] [cxt 0] Egress port is 0
[21:50:09.985] [bmv2] [D] [thread 2788] [19.0] [cxt 0] Pipeline 'egress': start
[21:50:09.985] [bmv2] [D] [thread 2788] [19.0] [cxt 0] Pipeline 'egress': end
[21:50:09.985] [bmv2] [D] [thread 2788] [19.0] [cxt 0] Deparser 'deparser': start
[21:50:09.985] [bmv2] [T] [thread 2788] [19.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:09.985] [bmv2] [D] [thread 2788] [19.0] [cxt 0] Deparsing header 'ethernet'
[21:50:09.985] [bmv2] [D] [thread 2788] [19.0] [cxt 0] Deparsing header 'int_pai'
[21:50:09.985] [bmv2] [D] [thread 2788] [19.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:09.985] [bmv2] [D] [thread 2788] [19.0] [cxt 0] Deparser 'deparser': end
[21:50:09.985] [bmv2] [D] [thread 2792] [19.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:17.087] [bmv2] [D] [thread 2787] [20.0] [cxt 0] Processing packet received on port 3
[21:50:17.087] [bmv2] [D] [thread 2787] [20.0] [cxt 0] Parser 'parser': start
[21:50:17.088] [bmv2] [D] [thread 2787] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:17.088] [bmv2] [D] [thread 2787] [20.0] [cxt 0] Extracting header 'ethernet'
[21:50:17.088] [bmv2] [D] [thread 2787] [20.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:17.089] [bmv2] [T] [thread 2787] [20.0] [cxt 0] Bytes parsed: 14
[21:50:17.089] [bmv2] [D] [thread 2787] [20.0] [cxt 0] Parser 'parser': end
[21:50:17.090] [bmv2] [D] [thread 2787] [20.0] [cxt 0] Pipeline 'ingress': start
[21:50:17.090] [bmv2] [T] [thread 2787] [20.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:17.090] [bmv2] [T] [thread 2787] [20.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:17.090] [bmv2] [T] [thread 2787] [20.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:17.090] [bmv2] [D] [thread 2787] [20.0] [cxt 0] Looking up key:

[21:50:17.090] [bmv2] [D] [thread 2787] [20.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:17.090] [bmv2] [D] [thread 2787] [20.0] [cxt 0] Action entry is basic191 - 
[21:50:17.091] [bmv2] [T] [thread 2787] [20.0] [cxt 0] Action basic191
[21:50:17.091] [bmv2] [T] [thread 2787] [20.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:17.091] [bmv2] [T] [thread 2787] [20.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:17.091] [bmv2] [T] [thread 2787] [20.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:17.091] [bmv2] [T] [thread 2787] [20.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:17.091] [bmv2] [T] [thread 2787] [20.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:17.091] [bmv2] [D] [thread 2787] [20.0] [cxt 0] Looking up key:

[21:50:17.091] [bmv2] [D] [thread 2787] [20.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:17.091] [bmv2] [D] [thread 2787] [20.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:17.091] [bmv2] [T] [thread 2787] [20.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:17.091] [bmv2] [T] [thread 2787] [20.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:17.091] [bmv2] [T] [thread 2787] [20.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:17.091] [bmv2] [T] [thread 2787] [20.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:17.091] [bmv2] [T] [thread 2787] [20.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:17.091] [bmv2] [T] [thread 2787] [20.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:17.091] [bmv2] [T] [thread 2787] [20.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:17.092] [bmv2] [T] [thread 2787] [20.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:17.092] [bmv2] [T] [thread 2787] [20.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:17.092] [bmv2] [T] [thread 2787] [20.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:17.092] [bmv2] [T] [thread 2787] [20.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:17.092] [bmv2] [D] [thread 2787] [20.0] [cxt 0] Pipeline 'ingress': end
[21:50:17.092] [bmv2] [D] [thread 2787] [20.0] [cxt 0] Egress port is 0
[21:50:17.092] [bmv2] [D] [thread 2788] [20.0] [cxt 0] Pipeline 'egress': start
[21:50:17.092] [bmv2] [D] [thread 2788] [20.0] [cxt 0] Pipeline 'egress': end
[21:50:17.092] [bmv2] [D] [thread 2788] [20.0] [cxt 0] Deparser 'deparser': start
[21:50:17.092] [bmv2] [T] [thread 2788] [20.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:17.092] [bmv2] [D] [thread 2788] [20.0] [cxt 0] Deparsing header 'ethernet'
[21:50:17.092] [bmv2] [D] [thread 2788] [20.0] [cxt 0] Deparsing header 'int_pai'
[21:50:17.092] [bmv2] [D] [thread 2788] [20.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:17.092] [bmv2] [D] [thread 2788] [20.0] [cxt 0] Deparser 'deparser': end
[21:50:17.093] [bmv2] [D] [thread 2792] [20.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:17.600] [bmv2] [D] [thread 2787] [21.0] [cxt 0] Processing packet received on port 1
[21:50:17.600] [bmv2] [D] [thread 2787] [21.0] [cxt 0] Parser 'parser': start
[21:50:17.601] [bmv2] [D] [thread 2787] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:17.601] [bmv2] [D] [thread 2787] [21.0] [cxt 0] Extracting header 'ethernet'
[21:50:17.602] [bmv2] [D] [thread 2787] [21.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:17.602] [bmv2] [T] [thread 2787] [21.0] [cxt 0] Bytes parsed: 14
[21:50:17.603] [bmv2] [D] [thread 2787] [21.0] [cxt 0] Parser 'parser': end
[21:50:17.603] [bmv2] [D] [thread 2787] [21.0] [cxt 0] Pipeline 'ingress': start
[21:50:17.603] [bmv2] [T] [thread 2787] [21.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:17.604] [bmv2] [T] [thread 2787] [21.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:17.604] [bmv2] [T] [thread 2787] [21.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:17.604] [bmv2] [D] [thread 2787] [21.0] [cxt 0] Looking up key:

[21:50:17.604] [bmv2] [D] [thread 2787] [21.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:17.604] [bmv2] [D] [thread 2787] [21.0] [cxt 0] Action entry is basic191 - 
[21:50:17.605] [bmv2] [T] [thread 2787] [21.0] [cxt 0] Action basic191
[21:50:17.605] [bmv2] [T] [thread 2787] [21.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:17.605] [bmv2] [T] [thread 2787] [21.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:17.605] [bmv2] [T] [thread 2787] [21.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:17.605] [bmv2] [T] [thread 2787] [21.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:17.605] [bmv2] [T] [thread 2787] [21.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:17.605] [bmv2] [D] [thread 2787] [21.0] [cxt 0] Looking up key:

[21:50:17.605] [bmv2] [D] [thread 2787] [21.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:17.605] [bmv2] [D] [thread 2787] [21.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:17.605] [bmv2] [T] [thread 2787] [21.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:17.605] [bmv2] [T] [thread 2787] [21.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:17.605] [bmv2] [T] [thread 2787] [21.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:17.606] [bmv2] [T] [thread 2787] [21.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:17.606] [bmv2] [T] [thread 2787] [21.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:17.606] [bmv2] [T] [thread 2787] [21.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:17.606] [bmv2] [T] [thread 2787] [21.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:17.606] [bmv2] [T] [thread 2787] [21.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:17.606] [bmv2] [T] [thread 2787] [21.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:17.606] [bmv2] [T] [thread 2787] [21.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:17.606] [bmv2] [T] [thread 2787] [21.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:17.606] [bmv2] [D] [thread 2787] [21.0] [cxt 0] Pipeline 'ingress': end
[21:50:17.606] [bmv2] [D] [thread 2787] [21.0] [cxt 0] Egress port is 0
[21:50:17.606] [bmv2] [D] [thread 2788] [21.0] [cxt 0] Pipeline 'egress': start
[21:50:17.607] [bmv2] [D] [thread 2788] [21.0] [cxt 0] Pipeline 'egress': end
[21:50:17.607] [bmv2] [D] [thread 2788] [21.0] [cxt 0] Deparser 'deparser': start
[21:50:17.607] [bmv2] [T] [thread 2788] [21.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:17.607] [bmv2] [D] [thread 2788] [21.0] [cxt 0] Deparsing header 'ethernet'
[21:50:17.607] [bmv2] [D] [thread 2788] [21.0] [cxt 0] Deparsing header 'int_pai'
[21:50:17.607] [bmv2] [D] [thread 2788] [21.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:17.607] [bmv2] [D] [thread 2788] [21.0] [cxt 0] Deparser 'deparser': end
[21:50:17.607] [bmv2] [D] [thread 2792] [21.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:17.852] [bmv2] [D] [thread 2787] [22.0] [cxt 0] Processing packet received on port 2
[21:50:17.852] [bmv2] [D] [thread 2787] [22.0] [cxt 0] Parser 'parser': start
[21:50:17.852] [bmv2] [D] [thread 2787] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:17.853] [bmv2] [D] [thread 2787] [22.0] [cxt 0] Extracting header 'ethernet'
[21:50:17.853] [bmv2] [D] [thread 2787] [22.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:17.853] [bmv2] [T] [thread 2787] [22.0] [cxt 0] Bytes parsed: 14
[21:50:17.854] [bmv2] [D] [thread 2787] [22.0] [cxt 0] Parser 'parser': end
[21:50:17.854] [bmv2] [D] [thread 2787] [22.0] [cxt 0] Pipeline 'ingress': start
[21:50:17.854] [bmv2] [T] [thread 2787] [22.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:17.855] [bmv2] [T] [thread 2787] [22.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:17.855] [bmv2] [T] [thread 2787] [22.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:17.855] [bmv2] [D] [thread 2787] [22.0] [cxt 0] Looking up key:

[21:50:17.855] [bmv2] [D] [thread 2787] [22.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:17.855] [bmv2] [D] [thread 2787] [22.0] [cxt 0] Action entry is basic191 - 
[21:50:17.855] [bmv2] [T] [thread 2787] [22.0] [cxt 0] Action basic191
[21:50:17.855] [bmv2] [T] [thread 2787] [22.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:17.855] [bmv2] [T] [thread 2787] [22.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:17.855] [bmv2] [T] [thread 2787] [22.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:17.855] [bmv2] [T] [thread 2787] [22.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:17.855] [bmv2] [T] [thread 2787] [22.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:17.856] [bmv2] [D] [thread 2787] [22.0] [cxt 0] Looking up key:

[21:50:17.856] [bmv2] [D] [thread 2787] [22.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:17.856] [bmv2] [D] [thread 2787] [22.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:17.856] [bmv2] [T] [thread 2787] [22.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:17.856] [bmv2] [T] [thread 2787] [22.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:17.856] [bmv2] [T] [thread 2787] [22.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:17.856] [bmv2] [T] [thread 2787] [22.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:17.856] [bmv2] [T] [thread 2787] [22.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:17.856] [bmv2] [T] [thread 2787] [22.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:17.856] [bmv2] [T] [thread 2787] [22.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:17.856] [bmv2] [T] [thread 2787] [22.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:17.856] [bmv2] [T] [thread 2787] [22.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:17.856] [bmv2] [T] [thread 2787] [22.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:17.856] [bmv2] [T] [thread 2787] [22.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:17.856] [bmv2] [D] [thread 2787] [22.0] [cxt 0] Pipeline 'ingress': end
[21:50:17.857] [bmv2] [D] [thread 2787] [22.0] [cxt 0] Egress port is 0
[21:50:17.857] [bmv2] [D] [thread 2788] [22.0] [cxt 0] Pipeline 'egress': start
[21:50:17.857] [bmv2] [D] [thread 2788] [22.0] [cxt 0] Pipeline 'egress': end
[21:50:17.857] [bmv2] [D] [thread 2788] [22.0] [cxt 0] Deparser 'deparser': start
[21:50:17.857] [bmv2] [T] [thread 2788] [22.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:17.857] [bmv2] [D] [thread 2788] [22.0] [cxt 0] Deparsing header 'ethernet'
[21:50:17.857] [bmv2] [D] [thread 2788] [22.0] [cxt 0] Deparsing header 'int_pai'
[21:50:17.857] [bmv2] [D] [thread 2788] [22.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:17.857] [bmv2] [D] [thread 2788] [22.0] [cxt 0] Deparser 'deparser': end
[21:50:17.857] [bmv2] [D] [thread 2792] [22.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:18.362] [bmv2] [D] [thread 2787] [23.0] [cxt 0] Processing packet received on port 2
[21:50:18.363] [bmv2] [D] [thread 2787] [23.0] [cxt 0] Parser 'parser': start
[21:50:18.363] [bmv2] [D] [thread 2787] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:18.363] [bmv2] [D] [thread 2787] [23.0] [cxt 0] Extracting header 'ethernet'
[21:50:18.364] [bmv2] [D] [thread 2787] [23.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:18.364] [bmv2] [T] [thread 2787] [23.0] [cxt 0] Bytes parsed: 14
[21:50:18.365] [bmv2] [D] [thread 2787] [23.0] [cxt 0] Parser 'parser': end
[21:50:18.365] [bmv2] [D] [thread 2787] [23.0] [cxt 0] Pipeline 'ingress': start
[21:50:18.365] [bmv2] [T] [thread 2787] [23.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:18.365] [bmv2] [T] [thread 2787] [23.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:18.366] [bmv2] [T] [thread 2787] [23.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:18.366] [bmv2] [D] [thread 2787] [23.0] [cxt 0] Looking up key:

[21:50:18.366] [bmv2] [D] [thread 2787] [23.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:18.367] [bmv2] [D] [thread 2787] [23.0] [cxt 0] Action entry is basic191 - 
[21:50:18.367] [bmv2] [T] [thread 2787] [23.0] [cxt 0] Action basic191
[21:50:18.367] [bmv2] [T] [thread 2787] [23.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:18.367] [bmv2] [T] [thread 2787] [23.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:18.367] [bmv2] [T] [thread 2787] [23.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:18.367] [bmv2] [T] [thread 2787] [23.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:18.367] [bmv2] [T] [thread 2787] [23.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:18.367] [bmv2] [D] [thread 2787] [23.0] [cxt 0] Looking up key:

[21:50:18.367] [bmv2] [D] [thread 2787] [23.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:18.367] [bmv2] [D] [thread 2787] [23.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:18.367] [bmv2] [T] [thread 2787] [23.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:18.367] [bmv2] [T] [thread 2787] [23.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:18.367] [bmv2] [T] [thread 2787] [23.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:18.368] [bmv2] [T] [thread 2787] [23.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:18.368] [bmv2] [T] [thread 2787] [23.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:18.368] [bmv2] [T] [thread 2787] [23.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:18.368] [bmv2] [T] [thread 2787] [23.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:18.368] [bmv2] [T] [thread 2787] [23.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:18.368] [bmv2] [T] [thread 2787] [23.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:18.368] [bmv2] [T] [thread 2787] [23.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:18.368] [bmv2] [T] [thread 2787] [23.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:18.368] [bmv2] [D] [thread 2787] [23.0] [cxt 0] Pipeline 'ingress': end
[21:50:18.368] [bmv2] [D] [thread 2787] [23.0] [cxt 0] Egress port is 0
[21:50:18.368] [bmv2] [D] [thread 2788] [23.0] [cxt 0] Pipeline 'egress': start
[21:50:18.368] [bmv2] [D] [thread 2788] [23.0] [cxt 0] Pipeline 'egress': end
[21:50:18.368] [bmv2] [D] [thread 2788] [23.0] [cxt 0] Deparser 'deparser': start
[21:50:18.368] [bmv2] [T] [thread 2788] [23.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:18.368] [bmv2] [D] [thread 2788] [23.0] [cxt 0] Deparsing header 'ethernet'
[21:50:18.369] [bmv2] [D] [thread 2788] [23.0] [cxt 0] Deparsing header 'int_pai'
[21:50:18.369] [bmv2] [D] [thread 2788] [23.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:18.369] [bmv2] [D] [thread 2788] [23.0] [cxt 0] Deparser 'deparser': end
[21:50:18.369] [bmv2] [D] [thread 2792] [23.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:18.874] [bmv2] [D] [thread 2787] [24.0] [cxt 0] Processing packet received on port 3
[21:50:18.874] [bmv2] [D] [thread 2787] [24.0] [cxt 0] Parser 'parser': start
[21:50:18.875] [bmv2] [D] [thread 2787] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:18.875] [bmv2] [D] [thread 2787] [24.0] [cxt 0] Extracting header 'ethernet'
[21:50:18.875] [bmv2] [D] [thread 2787] [24.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:18.876] [bmv2] [T] [thread 2787] [24.0] [cxt 0] Bytes parsed: 14
[21:50:18.876] [bmv2] [D] [thread 2787] [24.0] [cxt 0] Parser 'parser': end
[21:50:18.876] [bmv2] [D] [thread 2787] [24.0] [cxt 0] Pipeline 'ingress': start
[21:50:18.877] [bmv2] [T] [thread 2787] [24.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:18.877] [bmv2] [T] [thread 2787] [24.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:18.877] [bmv2] [T] [thread 2787] [24.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:18.878] [bmv2] [D] [thread 2787] [24.0] [cxt 0] Looking up key:

[21:50:18.878] [bmv2] [D] [thread 2787] [24.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:18.878] [bmv2] [D] [thread 2787] [24.0] [cxt 0] Action entry is basic191 - 
[21:50:18.878] [bmv2] [T] [thread 2787] [24.0] [cxt 0] Action basic191
[21:50:18.878] [bmv2] [T] [thread 2787] [24.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:18.879] [bmv2] [T] [thread 2787] [24.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:18.879] [bmv2] [T] [thread 2787] [24.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:18.879] [bmv2] [T] [thread 2787] [24.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:18.879] [bmv2] [T] [thread 2787] [24.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:18.879] [bmv2] [D] [thread 2787] [24.0] [cxt 0] Looking up key:

[21:50:18.879] [bmv2] [D] [thread 2787] [24.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:18.879] [bmv2] [D] [thread 2787] [24.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:18.879] [bmv2] [T] [thread 2787] [24.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:18.879] [bmv2] [T] [thread 2787] [24.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:18.879] [bmv2] [T] [thread 2787] [24.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:18.879] [bmv2] [T] [thread 2787] [24.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:18.880] [bmv2] [T] [thread 2787] [24.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:18.880] [bmv2] [T] [thread 2787] [24.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:18.880] [bmv2] [T] [thread 2787] [24.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:18.880] [bmv2] [T] [thread 2787] [24.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:18.880] [bmv2] [T] [thread 2787] [24.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:18.880] [bmv2] [T] [thread 2787] [24.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:18.880] [bmv2] [T] [thread 2787] [24.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:18.880] [bmv2] [D] [thread 2787] [24.0] [cxt 0] Pipeline 'ingress': end
[21:50:18.880] [bmv2] [D] [thread 2787] [24.0] [cxt 0] Egress port is 0
[21:50:18.880] [bmv2] [D] [thread 2788] [24.0] [cxt 0] Pipeline 'egress': start
[21:50:18.880] [bmv2] [D] [thread 2788] [24.0] [cxt 0] Pipeline 'egress': end
[21:50:18.880] [bmv2] [D] [thread 2788] [24.0] [cxt 0] Deparser 'deparser': start
[21:50:18.880] [bmv2] [T] [thread 2788] [24.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:18.881] [bmv2] [D] [thread 2788] [24.0] [cxt 0] Deparsing header 'ethernet'
[21:50:18.881] [bmv2] [D] [thread 2788] [24.0] [cxt 0] Deparsing header 'int_pai'
[21:50:18.881] [bmv2] [D] [thread 2788] [24.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:18.881] [bmv2] [D] [thread 2788] [24.0] [cxt 0] Deparser 'deparser': end
[21:50:18.881] [bmv2] [D] [thread 2792] [24.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:31.418] [bmv2] [D] [thread 2787] [25.0] [cxt 0] Processing packet received on port 3
[21:50:31.418] [bmv2] [D] [thread 2787] [25.0] [cxt 0] Parser 'parser': start
[21:50:31.418] [bmv2] [D] [thread 2787] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:31.418] [bmv2] [D] [thread 2787] [25.0] [cxt 0] Extracting header 'ethernet'
[21:50:31.419] [bmv2] [D] [thread 2787] [25.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:31.419] [bmv2] [T] [thread 2787] [25.0] [cxt 0] Bytes parsed: 14
[21:50:31.419] [bmv2] [D] [thread 2787] [25.0] [cxt 0] Parser 'parser': end
[21:50:31.419] [bmv2] [D] [thread 2787] [25.0] [cxt 0] Pipeline 'ingress': start
[21:50:31.419] [bmv2] [T] [thread 2787] [25.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:31.420] [bmv2] [T] [thread 2787] [25.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:31.420] [bmv2] [T] [thread 2787] [25.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:31.420] [bmv2] [D] [thread 2787] [25.0] [cxt 0] Looking up key:

[21:50:31.420] [bmv2] [D] [thread 2787] [25.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:31.420] [bmv2] [D] [thread 2787] [25.0] [cxt 0] Action entry is basic191 - 
[21:50:31.420] [bmv2] [T] [thread 2787] [25.0] [cxt 0] Action basic191
[21:50:31.421] [bmv2] [T] [thread 2787] [25.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:31.421] [bmv2] [T] [thread 2787] [25.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:31.421] [bmv2] [T] [thread 2787] [25.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:31.421] [bmv2] [T] [thread 2787] [25.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:31.421] [bmv2] [T] [thread 2787] [25.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:31.421] [bmv2] [D] [thread 2787] [25.0] [cxt 0] Looking up key:

[21:50:31.421] [bmv2] [D] [thread 2787] [25.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:31.421] [bmv2] [D] [thread 2787] [25.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:31.421] [bmv2] [T] [thread 2787] [25.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:31.421] [bmv2] [T] [thread 2787] [25.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:31.421] [bmv2] [T] [thread 2787] [25.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:31.421] [bmv2] [T] [thread 2787] [25.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:31.421] [bmv2] [T] [thread 2787] [25.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:31.421] [bmv2] [T] [thread 2787] [25.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:31.421] [bmv2] [T] [thread 2787] [25.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:31.421] [bmv2] [T] [thread 2787] [25.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:31.421] [bmv2] [T] [thread 2787] [25.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:31.421] [bmv2] [T] [thread 2787] [25.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:31.422] [bmv2] [T] [thread 2787] [25.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:31.422] [bmv2] [D] [thread 2787] [25.0] [cxt 0] Pipeline 'ingress': end
[21:50:31.422] [bmv2] [D] [thread 2787] [25.0] [cxt 0] Egress port is 0
[21:50:31.422] [bmv2] [D] [thread 2788] [25.0] [cxt 0] Pipeline 'egress': start
[21:50:31.422] [bmv2] [D] [thread 2788] [25.0] [cxt 0] Pipeline 'egress': end
[21:50:31.422] [bmv2] [D] [thread 2788] [25.0] [cxt 0] Deparser 'deparser': start
[21:50:31.422] [bmv2] [T] [thread 2788] [25.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:31.422] [bmv2] [D] [thread 2788] [25.0] [cxt 0] Deparsing header 'ethernet'
[21:50:31.422] [bmv2] [D] [thread 2788] [25.0] [cxt 0] Deparsing header 'int_pai'
[21:50:31.422] [bmv2] [D] [thread 2788] [25.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:31.422] [bmv2] [D] [thread 2788] [25.0] [cxt 0] Deparser 'deparser': end
[21:50:31.422] [bmv2] [D] [thread 2792] [25.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:33.211] [bmv2] [D] [thread 2787] [26.0] [cxt 0] Processing packet received on port 1
[21:50:33.226] [bmv2] [D] [thread 2787] [26.0] [cxt 0] Parser 'parser': start
[21:50:33.227] [bmv2] [D] [thread 2787] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:33.227] [bmv2] [D] [thread 2787] [26.0] [cxt 0] Extracting header 'ethernet'
[21:50:33.228] [bmv2] [D] [thread 2787] [26.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:33.228] [bmv2] [T] [thread 2787] [26.0] [cxt 0] Bytes parsed: 14
[21:50:33.229] [bmv2] [D] [thread 2787] [26.0] [cxt 0] Parser 'parser': end
[21:50:33.229] [bmv2] [D] [thread 2787] [26.0] [cxt 0] Pipeline 'ingress': start
[21:50:33.230] [bmv2] [T] [thread 2787] [26.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:33.230] [bmv2] [T] [thread 2787] [26.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:33.231] [bmv2] [T] [thread 2787] [26.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:33.231] [bmv2] [D] [thread 2787] [26.0] [cxt 0] Looking up key:

[21:50:33.231] [bmv2] [D] [thread 2787] [26.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:33.231] [bmv2] [D] [thread 2787] [26.0] [cxt 0] Action entry is basic191 - 
[21:50:33.231] [bmv2] [T] [thread 2787] [26.0] [cxt 0] Action basic191
[21:50:33.232] [bmv2] [T] [thread 2787] [26.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:33.232] [bmv2] [T] [thread 2787] [26.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:33.232] [bmv2] [T] [thread 2787] [26.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:33.232] [bmv2] [T] [thread 2787] [26.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:33.233] [bmv2] [T] [thread 2787] [26.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:33.233] [bmv2] [D] [thread 2787] [26.0] [cxt 0] Looking up key:

[21:50:33.233] [bmv2] [D] [thread 2787] [26.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:33.233] [bmv2] [D] [thread 2787] [26.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:33.233] [bmv2] [T] [thread 2787] [26.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:33.233] [bmv2] [T] [thread 2787] [26.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:33.233] [bmv2] [T] [thread 2787] [26.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:33.233] [bmv2] [T] [thread 2787] [26.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:33.233] [bmv2] [T] [thread 2787] [26.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:33.234] [bmv2] [T] [thread 2787] [26.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:33.234] [bmv2] [T] [thread 2787] [26.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:33.234] [bmv2] [T] [thread 2787] [26.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:33.234] [bmv2] [T] [thread 2787] [26.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:33.234] [bmv2] [T] [thread 2787] [26.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:33.234] [bmv2] [T] [thread 2787] [26.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:33.234] [bmv2] [D] [thread 2787] [26.0] [cxt 0] Pipeline 'ingress': end
[21:50:33.234] [bmv2] [D] [thread 2787] [26.0] [cxt 0] Egress port is 0
[21:50:33.234] [bmv2] [D] [thread 2788] [26.0] [cxt 0] Pipeline 'egress': start
[21:50:33.234] [bmv2] [D] [thread 2788] [26.0] [cxt 0] Pipeline 'egress': end
[21:50:33.234] [bmv2] [D] [thread 2788] [26.0] [cxt 0] Deparser 'deparser': start
[21:50:33.235] [bmv2] [T] [thread 2788] [26.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:33.235] [bmv2] [D] [thread 2788] [26.0] [cxt 0] Deparsing header 'ethernet'
[21:50:33.235] [bmv2] [D] [thread 2788] [26.0] [cxt 0] Deparsing header 'int_pai'
[21:50:33.235] [bmv2] [D] [thread 2788] [26.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:33.235] [bmv2] [D] [thread 2788] [26.0] [cxt 0] Deparser 'deparser': end
[21:50:33.235] [bmv2] [D] [thread 2792] [26.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:33.467] [bmv2] [D] [thread 2787] [27.0] [cxt 0] Processing packet received on port 2
[21:50:33.467] [bmv2] [D] [thread 2787] [27.0] [cxt 0] Parser 'parser': start
[21:50:33.468] [bmv2] [D] [thread 2787] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:33.468] [bmv2] [D] [thread 2787] [27.0] [cxt 0] Extracting header 'ethernet'
[21:50:33.468] [bmv2] [D] [thread 2787] [27.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:33.469] [bmv2] [T] [thread 2787] [27.0] [cxt 0] Bytes parsed: 14
[21:50:33.469] [bmv2] [D] [thread 2787] [27.0] [cxt 0] Parser 'parser': end
[21:50:33.469] [bmv2] [D] [thread 2787] [27.0] [cxt 0] Pipeline 'ingress': start
[21:50:33.469] [bmv2] [T] [thread 2787] [27.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:33.470] [bmv2] [T] [thread 2787] [27.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:33.470] [bmv2] [T] [thread 2787] [27.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:33.470] [bmv2] [D] [thread 2787] [27.0] [cxt 0] Looking up key:

[21:50:33.470] [bmv2] [D] [thread 2787] [27.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:33.471] [bmv2] [D] [thread 2787] [27.0] [cxt 0] Action entry is basic191 - 
[21:50:33.471] [bmv2] [T] [thread 2787] [27.0] [cxt 0] Action basic191
[21:50:33.471] [bmv2] [T] [thread 2787] [27.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:33.471] [bmv2] [T] [thread 2787] [27.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:33.471] [bmv2] [T] [thread 2787] [27.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:33.471] [bmv2] [T] [thread 2787] [27.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:33.471] [bmv2] [T] [thread 2787] [27.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:33.471] [bmv2] [D] [thread 2787] [27.0] [cxt 0] Looking up key:

[21:50:33.471] [bmv2] [D] [thread 2787] [27.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:33.471] [bmv2] [D] [thread 2787] [27.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:33.471] [bmv2] [T] [thread 2787] [27.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:33.471] [bmv2] [T] [thread 2787] [27.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:33.472] [bmv2] [T] [thread 2787] [27.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:33.472] [bmv2] [T] [thread 2787] [27.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:33.472] [bmv2] [T] [thread 2787] [27.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:33.472] [bmv2] [T] [thread 2787] [27.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:33.472] [bmv2] [T] [thread 2787] [27.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:33.472] [bmv2] [T] [thread 2787] [27.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:33.472] [bmv2] [T] [thread 2787] [27.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:33.473] [bmv2] [T] [thread 2787] [27.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:33.473] [bmv2] [T] [thread 2787] [27.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:33.473] [bmv2] [D] [thread 2787] [27.0] [cxt 0] Pipeline 'ingress': end
[21:50:33.473] [bmv2] [D] [thread 2787] [27.0] [cxt 0] Egress port is 0
[21:50:33.474] [bmv2] [D] [thread 2788] [27.0] [cxt 0] Pipeline 'egress': start
[21:50:33.474] [bmv2] [D] [thread 2788] [27.0] [cxt 0] Pipeline 'egress': end
[21:50:33.474] [bmv2] [D] [thread 2788] [27.0] [cxt 0] Deparser 'deparser': start
[21:50:33.474] [bmv2] [T] [thread 2788] [27.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:33.474] [bmv2] [D] [thread 2788] [27.0] [cxt 0] Deparsing header 'ethernet'
[21:50:33.474] [bmv2] [D] [thread 2788] [27.0] [cxt 0] Deparsing header 'int_pai'
[21:50:33.474] [bmv2] [D] [thread 2788] [27.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:33.475] [bmv2] [D] [thread 2788] [27.0] [cxt 0] Deparser 'deparser': end
[21:50:33.475] [bmv2] [D] [thread 2792] [27.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:35.770] [bmv2] [D] [thread 2787] [28.0] [cxt 0] Processing packet received on port 2
[21:50:35.770] [bmv2] [D] [thread 2787] [28.0] [cxt 0] Parser 'parser': start
[21:50:35.770] [bmv2] [D] [thread 2787] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:35.771] [bmv2] [D] [thread 2787] [28.0] [cxt 0] Extracting header 'ethernet'
[21:50:35.771] [bmv2] [D] [thread 2787] [28.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:35.771] [bmv2] [T] [thread 2787] [28.0] [cxt 0] Bytes parsed: 14
[21:50:35.771] [bmv2] [D] [thread 2787] [28.0] [cxt 0] Parser 'parser': end
[21:50:35.771] [bmv2] [D] [thread 2787] [28.0] [cxt 0] Pipeline 'ingress': start
[21:50:35.772] [bmv2] [T] [thread 2787] [28.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:35.772] [bmv2] [T] [thread 2787] [28.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:35.772] [bmv2] [T] [thread 2787] [28.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:35.772] [bmv2] [D] [thread 2787] [28.0] [cxt 0] Looking up key:

[21:50:35.772] [bmv2] [D] [thread 2787] [28.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:35.772] [bmv2] [D] [thread 2787] [28.0] [cxt 0] Action entry is basic191 - 
[21:50:35.772] [bmv2] [T] [thread 2787] [28.0] [cxt 0] Action basic191
[21:50:35.772] [bmv2] [T] [thread 2787] [28.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:35.773] [bmv2] [T] [thread 2787] [28.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:35.773] [bmv2] [T] [thread 2787] [28.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:35.773] [bmv2] [T] [thread 2787] [28.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:35.773] [bmv2] [T] [thread 2787] [28.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:35.773] [bmv2] [D] [thread 2787] [28.0] [cxt 0] Looking up key:

[21:50:35.773] [bmv2] [D] [thread 2787] [28.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:35.774] [bmv2] [D] [thread 2787] [28.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:35.774] [bmv2] [T] [thread 2787] [28.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:35.774] [bmv2] [T] [thread 2787] [28.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:35.774] [bmv2] [T] [thread 2787] [28.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:35.774] [bmv2] [T] [thread 2787] [28.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:35.774] [bmv2] [T] [thread 2787] [28.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:35.774] [bmv2] [T] [thread 2787] [28.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:35.774] [bmv2] [T] [thread 2787] [28.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:35.774] [bmv2] [T] [thread 2787] [28.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:35.775] [bmv2] [T] [thread 2787] [28.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:35.775] [bmv2] [T] [thread 2787] [28.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:35.775] [bmv2] [T] [thread 2787] [28.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:35.775] [bmv2] [D] [thread 2787] [28.0] [cxt 0] Pipeline 'ingress': end
[21:50:35.775] [bmv2] [D] [thread 2787] [28.0] [cxt 0] Egress port is 0
[21:50:35.775] [bmv2] [D] [thread 2788] [28.0] [cxt 0] Pipeline 'egress': start
[21:50:35.776] [bmv2] [D] [thread 2788] [28.0] [cxt 0] Pipeline 'egress': end
[21:50:35.776] [bmv2] [D] [thread 2788] [28.0] [cxt 0] Deparser 'deparser': start
[21:50:35.776] [bmv2] [T] [thread 2788] [28.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:35.776] [bmv2] [D] [thread 2788] [28.0] [cxt 0] Deparsing header 'ethernet'
[21:50:35.776] [bmv2] [D] [thread 2788] [28.0] [cxt 0] Deparsing header 'int_pai'
[21:50:35.776] [bmv2] [D] [thread 2788] [28.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:35.776] [bmv2] [D] [thread 2788] [28.0] [cxt 0] Deparser 'deparser': end
[21:50:35.776] [bmv2] [D] [thread 2792] [28.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:37.884] [bmv2] [D] [thread 2787] [29.0] [cxt 0] Processing packet received on port 3
[21:50:37.884] [bmv2] [D] [thread 2787] [29.0] [cxt 0] Parser 'parser': start
[21:50:37.884] [bmv2] [D] [thread 2787] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:37.885] [bmv2] [D] [thread 2787] [29.0] [cxt 0] Extracting header 'ethernet'
[21:50:37.885] [bmv2] [D] [thread 2787] [29.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:37.885] [bmv2] [T] [thread 2787] [29.0] [cxt 0] Bytes parsed: 14
[21:50:37.886] [bmv2] [D] [thread 2787] [29.0] [cxt 0] Parser 'parser': end
[21:50:37.886] [bmv2] [D] [thread 2787] [29.0] [cxt 0] Pipeline 'ingress': start
[21:50:37.886] [bmv2] [T] [thread 2787] [29.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:37.886] [bmv2] [T] [thread 2787] [29.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:37.887] [bmv2] [T] [thread 2787] [29.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:37.887] [bmv2] [D] [thread 2787] [29.0] [cxt 0] Looking up key:

[21:50:37.887] [bmv2] [D] [thread 2787] [29.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:37.887] [bmv2] [D] [thread 2787] [29.0] [cxt 0] Action entry is basic191 - 
[21:50:37.887] [bmv2] [T] [thread 2787] [29.0] [cxt 0] Action basic191
[21:50:37.887] [bmv2] [T] [thread 2787] [29.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:37.887] [bmv2] [T] [thread 2787] [29.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:37.887] [bmv2] [T] [thread 2787] [29.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:37.887] [bmv2] [T] [thread 2787] [29.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:37.887] [bmv2] [T] [thread 2787] [29.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:37.888] [bmv2] [D] [thread 2787] [29.0] [cxt 0] Looking up key:

[21:50:37.888] [bmv2] [D] [thread 2787] [29.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:37.888] [bmv2] [D] [thread 2787] [29.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:37.888] [bmv2] [T] [thread 2787] [29.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:37.888] [bmv2] [T] [thread 2787] [29.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:37.888] [bmv2] [T] [thread 2787] [29.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:37.888] [bmv2] [T] [thread 2787] [29.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:37.888] [bmv2] [T] [thread 2787] [29.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:37.888] [bmv2] [T] [thread 2787] [29.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:37.888] [bmv2] [T] [thread 2787] [29.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:37.888] [bmv2] [T] [thread 2787] [29.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:37.888] [bmv2] [T] [thread 2787] [29.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:37.888] [bmv2] [T] [thread 2787] [29.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:37.889] [bmv2] [T] [thread 2787] [29.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:37.889] [bmv2] [D] [thread 2787] [29.0] [cxt 0] Pipeline 'ingress': end
[21:50:37.889] [bmv2] [D] [thread 2787] [29.0] [cxt 0] Egress port is 0
[21:50:37.889] [bmv2] [D] [thread 2788] [29.0] [cxt 0] Pipeline 'egress': start
[21:50:37.889] [bmv2] [D] [thread 2788] [29.0] [cxt 0] Pipeline 'egress': end
[21:50:37.889] [bmv2] [D] [thread 2788] [29.0] [cxt 0] Deparser 'deparser': start
[21:50:37.889] [bmv2] [T] [thread 2788] [29.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:37.890] [bmv2] [D] [thread 2788] [29.0] [cxt 0] Deparsing header 'ethernet'
[21:50:37.890] [bmv2] [D] [thread 2788] [29.0] [cxt 0] Deparsing header 'int_pai'
[21:50:37.890] [bmv2] [D] [thread 2788] [29.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:37.890] [bmv2] [D] [thread 2788] [29.0] [cxt 0] Deparser 'deparser': end
[21:50:37.890] [bmv2] [D] [thread 2792] [29.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:00.346] [bmv2] [D] [thread 2787] [30.0] [cxt 0] Processing packet received on port 3
[21:51:00.346] [bmv2] [D] [thread 2787] [30.0] [cxt 0] Parser 'parser': start
[21:51:00.347] [bmv2] [D] [thread 2787] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:00.347] [bmv2] [D] [thread 2787] [30.0] [cxt 0] Extracting header 'ethernet'
[21:51:00.347] [bmv2] [D] [thread 2787] [30.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:00.348] [bmv2] [T] [thread 2787] [30.0] [cxt 0] Bytes parsed: 14
[21:51:00.348] [bmv2] [D] [thread 2787] [30.0] [cxt 0] Parser 'parser': end
[21:51:00.348] [bmv2] [D] [thread 2787] [30.0] [cxt 0] Pipeline 'ingress': start
[21:51:00.348] [bmv2] [T] [thread 2787] [30.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:00.348] [bmv2] [T] [thread 2787] [30.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:00.348] [bmv2] [T] [thread 2787] [30.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:00.349] [bmv2] [D] [thread 2787] [30.0] [cxt 0] Looking up key:

[21:51:00.349] [bmv2] [D] [thread 2787] [30.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:00.349] [bmv2] [D] [thread 2787] [30.0] [cxt 0] Action entry is basic191 - 
[21:51:00.349] [bmv2] [T] [thread 2787] [30.0] [cxt 0] Action basic191
[21:51:00.349] [bmv2] [T] [thread 2787] [30.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:00.349] [bmv2] [T] [thread 2787] [30.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:00.349] [bmv2] [T] [thread 2787] [30.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:00.349] [bmv2] [T] [thread 2787] [30.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:00.350] [bmv2] [T] [thread 2787] [30.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:00.350] [bmv2] [D] [thread 2787] [30.0] [cxt 0] Looking up key:

[21:51:00.350] [bmv2] [D] [thread 2787] [30.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:00.350] [bmv2] [D] [thread 2787] [30.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:00.350] [bmv2] [T] [thread 2787] [30.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:00.350] [bmv2] [T] [thread 2787] [30.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:00.350] [bmv2] [T] [thread 2787] [30.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:00.350] [bmv2] [T] [thread 2787] [30.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:00.350] [bmv2] [T] [thread 2787] [30.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:00.351] [bmv2] [T] [thread 2787] [30.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:00.351] [bmv2] [T] [thread 2787] [30.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:00.351] [bmv2] [T] [thread 2787] [30.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:00.351] [bmv2] [T] [thread 2787] [30.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:00.351] [bmv2] [T] [thread 2787] [30.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:00.351] [bmv2] [T] [thread 2787] [30.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:00.351] [bmv2] [D] [thread 2787] [30.0] [cxt 0] Pipeline 'ingress': end
[21:51:00.352] [bmv2] [D] [thread 2787] [30.0] [cxt 0] Egress port is 0
[21:51:00.352] [bmv2] [D] [thread 2788] [30.0] [cxt 0] Pipeline 'egress': start
[21:51:00.352] [bmv2] [D] [thread 2788] [30.0] [cxt 0] Pipeline 'egress': end
[21:51:00.352] [bmv2] [D] [thread 2788] [30.0] [cxt 0] Deparser 'deparser': start
[21:51:00.352] [bmv2] [T] [thread 2788] [30.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:00.352] [bmv2] [D] [thread 2788] [30.0] [cxt 0] Deparsing header 'ethernet'
[21:51:00.353] [bmv2] [D] [thread 2788] [30.0] [cxt 0] Deparsing header 'int_pai'
[21:51:00.353] [bmv2] [D] [thread 2788] [30.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:00.353] [bmv2] [D] [thread 2788] [30.0] [cxt 0] Deparser 'deparser': end
[21:51:00.353] [bmv2] [D] [thread 2792] [30.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:04.442] [bmv2] [D] [thread 2787] [31.0] [cxt 0] Processing packet received on port 1
[21:51:04.443] [bmv2] [D] [thread 2787] [31.0] [cxt 0] Parser 'parser': start
[21:51:04.443] [bmv2] [D] [thread 2787] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:04.443] [bmv2] [D] [thread 2787] [31.0] [cxt 0] Extracting header 'ethernet'
[21:51:04.443] [bmv2] [D] [thread 2787] [31.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:04.443] [bmv2] [T] [thread 2787] [31.0] [cxt 0] Bytes parsed: 14
[21:51:04.443] [bmv2] [D] [thread 2787] [31.0] [cxt 0] Parser 'parser': end
[21:51:04.443] [bmv2] [D] [thread 2787] [31.0] [cxt 0] Pipeline 'ingress': start
[21:51:04.443] [bmv2] [T] [thread 2787] [31.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:04.443] [bmv2] [T] [thread 2787] [31.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:04.443] [bmv2] [T] [thread 2787] [31.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:04.443] [bmv2] [D] [thread 2787] [31.0] [cxt 0] Looking up key:

[21:51:04.443] [bmv2] [D] [thread 2787] [31.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:04.443] [bmv2] [D] [thread 2787] [31.0] [cxt 0] Action entry is basic191 - 
[21:51:04.444] [bmv2] [T] [thread 2787] [31.0] [cxt 0] Action basic191
[21:51:04.444] [bmv2] [T] [thread 2787] [31.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:04.444] [bmv2] [T] [thread 2787] [31.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:04.444] [bmv2] [T] [thread 2787] [31.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:04.444] [bmv2] [T] [thread 2787] [31.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:04.444] [bmv2] [T] [thread 2787] [31.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:04.444] [bmv2] [D] [thread 2787] [31.0] [cxt 0] Looking up key:

[21:51:04.444] [bmv2] [D] [thread 2787] [31.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:04.444] [bmv2] [D] [thread 2787] [31.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:04.444] [bmv2] [T] [thread 2787] [31.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:04.444] [bmv2] [T] [thread 2787] [31.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:04.444] [bmv2] [T] [thread 2787] [31.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:04.444] [bmv2] [T] [thread 2787] [31.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:04.445] [bmv2] [T] [thread 2787] [31.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:04.445] [bmv2] [T] [thread 2787] [31.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:04.445] [bmv2] [T] [thread 2787] [31.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:04.445] [bmv2] [T] [thread 2787] [31.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:04.445] [bmv2] [T] [thread 2787] [31.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:04.445] [bmv2] [T] [thread 2787] [31.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:04.445] [bmv2] [T] [thread 2787] [31.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:04.445] [bmv2] [D] [thread 2787] [31.0] [cxt 0] Pipeline 'ingress': end
[21:51:04.445] [bmv2] [D] [thread 2787] [31.0] [cxt 0] Egress port is 0
[21:51:04.445] [bmv2] [D] [thread 2787] [32.0] [cxt 0] Processing packet received on port 2
[21:51:04.445] [bmv2] [D] [thread 2787] [32.0] [cxt 0] Parser 'parser': start
[21:51:04.445] [bmv2] [D] [thread 2787] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:04.445] [bmv2] [D] [thread 2787] [32.0] [cxt 0] Extracting header 'ethernet'
[21:51:04.445] [bmv2] [D] [thread 2787] [32.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:04.445] [bmv2] [T] [thread 2787] [32.0] [cxt 0] Bytes parsed: 14
[21:51:04.445] [bmv2] [D] [thread 2787] [32.0] [cxt 0] Parser 'parser': end
[21:51:04.446] [bmv2] [D] [thread 2787] [32.0] [cxt 0] Pipeline 'ingress': start
[21:51:04.446] [bmv2] [T] [thread 2787] [32.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:04.446] [bmv2] [T] [thread 2787] [32.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:04.446] [bmv2] [T] [thread 2787] [32.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:04.446] [bmv2] [D] [thread 2787] [32.0] [cxt 0] Looking up key:

[21:51:04.446] [bmv2] [D] [thread 2787] [32.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:04.446] [bmv2] [D] [thread 2787] [32.0] [cxt 0] Action entry is basic191 - 
[21:51:04.446] [bmv2] [T] [thread 2787] [32.0] [cxt 0] Action basic191
[21:51:04.446] [bmv2] [T] [thread 2787] [32.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:04.446] [bmv2] [T] [thread 2787] [32.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:04.446] [bmv2] [T] [thread 2787] [32.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:04.446] [bmv2] [T] [thread 2787] [32.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:04.446] [bmv2] [T] [thread 2787] [32.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:04.446] [bmv2] [D] [thread 2787] [32.0] [cxt 0] Looking up key:

[21:51:04.446] [bmv2] [D] [thread 2787] [32.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:04.446] [bmv2] [D] [thread 2787] [32.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:04.446] [bmv2] [T] [thread 2787] [32.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:04.446] [bmv2] [T] [thread 2787] [32.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:04.446] [bmv2] [T] [thread 2787] [32.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:04.446] [bmv2] [T] [thread 2787] [32.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:04.447] [bmv2] [T] [thread 2787] [32.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:04.447] [bmv2] [T] [thread 2787] [32.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:04.447] [bmv2] [T] [thread 2787] [32.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:04.447] [bmv2] [T] [thread 2787] [32.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:04.447] [bmv2] [T] [thread 2787] [32.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:04.447] [bmv2] [T] [thread 2787] [32.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:04.447] [bmv2] [T] [thread 2787] [32.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:04.447] [bmv2] [D] [thread 2787] [32.0] [cxt 0] Pipeline 'ingress': end
[21:51:04.447] [bmv2] [D] [thread 2787] [32.0] [cxt 0] Egress port is 0
[21:51:04.445] [bmv2] [D] [thread 2788] [31.0] [cxt 0] Pipeline 'egress': start
[21:51:04.447] [bmv2] [D] [thread 2788] [31.0] [cxt 0] Pipeline 'egress': end
[21:51:04.447] [bmv2] [D] [thread 2788] [31.0] [cxt 0] Deparser 'deparser': start
[21:51:04.447] [bmv2] [T] [thread 2788] [31.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:04.447] [bmv2] [D] [thread 2788] [31.0] [cxt 0] Deparsing header 'ethernet'
[21:51:04.447] [bmv2] [D] [thread 2788] [31.0] [cxt 0] Deparsing header 'int_pai'
[21:51:04.447] [bmv2] [D] [thread 2788] [31.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:04.447] [bmv2] [D] [thread 2788] [31.0] [cxt 0] Deparser 'deparser': end
[21:51:04.447] [bmv2] [D] [thread 2788] [32.0] [cxt 0] Pipeline 'egress': start
[21:51:04.447] [bmv2] [D] [thread 2788] [32.0] [cxt 0] Pipeline 'egress': end
[21:51:04.448] [bmv2] [D] [thread 2788] [32.0] [cxt 0] Deparser 'deparser': start
[21:51:04.448] [bmv2] [T] [thread 2788] [32.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:04.448] [bmv2] [D] [thread 2788] [32.0] [cxt 0] Deparsing header 'ethernet'
[21:51:04.448] [bmv2] [D] [thread 2788] [32.0] [cxt 0] Deparsing header 'int_pai'
[21:51:04.448] [bmv2] [D] [thread 2788] [32.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:04.448] [bmv2] [D] [thread 2788] [32.0] [cxt 0] Deparser 'deparser': end
[21:51:04.447] [bmv2] [D] [thread 2792] [31.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:04.448] [bmv2] [D] [thread 2792] [32.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:10.590] [bmv2] [D] [thread 2787] [33.0] [cxt 0] Processing packet received on port 2
[21:51:10.591] [bmv2] [D] [thread 2787] [33.0] [cxt 0] Parser 'parser': start
[21:51:10.591] [bmv2] [D] [thread 2787] [33.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:10.591] [bmv2] [D] [thread 2787] [33.0] [cxt 0] Extracting header 'ethernet'
[21:51:10.592] [bmv2] [D] [thread 2787] [33.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:10.592] [bmv2] [T] [thread 2787] [33.0] [cxt 0] Bytes parsed: 14
[21:51:10.592] [bmv2] [D] [thread 2787] [33.0] [cxt 0] Parser 'parser': end
[21:51:10.593] [bmv2] [D] [thread 2787] [33.0] [cxt 0] Pipeline 'ingress': start
[21:51:10.593] [bmv2] [T] [thread 2787] [33.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:10.593] [bmv2] [T] [thread 2787] [33.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:10.593] [bmv2] [T] [thread 2787] [33.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:10.593] [bmv2] [D] [thread 2787] [33.0] [cxt 0] Looking up key:

[21:51:10.593] [bmv2] [D] [thread 2787] [33.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:10.593] [bmv2] [D] [thread 2787] [33.0] [cxt 0] Action entry is basic191 - 
[21:51:10.593] [bmv2] [T] [thread 2787] [33.0] [cxt 0] Action basic191
[21:51:10.593] [bmv2] [T] [thread 2787] [33.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:10.594] [bmv2] [T] [thread 2787] [33.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:10.594] [bmv2] [T] [thread 2787] [33.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:10.594] [bmv2] [T] [thread 2787] [33.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:10.594] [bmv2] [T] [thread 2787] [33.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:10.594] [bmv2] [D] [thread 2787] [33.0] [cxt 0] Looking up key:

[21:51:10.594] [bmv2] [D] [thread 2787] [33.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:10.594] [bmv2] [D] [thread 2787] [33.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:10.594] [bmv2] [T] [thread 2787] [33.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:10.594] [bmv2] [T] [thread 2787] [33.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:10.594] [bmv2] [T] [thread 2787] [33.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:10.595] [bmv2] [T] [thread 2787] [33.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:10.595] [bmv2] [T] [thread 2787] [33.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:10.595] [bmv2] [T] [thread 2787] [33.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:10.595] [bmv2] [T] [thread 2787] [33.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:10.595] [bmv2] [T] [thread 2787] [33.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:10.596] [bmv2] [T] [thread 2787] [33.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:10.596] [bmv2] [T] [thread 2787] [33.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:10.596] [bmv2] [T] [thread 2787] [33.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:10.596] [bmv2] [D] [thread 2787] [33.0] [cxt 0] Pipeline 'ingress': end
[21:51:10.596] [bmv2] [D] [thread 2787] [33.0] [cxt 0] Egress port is 0
[21:51:10.597] [bmv2] [D] [thread 2788] [33.0] [cxt 0] Pipeline 'egress': start
[21:51:10.597] [bmv2] [D] [thread 2788] [33.0] [cxt 0] Pipeline 'egress': end
[21:51:10.597] [bmv2] [D] [thread 2788] [33.0] [cxt 0] Deparser 'deparser': start
[21:51:10.597] [bmv2] [T] [thread 2788] [33.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:10.597] [bmv2] [D] [thread 2788] [33.0] [cxt 0] Deparsing header 'ethernet'
[21:51:10.597] [bmv2] [D] [thread 2788] [33.0] [cxt 0] Deparsing header 'int_pai'
[21:51:10.597] [bmv2] [D] [thread 2788] [33.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:10.597] [bmv2] [D] [thread 2788] [33.0] [cxt 0] Deparser 'deparser': end
[21:51:10.597] [bmv2] [D] [thread 2792] [33.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:12.637] [bmv2] [D] [thread 2787] [34.0] [cxt 0] Processing packet received on port 3
[21:51:12.638] [bmv2] [D] [thread 2787] [34.0] [cxt 0] Parser 'parser': start
[21:51:12.638] [bmv2] [D] [thread 2787] [34.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:12.639] [bmv2] [D] [thread 2787] [34.0] [cxt 0] Extracting header 'ethernet'
[21:51:12.639] [bmv2] [D] [thread 2787] [34.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:12.639] [bmv2] [T] [thread 2787] [34.0] [cxt 0] Bytes parsed: 14
[21:51:12.639] [bmv2] [D] [thread 2787] [34.0] [cxt 0] Parser 'parser': end
[21:51:12.640] [bmv2] [D] [thread 2787] [34.0] [cxt 0] Pipeline 'ingress': start
[21:51:12.640] [bmv2] [T] [thread 2787] [34.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:12.640] [bmv2] [T] [thread 2787] [34.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:12.640] [bmv2] [T] [thread 2787] [34.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:12.640] [bmv2] [D] [thread 2787] [34.0] [cxt 0] Looking up key:

[21:51:12.640] [bmv2] [D] [thread 2787] [34.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:12.640] [bmv2] [D] [thread 2787] [34.0] [cxt 0] Action entry is basic191 - 
[21:51:12.640] [bmv2] [T] [thread 2787] [34.0] [cxt 0] Action basic191
[21:51:12.640] [bmv2] [T] [thread 2787] [34.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:12.641] [bmv2] [T] [thread 2787] [34.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:12.641] [bmv2] [T] [thread 2787] [34.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:12.642] [bmv2] [T] [thread 2787] [34.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:12.642] [bmv2] [T] [thread 2787] [34.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:12.642] [bmv2] [D] [thread 2787] [34.0] [cxt 0] Looking up key:

[21:51:12.642] [bmv2] [D] [thread 2787] [34.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:12.642] [bmv2] [D] [thread 2787] [34.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:12.642] [bmv2] [T] [thread 2787] [34.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:12.642] [bmv2] [T] [thread 2787] [34.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:12.642] [bmv2] [T] [thread 2787] [34.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:12.643] [bmv2] [T] [thread 2787] [34.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:12.643] [bmv2] [T] [thread 2787] [34.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:12.643] [bmv2] [T] [thread 2787] [34.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:12.643] [bmv2] [T] [thread 2787] [34.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:12.643] [bmv2] [T] [thread 2787] [34.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:12.643] [bmv2] [T] [thread 2787] [34.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:12.643] [bmv2] [T] [thread 2787] [34.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:12.643] [bmv2] [T] [thread 2787] [34.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:12.643] [bmv2] [D] [thread 2787] [34.0] [cxt 0] Pipeline 'ingress': end
[21:51:12.644] [bmv2] [D] [thread 2787] [34.0] [cxt 0] Egress port is 0
[21:51:12.644] [bmv2] [D] [thread 2788] [34.0] [cxt 0] Pipeline 'egress': start
[21:51:12.644] [bmv2] [D] [thread 2788] [34.0] [cxt 0] Pipeline 'egress': end
[21:51:12.644] [bmv2] [D] [thread 2788] [34.0] [cxt 0] Deparser 'deparser': start
[21:51:12.644] [bmv2] [T] [thread 2788] [34.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:12.644] [bmv2] [D] [thread 2788] [34.0] [cxt 0] Deparsing header 'ethernet'
[21:51:12.644] [bmv2] [D] [thread 2788] [34.0] [cxt 0] Deparsing header 'int_pai'
[21:51:12.644] [bmv2] [D] [thread 2788] [34.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:12.644] [bmv2] [D] [thread 2788] [34.0] [cxt 0] Deparser 'deparser': end
[21:51:12.645] [bmv2] [D] [thread 2792] [34.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:57.690] [bmv2] [D] [thread 2787] [35.0] [cxt 0] Processing packet received on port 3
[21:51:57.690] [bmv2] [D] [thread 2787] [35.0] [cxt 0] Parser 'parser': start
[21:51:57.691] [bmv2] [D] [thread 2787] [35.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:57.691] [bmv2] [D] [thread 2787] [35.0] [cxt 0] Extracting header 'ethernet'
[21:51:57.691] [bmv2] [D] [thread 2787] [35.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:57.692] [bmv2] [T] [thread 2787] [35.0] [cxt 0] Bytes parsed: 14
[21:51:57.692] [bmv2] [D] [thread 2787] [35.0] [cxt 0] Parser 'parser': end
[21:51:57.692] [bmv2] [D] [thread 2787] [35.0] [cxt 0] Pipeline 'ingress': start
[21:51:57.693] [bmv2] [T] [thread 2787] [35.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:57.693] [bmv2] [T] [thread 2787] [35.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:57.694] [bmv2] [T] [thread 2787] [35.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:57.694] [bmv2] [D] [thread 2787] [35.0] [cxt 0] Looking up key:

[21:51:57.694] [bmv2] [D] [thread 2787] [35.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:57.694] [bmv2] [D] [thread 2787] [35.0] [cxt 0] Action entry is basic191 - 
[21:51:57.695] [bmv2] [T] [thread 2787] [35.0] [cxt 0] Action basic191
[21:51:57.695] [bmv2] [T] [thread 2787] [35.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:57.695] [bmv2] [T] [thread 2787] [35.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:57.695] [bmv2] [T] [thread 2787] [35.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:57.695] [bmv2] [T] [thread 2787] [35.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:57.695] [bmv2] [T] [thread 2787] [35.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:57.695] [bmv2] [D] [thread 2787] [35.0] [cxt 0] Looking up key:

[21:51:57.695] [bmv2] [D] [thread 2787] [35.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:57.695] [bmv2] [D] [thread 2787] [35.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:57.695] [bmv2] [T] [thread 2787] [35.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:57.695] [bmv2] [T] [thread 2787] [35.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:57.696] [bmv2] [T] [thread 2787] [35.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:57.696] [bmv2] [T] [thread 2787] [35.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:57.696] [bmv2] [T] [thread 2787] [35.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:57.696] [bmv2] [T] [thread 2787] [35.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:57.696] [bmv2] [T] [thread 2787] [35.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:57.696] [bmv2] [T] [thread 2787] [35.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:57.696] [bmv2] [T] [thread 2787] [35.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:57.696] [bmv2] [T] [thread 2787] [35.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:57.696] [bmv2] [T] [thread 2787] [35.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:57.696] [bmv2] [D] [thread 2787] [35.0] [cxt 0] Pipeline 'ingress': end
[21:51:57.696] [bmv2] [D] [thread 2787] [35.0] [cxt 0] Egress port is 0
[21:51:57.696] [bmv2] [D] [thread 2788] [35.0] [cxt 0] Pipeline 'egress': start
[21:51:57.696] [bmv2] [D] [thread 2788] [35.0] [cxt 0] Pipeline 'egress': end
[21:51:57.696] [bmv2] [D] [thread 2788] [35.0] [cxt 0] Deparser 'deparser': start
[21:51:57.696] [bmv2] [T] [thread 2788] [35.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:57.697] [bmv2] [D] [thread 2788] [35.0] [cxt 0] Deparsing header 'ethernet'
[21:51:57.697] [bmv2] [D] [thread 2788] [35.0] [cxt 0] Deparsing header 'int_pai'
[21:51:57.697] [bmv2] [D] [thread 2788] [35.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:57.697] [bmv2] [D] [thread 2788] [35.0] [cxt 0] Deparser 'deparser': end
[21:51:57.697] [bmv2] [D] [thread 2792] [35.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:52:05.882] [bmv2] [D] [thread 2787] [36.0] [cxt 0] Processing packet received on port 1
[21:52:05.882] [bmv2] [D] [thread 2787] [36.0] [cxt 0] Parser 'parser': start
[21:52:05.883] [bmv2] [D] [thread 2787] [36.0] [cxt 0] Parser 'parser' entering state 'start'
[21:52:05.883] [bmv2] [D] [thread 2787] [36.0] [cxt 0] Extracting header 'ethernet'
[21:52:05.883] [bmv2] [D] [thread 2787] [36.0] [cxt 0] Parser state 'start': key is 86dd
[21:52:05.884] [bmv2] [T] [thread 2787] [36.0] [cxt 0] Bytes parsed: 14
[21:52:05.884] [bmv2] [D] [thread 2787] [36.0] [cxt 0] Parser 'parser': end
[21:52:05.884] [bmv2] [D] [thread 2787] [36.0] [cxt 0] Pipeline 'ingress': start
[21:52:05.884] [bmv2] [T] [thread 2787] [36.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:52:05.884] [bmv2] [T] [thread 2787] [36.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:52:05.885] [bmv2] [T] [thread 2787] [36.0] [cxt 0] Applying table 'tbl_basic191'
[21:52:05.885] [bmv2] [D] [thread 2787] [36.0] [cxt 0] Looking up key:

[21:52:05.885] [bmv2] [D] [thread 2787] [36.0] [cxt 0] Table 'tbl_basic191': miss
[21:52:05.885] [bmv2] [D] [thread 2787] [36.0] [cxt 0] Action entry is basic191 - 
[21:52:05.885] [bmv2] [T] [thread 2787] [36.0] [cxt 0] Action basic191
[21:52:05.885] [bmv2] [T] [thread 2787] [36.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:52:05.885] [bmv2] [T] [thread 2787] [36.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:52:05.885] [bmv2] [T] [thread 2787] [36.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:52:05.885] [bmv2] [T] [thread 2787] [36.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:52:05.886] [bmv2] [T] [thread 2787] [36.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:52:05.886] [bmv2] [D] [thread 2787] [36.0] [cxt 0] Looking up key:

[21:52:05.886] [bmv2] [D] [thread 2787] [36.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:52:05.886] [bmv2] [D] [thread 2787] [36.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:52:05.886] [bmv2] [T] [thread 2787] [36.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:52:05.886] [bmv2] [T] [thread 2787] [36.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:52:05.887] [bmv2] [T] [thread 2787] [36.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:52:05.887] [bmv2] [T] [thread 2787] [36.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:52:05.887] [bmv2] [T] [thread 2787] [36.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:52:05.887] [bmv2] [T] [thread 2787] [36.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:52:05.887] [bmv2] [T] [thread 2787] [36.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:52:05.887] [bmv2] [T] [thread 2787] [36.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:52:05.887] [bmv2] [T] [thread 2787] [36.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:52:05.887] [bmv2] [T] [thread 2787] [36.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:52:05.887] [bmv2] [T] [thread 2787] [36.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:52:05.887] [bmv2] [D] [thread 2787] [36.0] [cxt 0] Pipeline 'ingress': end
[21:52:05.887] [bmv2] [D] [thread 2787] [36.0] [cxt 0] Egress port is 0
[21:52:05.887] [bmv2] [D] [thread 2787] [37.0] [cxt 0] Processing packet received on port 2
[21:52:05.887] [bmv2] [D] [thread 2787] [37.0] [cxt 0] Parser 'parser': start
[21:52:05.887] [bmv2] [D] [thread 2787] [37.0] [cxt 0] Parser 'parser' entering state 'start'
[21:52:05.887] [bmv2] [D] [thread 2787] [37.0] [cxt 0] Extracting header 'ethernet'
[21:52:05.888] [bmv2] [D] [thread 2787] [37.0] [cxt 0] Parser state 'start': key is 86dd
[21:52:05.888] [bmv2] [T] [thread 2787] [37.0] [cxt 0] Bytes parsed: 14
[21:52:05.888] [bmv2] [D] [thread 2787] [37.0] [cxt 0] Parser 'parser': end
[21:52:05.888] [bmv2] [D] [thread 2787] [37.0] [cxt 0] Pipeline 'ingress': start
[21:52:05.888] [bmv2] [T] [thread 2787] [37.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:52:05.888] [bmv2] [T] [thread 2787] [37.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:52:05.888] [bmv2] [T] [thread 2787] [37.0] [cxt 0] Applying table 'tbl_basic191'
[21:52:05.888] [bmv2] [D] [thread 2787] [37.0] [cxt 0] Looking up key:

[21:52:05.888] [bmv2] [D] [thread 2787] [37.0] [cxt 0] Table 'tbl_basic191': miss
[21:52:05.888] [bmv2] [D] [thread 2787] [37.0] [cxt 0] Action entry is basic191 - 
[21:52:05.888] [bmv2] [T] [thread 2787] [37.0] [cxt 0] Action basic191
[21:52:05.889] [bmv2] [T] [thread 2787] [37.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:52:05.889] [bmv2] [T] [thread 2787] [37.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:52:05.889] [bmv2] [T] [thread 2787] [37.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:52:05.889] [bmv2] [T] [thread 2787] [37.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:52:05.889] [bmv2] [T] [thread 2787] [37.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:52:05.889] [bmv2] [D] [thread 2787] [37.0] [cxt 0] Looking up key:

[21:52:05.889] [bmv2] [D] [thread 2787] [37.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:52:05.889] [bmv2] [D] [thread 2787] [37.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:52:05.889] [bmv2] [T] [thread 2787] [37.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:52:05.889] [bmv2] [T] [thread 2787] [37.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:52:05.889] [bmv2] [T] [thread 2787] [37.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:52:05.889] [bmv2] [T] [thread 2787] [37.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:52:05.889] [bmv2] [T] [thread 2787] [37.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:52:05.889] [bmv2] [T] [thread 2787] [37.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:52:05.890] [bmv2] [T] [thread 2787] [37.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:52:05.890] [bmv2] [T] [thread 2787] [37.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:52:05.890] [bmv2] [T] [thread 2787] [37.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:52:05.887] [bmv2] [D] [thread 2788] [36.0] [cxt 0] Pipeline 'egress': start
[21:52:05.890] [bmv2] [D] [thread 2788] [36.0] [cxt 0] Pipeline 'egress': end
[21:52:05.890] [bmv2] [D] [thread 2788] [36.0] [cxt 0] Deparser 'deparser': start
[21:52:05.890] [bmv2] [T] [thread 2788] [36.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:52:05.890] [bmv2] [D] [thread 2788] [36.0] [cxt 0] Deparsing header 'ethernet'
[21:52:05.890] [bmv2] [D] [thread 2788] [36.0] [cxt 0] Deparsing header 'int_pai'
[21:52:05.890] [bmv2] [D] [thread 2788] [36.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:52:05.890] [bmv2] [D] [thread 2788] [36.0] [cxt 0] Deparser 'deparser': end
[21:52:05.890] [bmv2] [T] [thread 2787] [37.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:52:05.891] [bmv2] [T] [thread 2787] [37.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:52:05.891] [bmv2] [D] [thread 2787] [37.0] [cxt 0] Pipeline 'ingress': end
[21:52:05.891] [bmv2] [D] [thread 2787] [37.0] [cxt 0] Egress port is 0
[21:52:05.891] [bmv2] [D] [thread 2788] [37.0] [cxt 0] Pipeline 'egress': start
[21:52:05.891] [bmv2] [D] [thread 2788] [37.0] [cxt 0] Pipeline 'egress': end
[21:52:05.891] [bmv2] [D] [thread 2788] [37.0] [cxt 0] Deparser 'deparser': start
[21:52:05.891] [bmv2] [T] [thread 2788] [37.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:52:05.891] [bmv2] [D] [thread 2788] [37.0] [cxt 0] Deparsing header 'ethernet'
[21:52:05.891] [bmv2] [D] [thread 2788] [37.0] [cxt 0] Deparsing header 'int_pai'
[21:52:05.891] [bmv2] [D] [thread 2788] [37.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:52:05.891] [bmv2] [D] [thread 2788] [37.0] [cxt 0] Deparser 'deparser': end
[21:52:05.891] [bmv2] [D] [thread 2792] [36.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:52:05.891] [bmv2] [D] [thread 2792] [37.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:52:20.218] [bmv2] [D] [thread 2787] [38.0] [cxt 0] Processing packet received on port 2
[21:52:20.218] [bmv2] [D] [thread 2787] [38.0] [cxt 0] Parser 'parser': start
[21:52:20.219] [bmv2] [D] [thread 2787] [38.0] [cxt 0] Parser 'parser' entering state 'start'
[21:52:20.219] [bmv2] [D] [thread 2787] [38.0] [cxt 0] Extracting header 'ethernet'
[21:52:20.220] [bmv2] [D] [thread 2787] [38.0] [cxt 0] Parser state 'start': key is 86dd
[21:52:20.220] [bmv2] [T] [thread 2787] [38.0] [cxt 0] Bytes parsed: 14
[21:52:20.220] [bmv2] [D] [thread 2787] [38.0] [cxt 0] Parser 'parser': end
[21:52:20.221] [bmv2] [D] [thread 2787] [38.0] [cxt 0] Pipeline 'ingress': start
[21:52:20.221] [bmv2] [T] [thread 2787] [38.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:52:20.221] [bmv2] [T] [thread 2787] [38.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:52:20.221] [bmv2] [T] [thread 2787] [38.0] [cxt 0] Applying table 'tbl_basic191'
[21:52:20.222] [bmv2] [D] [thread 2787] [38.0] [cxt 0] Looking up key:

[21:52:20.222] [bmv2] [D] [thread 2787] [38.0] [cxt 0] Table 'tbl_basic191': miss
[21:52:20.222] [bmv2] [D] [thread 2787] [38.0] [cxt 0] Action entry is basic191 - 
[21:52:20.222] [bmv2] [T] [thread 2787] [38.0] [cxt 0] Action basic191
[21:52:20.222] [bmv2] [T] [thread 2787] [38.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:52:20.222] [bmv2] [T] [thread 2787] [38.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:52:20.222] [bmv2] [T] [thread 2787] [38.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:52:20.222] [bmv2] [T] [thread 2787] [38.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:52:20.222] [bmv2] [T] [thread 2787] [38.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:52:20.222] [bmv2] [D] [thread 2787] [38.0] [cxt 0] Looking up key:

[21:52:20.222] [bmv2] [D] [thread 2787] [38.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:52:20.223] [bmv2] [D] [thread 2787] [38.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:52:20.223] [bmv2] [T] [thread 2787] [38.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:52:20.223] [bmv2] [T] [thread 2787] [38.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:52:20.223] [bmv2] [T] [thread 2787] [38.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:52:20.223] [bmv2] [T] [thread 2787] [38.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:52:20.223] [bmv2] [T] [thread 2787] [38.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:52:20.223] [bmv2] [T] [thread 2787] [38.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:52:20.223] [bmv2] [T] [thread 2787] [38.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:52:20.223] [bmv2] [T] [thread 2787] [38.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:52:20.223] [bmv2] [T] [thread 2787] [38.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:52:20.223] [bmv2] [T] [thread 2787] [38.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:52:20.223] [bmv2] [T] [thread 2787] [38.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:52:20.223] [bmv2] [D] [thread 2787] [38.0] [cxt 0] Pipeline 'ingress': end
[21:52:20.223] [bmv2] [D] [thread 2787] [38.0] [cxt 0] Egress port is 0
[21:52:20.223] [bmv2] [D] [thread 2788] [38.0] [cxt 0] Pipeline 'egress': start
[21:52:20.223] [bmv2] [D] [thread 2788] [38.0] [cxt 0] Pipeline 'egress': end
[21:52:20.223] [bmv2] [D] [thread 2788] [38.0] [cxt 0] Deparser 'deparser': start
[21:52:20.223] [bmv2] [T] [thread 2788] [38.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:52:20.224] [bmv2] [D] [thread 2788] [38.0] [cxt 0] Deparsing header 'ethernet'
[21:52:20.224] [bmv2] [D] [thread 2788] [38.0] [cxt 0] Deparsing header 'int_pai'
[21:52:20.224] [bmv2] [D] [thread 2788] [38.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:52:20.224] [bmv2] [D] [thread 2788] [38.0] [cxt 0] Deparser 'deparser': end
[21:52:20.224] [bmv2] [D] [thread 2792] [38.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:52:24.338] [bmv2] [D] [thread 2787] [39.0] [cxt 0] Processing packet received on port 3
[21:52:24.338] [bmv2] [D] [thread 2787] [39.0] [cxt 0] Parser 'parser': start
[21:52:24.338] [bmv2] [D] [thread 2787] [39.0] [cxt 0] Parser 'parser' entering state 'start'
[21:52:24.339] [bmv2] [D] [thread 2787] [39.0] [cxt 0] Extracting header 'ethernet'
[21:52:24.339] [bmv2] [D] [thread 2787] [39.0] [cxt 0] Parser state 'start': key is 86dd
[21:52:24.339] [bmv2] [T] [thread 2787] [39.0] [cxt 0] Bytes parsed: 14
[21:52:24.339] [bmv2] [D] [thread 2787] [39.0] [cxt 0] Parser 'parser': end
[21:52:24.339] [bmv2] [D] [thread 2787] [39.0] [cxt 0] Pipeline 'ingress': start
[21:52:24.339] [bmv2] [T] [thread 2787] [39.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:52:24.339] [bmv2] [T] [thread 2787] [39.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:52:24.339] [bmv2] [T] [thread 2787] [39.0] [cxt 0] Applying table 'tbl_basic191'
[21:52:24.339] [bmv2] [D] [thread 2787] [39.0] [cxt 0] Looking up key:

[21:52:24.339] [bmv2] [D] [thread 2787] [39.0] [cxt 0] Table 'tbl_basic191': miss
[21:52:24.339] [bmv2] [D] [thread 2787] [39.0] [cxt 0] Action entry is basic191 - 
[21:52:24.339] [bmv2] [T] [thread 2787] [39.0] [cxt 0] Action basic191
[21:52:24.340] [bmv2] [T] [thread 2787] [39.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:52:24.340] [bmv2] [T] [thread 2787] [39.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:52:24.340] [bmv2] [T] [thread 2787] [39.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:52:24.340] [bmv2] [T] [thread 2787] [39.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:52:24.340] [bmv2] [T] [thread 2787] [39.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:52:24.340] [bmv2] [D] [thread 2787] [39.0] [cxt 0] Looking up key:

[21:52:24.340] [bmv2] [D] [thread 2787] [39.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:52:24.340] [bmv2] [D] [thread 2787] [39.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:52:24.340] [bmv2] [T] [thread 2787] [39.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:52:24.340] [bmv2] [T] [thread 2787] [39.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:52:24.340] [bmv2] [T] [thread 2787] [39.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:52:24.340] [bmv2] [T] [thread 2787] [39.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:52:24.340] [bmv2] [T] [thread 2787] [39.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:52:24.340] [bmv2] [T] [thread 2787] [39.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:52:24.341] [bmv2] [T] [thread 2787] [39.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:52:24.341] [bmv2] [T] [thread 2787] [39.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:52:24.341] [bmv2] [T] [thread 2787] [39.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:52:24.341] [bmv2] [T] [thread 2787] [39.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:52:24.341] [bmv2] [T] [thread 2787] [39.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:52:24.341] [bmv2] [D] [thread 2787] [39.0] [cxt 0] Pipeline 'ingress': end
[21:52:24.341] [bmv2] [D] [thread 2787] [39.0] [cxt 0] Egress port is 0
[21:52:24.341] [bmv2] [D] [thread 2788] [39.0] [cxt 0] Pipeline 'egress': start
[21:52:24.341] [bmv2] [D] [thread 2788] [39.0] [cxt 0] Pipeline 'egress': end
[21:52:24.341] [bmv2] [D] [thread 2788] [39.0] [cxt 0] Deparser 'deparser': start
[21:52:24.341] [bmv2] [T] [thread 2788] [39.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:52:24.341] [bmv2] [D] [thread 2788] [39.0] [cxt 0] Deparsing header 'ethernet'
[21:52:24.341] [bmv2] [D] [thread 2788] [39.0] [cxt 0] Deparsing header 'int_pai'
[21:52:24.341] [bmv2] [D] [thread 2788] [39.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:52:24.341] [bmv2] [D] [thread 2788] [39.0] [cxt 0] Deparser 'deparser': end
[21:52:24.342] [bmv2] [D] [thread 2792] [39.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:53:50.330] [bmv2] [D] [thread 2787] [40.0] [cxt 0] Processing packet received on port 3
[21:53:50.331] [bmv2] [D] [thread 2787] [40.0] [cxt 0] Parser 'parser': start
[21:53:50.332] [bmv2] [D] [thread 2787] [40.0] [cxt 0] Parser 'parser' entering state 'start'
[21:53:50.332] [bmv2] [D] [thread 2787] [40.0] [cxt 0] Extracting header 'ethernet'
[21:53:50.333] [bmv2] [D] [thread 2787] [40.0] [cxt 0] Parser state 'start': key is 86dd
[21:53:50.333] [bmv2] [T] [thread 2787] [40.0] [cxt 0] Bytes parsed: 14
[21:53:50.334] [bmv2] [D] [thread 2787] [40.0] [cxt 0] Parser 'parser': end
[21:53:50.334] [bmv2] [D] [thread 2787] [40.0] [cxt 0] Pipeline 'ingress': start
[21:53:50.335] [bmv2] [T] [thread 2787] [40.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:53:50.335] [bmv2] [T] [thread 2787] [40.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:53:50.335] [bmv2] [T] [thread 2787] [40.0] [cxt 0] Applying table 'tbl_basic191'
[21:53:50.335] [bmv2] [D] [thread 2787] [40.0] [cxt 0] Looking up key:

[21:53:50.336] [bmv2] [D] [thread 2787] [40.0] [cxt 0] Table 'tbl_basic191': miss
[21:53:50.336] [bmv2] [D] [thread 2787] [40.0] [cxt 0] Action entry is basic191 - 
[21:53:50.336] [bmv2] [T] [thread 2787] [40.0] [cxt 0] Action basic191
[21:53:50.336] [bmv2] [T] [thread 2787] [40.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:53:50.337] [bmv2] [T] [thread 2787] [40.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:53:50.337] [bmv2] [T] [thread 2787] [40.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:53:50.337] [bmv2] [T] [thread 2787] [40.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:53:50.337] [bmv2] [T] [thread 2787] [40.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:53:50.337] [bmv2] [D] [thread 2787] [40.0] [cxt 0] Looking up key:

[21:53:50.337] [bmv2] [D] [thread 2787] [40.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:53:50.337] [bmv2] [D] [thread 2787] [40.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:53:50.338] [bmv2] [T] [thread 2787] [40.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:53:50.338] [bmv2] [T] [thread 2787] [40.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:53:50.338] [bmv2] [T] [thread 2787] [40.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:53:50.338] [bmv2] [T] [thread 2787] [40.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:53:50.338] [bmv2] [T] [thread 2787] [40.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:53:50.338] [bmv2] [T] [thread 2787] [40.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:53:50.338] [bmv2] [T] [thread 2787] [40.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:53:50.338] [bmv2] [T] [thread 2787] [40.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:53:50.338] [bmv2] [T] [thread 2787] [40.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:53:50.338] [bmv2] [T] [thread 2787] [40.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:53:50.338] [bmv2] [T] [thread 2787] [40.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:53:50.338] [bmv2] [D] [thread 2787] [40.0] [cxt 0] Pipeline 'ingress': end
[21:53:50.338] [bmv2] [D] [thread 2787] [40.0] [cxt 0] Egress port is 0
[21:53:50.338] [bmv2] [D] [thread 2788] [40.0] [cxt 0] Pipeline 'egress': start
[21:53:50.338] [bmv2] [D] [thread 2788] [40.0] [cxt 0] Pipeline 'egress': end
[21:53:50.338] [bmv2] [D] [thread 2788] [40.0] [cxt 0] Deparser 'deparser': start
[21:53:50.338] [bmv2] [T] [thread 2788] [40.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:53:50.339] [bmv2] [D] [thread 2788] [40.0] [cxt 0] Deparsing header 'ethernet'
[21:53:50.339] [bmv2] [D] [thread 2788] [40.0] [cxt 0] Deparsing header 'int_pai'
[21:53:50.339] [bmv2] [D] [thread 2788] [40.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:53:50.339] [bmv2] [D] [thread 2788] [40.0] [cxt 0] Deparser 'deparser': end
[21:53:50.339] [bmv2] [D] [thread 2792] [40.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:54:00.571] [bmv2] [D] [thread 2787] [41.0] [cxt 0] Processing packet received on port 2
[21:54:00.571] [bmv2] [D] [thread 2787] [41.0] [cxt 0] Parser 'parser': start
[21:54:00.571] [bmv2] [D] [thread 2787] [41.0] [cxt 0] Parser 'parser' entering state 'start'
[21:54:00.572] [bmv2] [D] [thread 2787] [41.0] [cxt 0] Extracting header 'ethernet'
[21:54:00.573] [bmv2] [D] [thread 2787] [41.0] [cxt 0] Parser state 'start': key is 86dd
[21:54:00.573] [bmv2] [T] [thread 2787] [41.0] [cxt 0] Bytes parsed: 14
[21:54:00.573] [bmv2] [D] [thread 2787] [41.0] [cxt 0] Parser 'parser': end
[21:54:00.573] [bmv2] [D] [thread 2787] [41.0] [cxt 0] Pipeline 'ingress': start
[21:54:00.574] [bmv2] [T] [thread 2787] [41.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:54:00.574] [bmv2] [T] [thread 2787] [41.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:54:00.574] [bmv2] [T] [thread 2787] [41.0] [cxt 0] Applying table 'tbl_basic191'
[21:54:00.574] [bmv2] [D] [thread 2787] [41.0] [cxt 0] Looking up key:

[21:54:00.575] [bmv2] [D] [thread 2787] [41.0] [cxt 0] Table 'tbl_basic191': miss
[21:54:00.575] [bmv2] [D] [thread 2787] [41.0] [cxt 0] Action entry is basic191 - 
[21:54:00.575] [bmv2] [T] [thread 2787] [41.0] [cxt 0] Action basic191
[21:54:00.575] [bmv2] [T] [thread 2787] [41.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:54:00.576] [bmv2] [T] [thread 2787] [41.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:54:00.576] [bmv2] [T] [thread 2787] [41.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:54:00.576] [bmv2] [T] [thread 2787] [41.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:54:00.576] [bmv2] [T] [thread 2787] [41.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:54:00.576] [bmv2] [D] [thread 2787] [41.0] [cxt 0] Looking up key:

[21:54:00.576] [bmv2] [D] [thread 2787] [41.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:54:00.576] [bmv2] [D] [thread 2787] [41.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:54:00.576] [bmv2] [T] [thread 2787] [41.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:54:00.576] [bmv2] [T] [thread 2787] [41.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:54:00.576] [bmv2] [T] [thread 2787] [41.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:54:00.576] [bmv2] [T] [thread 2787] [41.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:54:00.576] [bmv2] [T] [thread 2787] [41.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:54:00.576] [bmv2] [T] [thread 2787] [41.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:54:00.576] [bmv2] [T] [thread 2787] [41.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:54:00.576] [bmv2] [T] [thread 2787] [41.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:54:00.576] [bmv2] [T] [thread 2787] [41.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:54:00.577] [bmv2] [T] [thread 2787] [41.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:54:00.577] [bmv2] [T] [thread 2787] [41.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:54:00.577] [bmv2] [D] [thread 2787] [41.0] [cxt 0] Pipeline 'ingress': end
[21:54:00.577] [bmv2] [D] [thread 2787] [41.0] [cxt 0] Egress port is 0
[21:54:00.577] [bmv2] [D] [thread 2788] [41.0] [cxt 0] Pipeline 'egress': start
[21:54:00.577] [bmv2] [D] [thread 2788] [41.0] [cxt 0] Pipeline 'egress': end
[21:54:00.577] [bmv2] [D] [thread 2788] [41.0] [cxt 0] Deparser 'deparser': start
[21:54:00.577] [bmv2] [T] [thread 2788] [41.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:54:00.577] [bmv2] [D] [thread 2788] [41.0] [cxt 0] Deparsing header 'ethernet'
[21:54:00.578] [bmv2] [D] [thread 2788] [41.0] [cxt 0] Deparsing header 'int_pai'
[21:54:00.578] [bmv2] [D] [thread 2788] [41.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:54:00.578] [bmv2] [D] [thread 2788] [41.0] [cxt 0] Deparser 'deparser': end
[21:54:00.578] [bmv2] [D] [thread 2792] [41.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:54:14.917] [bmv2] [D] [thread 2787] [42.0] [cxt 0] Processing packet received on port 1
[21:54:14.918] [bmv2] [D] [thread 2787] [42.0] [cxt 0] Parser 'parser': start
[21:54:14.918] [bmv2] [D] [thread 2787] [42.0] [cxt 0] Parser 'parser' entering state 'start'
[21:54:14.919] [bmv2] [D] [thread 2787] [42.0] [cxt 0] Extracting header 'ethernet'
[21:54:14.920] [bmv2] [D] [thread 2787] [42.0] [cxt 0] Parser state 'start': key is 86dd
[21:54:14.920] [bmv2] [T] [thread 2787] [42.0] [cxt 0] Bytes parsed: 14
[21:54:14.921] [bmv2] [D] [thread 2787] [42.0] [cxt 0] Parser 'parser': end
[21:54:14.921] [bmv2] [D] [thread 2787] [42.0] [cxt 0] Pipeline 'ingress': start
[21:54:14.922] [bmv2] [T] [thread 2787] [42.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:54:14.922] [bmv2] [T] [thread 2787] [42.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:54:14.922] [bmv2] [T] [thread 2787] [42.0] [cxt 0] Applying table 'tbl_basic191'
[21:54:14.922] [bmv2] [D] [thread 2787] [42.0] [cxt 0] Looking up key:

[21:54:14.922] [bmv2] [D] [thread 2787] [42.0] [cxt 0] Table 'tbl_basic191': miss
[21:54:14.922] [bmv2] [D] [thread 2787] [42.0] [cxt 0] Action entry is basic191 - 
[21:54:14.923] [bmv2] [T] [thread 2787] [42.0] [cxt 0] Action basic191
[21:54:14.923] [bmv2] [T] [thread 2787] [42.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:54:14.923] [bmv2] [T] [thread 2787] [42.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:54:14.923] [bmv2] [T] [thread 2787] [42.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:54:14.923] [bmv2] [T] [thread 2787] [42.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:54:14.923] [bmv2] [T] [thread 2787] [42.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:54:14.923] [bmv2] [D] [thread 2787] [42.0] [cxt 0] Looking up key:

[21:54:14.923] [bmv2] [D] [thread 2787] [42.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:54:14.923] [bmv2] [D] [thread 2787] [42.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:54:14.923] [bmv2] [T] [thread 2787] [42.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:54:14.923] [bmv2] [T] [thread 2787] [42.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:54:14.923] [bmv2] [T] [thread 2787] [42.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:54:14.924] [bmv2] [T] [thread 2787] [42.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:54:14.924] [bmv2] [T] [thread 2787] [42.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:54:14.924] [bmv2] [T] [thread 2787] [42.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:54:14.924] [bmv2] [T] [thread 2787] [42.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:54:14.924] [bmv2] [T] [thread 2787] [42.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:54:14.924] [bmv2] [T] [thread 2787] [42.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:54:14.924] [bmv2] [T] [thread 2787] [42.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:54:14.924] [bmv2] [T] [thread 2787] [42.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:54:14.924] [bmv2] [D] [thread 2787] [42.0] [cxt 0] Pipeline 'ingress': end
[21:54:14.924] [bmv2] [D] [thread 2787] [42.0] [cxt 0] Egress port is 0
[21:54:14.924] [bmv2] [D] [thread 2788] [42.0] [cxt 0] Pipeline 'egress': start
[21:54:14.924] [bmv2] [D] [thread 2788] [42.0] [cxt 0] Pipeline 'egress': end
[21:54:14.924] [bmv2] [D] [thread 2788] [42.0] [cxt 0] Deparser 'deparser': start
[21:54:14.924] [bmv2] [T] [thread 2788] [42.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:54:14.924] [bmv2] [D] [thread 2788] [42.0] [cxt 0] Deparsing header 'ethernet'
[21:54:14.925] [bmv2] [D] [thread 2788] [42.0] [cxt 0] Deparsing header 'int_pai'
[21:54:14.925] [bmv2] [D] [thread 2788] [42.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:54:14.925] [bmv2] [D] [thread 2788] [42.0] [cxt 0] Deparser 'deparser': end
[21:54:14.925] [bmv2] [D] [thread 2792] [42.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:54:35.386] [bmv2] [D] [thread 2787] [43.0] [cxt 0] Processing packet received on port 2
[21:54:35.387] [bmv2] [D] [thread 2787] [43.0] [cxt 0] Parser 'parser': start
[21:54:35.387] [bmv2] [D] [thread 2787] [43.0] [cxt 0] Parser 'parser' entering state 'start'
[21:54:35.388] [bmv2] [D] [thread 2787] [43.0] [cxt 0] Extracting header 'ethernet'
[21:54:35.388] [bmv2] [D] [thread 2787] [43.0] [cxt 0] Parser state 'start': key is 86dd
[21:54:35.389] [bmv2] [T] [thread 2787] [43.0] [cxt 0] Bytes parsed: 14
[21:54:35.389] [bmv2] [D] [thread 2787] [43.0] [cxt 0] Parser 'parser': end
[21:54:35.390] [bmv2] [D] [thread 2787] [43.0] [cxt 0] Pipeline 'ingress': start
[21:54:35.390] [bmv2] [T] [thread 2787] [43.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:54:35.391] [bmv2] [T] [thread 2787] [43.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:54:35.391] [bmv2] [T] [thread 2787] [43.0] [cxt 0] Applying table 'tbl_basic191'
[21:54:35.391] [bmv2] [D] [thread 2787] [43.0] [cxt 0] Looking up key:

[21:54:35.391] [bmv2] [D] [thread 2787] [43.0] [cxt 0] Table 'tbl_basic191': miss
[21:54:35.392] [bmv2] [D] [thread 2787] [43.0] [cxt 0] Action entry is basic191 - 
[21:54:35.392] [bmv2] [T] [thread 2787] [43.0] [cxt 0] Action basic191
[21:54:35.392] [bmv2] [T] [thread 2787] [43.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:54:35.392] [bmv2] [T] [thread 2787] [43.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:54:35.393] [bmv2] [T] [thread 2787] [43.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:54:35.393] [bmv2] [T] [thread 2787] [43.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:54:35.393] [bmv2] [T] [thread 2787] [43.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:54:35.393] [bmv2] [D] [thread 2787] [43.0] [cxt 0] Looking up key:

[21:54:35.393] [bmv2] [D] [thread 2787] [43.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:54:35.394] [bmv2] [D] [thread 2787] [43.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:54:35.394] [bmv2] [T] [thread 2787] [43.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:54:35.394] [bmv2] [T] [thread 2787] [43.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:54:35.394] [bmv2] [T] [thread 2787] [43.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:54:35.394] [bmv2] [T] [thread 2787] [43.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:54:35.394] [bmv2] [T] [thread 2787] [43.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:54:35.394] [bmv2] [T] [thread 2787] [43.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:54:35.394] [bmv2] [T] [thread 2787] [43.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:54:35.395] [bmv2] [T] [thread 2787] [43.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:54:35.397] [bmv2] [T] [thread 2787] [43.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:54:35.397] [bmv2] [T] [thread 2787] [43.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:54:35.397] [bmv2] [T] [thread 2787] [43.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:54:35.397] [bmv2] [D] [thread 2787] [43.0] [cxt 0] Pipeline 'ingress': end
[21:54:35.397] [bmv2] [D] [thread 2787] [43.0] [cxt 0] Egress port is 0
[21:54:35.398] [bmv2] [D] [thread 2788] [43.0] [cxt 0] Pipeline 'egress': start
[21:54:35.398] [bmv2] [D] [thread 2788] [43.0] [cxt 0] Pipeline 'egress': end
[21:54:35.398] [bmv2] [D] [thread 2788] [43.0] [cxt 0] Deparser 'deparser': start
[21:54:35.398] [bmv2] [T] [thread 2788] [43.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:54:35.398] [bmv2] [D] [thread 2788] [43.0] [cxt 0] Deparsing header 'ethernet'
[21:54:35.398] [bmv2] [D] [thread 2788] [43.0] [cxt 0] Deparsing header 'int_pai'
[21:54:35.399] [bmv2] [D] [thread 2788] [43.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:54:35.399] [bmv2] [D] [thread 2788] [43.0] [cxt 0] Deparser 'deparser': end
[21:54:35.399] [bmv2] [D] [thread 2792] [43.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:54:51.770] [bmv2] [D] [thread 2787] [44.0] [cxt 0] Processing packet received on port 3
[21:54:51.770] [bmv2] [D] [thread 2787] [44.0] [cxt 0] Parser 'parser': start
[21:54:51.771] [bmv2] [D] [thread 2787] [44.0] [cxt 0] Parser 'parser' entering state 'start'
[21:54:51.771] [bmv2] [D] [thread 2787] [44.0] [cxt 0] Extracting header 'ethernet'
[21:54:51.771] [bmv2] [D] [thread 2787] [44.0] [cxt 0] Parser state 'start': key is 86dd
[21:54:51.771] [bmv2] [T] [thread 2787] [44.0] [cxt 0] Bytes parsed: 14
[21:54:51.771] [bmv2] [D] [thread 2787] [44.0] [cxt 0] Parser 'parser': end
[21:54:51.771] [bmv2] [D] [thread 2787] [44.0] [cxt 0] Pipeline 'ingress': start
[21:54:51.771] [bmv2] [T] [thread 2787] [44.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:54:51.771] [bmv2] [T] [thread 2787] [44.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:54:51.771] [bmv2] [T] [thread 2787] [44.0] [cxt 0] Applying table 'tbl_basic191'
[21:54:51.771] [bmv2] [D] [thread 2787] [44.0] [cxt 0] Looking up key:

[21:54:51.771] [bmv2] [D] [thread 2787] [44.0] [cxt 0] Table 'tbl_basic191': miss
[21:54:51.772] [bmv2] [D] [thread 2787] [44.0] [cxt 0] Action entry is basic191 - 
[21:54:51.772] [bmv2] [T] [thread 2787] [44.0] [cxt 0] Action basic191
[21:54:51.772] [bmv2] [T] [thread 2787] [44.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:54:51.772] [bmv2] [T] [thread 2787] [44.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:54:51.772] [bmv2] [T] [thread 2787] [44.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:54:51.772] [bmv2] [T] [thread 2787] [44.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:54:51.773] [bmv2] [T] [thread 2787] [44.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:54:51.773] [bmv2] [D] [thread 2787] [44.0] [cxt 0] Looking up key:

[21:54:51.773] [bmv2] [D] [thread 2787] [44.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:54:51.773] [bmv2] [D] [thread 2787] [44.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:54:51.773] [bmv2] [T] [thread 2787] [44.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:54:51.773] [bmv2] [T] [thread 2787] [44.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:54:51.773] [bmv2] [T] [thread 2787] [44.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:54:51.773] [bmv2] [T] [thread 2787] [44.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:54:51.773] [bmv2] [T] [thread 2787] [44.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:54:51.774] [bmv2] [T] [thread 2787] [44.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:54:51.774] [bmv2] [T] [thread 2787] [44.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:54:51.774] [bmv2] [T] [thread 2787] [44.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:54:51.774] [bmv2] [T] [thread 2787] [44.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:54:51.774] [bmv2] [T] [thread 2787] [44.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:54:51.774] [bmv2] [T] [thread 2787] [44.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:54:51.774] [bmv2] [D] [thread 2787] [44.0] [cxt 0] Pipeline 'ingress': end
[21:54:51.774] [bmv2] [D] [thread 2787] [44.0] [cxt 0] Egress port is 0
[21:54:51.775] [bmv2] [D] [thread 2788] [44.0] [cxt 0] Pipeline 'egress': start
[21:54:51.775] [bmv2] [D] [thread 2788] [44.0] [cxt 0] Pipeline 'egress': end
[21:54:51.775] [bmv2] [D] [thread 2788] [44.0] [cxt 0] Deparser 'deparser': start
[21:54:51.775] [bmv2] [T] [thread 2788] [44.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:54:51.775] [bmv2] [D] [thread 2788] [44.0] [cxt 0] Deparsing header 'ethernet'
[21:54:51.775] [bmv2] [D] [thread 2788] [44.0] [cxt 0] Deparsing header 'int_pai'
[21:54:51.775] [bmv2] [D] [thread 2788] [44.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:54:51.775] [bmv2] [D] [thread 2788] [44.0] [cxt 0] Deparser 'deparser': end
[21:54:51.775] [bmv2] [D] [thread 2792] [44.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:57:51.994] [bmv2] [D] [thread 2787] [45.0] [cxt 0] Processing packet received on port 2
[21:57:51.994] [bmv2] [D] [thread 2787] [45.0] [cxt 0] Parser 'parser': start
[21:57:51.994] [bmv2] [D] [thread 2787] [45.0] [cxt 0] Parser 'parser' entering state 'start'
[21:57:51.995] [bmv2] [D] [thread 2787] [45.0] [cxt 0] Extracting header 'ethernet'
[21:57:51.995] [bmv2] [D] [thread 2787] [45.0] [cxt 0] Parser state 'start': key is 86dd
[21:57:51.995] [bmv2] [T] [thread 2787] [45.0] [cxt 0] Bytes parsed: 14
[21:57:51.995] [bmv2] [D] [thread 2787] [45.0] [cxt 0] Parser 'parser': end
[21:57:51.995] [bmv2] [D] [thread 2787] [45.0] [cxt 0] Pipeline 'ingress': start
[21:57:51.995] [bmv2] [T] [thread 2787] [45.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:57:51.995] [bmv2] [T] [thread 2787] [45.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:57:51.995] [bmv2] [T] [thread 2787] [45.0] [cxt 0] Applying table 'tbl_basic191'
[21:57:51.996] [bmv2] [D] [thread 2787] [45.0] [cxt 0] Looking up key:

[21:57:51.996] [bmv2] [D] [thread 2787] [45.0] [cxt 0] Table 'tbl_basic191': miss
[21:57:51.996] [bmv2] [D] [thread 2787] [45.0] [cxt 0] Action entry is basic191 - 
[21:57:51.996] [bmv2] [T] [thread 2787] [45.0] [cxt 0] Action basic191
[21:57:51.996] [bmv2] [T] [thread 2787] [45.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:57:51.996] [bmv2] [T] [thread 2787] [45.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:57:51.996] [bmv2] [T] [thread 2787] [45.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:57:51.996] [bmv2] [T] [thread 2787] [45.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:57:51.996] [bmv2] [T] [thread 2787] [45.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:57:51.996] [bmv2] [D] [thread 2787] [45.0] [cxt 0] Looking up key:

[21:57:51.996] [bmv2] [D] [thread 2787] [45.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:57:51.996] [bmv2] [D] [thread 2787] [45.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:57:51.996] [bmv2] [T] [thread 2787] [45.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:57:51.997] [bmv2] [T] [thread 2787] [45.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:57:51.997] [bmv2] [T] [thread 2787] [45.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:57:51.997] [bmv2] [T] [thread 2787] [45.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:57:51.997] [bmv2] [T] [thread 2787] [45.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:57:51.997] [bmv2] [T] [thread 2787] [45.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:57:51.997] [bmv2] [T] [thread 2787] [45.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:57:51.997] [bmv2] [T] [thread 2787] [45.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:57:51.997] [bmv2] [T] [thread 2787] [45.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:57:51.997] [bmv2] [T] [thread 2787] [45.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:57:51.997] [bmv2] [T] [thread 2787] [45.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:57:51.997] [bmv2] [D] [thread 2787] [45.0] [cxt 0] Pipeline 'ingress': end
[21:57:51.997] [bmv2] [D] [thread 2787] [45.0] [cxt 0] Egress port is 0
[21:57:51.998] [bmv2] [D] [thread 2787] [46.0] [cxt 0] Processing packet received on port 3
[21:57:51.998] [bmv2] [D] [thread 2787] [46.0] [cxt 0] Parser 'parser': start
[21:57:51.998] [bmv2] [D] [thread 2787] [46.0] [cxt 0] Parser 'parser' entering state 'start'
[21:57:51.998] [bmv2] [D] [thread 2787] [46.0] [cxt 0] Extracting header 'ethernet'
[21:57:51.998] [bmv2] [D] [thread 2787] [46.0] [cxt 0] Parser state 'start': key is 86dd
[21:57:51.998] [bmv2] [T] [thread 2787] [46.0] [cxt 0] Bytes parsed: 14
[21:57:51.998] [bmv2] [D] [thread 2787] [46.0] [cxt 0] Parser 'parser': end
[21:57:51.998] [bmv2] [D] [thread 2787] [46.0] [cxt 0] Pipeline 'ingress': start
[21:57:51.998] [bmv2] [T] [thread 2787] [46.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:57:51.998] [bmv2] [T] [thread 2787] [46.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:57:51.998] [bmv2] [T] [thread 2787] [46.0] [cxt 0] Applying table 'tbl_basic191'
[21:57:51.999] [bmv2] [D] [thread 2787] [46.0] [cxt 0] Looking up key:

[21:57:51.999] [bmv2] [D] [thread 2787] [46.0] [cxt 0] Table 'tbl_basic191': miss
[21:57:51.999] [bmv2] [D] [thread 2787] [46.0] [cxt 0] Action entry is basic191 - 
[21:57:51.999] [bmv2] [T] [thread 2787] [46.0] [cxt 0] Action basic191
[21:57:51.999] [bmv2] [T] [thread 2787] [46.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:57:51.999] [bmv2] [T] [thread 2787] [46.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:57:51.999] [bmv2] [T] [thread 2787] [46.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:57:51.999] [bmv2] [T] [thread 2787] [46.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:57:51.999] [bmv2] [T] [thread 2787] [46.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:57:51.999] [bmv2] [D] [thread 2787] [46.0] [cxt 0] Looking up key:

[21:57:51.999] [bmv2] [D] [thread 2787] [46.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:57:51.999] [bmv2] [D] [thread 2787] [46.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:57:51.999] [bmv2] [T] [thread 2787] [46.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:57:51.999] [bmv2] [T] [thread 2787] [46.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:57:51.999] [bmv2] [T] [thread 2787] [46.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:57:51.999] [bmv2] [T] [thread 2787] [46.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:57:52.000] [bmv2] [T] [thread 2787] [46.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:57:52.000] [bmv2] [T] [thread 2787] [46.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:57:52.000] [bmv2] [T] [thread 2787] [46.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:57:52.000] [bmv2] [T] [thread 2787] [46.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:57:52.000] [bmv2] [T] [thread 2787] [46.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:57:52.000] [bmv2] [T] [thread 2787] [46.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:57:52.000] [bmv2] [T] [thread 2787] [46.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:57:52.000] [bmv2] [D] [thread 2787] [46.0] [cxt 0] Pipeline 'ingress': end
[21:57:52.000] [bmv2] [D] [thread 2787] [46.0] [cxt 0] Egress port is 0
[21:57:51.998] [bmv2] [D] [thread 2788] [45.0] [cxt 0] Pipeline 'egress': start
[21:57:52.000] [bmv2] [D] [thread 2788] [45.0] [cxt 0] Pipeline 'egress': end
[21:57:52.000] [bmv2] [D] [thread 2788] [45.0] [cxt 0] Deparser 'deparser': start
[21:57:52.000] [bmv2] [T] [thread 2788] [45.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:57:52.000] [bmv2] [D] [thread 2788] [45.0] [cxt 0] Deparsing header 'ethernet'
[21:57:52.000] [bmv2] [D] [thread 2788] [45.0] [cxt 0] Deparsing header 'int_pai'
[21:57:52.000] [bmv2] [D] [thread 2788] [45.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:57:52.000] [bmv2] [D] [thread 2788] [45.0] [cxt 0] Deparser 'deparser': end
[21:57:52.000] [bmv2] [D] [thread 2788] [46.0] [cxt 0] Pipeline 'egress': start
[21:57:52.000] [bmv2] [D] [thread 2788] [46.0] [cxt 0] Pipeline 'egress': end
[21:57:52.000] [bmv2] [D] [thread 2788] [46.0] [cxt 0] Deparser 'deparser': start
[21:57:52.000] [bmv2] [T] [thread 2788] [46.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:57:52.000] [bmv2] [D] [thread 2788] [46.0] [cxt 0] Deparsing header 'ethernet'
[21:57:52.000] [bmv2] [D] [thread 2788] [46.0] [cxt 0] Deparsing header 'int_pai'
[21:57:52.000] [bmv2] [D] [thread 2788] [46.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:57:52.000] [bmv2] [D] [thread 2788] [46.0] [cxt 0] Deparser 'deparser': end
[21:57:52.000] [bmv2] [D] [thread 2792] [45.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:57:52.000] [bmv2] [D] [thread 2792] [46.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:58:24.768] [bmv2] [D] [thread 2787] [47.0] [cxt 0] Processing packet received on port 1
[21:58:24.769] [bmv2] [D] [thread 2787] [47.0] [cxt 0] Parser 'parser': start
[21:58:24.770] [bmv2] [D] [thread 2787] [47.0] [cxt 0] Parser 'parser' entering state 'start'
[21:58:24.770] [bmv2] [D] [thread 2787] [47.0] [cxt 0] Extracting header 'ethernet'
[21:58:24.771] [bmv2] [D] [thread 2787] [47.0] [cxt 0] Parser state 'start': key is 86dd
[21:58:24.771] [bmv2] [T] [thread 2787] [47.0] [cxt 0] Bytes parsed: 14
[21:58:24.772] [bmv2] [D] [thread 2787] [47.0] [cxt 0] Parser 'parser': end
[21:58:24.772] [bmv2] [D] [thread 2787] [47.0] [cxt 0] Pipeline 'ingress': start
[21:58:24.772] [bmv2] [T] [thread 2787] [47.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:58:24.773] [bmv2] [T] [thread 2787] [47.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:58:24.773] [bmv2] [T] [thread 2787] [47.0] [cxt 0] Applying table 'tbl_basic191'
[21:58:24.773] [bmv2] [D] [thread 2787] [47.0] [cxt 0] Looking up key:

[21:58:24.774] [bmv2] [D] [thread 2787] [47.0] [cxt 0] Table 'tbl_basic191': miss
[21:58:24.774] [bmv2] [D] [thread 2787] [47.0] [cxt 0] Action entry is basic191 - 
[21:58:24.774] [bmv2] [T] [thread 2787] [47.0] [cxt 0] Action basic191
[21:58:24.775] [bmv2] [T] [thread 2787] [47.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:58:24.775] [bmv2] [T] [thread 2787] [47.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:58:24.775] [bmv2] [T] [thread 2787] [47.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:58:24.775] [bmv2] [T] [thread 2787] [47.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:58:24.775] [bmv2] [T] [thread 2787] [47.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:58:24.775] [bmv2] [D] [thread 2787] [47.0] [cxt 0] Looking up key:

[21:58:24.775] [bmv2] [D] [thread 2787] [47.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:58:24.775] [bmv2] [D] [thread 2787] [47.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:58:24.775] [bmv2] [T] [thread 2787] [47.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:58:24.775] [bmv2] [T] [thread 2787] [47.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:58:24.775] [bmv2] [T] [thread 2787] [47.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:58:24.775] [bmv2] [T] [thread 2787] [47.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:58:24.775] [bmv2] [T] [thread 2787] [47.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:58:24.775] [bmv2] [T] [thread 2787] [47.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:58:24.775] [bmv2] [T] [thread 2787] [47.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:58:24.775] [bmv2] [T] [thread 2787] [47.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:58:24.775] [bmv2] [T] [thread 2787] [47.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:58:24.775] [bmv2] [T] [thread 2787] [47.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:58:24.776] [bmv2] [T] [thread 2787] [47.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:58:24.776] [bmv2] [D] [thread 2787] [47.0] [cxt 0] Pipeline 'ingress': end
[21:58:24.776] [bmv2] [D] [thread 2787] [47.0] [cxt 0] Egress port is 0
[21:58:24.776] [bmv2] [D] [thread 2788] [47.0] [cxt 0] Pipeline 'egress': start
[21:58:24.776] [bmv2] [D] [thread 2788] [47.0] [cxt 0] Pipeline 'egress': end
[21:58:24.776] [bmv2] [D] [thread 2788] [47.0] [cxt 0] Deparser 'deparser': start
[21:58:24.776] [bmv2] [T] [thread 2788] [47.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:58:24.776] [bmv2] [D] [thread 2788] [47.0] [cxt 0] Deparsing header 'ethernet'
[21:58:24.776] [bmv2] [D] [thread 2788] [47.0] [cxt 0] Deparsing header 'int_pai'
[21:58:24.776] [bmv2] [D] [thread 2788] [47.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:58:24.776] [bmv2] [D] [thread 2788] [47.0] [cxt 0] Deparser 'deparser': end
[21:58:24.776] [bmv2] [D] [thread 2792] [47.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:59:13.933] [bmv2] [D] [thread 2787] [48.0] [cxt 0] Processing packet received on port 2
[21:59:13.934] [bmv2] [D] [thread 2787] [48.0] [cxt 0] Parser 'parser': start
[21:59:13.934] [bmv2] [D] [thread 2787] [48.0] [cxt 0] Parser 'parser' entering state 'start'
[21:59:13.935] [bmv2] [D] [thread 2787] [48.0] [cxt 0] Extracting header 'ethernet'
[21:59:13.935] [bmv2] [D] [thread 2787] [48.0] [cxt 0] Parser state 'start': key is 86dd
[21:59:13.936] [bmv2] [T] [thread 2787] [48.0] [cxt 0] Bytes parsed: 14
[21:59:13.936] [bmv2] [D] [thread 2787] [48.0] [cxt 0] Parser 'parser': end
[21:59:13.937] [bmv2] [D] [thread 2787] [48.0] [cxt 0] Pipeline 'ingress': start
[21:59:13.937] [bmv2] [T] [thread 2787] [48.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:59:13.937] [bmv2] [T] [thread 2787] [48.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:59:13.937] [bmv2] [T] [thread 2787] [48.0] [cxt 0] Applying table 'tbl_basic191'
[21:59:13.937] [bmv2] [D] [thread 2787] [48.0] [cxt 0] Looking up key:

[21:59:13.937] [bmv2] [D] [thread 2787] [48.0] [cxt 0] Table 'tbl_basic191': miss
[21:59:13.937] [bmv2] [D] [thread 2787] [48.0] [cxt 0] Action entry is basic191 - 
[21:59:13.937] [bmv2] [T] [thread 2787] [48.0] [cxt 0] Action basic191
[21:59:13.937] [bmv2] [T] [thread 2787] [48.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:59:13.937] [bmv2] [T] [thread 2787] [48.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:59:13.937] [bmv2] [T] [thread 2787] [48.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:59:13.937] [bmv2] [T] [thread 2787] [48.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:59:13.937] [bmv2] [T] [thread 2787] [48.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:59:13.938] [bmv2] [D] [thread 2787] [48.0] [cxt 0] Looking up key:

[21:59:13.938] [bmv2] [D] [thread 2787] [48.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:59:13.938] [bmv2] [D] [thread 2787] [48.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:59:13.938] [bmv2] [T] [thread 2787] [48.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:59:13.938] [bmv2] [T] [thread 2787] [48.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:59:13.938] [bmv2] [T] [thread 2787] [48.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:59:13.938] [bmv2] [T] [thread 2787] [48.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:59:13.939] [bmv2] [T] [thread 2787] [48.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:59:13.939] [bmv2] [T] [thread 2787] [48.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:59:13.939] [bmv2] [T] [thread 2787] [48.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:59:13.939] [bmv2] [T] [thread 2787] [48.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:59:13.939] [bmv2] [T] [thread 2787] [48.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:59:13.939] [bmv2] [T] [thread 2787] [48.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:59:13.939] [bmv2] [T] [thread 2787] [48.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:59:13.939] [bmv2] [D] [thread 2787] [48.0] [cxt 0] Pipeline 'ingress': end
[21:59:13.939] [bmv2] [D] [thread 2787] [48.0] [cxt 0] Egress port is 0
[21:59:13.939] [bmv2] [D] [thread 2788] [48.0] [cxt 0] Pipeline 'egress': start
[21:59:13.939] [bmv2] [D] [thread 2788] [48.0] [cxt 0] Pipeline 'egress': end
[21:59:13.939] [bmv2] [D] [thread 2788] [48.0] [cxt 0] Deparser 'deparser': start
[21:59:13.939] [bmv2] [T] [thread 2788] [48.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:59:13.939] [bmv2] [D] [thread 2788] [48.0] [cxt 0] Deparsing header 'ethernet'
[21:59:13.939] [bmv2] [D] [thread 2788] [48.0] [cxt 0] Deparsing header 'int_pai'
[21:59:13.939] [bmv2] [D] [thread 2788] [48.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:59:13.939] [bmv2] [D] [thread 2788] [48.0] [cxt 0] Deparser 'deparser': end
[21:59:13.939] [bmv2] [D] [thread 2792] [48.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:59:30.298] [bmv2] [D] [thread 2787] [49.0] [cxt 0] Processing packet received on port 3
[21:59:30.298] [bmv2] [D] [thread 2787] [49.0] [cxt 0] Parser 'parser': start
[21:59:30.299] [bmv2] [D] [thread 2787] [49.0] [cxt 0] Parser 'parser' entering state 'start'
[21:59:30.299] [bmv2] [D] [thread 2787] [49.0] [cxt 0] Extracting header 'ethernet'
[21:59:30.300] [bmv2] [D] [thread 2787] [49.0] [cxt 0] Parser state 'start': key is 86dd
[21:59:30.301] [bmv2] [T] [thread 2787] [49.0] [cxt 0] Bytes parsed: 14
[21:59:30.301] [bmv2] [D] [thread 2787] [49.0] [cxt 0] Parser 'parser': end
[21:59:30.301] [bmv2] [D] [thread 2787] [49.0] [cxt 0] Pipeline 'ingress': start
[21:59:30.302] [bmv2] [T] [thread 2787] [49.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:59:30.302] [bmv2] [T] [thread 2787] [49.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:59:30.303] [bmv2] [T] [thread 2787] [49.0] [cxt 0] Applying table 'tbl_basic191'
[21:59:30.303] [bmv2] [D] [thread 2787] [49.0] [cxt 0] Looking up key:

[21:59:30.304] [bmv2] [D] [thread 2787] [49.0] [cxt 0] Table 'tbl_basic191': miss
[21:59:30.304] [bmv2] [D] [thread 2787] [49.0] [cxt 0] Action entry is basic191 - 
[21:59:30.305] [bmv2] [T] [thread 2787] [49.0] [cxt 0] Action basic191
[21:59:30.305] [bmv2] [T] [thread 2787] [49.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:59:30.305] [bmv2] [T] [thread 2787] [49.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:59:30.305] [bmv2] [T] [thread 2787] [49.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:59:30.305] [bmv2] [T] [thread 2787] [49.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:59:30.305] [bmv2] [T] [thread 2787] [49.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:59:30.306] [bmv2] [D] [thread 2787] [49.0] [cxt 0] Looking up key:

[21:59:30.306] [bmv2] [D] [thread 2787] [49.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:59:30.306] [bmv2] [D] [thread 2787] [49.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:59:30.306] [bmv2] [T] [thread 2787] [49.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:59:30.306] [bmv2] [T] [thread 2787] [49.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:59:30.306] [bmv2] [T] [thread 2787] [49.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:59:30.306] [bmv2] [T] [thread 2787] [49.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:59:30.306] [bmv2] [T] [thread 2787] [49.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:59:30.306] [bmv2] [T] [thread 2787] [49.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:59:30.306] [bmv2] [T] [thread 2787] [49.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:59:30.306] [bmv2] [T] [thread 2787] [49.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:59:30.306] [bmv2] [T] [thread 2787] [49.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:59:30.306] [bmv2] [T] [thread 2787] [49.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:59:30.306] [bmv2] [T] [thread 2787] [49.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:59:30.306] [bmv2] [D] [thread 2787] [49.0] [cxt 0] Pipeline 'ingress': end
[21:59:30.306] [bmv2] [D] [thread 2787] [49.0] [cxt 0] Egress port is 0
[21:59:30.306] [bmv2] [D] [thread 2788] [49.0] [cxt 0] Pipeline 'egress': start
[21:59:30.306] [bmv2] [D] [thread 2788] [49.0] [cxt 0] Pipeline 'egress': end
[21:59:30.306] [bmv2] [D] [thread 2788] [49.0] [cxt 0] Deparser 'deparser': start
[21:59:30.307] [bmv2] [T] [thread 2788] [49.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:59:30.307] [bmv2] [D] [thread 2788] [49.0] [cxt 0] Deparsing header 'ethernet'
[21:59:30.307] [bmv2] [D] [thread 2788] [49.0] [cxt 0] Deparsing header 'int_pai'
[21:59:30.307] [bmv2] [D] [thread 2788] [49.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:59:30.307] [bmv2] [D] [thread 2788] [49.0] [cxt 0] Deparser 'deparser': end
[21:59:30.307] [bmv2] [D] [thread 2792] [49.0] [cxt 0] Transmitting packet of size 93 out of port 0
[22:05:47.325] [bmv2] [D] [thread 2787] [50.0] [cxt 0] Processing packet received on port 2
[22:05:47.325] [bmv2] [D] [thread 2787] [50.0] [cxt 0] Parser 'parser': start
[22:05:47.325] [bmv2] [D] [thread 2787] [50.0] [cxt 0] Parser 'parser' entering state 'start'
[22:05:47.325] [bmv2] [D] [thread 2787] [50.0] [cxt 0] Extracting header 'ethernet'
[22:05:47.326] [bmv2] [D] [thread 2787] [50.0] [cxt 0] Parser state 'start': key is 86dd
[22:05:47.326] [bmv2] [T] [thread 2787] [50.0] [cxt 0] Bytes parsed: 14
[22:05:47.326] [bmv2] [D] [thread 2787] [50.0] [cxt 0] Parser 'parser': end
[22:05:47.326] [bmv2] [D] [thread 2787] [50.0] [cxt 0] Pipeline 'ingress': start
[22:05:47.326] [bmv2] [T] [thread 2787] [50.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[22:05:47.326] [bmv2] [T] [thread 2787] [50.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[22:05:47.327] [bmv2] [T] [thread 2787] [50.0] [cxt 0] Applying table 'tbl_basic191'
[22:05:47.327] [bmv2] [D] [thread 2787] [50.0] [cxt 0] Looking up key:

[22:05:47.327] [bmv2] [D] [thread 2787] [50.0] [cxt 0] Table 'tbl_basic191': miss
[22:05:47.327] [bmv2] [D] [thread 2787] [50.0] [cxt 0] Action entry is basic191 - 
[22:05:47.327] [bmv2] [T] [thread 2787] [50.0] [cxt 0] Action basic191
[22:05:47.327] [bmv2] [T] [thread 2787] [50.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[22:05:47.327] [bmv2] [T] [thread 2787] [50.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[22:05:47.328] [bmv2] [T] [thread 2787] [50.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[22:05:47.328] [bmv2] [T] [thread 2787] [50.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[22:05:47.328] [bmv2] [T] [thread 2787] [50.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[22:05:47.328] [bmv2] [D] [thread 2787] [50.0] [cxt 0] Looking up key:

[22:05:47.328] [bmv2] [D] [thread 2787] [50.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[22:05:47.329] [bmv2] [D] [thread 2787] [50.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[22:05:47.329] [bmv2] [T] [thread 2787] [50.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[22:05:47.329] [bmv2] [T] [thread 2787] [50.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[22:05:47.329] [bmv2] [T] [thread 2787] [50.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[22:05:47.329] [bmv2] [T] [thread 2787] [50.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[22:05:47.329] [bmv2] [T] [thread 2787] [50.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[22:05:47.329] [bmv2] [T] [thread 2787] [50.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[22:05:47.329] [bmv2] [T] [thread 2787] [50.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[22:05:47.329] [bmv2] [T] [thread 2787] [50.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[22:05:47.329] [bmv2] [T] [thread 2787] [50.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[22:05:47.330] [bmv2] [T] [thread 2787] [50.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[22:05:47.330] [bmv2] [T] [thread 2787] [50.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[22:05:47.330] [bmv2] [D] [thread 2787] [50.0] [cxt 0] Pipeline 'ingress': end
[22:05:47.330] [bmv2] [D] [thread 2787] [50.0] [cxt 0] Egress port is 0
[22:05:47.330] [bmv2] [D] [thread 2788] [50.0] [cxt 0] Pipeline 'egress': start
[22:05:47.330] [bmv2] [D] [thread 2788] [50.0] [cxt 0] Pipeline 'egress': end
[22:05:47.330] [bmv2] [D] [thread 2788] [50.0] [cxt 0] Deparser 'deparser': start
[22:05:47.330] [bmv2] [T] [thread 2788] [50.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[22:05:47.330] [bmv2] [D] [thread 2788] [50.0] [cxt 0] Deparsing header 'ethernet'
[22:05:47.330] [bmv2] [D] [thread 2788] [50.0] [cxt 0] Deparsing header 'int_pai'
[22:05:47.330] [bmv2] [D] [thread 2788] [50.0] [cxt 0] Deparsing header 'int_filho[0]'
[22:05:47.330] [bmv2] [D] [thread 2788] [50.0] [cxt 0] Deparser 'deparser': end
[22:05:47.331] [bmv2] [D] [thread 2792] [50.0] [cxt 0] Transmitting packet of size 93 out of port 0
[22:06:03.517] [bmv2] [D] [thread 2787] [51.0] [cxt 0] Processing packet received on port 3
[22:06:03.517] [bmv2] [D] [thread 2787] [51.0] [cxt 0] Parser 'parser': start
[22:06:03.517] [bmv2] [D] [thread 2787] [51.0] [cxt 0] Parser 'parser' entering state 'start'
[22:06:03.517] [bmv2] [D] [thread 2787] [51.0] [cxt 0] Extracting header 'ethernet'
[22:06:03.517] [bmv2] [D] [thread 2787] [51.0] [cxt 0] Parser state 'start': key is 86dd
[22:06:03.518] [bmv2] [T] [thread 2787] [51.0] [cxt 0] Bytes parsed: 14
[22:06:03.518] [bmv2] [D] [thread 2787] [51.0] [cxt 0] Parser 'parser': end
[22:06:03.518] [bmv2] [D] [thread 2787] [51.0] [cxt 0] Pipeline 'ingress': start
[22:06:03.518] [bmv2] [T] [thread 2787] [51.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[22:06:03.518] [bmv2] [T] [thread 2787] [51.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[22:06:03.518] [bmv2] [T] [thread 2787] [51.0] [cxt 0] Applying table 'tbl_basic191'
[22:06:03.518] [bmv2] [D] [thread 2787] [51.0] [cxt 0] Looking up key:

[22:06:03.518] [bmv2] [D] [thread 2787] [51.0] [cxt 0] Table 'tbl_basic191': miss
[22:06:03.518] [bmv2] [D] [thread 2787] [51.0] [cxt 0] Action entry is basic191 - 
[22:06:03.518] [bmv2] [T] [thread 2787] [51.0] [cxt 0] Action basic191
[22:06:03.518] [bmv2] [T] [thread 2787] [51.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[22:06:03.518] [bmv2] [T] [thread 2787] [51.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[22:06:03.518] [bmv2] [T] [thread 2787] [51.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[22:06:03.518] [bmv2] [T] [thread 2787] [51.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[22:06:03.518] [bmv2] [T] [thread 2787] [51.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[22:06:03.518] [bmv2] [D] [thread 2787] [51.0] [cxt 0] Looking up key:

[22:06:03.518] [bmv2] [D] [thread 2787] [51.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[22:06:03.518] [bmv2] [D] [thread 2787] [51.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[22:06:03.518] [bmv2] [T] [thread 2787] [51.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[22:06:03.518] [bmv2] [T] [thread 2787] [51.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[22:06:03.518] [bmv2] [T] [thread 2787] [51.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[22:06:03.518] [bmv2] [T] [thread 2787] [51.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[22:06:03.518] [bmv2] [T] [thread 2787] [51.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[22:06:03.519] [bmv2] [T] [thread 2787] [51.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[22:06:03.519] [bmv2] [T] [thread 2787] [51.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[22:06:03.519] [bmv2] [T] [thread 2787] [51.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[22:06:03.519] [bmv2] [T] [thread 2787] [51.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[22:06:03.519] [bmv2] [T] [thread 2787] [51.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[22:06:03.519] [bmv2] [T] [thread 2787] [51.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[22:06:03.519] [bmv2] [D] [thread 2787] [51.0] [cxt 0] Pipeline 'ingress': end
[22:06:03.519] [bmv2] [D] [thread 2787] [51.0] [cxt 0] Egress port is 0
[22:06:03.519] [bmv2] [D] [thread 2788] [51.0] [cxt 0] Pipeline 'egress': start
[22:06:03.519] [bmv2] [D] [thread 2788] [51.0] [cxt 0] Pipeline 'egress': end
[22:06:03.519] [bmv2] [D] [thread 2788] [51.0] [cxt 0] Deparser 'deparser': start
[22:06:03.519] [bmv2] [T] [thread 2788] [51.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[22:06:03.519] [bmv2] [D] [thread 2788] [51.0] [cxt 0] Deparsing header 'ethernet'
[22:06:03.519] [bmv2] [D] [thread 2788] [51.0] [cxt 0] Deparsing header 'int_pai'
[22:06:03.519] [bmv2] [D] [thread 2788] [51.0] [cxt 0] Deparsing header 'int_filho[0]'
[22:06:03.519] [bmv2] [D] [thread 2788] [51.0] [cxt 0] Deparser 'deparser': end
[22:06:03.519] [bmv2] [D] [thread 2792] [51.0] [cxt 0] Transmitting packet of size 93 out of port 0
[22:06:52.666] [bmv2] [D] [thread 2787] [52.0] [cxt 0] Processing packet received on port 1
[22:06:52.666] [bmv2] [D] [thread 2787] [52.0] [cxt 0] Parser 'parser': start
[22:06:52.666] [bmv2] [D] [thread 2787] [52.0] [cxt 0] Parser 'parser' entering state 'start'
[22:06:52.666] [bmv2] [D] [thread 2787] [52.0] [cxt 0] Extracting header 'ethernet'
[22:06:52.666] [bmv2] [D] [thread 2787] [52.0] [cxt 0] Parser state 'start': key is 86dd
[22:06:52.666] [bmv2] [T] [thread 2787] [52.0] [cxt 0] Bytes parsed: 14
[22:06:52.666] [bmv2] [D] [thread 2787] [52.0] [cxt 0] Parser 'parser': end
[22:06:52.666] [bmv2] [D] [thread 2787] [52.0] [cxt 0] Pipeline 'ingress': start
[22:06:52.666] [bmv2] [T] [thread 2787] [52.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[22:06:52.666] [bmv2] [T] [thread 2787] [52.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[22:06:52.666] [bmv2] [T] [thread 2787] [52.0] [cxt 0] Applying table 'tbl_basic191'
[22:06:52.666] [bmv2] [D] [thread 2787] [52.0] [cxt 0] Looking up key:

[22:06:52.666] [bmv2] [D] [thread 2787] [52.0] [cxt 0] Table 'tbl_basic191': miss
[22:06:52.666] [bmv2] [D] [thread 2787] [52.0] [cxt 0] Action entry is basic191 - 
[22:06:52.666] [bmv2] [T] [thread 2787] [52.0] [cxt 0] Action basic191
[22:06:52.666] [bmv2] [T] [thread 2787] [52.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[22:06:52.667] [bmv2] [T] [thread 2787] [52.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[22:06:52.667] [bmv2] [T] [thread 2787] [52.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[22:06:52.667] [bmv2] [T] [thread 2787] [52.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[22:06:52.667] [bmv2] [T] [thread 2787] [52.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[22:06:52.667] [bmv2] [D] [thread 2787] [52.0] [cxt 0] Looking up key:

[22:06:52.667] [bmv2] [D] [thread 2787] [52.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[22:06:52.667] [bmv2] [D] [thread 2787] [52.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[22:06:52.667] [bmv2] [T] [thread 2787] [52.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[22:06:52.667] [bmv2] [T] [thread 2787] [52.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[22:06:52.667] [bmv2] [T] [thread 2787] [52.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[22:06:52.667] [bmv2] [T] [thread 2787] [52.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[22:06:52.667] [bmv2] [T] [thread 2787] [52.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[22:06:52.667] [bmv2] [T] [thread 2787] [52.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[22:06:52.667] [bmv2] [T] [thread 2787] [52.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[22:06:52.667] [bmv2] [T] [thread 2787] [52.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[22:06:52.667] [bmv2] [T] [thread 2787] [52.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[22:06:52.667] [bmv2] [T] [thread 2787] [52.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[22:06:52.667] [bmv2] [T] [thread 2787] [52.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[22:06:52.667] [bmv2] [D] [thread 2787] [52.0] [cxt 0] Pipeline 'ingress': end
[22:06:52.667] [bmv2] [D] [thread 2787] [52.0] [cxt 0] Egress port is 0
[22:06:52.667] [bmv2] [D] [thread 2788] [52.0] [cxt 0] Pipeline 'egress': start
[22:06:52.667] [bmv2] [D] [thread 2788] [52.0] [cxt 0] Pipeline 'egress': end
[22:06:52.667] [bmv2] [D] [thread 2788] [52.0] [cxt 0] Deparser 'deparser': start
[22:06:52.667] [bmv2] [T] [thread 2788] [52.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[22:06:52.667] [bmv2] [D] [thread 2788] [52.0] [cxt 0] Deparsing header 'ethernet'
[22:06:52.667] [bmv2] [D] [thread 2788] [52.0] [cxt 0] Deparsing header 'int_pai'
[22:06:52.667] [bmv2] [D] [thread 2788] [52.0] [cxt 0] Deparsing header 'int_filho[0]'
[22:06:52.667] [bmv2] [D] [thread 2788] [52.0] [cxt 0] Deparser 'deparser': end
[22:06:52.667] [bmv2] [D] [thread 2792] [52.0] [cxt 0] Transmitting packet of size 93 out of port 0
[22:08:14.585] [bmv2] [D] [thread 2787] [53.0] [cxt 0] Processing packet received on port 2
[22:08:14.586] [bmv2] [D] [thread 2787] [53.0] [cxt 0] Parser 'parser': start
[22:08:14.586] [bmv2] [D] [thread 2787] [53.0] [cxt 0] Parser 'parser' entering state 'start'
[22:08:14.586] [bmv2] [D] [thread 2787] [53.0] [cxt 0] Extracting header 'ethernet'
[22:08:14.586] [bmv2] [D] [thread 2787] [53.0] [cxt 0] Parser state 'start': key is 86dd
[22:08:14.586] [bmv2] [T] [thread 2787] [53.0] [cxt 0] Bytes parsed: 14
[22:08:14.586] [bmv2] [D] [thread 2787] [53.0] [cxt 0] Parser 'parser': end
[22:08:14.586] [bmv2] [D] [thread 2787] [53.0] [cxt 0] Pipeline 'ingress': start
[22:08:14.586] [bmv2] [T] [thread 2787] [53.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[22:08:14.586] [bmv2] [T] [thread 2787] [53.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[22:08:14.586] [bmv2] [T] [thread 2787] [53.0] [cxt 0] Applying table 'tbl_basic191'
[22:08:14.586] [bmv2] [D] [thread 2787] [53.0] [cxt 0] Looking up key:

[22:08:14.586] [bmv2] [D] [thread 2787] [53.0] [cxt 0] Table 'tbl_basic191': miss
[22:08:14.586] [bmv2] [D] [thread 2787] [53.0] [cxt 0] Action entry is basic191 - 
[22:08:14.586] [bmv2] [T] [thread 2787] [53.0] [cxt 0] Action basic191
[22:08:14.586] [bmv2] [T] [thread 2787] [53.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[22:08:14.586] [bmv2] [T] [thread 2787] [53.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[22:08:14.586] [bmv2] [T] [thread 2787] [53.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[22:08:14.586] [bmv2] [T] [thread 2787] [53.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[22:08:14.586] [bmv2] [T] [thread 2787] [53.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[22:08:14.586] [bmv2] [D] [thread 2787] [53.0] [cxt 0] Looking up key:

[22:08:14.586] [bmv2] [D] [thread 2787] [53.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[22:08:14.586] [bmv2] [D] [thread 2787] [53.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[22:08:14.587] [bmv2] [T] [thread 2787] [53.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[22:08:14.587] [bmv2] [T] [thread 2787] [53.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[22:08:14.587] [bmv2] [T] [thread 2787] [53.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[22:08:14.587] [bmv2] [T] [thread 2787] [53.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[22:08:14.587] [bmv2] [T] [thread 2787] [53.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[22:08:14.587] [bmv2] [T] [thread 2787] [53.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[22:08:14.587] [bmv2] [T] [thread 2787] [53.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[22:08:14.587] [bmv2] [T] [thread 2787] [53.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[22:08:14.587] [bmv2] [T] [thread 2787] [53.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[22:08:14.587] [bmv2] [T] [thread 2787] [53.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[22:08:14.587] [bmv2] [T] [thread 2787] [53.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[22:08:14.587] [bmv2] [D] [thread 2787] [53.0] [cxt 0] Pipeline 'ingress': end
[22:08:14.587] [bmv2] [D] [thread 2787] [53.0] [cxt 0] Egress port is 0
[22:08:14.587] [bmv2] [D] [thread 2787] [54.0] [cxt 0] Processing packet received on port 3
[22:08:14.587] [bmv2] [D] [thread 2787] [54.0] [cxt 0] Parser 'parser': start
[22:08:14.587] [bmv2] [D] [thread 2787] [54.0] [cxt 0] Parser 'parser' entering state 'start'
[22:08:14.587] [bmv2] [D] [thread 2787] [54.0] [cxt 0] Extracting header 'ethernet'
[22:08:14.587] [bmv2] [D] [thread 2787] [54.0] [cxt 0] Parser state 'start': key is 86dd
[22:08:14.587] [bmv2] [T] [thread 2787] [54.0] [cxt 0] Bytes parsed: 14
[22:08:14.587] [bmv2] [D] [thread 2787] [54.0] [cxt 0] Parser 'parser': end
[22:08:14.587] [bmv2] [D] [thread 2787] [54.0] [cxt 0] Pipeline 'ingress': start
[22:08:14.587] [bmv2] [T] [thread 2787] [54.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[22:08:14.587] [bmv2] [T] [thread 2787] [54.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[22:08:14.587] [bmv2] [T] [thread 2787] [54.0] [cxt 0] Applying table 'tbl_basic191'
[22:08:14.587] [bmv2] [D] [thread 2787] [54.0] [cxt 0] Looking up key:

[22:08:14.587] [bmv2] [D] [thread 2787] [54.0] [cxt 0] Table 'tbl_basic191': miss
[22:08:14.587] [bmv2] [D] [thread 2787] [54.0] [cxt 0] Action entry is basic191 - 
[22:08:14.587] [bmv2] [T] [thread 2787] [54.0] [cxt 0] Action basic191
[22:08:14.587] [bmv2] [T] [thread 2787] [54.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[22:08:14.587] [bmv2] [T] [thread 2787] [54.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[22:08:14.587] [bmv2] [T] [thread 2787] [54.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[22:08:14.587] [bmv2] [T] [thread 2787] [54.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[22:08:14.587] [bmv2] [T] [thread 2787] [54.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[22:08:14.587] [bmv2] [D] [thread 2787] [54.0] [cxt 0] Looking up key:

[22:08:14.588] [bmv2] [D] [thread 2787] [54.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[22:08:14.588] [bmv2] [D] [thread 2787] [54.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[22:08:14.588] [bmv2] [T] [thread 2787] [54.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[22:08:14.588] [bmv2] [T] [thread 2787] [54.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[22:08:14.588] [bmv2] [T] [thread 2787] [54.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[22:08:14.588] [bmv2] [T] [thread 2787] [54.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[22:08:14.588] [bmv2] [T] [thread 2787] [54.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[22:08:14.588] [bmv2] [T] [thread 2787] [54.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[22:08:14.588] [bmv2] [T] [thread 2787] [54.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[22:08:14.588] [bmv2] [T] [thread 2787] [54.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[22:08:14.588] [bmv2] [T] [thread 2787] [54.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[22:08:14.588] [bmv2] [T] [thread 2787] [54.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[22:08:14.588] [bmv2] [T] [thread 2787] [54.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[22:08:14.588] [bmv2] [D] [thread 2787] [54.0] [cxt 0] Pipeline 'ingress': end
[22:08:14.588] [bmv2] [D] [thread 2787] [54.0] [cxt 0] Egress port is 0
[22:08:14.587] [bmv2] [D] [thread 2788] [53.0] [cxt 0] Pipeline 'egress': start
[22:08:14.588] [bmv2] [D] [thread 2788] [53.0] [cxt 0] Pipeline 'egress': end
[22:08:14.588] [bmv2] [D] [thread 2788] [53.0] [cxt 0] Deparser 'deparser': start
[22:08:14.588] [bmv2] [T] [thread 2788] [53.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[22:08:14.588] [bmv2] [D] [thread 2788] [53.0] [cxt 0] Deparsing header 'ethernet'
[22:08:14.588] [bmv2] [D] [thread 2788] [53.0] [cxt 0] Deparsing header 'int_pai'
[22:08:14.588] [bmv2] [D] [thread 2788] [53.0] [cxt 0] Deparsing header 'int_filho[0]'
[22:08:14.588] [bmv2] [D] [thread 2788] [53.0] [cxt 0] Deparser 'deparser': end
[22:08:14.588] [bmv2] [D] [thread 2788] [54.0] [cxt 0] Pipeline 'egress': start
[22:08:14.588] [bmv2] [D] [thread 2788] [54.0] [cxt 0] Pipeline 'egress': end
[22:08:14.588] [bmv2] [D] [thread 2788] [54.0] [cxt 0] Deparser 'deparser': start
[22:08:14.588] [bmv2] [T] [thread 2788] [54.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[22:08:14.589] [bmv2] [D] [thread 2788] [54.0] [cxt 0] Deparsing header 'ethernet'
[22:08:14.589] [bmv2] [D] [thread 2788] [54.0] [cxt 0] Deparsing header 'int_pai'
[22:08:14.589] [bmv2] [D] [thread 2788] [54.0] [cxt 0] Deparsing header 'int_filho[0]'
[22:08:14.589] [bmv2] [D] [thread 2788] [54.0] [cxt 0] Deparser 'deparser': end
[22:08:14.588] [bmv2] [D] [thread 2792] [53.0] [cxt 0] Transmitting packet of size 93 out of port 0
[22:08:14.589] [bmv2] [D] [thread 2792] [54.0] [cxt 0] Transmitting packet of size 93 out of port 0
