Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Apr 22 21:57:24 2024
| Host         : 7ca2124810b8 running 64-bit unknown
| Command      : report_drc -file logicnet_drc_routed.rpt -pb logicnet_drc_routed.pb -rpx logicnet_drc_routed.rpx
| Design       : logicnet
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| RTSTAT-10 | Warning  | No routable loads | 1          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
RTSTAT-10#1 Warning
No routable loads  
13 net(s) have no routable loads. The problem bus(es) and/or net(s) are layer2_inst/layer2_N7_inst/data_out_reg[98],
layer3_inst/layer3_N0_inst/M4[1:0], layer3_inst/layer3_N1_inst/M4[1:0],
layer3_inst/layer3_N2_inst/M4[1:0], layer3_inst/layer3_N3_inst/M4[1:0],
layer3_inst/layer3_N4_inst/M4[1:0], layer3_inst/layer3_N5_inst/M4[1:0].
Related violations: <none>


