

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Thu Apr 15 14:45:35 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:         1697
LUT:           4291
FF:            4862
DSP:             27
BRAM:             0
SRL:             72
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.276
CP achieved post-implementation:    8.629
Timing met
