// RUN: rm -rf %t && mkdir -p %t/stubs
// RUN: printf 'module helper(input logic a, output logic y); assign y = a; endmodule\nmodule vhdl_case(input logic a, output logic y); helper h(.a(a), .y(y)); assert property (y == a); endmodule\n' > %t/vhdl_case.sv
// RUN: printf 'entity vhdl_case is end entity;\narchitecture rtl of vhdl_case is begin end architecture;\n' > %t/vhdl_case.vhd
// RUN: printf 'module helper(input logic a, output logic y); assign y = a; endmodule\n' > %t/stubs/vhdl_case.sv
// RUN: printf '#!/usr/bin/env bash\nset -euo pipefail\nhave_main=0\nhave_stub=0\nfor arg in "$@"; do\n  [[ "$arg" == "%t/vhdl_case.sv" ]] && have_main=1\n  [[ "$arg" == "%t/stubs/vhdl_case.sv" ]] && have_stub=1\ndone\n[[ "$have_main" == "1" && "$have_stub" == "1" ]] || exit 4\necho "module @top {}"\n' > %t/fake-verilog.sh
// RUN: printf '#!/usr/bin/env bash\nset -euo pipefail\ncat "${@: -1}"\n' > %t/fake-opt.sh
// RUN: printf '#!/usr/bin/env bash\nset -euo pipefail\necho "LEC_RESULT=EQ"\n' > %t/fake-lec.sh
// RUN: chmod +x %t/fake-verilog.sh %t/fake-opt.sh %t/fake-lec.sh
// RUN: env CIRCT_VERILOG=%t/fake-verilog.sh CIRCT_OPT=%t/fake-opt.sh CIRCT_LEC=%t/fake-lec.sh Z3_BIN=/bin/true \
// RUN:   DISABLE_UVM_AUTO_INCLUDE=1 SKIP_VHDL=1 \
// RUN:   YOSYS_SVA_USE_VHDL_STUBS=1 YOSYS_SVA_VHDL_STUB_DIR=%t/stubs \
// RUN:   TEST_FILTER='vhdl_case' OUT=%t/results.tsv \
// RUN:   %S/../../utils/run_yosys_sva_circt_lec.sh %t > %t/out.log
// RUN: FileCheck %s --check-prefix=SUMMARY < %t/out.log
// RUN: FileCheck %s --check-prefix=RESULTS < %t/results.tsv
//
// SUMMARY-NOT: SKIP(vhdl): vhdl_case
// SUMMARY: PASS: vhdl_case
// SUMMARY: yosys LEC summary: total=1 pass=1 fail=0 error=0 skip=0
// RESULTS: PASS{{[[:space:]]+}}vhdl_case{{[[:space:]]+}}{{.*}}vhdl_case.sv{{[[:space:]]+}}yosys/tests/sva{{[[:space:]]+}}LEC{{[[:space:]]+}}EQ
