0.6
2018.2
Jun 14 2018
20:41:02
E:/Spider/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim/glbl.v,1601552406,verilog,,,,glbl,,,,,,,,
E:/Spider/VLSI/RV32IM/RV32IM.srcs/sim_1/new/controUnit_TestBench.v,1602847061,verilog,,,,controUnit_TestBench,,,,,,,,
