$date
	Thu Mar 20 16:28:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_gbit $end
$var wire 1 ! out_y $end
$var reg 1 " clk $end
$var reg 1 # in_a $end
$var reg 1 $ ld $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 " clk $end
$var wire 1 $ load $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1"
1$
#2
0"
0$
#3
1"
#4
0"
#5
1"
#6
0"
1#
#7
1"
#8
0"
#9
1"
#10
0"
0#
#11
1"
#12
0"
1#
#13
1!
1"
1$
#14
0"
0$
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
