Analysis & Synthesis report for BIP
Sat Jul 30 23:13:38 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ROM:U02|altsyncram:altsyncram_component|altsyncram_53r3:auto_generated
 15. Source assignments for RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated
 16. Parameter Settings for User Entity Instance: PLL:U01|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: ROM:U02|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: RAM:U03|altsyncram:altsyncram_component
 19. altpll Parameter Settings by Entity Instance
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "RAM:U03"
 22. Port Connectivity Checks: "MUX3X1:uMUX3X1"
 23. Port Connectivity Checks: "MUX2IN:uMUX2IN"
 24. Port Connectivity Checks: "CONTROL:uCONTROL"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 30 23:13:38 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; BIP                                         ;
; Top-level Entity Name              ; BIP                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 105                                         ;
;     Total combinational functions  ; 90                                          ;
;     Dedicated logic registers      ; 37                                          ;
; Total registers                    ; 37                                          ;
; Total pins                         ; 22                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 57,344                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; BIP                ; BIP                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------+---------+
; BIP.vhd                          ; yes             ; User VHDL File                        ; D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd                               ;         ;
; MUX3X1.vhd                       ; yes             ; User VHDL File                        ; D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd                            ;         ;
; ULA.vhd                          ; yes             ; User VHDL File                        ; D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ULA.vhd                               ;         ;
; CONTROL.vhd                      ; yes             ; User VHDL File                        ; D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd                           ;         ;
; PC.vhd                           ; yes             ; User VHDL File                        ; D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PC.vhd                                ;         ;
; IR.vhd                           ; yes             ; User VHDL File                        ; D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/IR.vhd                                ;         ;
; ACC.vhd                          ; yes             ; User VHDL File                        ; D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ACC.vhd                               ;         ;
; MUX2IN.vhd                       ; yes             ; User VHDL File                        ; D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2IN.vhd                            ;         ;
; MUX2OP2.vhd                      ; yes             ; User VHDL File                        ; D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2OP2.vhd                           ;         ;
; ROM.hex                          ; yes             ; User Hexadecimal (Intel-Format) File  ; D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ROM.hex                               ;         ;
; ROM.vhd                          ; yes             ; User Wizard-Generated File            ; D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ROM.vhd                               ;         ;
; RAM.vhd                          ; yes             ; User Wizard-Generated File            ; D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd                               ;         ;
; PLL.vhd                          ; yes             ; User Wizard-Generated File            ; D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PLL.vhd                               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction           ; D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/pll_altpll.v                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_53r3.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_53r3.tdf                ;         ;
; db/altsyncram_6ep3.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf                ;         ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 105                                                                        ;
;                                             ;                                                                            ;
; Total combinational functions               ; 90                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 23                                                                         ;
;     -- 3 input functions                    ; 52                                                                         ;
;     -- <=2 input functions                  ; 15                                                                         ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 61                                                                         ;
;     -- arithmetic mode                      ; 29                                                                         ;
;                                             ;                                                                            ;
; Total registers                             ; 37                                                                         ;
;     -- Dedicated logic registers            ; 37                                                                         ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 22                                                                         ;
; Total memory bits                           ; 57344                                                                      ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; PLL:U01|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 53                                                                         ;
; Total fan-out                               ; 613                                                                        ;
; Average fan-out                             ; 3.30                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                         ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------+-----------------+--------------+
; |BIP                                      ; 90 (0)              ; 37 (0)                    ; 57344       ; 0          ; 0            ; 0       ; 0         ; 22   ; 0            ; 0          ; |BIP                                                                        ; BIP             ; work         ;
;    |ACC:uACC|                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BIP|ACC:uACC                                                               ; ACC             ; work         ;
;    |CONTROL:uCONTROL|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BIP|CONTROL:uCONTROL                                                       ; CONTROL         ; work         ;
;    |IR:uIR|                               ; 0 (0)               ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BIP|IR:uIR                                                                 ; IR              ; work         ;
;    |MUX2OP2:uMUX2OP2|                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BIP|MUX2OP2:uMUX2OP2                                                       ; MUX2OP2         ; work         ;
;    |MUX3X1:uMUX3X1|                       ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BIP|MUX3X1:uMUX3X1                                                         ; MUX3X1          ; work         ;
;    |PC:uPC|                               ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BIP|PC:uPC                                                                 ; PC              ; work         ;
;    |PLL:U01|                              ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BIP|PLL:U01                                                                ; PLL             ; work         ;
;       |altpll:altpll_component|           ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BIP|PLL:U01|altpll:altpll_component                                        ; altpll          ; work         ;
;          |PLL_altpll:auto_generated|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BIP|PLL:U01|altpll:altpll_component|PLL_altpll:auto_generated              ; PLL_altpll      ; work         ;
;    |ROM:U02|                              ; 0 (0)               ; 0 (0)                     ; 57344       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BIP|ROM:U02                                                                ; ROM             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 57344       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BIP|ROM:U02|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_53r3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 57344       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BIP|ROM:U02|altsyncram:altsyncram_component|altsyncram_53r3:auto_generated ; altsyncram_53r3 ; work         ;
;    |ula:uULA|                             ; 41 (41)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BIP|ula:uULA                                                               ; ula             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                              ;
+-----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------+
; Name                                                                              ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF     ;
+-----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------+
; ROM:U02|altsyncram:altsyncram_component|altsyncram_53r3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 16           ; --           ; --           ; 65536 ; ROM.hex ;
+-----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |BIP|PLL:U01    ; PLL.vhd         ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |BIP|ROM:U02    ; ROM.vhd         ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |BIP|RAM:U03    ; RAM.vhd         ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+-----------------------------------------------------+----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal  ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------+------------------------+
; MUX3X1:uMUX3X1|o_Q[0]                               ; MUX3X1:uMUX3X1|Mux16 ; yes                    ;
; MUX3X1:uMUX3X1|o_Q[1]                               ; MUX3X1:uMUX3X1|Mux16 ; yes                    ;
; MUX3X1:uMUX3X1|o_Q[2]                               ; MUX3X1:uMUX3X1|Mux16 ; yes                    ;
; MUX3X1:uMUX3X1|o_Q[3]                               ; MUX3X1:uMUX3X1|Mux16 ; yes                    ;
; MUX3X1:uMUX3X1|o_Q[4]                               ; MUX3X1:uMUX3X1|Mux16 ; yes                    ;
; MUX3X1:uMUX3X1|o_Q[5]                               ; MUX3X1:uMUX3X1|Mux16 ; yes                    ;
; MUX3X1:uMUX3X1|o_Q[6]                               ; MUX3X1:uMUX3X1|Mux16 ; yes                    ;
; MUX3X1:uMUX3X1|o_Q[7]                               ; MUX3X1:uMUX3X1|Mux16 ; yes                    ;
; MUX3X1:uMUX3X1|o_Q[8]                               ; MUX3X1:uMUX3X1|Mux16 ; yes                    ;
; MUX3X1:uMUX3X1|o_Q[9]                               ; MUX3X1:uMUX3X1|Mux16 ; yes                    ;
; Number of user-specified and inferred latches = 10  ;                      ;                        ;
+-----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; IR:uIR|o_IR[10,11]                    ; Lost fanout        ;
; ACC:uACC|w_ACC[10..15]                ; Lost fanout        ;
; Total Number of Removed Registers = 8 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 37    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 14    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |BIP|MUX3X1:uMUX3X1|Mux15  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BIP|MUX3X1:uMUX3X1|Mux11  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |BIP|MUX3X1:uMUX3X1|Mux9   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for ROM:U02|altsyncram:altsyncram_component|altsyncram_53r3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:U01|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 10000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:U02|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                  ;
; WIDTH_A                            ; 16                   ; Signed Integer           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Signed Integer           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; ROM.hex              ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_53r3      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:U03|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                  ;
; WIDTH_A                            ; 16                   ; Signed Integer           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Signed Integer           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_6ep3      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; PLL:U01|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 2                                       ;
; Entity Instance                           ; ROM:U02|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                     ;
;     -- WIDTH_A                            ; 16                                      ;
;     -- NUMWORDS_A                         ; 4096                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 1                                       ;
;     -- NUMWORDS_B                         ; 0                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
; Entity Instance                           ; RAM:U03|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                             ;
;     -- WIDTH_A                            ; 16                                      ;
;     -- NUMWORDS_A                         ; 4096                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 1                                       ;
;     -- NUMWORDS_B                         ; 0                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
+-------------------------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM:U03"                                                                                                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; data ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MUX3X1:uMUX3X1"    ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; i_b[15..12] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MUX2IN:uMUX2IN"    ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; i_b[11..10] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CONTROL:uCONTROL"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; o_en_ram ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_en_rom ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 22                          ;
; cycloneiii_ff         ; 37                          ;
;     CLR               ; 23                          ;
;     ENA               ; 4                           ;
;     ENA CLR           ; 10                          ;
; cycloneiii_lcell_comb ; 90                          ;
;     arith             ; 29                          ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 20                          ;
;     normal            ; 61                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 23                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 14                          ;
;                       ;                             ;
; Max LUT depth         ; 5.90                        ;
; Average LUT depth     ; 3.34                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Jul 30 23:13:14 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BIP -c BIP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file bip.vhd
    Info (12022): Found design unit 1: BIP-Behavioral File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 15
    Info (12023): Found entity 1: BIP File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux3x1.vhd
    Info (12022): Found design unit 1: MUX3X1-Behavioral File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 16
    Info (12023): Found entity 1: MUX3X1 File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ula-Behavioral File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ULA.vhd Line: 14
    Info (12023): Found entity 1: ula File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ULA.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ula_tb.vhd
    Info (12022): Found design unit 1: ULA_TB-behavior File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ULA_TB.vhd Line: 8
    Info (12023): Found entity 1: ULA_TB File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ULA_TB.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: CONTROL-Behavioral File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd Line: 22
    Info (12023): Found entity 1: CONTROL File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-Behavioral File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PC.vhd Line: 17
    Info (12023): Found entity 1: PC File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PC.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: IR-Behavioral File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/IR.vhd Line: 16
    Info (12023): Found entity 1: IR File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/IR.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file acc.vhd
    Info (12022): Found design unit 1: ACC-Behavioral File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ACC.vhd Line: 17
    Info (12023): Found entity 1: ACC File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ACC.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file acc_tb.vhd
    Info (12022): Found design unit 1: tb_accumulator-behavior File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ACC_TB.vhd Line: 10
    Info (12023): Found entity 1: tb_accumulator File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ACC_TB.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux2in.vhd
    Info (12022): Found design unit 1: MUX2IN-Behavioral File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2IN.vhd Line: 15
    Info (12023): Found entity 1: MUX2IN File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2IN.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux2op2.vhd
    Info (12022): Found design unit 1: MUX2OP2-Behavioral File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2OP2.vhd Line: 15
    Info (12023): Found entity 1: MUX2OP2 File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2OP2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ROM.vhd Line: 53
    Info (12023): Found entity 1: ROM File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ROM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd Line: 55
    Info (12023): Found entity 1: RAM File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PLL.vhd Line: 54
    Info (12023): Found entity 1: PLL File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PLL.vhd Line: 43
Info (12127): Elaborating entity "BIP" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at BIP.vhd(143): object "w_EN_RAM" assigned a value but never read File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 143
Warning (10036): Verilog HDL or VHDL warning at BIP.vhd(145): object "w_EN_ROM" assigned a value but never read File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 145
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:U01" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 166
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:U01|altpll:altpll_component" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PLL.vhd Line: 141
Info (12130): Elaborated megafunction instantiation "PLL:U01|altpll:altpll_component" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PLL.vhd Line: 141
Info (12133): Instantiated megafunction "PLL:U01|altpll:altpll_component" with the following parameter: File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PLL.vhd Line: 141
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:U01|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "CONTROL" for hierarchy "CONTROL:uCONTROL" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 174
Info (12128): Elaborating entity "PC" for hierarchy "PC:uPC" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 188
Info (12128): Elaborating entity "IR" for hierarchy "IR:uIR" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 195
Info (12128): Elaborating entity "MUX2IN" for hierarchy "MUX2IN:uMUX2IN" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 203
Warning (10492): VHDL Process Statement warning at MUX2IN.vhd(20): signal "i_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2IN.vhd Line: 20
Warning (10492): VHDL Process Statement warning at MUX2IN.vhd(22): signal "i_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2IN.vhd Line: 22
Info (12128): Elaborating entity "MUX3X1" for hierarchy "MUX3X1:uMUX3X1" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 210
Warning (10492): VHDL Process Statement warning at MUX3X1.vhd(21): signal "i_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 21
Warning (10492): VHDL Process Statement warning at MUX3X1.vhd(22): signal "i_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 22
Warning (10492): VHDL Process Statement warning at MUX3X1.vhd(23): signal "i_C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 23
Warning (10631): VHDL Process Statement warning at MUX3X1.vhd(18): inferring latch(es) for signal or variable "o_Q", which holds its previous value in one or more paths through the process File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (10041): Inferred latch for "o_Q[0]" at MUX3X1.vhd(18) File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (10041): Inferred latch for "o_Q[1]" at MUX3X1.vhd(18) File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (10041): Inferred latch for "o_Q[2]" at MUX3X1.vhd(18) File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (10041): Inferred latch for "o_Q[3]" at MUX3X1.vhd(18) File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (10041): Inferred latch for "o_Q[4]" at MUX3X1.vhd(18) File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (10041): Inferred latch for "o_Q[5]" at MUX3X1.vhd(18) File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (10041): Inferred latch for "o_Q[6]" at MUX3X1.vhd(18) File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (10041): Inferred latch for "o_Q[7]" at MUX3X1.vhd(18) File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (10041): Inferred latch for "o_Q[8]" at MUX3X1.vhd(18) File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (10041): Inferred latch for "o_Q[9]" at MUX3X1.vhd(18) File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (10041): Inferred latch for "o_Q[10]" at MUX3X1.vhd(18) File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (10041): Inferred latch for "o_Q[11]" at MUX3X1.vhd(18) File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (10041): Inferred latch for "o_Q[12]" at MUX3X1.vhd(18) File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (10041): Inferred latch for "o_Q[13]" at MUX3X1.vhd(18) File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (10041): Inferred latch for "o_Q[14]" at MUX3X1.vhd(18) File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (10041): Inferred latch for "o_Q[15]" at MUX3X1.vhd(18) File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
Info (12128): Elaborating entity "ACC" for hierarchy "ACC:uACC" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 219
Warning (10492): VHDL Process Statement warning at ACC.vhd(35): signal "w_ACC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ACC.vhd Line: 35
Info (12128): Elaborating entity "MUX2OP2" for hierarchy "MUX2OP2:uMUX2OP2" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 227
Warning (10492): VHDL Process Statement warning at MUX2OP2.vhd(20): signal "i_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2OP2.vhd Line: 20
Warning (10492): VHDL Process Statement warning at MUX2OP2.vhd(22): signal "i_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2OP2.vhd Line: 22
Info (12128): Elaborating entity "ula" for hierarchy "ula:uULA" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 235
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:U02" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 243
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:U02|altsyncram:altsyncram_component" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ROM.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "ROM:U02|altsyncram:altsyncram_component" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ROM.vhd Line: 60
Info (12133): Instantiated megafunction "ROM:U02|altsyncram:altsyncram_component" with the following parameter: File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ROM.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ROM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_53r3.tdf
    Info (12023): Found entity 1: altsyncram_53r3 File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_53r3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_53r3" for hierarchy "ROM:U02|altsyncram:altsyncram_component|altsyncram_53r3:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:U03" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 249
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:U03|altsyncram:altsyncram_component" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "RAM:U03|altsyncram:altsyncram_component" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd Line: 62
Info (12133): Instantiated megafunction "RAM:U03|altsyncram:altsyncram_component" with the following parameter: File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ep3.tdf
    Info (12023): Found entity 1: altsyncram_6ep3 File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6ep3" for hierarchy "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|q_a[0]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 37
        Warning (14320): Synthesized away node "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|q_a[1]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 59
        Warning (14320): Synthesized away node "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|q_a[2]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 81
        Warning (14320): Synthesized away node "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|q_a[3]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 103
        Warning (14320): Synthesized away node "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|q_a[4]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 125
        Warning (14320): Synthesized away node "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|q_a[5]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 147
        Warning (14320): Synthesized away node "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|q_a[6]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 169
        Warning (14320): Synthesized away node "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|q_a[7]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 191
        Warning (14320): Synthesized away node "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|q_a[8]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 213
        Warning (14320): Synthesized away node "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|q_a[9]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 235
        Warning (14320): Synthesized away node "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|q_a[10]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 257
        Warning (14320): Synthesized away node "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|q_a[11]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 279
        Warning (14320): Synthesized away node "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|q_a[12]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 301
        Warning (14320): Synthesized away node "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|q_a[13]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 323
        Warning (14320): Synthesized away node "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|q_a[14]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 345
        Warning (14320): Synthesized away node "RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|q_a[15]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf Line: 367
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ROM:U02|altsyncram:altsyncram_component|altsyncram_53r3:auto_generated|q_a[11]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_53r3.tdf Line: 277
        Warning (14320): Synthesized away node "ROM:U02|altsyncram:altsyncram_component|altsyncram_53r3:auto_generated|q_a[10]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_53r3.tdf Line: 255
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch MUX3X1:uMUX3X1|o_Q[0] has unsafe behavior File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL|o_SEL_OP1[1] File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd Line: 15
Warning (13012): Latch MUX3X1:uMUX3X1|o_Q[1] has unsafe behavior File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL|o_SEL_OP1[1] File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd Line: 15
Warning (13012): Latch MUX3X1:uMUX3X1|o_Q[2] has unsafe behavior File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL|o_SEL_OP1[1] File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd Line: 15
Warning (13012): Latch MUX3X1:uMUX3X1|o_Q[3] has unsafe behavior File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL|o_SEL_OP1[1] File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd Line: 15
Warning (13012): Latch MUX3X1:uMUX3X1|o_Q[4] has unsafe behavior File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL|o_SEL_OP1[1] File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd Line: 15
Warning (13012): Latch MUX3X1:uMUX3X1|o_Q[5] has unsafe behavior File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL|o_SEL_OP1[1] File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd Line: 15
Warning (13012): Latch MUX3X1:uMUX3X1|o_Q[6] has unsafe behavior File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL|o_SEL_OP1[1] File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd Line: 15
Warning (13012): Latch MUX3X1:uMUX3X1|o_Q[7] has unsafe behavior File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL|o_SEL_OP1[1] File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd Line: 15
Warning (13012): Latch MUX3X1:uMUX3X1|o_Q[8] has unsafe behavior File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL|o_SEL_OP1[1] File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd Line: 15
Warning (13012): Latch MUX3X1:uMUX3X1|o_Q[9] has unsafe behavior File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL|o_SEL_OP1[1] File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_SWITCHS[9]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 9
    Warning (15610): No output dependent on input pin "i_SWITCHS[8]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 9
    Warning (15610): No output dependent on input pin "i_SWITCHS[7]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 9
    Warning (15610): No output dependent on input pin "i_SWITCHS[6]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 9
    Warning (15610): No output dependent on input pin "i_SWITCHS[5]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 9
    Warning (15610): No output dependent on input pin "i_SWITCHS[4]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 9
    Warning (15610): No output dependent on input pin "i_SWITCHS[3]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 9
    Warning (15610): No output dependent on input pin "i_SWITCHS[2]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 9
    Warning (15610): No output dependent on input pin "i_SWITCHS[1]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 9
    Warning (15610): No output dependent on input pin "i_SWITCHS[0]" File: D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd Line: 9
Info (21057): Implemented 142 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 105 logic cells
    Info (21064): Implemented 14 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 4830 megabytes
    Info: Processing ended: Sat Jul 30 23:13:38 2022
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:43


