
attach ./modelgen_1.so
attach ../vams/vsine.so


verilog

`modelgen
module test_evt3a(p, n);
	electrical p, n;
	inout p, n;
	analog begin
		@(timer(0,2)) begin
			$write("time1   %g\n", $abstime);
      end
	end
endmodule
`endmodelgen

list

!make test_evt3a.so > /dev/null
attach ./test_evt3a.so

test_evt3a dut0(1,0);

list

print tran iter(0)
tran 10 basic

end
