# Final-Project - Advanced-Processor-Architecture-Hardware-Accelerators-Lab
Design, synthesis, and analysis of a simple (single cycle architecture) MIPS CPU core with Memory Mapped I/O and interrupt capability,
