library entity architecture component process port 

--mots clefs exclusifs Ã  library
use all

--mots clefs utilisables dans plusieurs blocs
--types
std_ulogic std_logic_vector std_logic_uvector bit_vector integer unsigned

signal variable in out to downto upto range 

begin end if then else elsif switch case of is when map

and or xor nand nor

