From ca5eb69f0ec0e56e0fcc806692303f01efc36bff Mon Sep 17 00:00:00 2001
From: Oleg Karfich <oleg.karfich@wago.com>
Date: Mon, 25 May 2020 13:46:50 +0200
Subject: [PATCH] arm: dts: vtpctp: set clk rate of CLK_CKO2 to 12Mhz

Signed-off-by: Oleg Karfich <oleg.karfich@wago.com>
---
 arch/arm/boot/dts/imx6q-vtpctp-0010.dts | 4 +++-
 arch/arm/boot/dts/imx6q-vtpctp-0015.dts | 4 +++-
 arch/arm/boot/dts/imx6q-vtpctp-0021.dts | 4 +++-
 arch/arm/boot/dts/imx6q-vtpctp.dtsi     | 3 +++
 4 files changed, 12 insertions(+), 3 deletions(-)

diff --git a/arch/arm/boot/dts/imx6q-vtpctp-0010.dts b/arch/arm/boot/dts/imx6q-vtpctp-0010.dts
index 6a06c95..9de8222 100644
--- a/arch/arm/boot/dts/imx6q-vtpctp-0010.dts
+++ b/arch/arm/boot/dts/imx6q-vtpctp-0010.dts
@@ -93,13 +93,15 @@
 			  <&clks IMX6QDL_CLK_IPU1_DI0_PRE_SEL>,
 			  <&clks IMX6QDL_CLK_IPU1_DI1_PRE_SEL>,
 			  <&clks IMX6QDL_CLK_IPU2_DI0_PRE_SEL>,
-			  <&clks IMX6QDL_CLK_IPU2_DI1_PRE_SEL>;
+			  <&clks IMX6QDL_CLK_IPU2_DI1_PRE_SEL>,
+			  <&clks IMX6QDL_CLK_CKO2>;
 	assigned-clock-parents = <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>;
+	assigned-clock-rates =  <0>, <0>, <0>, <0>, <0>, <0>, <12000000>;
 };
 
 &clks {
diff --git a/arch/arm/boot/dts/imx6q-vtpctp-0015.dts b/arch/arm/boot/dts/imx6q-vtpctp-0015.dts
index 754f6be..cec580e 100644
--- a/arch/arm/boot/dts/imx6q-vtpctp-0015.dts
+++ b/arch/arm/boot/dts/imx6q-vtpctp-0015.dts
@@ -99,11 +99,13 @@
 			  <&clks IMX6QDL_CLK_IPU1_DI0_PRE_SEL>,
 			  <&clks IMX6QDL_CLK_IPU1_DI1_PRE_SEL>,
 			  <&clks IMX6QDL_CLK_IPU2_DI0_PRE_SEL>,
-			  <&clks IMX6QDL_CLK_IPU2_DI1_PRE_SEL>;
+			  <&clks IMX6QDL_CLK_IPU2_DI1_PRE_SEL>,
+			  <&clks IMX6QDL_CLK_CKO2>;
 	assigned-clock-parents = <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>;
+	assigned-clock-rates =  <0>, <0>, <0>, <0>, <0>, <0>, <12000000>;
 };
diff --git a/arch/arm/boot/dts/imx6q-vtpctp-0021.dts b/arch/arm/boot/dts/imx6q-vtpctp-0021.dts
index a310564..30623d6 100644
--- a/arch/arm/boot/dts/imx6q-vtpctp-0021.dts
+++ b/arch/arm/boot/dts/imx6q-vtpctp-0021.dts
@@ -98,11 +98,13 @@
 			  <&clks IMX6QDL_CLK_IPU1_DI0_PRE_SEL>,
 			  <&clks IMX6QDL_CLK_IPU1_DI1_PRE_SEL>,
 			  <&clks IMX6QDL_CLK_IPU2_DI0_PRE_SEL>,
-			  <&clks IMX6QDL_CLK_IPU2_DI1_PRE_SEL>;
+			  <&clks IMX6QDL_CLK_IPU2_DI1_PRE_SEL>,
+			  <&clks IMX6QDL_CLK_CKO2>;
 	assigned-clock-parents = <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>;
+	assigned-clock-rates =  <0>, <0>, <0>, <0>, <0>, <0>, <12000000>;
 };
diff --git a/arch/arm/boot/dts/imx6q-vtpctp.dtsi b/arch/arm/boot/dts/imx6q-vtpctp.dtsi
index a779a08..b0b8ea1 100644
--- a/arch/arm/boot/dts/imx6q-vtpctp.dtsi
+++ b/arch/arm/boot/dts/imx6q-vtpctp.dtsi
@@ -333,6 +333,9 @@
 &clks {
 	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
 	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
+
+	assigned-clocks = <&clks IMX6QDL_CLK_CKO2>;
+	assigned-clock-rates = <12000000>;
 };
 
 &fec {
-- 
2.7.4

