Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Jul 23 14:25:37 2018
| Host         : Admin-pc running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file deal_voice_timing_summary_routed.rpt -rpx deal_voice_timing_summary_routed.rpx
| Design       : deal_voice
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: de_coder/c1/c1/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: de_coder/c1/c1/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: de_coder/i1/i1/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: de_coder/i1/i1/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: de_coder/i1/i1/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: de_coder/i1/i1/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: de_coder/v1/q_8/q_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: de_coder/v1/q_8/q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: firh1/firControl0/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: firh1/firControl0/state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: firh2/firControl0/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: firh2/firControl0/state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 185 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.641        0.000                      0                 8118        0.073        0.000                      0                 8118        3.000        0.000                       0                  2062  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_DCM_PLL  {0.000 20.000}     40.000          25.000          
  clk_out2_DCM_PLL  {0.000 40.000}     80.000          12.500          
  clkfbout_DCM_PLL  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_DCM_PLL       16.641        0.000                      0                 8109        0.073        0.000                      0                 8109       18.750        0.000                       0                  2048  
  clk_out2_DCM_PLL       76.331        0.000                      0                    8        0.217        0.000                      0                    8       39.500        0.000                       0                    10  
  clkfbout_DCM_PLL                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_DCM_PLL  clk_out1_DCM_PLL       36.343        0.000                      0                    1        0.273        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       16.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.641ns  (required time - arrival time)
  Source:                 firh1/counter/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh1/D_32/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.172ns  (logic 6.250ns (26.972%)  route 16.922ns (73.028%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=13 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 37.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.673    -2.640    firh1/counter/clk_out1
    SLICE_X126Y163       FDRE                                         r  firh1/counter/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y163       FDRE (Prop_fdre_C_Q)         0.456    -2.184 r  firh1/counter/q_reg[2]/Q
                         net (fo=160, routed)         1.482    -0.703    firh1/counter/q[1]
    SLICE_X129Y173       LUT6 (Prop_lut6_I2_O)        0.124    -0.579 r  firh1/counter/q[1]_i_16/O
                         net (fo=1, routed)           0.000    -0.579    firh1/counter/q[1]_i_16_n_0
    SLICE_X129Y173       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.362 r  firh1/counter/q_reg[1]_i_7/O
                         net (fo=1, routed)           0.827     0.465    firh1/counter/q_reg[1]_i_7_n_0
    SLICE_X129Y172       LUT6 (Prop_lut6_I3_O)        0.299     0.764 r  firh1/counter/q[1]_i_3/O
                         net (fo=10, routed)          1.328     2.092    firh1/counter/q[1]_i_3_n_0
    SLICE_X135Y162       LUT2 (Prop_lut2_I1_O)        0.150     2.242 f  firh1/counter/q[7]_i_14/O
                         net (fo=10, routed)          0.930     3.171    firh1/counter/q[7]_i_14_n_0
    SLICE_X139Y166       LUT6 (Prop_lut6_I0_O)        0.326     3.497 r  firh1/counter/q[6]_i_12/O
                         net (fo=3, routed)           1.187     4.684    firh1/counter/q[6]_i_12_n_0
    SLICE_X140Y164       LUT5 (Prop_lut5_I4_O)        0.146     4.830 r  firh1/counter/q[7]_i_11/O
                         net (fo=4, routed)           0.883     5.714    firh1/counter/mu/subSum0/Naddr0/s40__3
    SLICE_X139Y165       LUT5 (Prop_lut5_I2_O)        0.354     6.068 r  firh1/counter/q[9]_i_24/O
                         net (fo=5, routed)           0.629     6.697    firh1/counter/mu/subSum0/Naddr0/s34__3
    SLICE_X139Y163       LUT3 (Prop_lut3_I1_O)        0.321     7.018 r  firh1/counter/q[10]_i_12/O
                         net (fo=1, routed)           0.505     7.523    firh1/counter/mu/subSum0/Naddr0/s31__3
    SLICE_X138Y163       LUT5 (Prop_lut5_I4_O)        0.332     7.855 r  firh1/counter/q[10]_i_5/O
                         net (fo=3, routed)           0.998     8.853    firh1/counter/mu/subSum0/Naddr4/s40__3
    SLICE_X134Y162       LUT5 (Prop_lut5_I4_O)        0.150     9.003 r  firh1/counter/q[12]_i_9/O
                         net (fo=4, routed)           0.883     9.886    firh1/counter/mu/subSum0/Naddr6/s61__3
    SLICE_X134Y162       LUT5 (Prop_lut5_I2_O)        0.354    10.240 r  firh1/counter/q[14]_i_9/O
                         net (fo=4, routed)           0.668    10.908    firh1/counter/mu/subSum0/Naddr6/s55__3
    SLICE_X133Y162       LUT5 (Prop_lut5_I2_O)        0.358    11.266 r  firh1/counter/q[16]_i_9/O
                         net (fo=4, routed)           0.668    11.934    firh1/counter/mu/subSum0/Naddr6/s49__3
    SLICE_X132Y162       LUT5 (Prop_lut5_I2_O)        0.352    12.286 r  firh1/counter/q[18]_i_9/O
                         net (fo=4, routed)           0.636    12.922    firh1/counter/mu/subSum0/Naddr6/s43__3
    SLICE_X130Y162       LUT5 (Prop_lut5_I2_O)        0.322    13.244 r  firh1/counter/q[20]_i_9/O
                         net (fo=4, routed)           0.812    14.056    firh1/counter/mu/subSum0/Naddr6/s37__3
    SLICE_X126Y162       LUT5 (Prop_lut5_I2_O)        0.352    14.408 r  firh1/counter/q[22]_i_9/O
                         net (fo=4, routed)           0.712    15.120    firh1/counter/mu/subSum0/Naddr6/s31__3
    SLICE_X127Y162       LUT5 (Prop_lut5_I2_O)        0.352    15.472 r  firh1/counter/q[27]_i_8/O
                         net (fo=5, routed)           0.825    16.297    firh1/counter/mu/subSum0/Naddr6/s25__3
    SLICE_X125Y162       LUT4 (Prop_lut4_I2_O)        0.354    16.651 r  firh1/counter/q[24]_i_3/O
                         net (fo=3, routed)           0.594    17.245    firh1/counter/p[24]
    SLICE_X126Y161       LUT5 (Prop_lut5_I3_O)        0.326    17.571 r  firh1/counter/q[27]_i_4/O
                         net (fo=3, routed)           0.865    18.435    firh1/counter/adder_32/s19__3
    SLICE_X126Y161       LUT5 (Prop_lut5_I2_O)        0.154    18.589 r  firh1/counter/q[31]_i_11/O
                         net (fo=3, routed)           0.466    19.055    firh1/counter/adder_32/s13__3
    SLICE_X127Y160       LUT5 (Prop_lut5_I2_O)        0.327    19.382 r  firh1/counter/q[31]_i_3/O
                         net (fo=32, routed)          1.025    20.407    firh1/counter/adder_32/s7__3
    SLICE_X134Y161       LUT6 (Prop_lut6_I3_O)        0.124    20.531 r  firh1/counter/q[9]_i_1/O
                         net (fo=1, routed)           0.000    20.531    firh1/D_32/q_reg[31]_0[9]
    SLICE_X134Y161       FDRE                                         r  firh1/D_32/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.557    37.758    firh1/D_32/clk_out1
    SLICE_X134Y161       FDRE                                         r  firh1/D_32/q_reg[9]/C
                         clock pessimism             -0.437    37.322    
                         clock uncertainty           -0.180    37.142    
    SLICE_X134Y161       FDRE (Setup_fdre_C_D)        0.031    37.173    firh1/D_32/q_reg[9]
  -------------------------------------------------------------------
                         required time                         37.173    
                         arrival time                         -20.531    
  -------------------------------------------------------------------
                         slack                                 16.641    

Slack (MET) :             16.643ns  (required time - arrival time)
  Source:                 firh1/counter/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh1/D_32/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.168ns  (logic 6.250ns (26.977%)  route 16.918ns (73.023%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=13 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 37.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.673    -2.640    firh1/counter/clk_out1
    SLICE_X126Y163       FDRE                                         r  firh1/counter/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y163       FDRE (Prop_fdre_C_Q)         0.456    -2.184 r  firh1/counter/q_reg[2]/Q
                         net (fo=160, routed)         1.482    -0.703    firh1/counter/q[1]
    SLICE_X129Y173       LUT6 (Prop_lut6_I2_O)        0.124    -0.579 r  firh1/counter/q[1]_i_16/O
                         net (fo=1, routed)           0.000    -0.579    firh1/counter/q[1]_i_16_n_0
    SLICE_X129Y173       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.362 r  firh1/counter/q_reg[1]_i_7/O
                         net (fo=1, routed)           0.827     0.465    firh1/counter/q_reg[1]_i_7_n_0
    SLICE_X129Y172       LUT6 (Prop_lut6_I3_O)        0.299     0.764 r  firh1/counter/q[1]_i_3/O
                         net (fo=10, routed)          1.328     2.092    firh1/counter/q[1]_i_3_n_0
    SLICE_X135Y162       LUT2 (Prop_lut2_I1_O)        0.150     2.242 f  firh1/counter/q[7]_i_14/O
                         net (fo=10, routed)          0.930     3.171    firh1/counter/q[7]_i_14_n_0
    SLICE_X139Y166       LUT6 (Prop_lut6_I0_O)        0.326     3.497 r  firh1/counter/q[6]_i_12/O
                         net (fo=3, routed)           1.187     4.684    firh1/counter/q[6]_i_12_n_0
    SLICE_X140Y164       LUT5 (Prop_lut5_I4_O)        0.146     4.830 r  firh1/counter/q[7]_i_11/O
                         net (fo=4, routed)           0.883     5.714    firh1/counter/mu/subSum0/Naddr0/s40__3
    SLICE_X139Y165       LUT5 (Prop_lut5_I2_O)        0.354     6.068 r  firh1/counter/q[9]_i_24/O
                         net (fo=5, routed)           0.629     6.697    firh1/counter/mu/subSum0/Naddr0/s34__3
    SLICE_X139Y163       LUT3 (Prop_lut3_I1_O)        0.321     7.018 r  firh1/counter/q[10]_i_12/O
                         net (fo=1, routed)           0.505     7.523    firh1/counter/mu/subSum0/Naddr0/s31__3
    SLICE_X138Y163       LUT5 (Prop_lut5_I4_O)        0.332     7.855 r  firh1/counter/q[10]_i_5/O
                         net (fo=3, routed)           0.998     8.853    firh1/counter/mu/subSum0/Naddr4/s40__3
    SLICE_X134Y162       LUT5 (Prop_lut5_I4_O)        0.150     9.003 r  firh1/counter/q[12]_i_9/O
                         net (fo=4, routed)           0.883     9.886    firh1/counter/mu/subSum0/Naddr6/s61__3
    SLICE_X134Y162       LUT5 (Prop_lut5_I2_O)        0.354    10.240 r  firh1/counter/q[14]_i_9/O
                         net (fo=4, routed)           0.668    10.908    firh1/counter/mu/subSum0/Naddr6/s55__3
    SLICE_X133Y162       LUT5 (Prop_lut5_I2_O)        0.358    11.266 r  firh1/counter/q[16]_i_9/O
                         net (fo=4, routed)           0.668    11.934    firh1/counter/mu/subSum0/Naddr6/s49__3
    SLICE_X132Y162       LUT5 (Prop_lut5_I2_O)        0.352    12.286 r  firh1/counter/q[18]_i_9/O
                         net (fo=4, routed)           0.636    12.922    firh1/counter/mu/subSum0/Naddr6/s43__3
    SLICE_X130Y162       LUT5 (Prop_lut5_I2_O)        0.322    13.244 r  firh1/counter/q[20]_i_9/O
                         net (fo=4, routed)           0.812    14.056    firh1/counter/mu/subSum0/Naddr6/s37__3
    SLICE_X126Y162       LUT5 (Prop_lut5_I2_O)        0.352    14.408 r  firh1/counter/q[22]_i_9/O
                         net (fo=4, routed)           0.712    15.120    firh1/counter/mu/subSum0/Naddr6/s31__3
    SLICE_X127Y162       LUT5 (Prop_lut5_I2_O)        0.352    15.472 r  firh1/counter/q[27]_i_8/O
                         net (fo=5, routed)           0.825    16.297    firh1/counter/mu/subSum0/Naddr6/s25__3
    SLICE_X125Y162       LUT4 (Prop_lut4_I2_O)        0.354    16.651 r  firh1/counter/q[24]_i_3/O
                         net (fo=3, routed)           0.594    17.245    firh1/counter/p[24]
    SLICE_X126Y161       LUT5 (Prop_lut5_I3_O)        0.326    17.571 r  firh1/counter/q[27]_i_4/O
                         net (fo=3, routed)           0.865    18.435    firh1/counter/adder_32/s19__3
    SLICE_X126Y161       LUT5 (Prop_lut5_I2_O)        0.154    18.589 r  firh1/counter/q[31]_i_11/O
                         net (fo=3, routed)           0.466    19.055    firh1/counter/adder_32/s13__3
    SLICE_X127Y160       LUT5 (Prop_lut5_I2_O)        0.327    19.382 r  firh1/counter/q[31]_i_3/O
                         net (fo=32, routed)          1.021    20.403    firh1/counter/adder_32/s7__3
    SLICE_X134Y161       LUT6 (Prop_lut6_I3_O)        0.124    20.527 r  firh1/counter/q[8]_i_1/O
                         net (fo=1, routed)           0.000    20.527    firh1/D_32/q_reg[31]_0[8]
    SLICE_X134Y161       FDRE                                         r  firh1/D_32/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.557    37.758    firh1/D_32/clk_out1
    SLICE_X134Y161       FDRE                                         r  firh1/D_32/q_reg[8]/C
                         clock pessimism             -0.437    37.322    
                         clock uncertainty           -0.180    37.142    
    SLICE_X134Y161       FDRE (Setup_fdre_C_D)        0.029    37.171    firh1/D_32/q_reg[8]
  -------------------------------------------------------------------
                         required time                         37.171    
                         arrival time                         -20.527    
  -------------------------------------------------------------------
                         slack                                 16.643    

Slack (MET) :             16.673ns  (required time - arrival time)
  Source:                 firh1/counter/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh1/D_32/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.140ns  (logic 6.250ns (27.010%)  route 16.890ns (72.990%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=13 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.241ns = ( 37.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.673    -2.640    firh1/counter/clk_out1
    SLICE_X126Y163       FDRE                                         r  firh1/counter/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y163       FDRE (Prop_fdre_C_Q)         0.456    -2.184 r  firh1/counter/q_reg[2]/Q
                         net (fo=160, routed)         1.482    -0.703    firh1/counter/q[1]
    SLICE_X129Y173       LUT6 (Prop_lut6_I2_O)        0.124    -0.579 r  firh1/counter/q[1]_i_16/O
                         net (fo=1, routed)           0.000    -0.579    firh1/counter/q[1]_i_16_n_0
    SLICE_X129Y173       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.362 r  firh1/counter/q_reg[1]_i_7/O
                         net (fo=1, routed)           0.827     0.465    firh1/counter/q_reg[1]_i_7_n_0
    SLICE_X129Y172       LUT6 (Prop_lut6_I3_O)        0.299     0.764 r  firh1/counter/q[1]_i_3/O
                         net (fo=10, routed)          1.328     2.092    firh1/counter/q[1]_i_3_n_0
    SLICE_X135Y162       LUT2 (Prop_lut2_I1_O)        0.150     2.242 f  firh1/counter/q[7]_i_14/O
                         net (fo=10, routed)          0.930     3.171    firh1/counter/q[7]_i_14_n_0
    SLICE_X139Y166       LUT6 (Prop_lut6_I0_O)        0.326     3.497 r  firh1/counter/q[6]_i_12/O
                         net (fo=3, routed)           1.187     4.684    firh1/counter/q[6]_i_12_n_0
    SLICE_X140Y164       LUT5 (Prop_lut5_I4_O)        0.146     4.830 r  firh1/counter/q[7]_i_11/O
                         net (fo=4, routed)           0.883     5.714    firh1/counter/mu/subSum0/Naddr0/s40__3
    SLICE_X139Y165       LUT5 (Prop_lut5_I2_O)        0.354     6.068 r  firh1/counter/q[9]_i_24/O
                         net (fo=5, routed)           0.629     6.697    firh1/counter/mu/subSum0/Naddr0/s34__3
    SLICE_X139Y163       LUT3 (Prop_lut3_I1_O)        0.321     7.018 r  firh1/counter/q[10]_i_12/O
                         net (fo=1, routed)           0.505     7.523    firh1/counter/mu/subSum0/Naddr0/s31__3
    SLICE_X138Y163       LUT5 (Prop_lut5_I4_O)        0.332     7.855 r  firh1/counter/q[10]_i_5/O
                         net (fo=3, routed)           0.998     8.853    firh1/counter/mu/subSum0/Naddr4/s40__3
    SLICE_X134Y162       LUT5 (Prop_lut5_I4_O)        0.150     9.003 r  firh1/counter/q[12]_i_9/O
                         net (fo=4, routed)           0.883     9.886    firh1/counter/mu/subSum0/Naddr6/s61__3
    SLICE_X134Y162       LUT5 (Prop_lut5_I2_O)        0.354    10.240 r  firh1/counter/q[14]_i_9/O
                         net (fo=4, routed)           0.668    10.908    firh1/counter/mu/subSum0/Naddr6/s55__3
    SLICE_X133Y162       LUT5 (Prop_lut5_I2_O)        0.358    11.266 r  firh1/counter/q[16]_i_9/O
                         net (fo=4, routed)           0.668    11.934    firh1/counter/mu/subSum0/Naddr6/s49__3
    SLICE_X132Y162       LUT5 (Prop_lut5_I2_O)        0.352    12.286 r  firh1/counter/q[18]_i_9/O
                         net (fo=4, routed)           0.636    12.922    firh1/counter/mu/subSum0/Naddr6/s43__3
    SLICE_X130Y162       LUT5 (Prop_lut5_I2_O)        0.322    13.244 r  firh1/counter/q[20]_i_9/O
                         net (fo=4, routed)           0.812    14.056    firh1/counter/mu/subSum0/Naddr6/s37__3
    SLICE_X126Y162       LUT5 (Prop_lut5_I2_O)        0.352    14.408 r  firh1/counter/q[22]_i_9/O
                         net (fo=4, routed)           0.712    15.120    firh1/counter/mu/subSum0/Naddr6/s31__3
    SLICE_X127Y162       LUT5 (Prop_lut5_I2_O)        0.352    15.472 r  firh1/counter/q[27]_i_8/O
                         net (fo=5, routed)           0.825    16.297    firh1/counter/mu/subSum0/Naddr6/s25__3
    SLICE_X125Y162       LUT4 (Prop_lut4_I2_O)        0.354    16.651 r  firh1/counter/q[24]_i_3/O
                         net (fo=3, routed)           0.594    17.245    firh1/counter/p[24]
    SLICE_X126Y161       LUT5 (Prop_lut5_I3_O)        0.326    17.571 r  firh1/counter/q[27]_i_4/O
                         net (fo=3, routed)           0.865    18.435    firh1/counter/adder_32/s19__3
    SLICE_X126Y161       LUT5 (Prop_lut5_I2_O)        0.154    18.589 r  firh1/counter/q[31]_i_11/O
                         net (fo=3, routed)           0.466    19.055    firh1/counter/adder_32/s13__3
    SLICE_X127Y160       LUT5 (Prop_lut5_I2_O)        0.327    19.382 r  firh1/counter/q[31]_i_3/O
                         net (fo=32, routed)          0.993    20.375    firh1/counter/adder_32/s7__3
    SLICE_X138Y161       LUT6 (Prop_lut6_I3_O)        0.124    20.499 r  firh1/counter/q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    20.499    firh1/D_32/q_reg[31]_0[4]
    SLICE_X138Y161       FDRE                                         r  firh1/D_32/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.558    37.759    firh1/D_32/clk_out1
    SLICE_X138Y161       FDRE                                         r  firh1/D_32/q_reg[4]/C
                         clock pessimism             -0.437    37.323    
                         clock uncertainty           -0.180    37.143    
    SLICE_X138Y161       FDRE (Setup_fdre_C_D)        0.029    37.172    firh1/D_32/q_reg[4]
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                         -20.499    
  -------------------------------------------------------------------
                         slack                                 16.673    

Slack (MET) :             16.694ns  (required time - arrival time)
  Source:                 firh1/counter/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh1/D_32/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.167ns  (logic 6.250ns (26.978%)  route 16.917ns (73.022%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=13 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 37.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.673    -2.640    firh1/counter/clk_out1
    SLICE_X126Y163       FDRE                                         r  firh1/counter/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y163       FDRE (Prop_fdre_C_Q)         0.456    -2.184 r  firh1/counter/q_reg[2]/Q
                         net (fo=160, routed)         1.482    -0.703    firh1/counter/q[1]
    SLICE_X129Y173       LUT6 (Prop_lut6_I2_O)        0.124    -0.579 r  firh1/counter/q[1]_i_16/O
                         net (fo=1, routed)           0.000    -0.579    firh1/counter/q[1]_i_16_n_0
    SLICE_X129Y173       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.362 r  firh1/counter/q_reg[1]_i_7/O
                         net (fo=1, routed)           0.827     0.465    firh1/counter/q_reg[1]_i_7_n_0
    SLICE_X129Y172       LUT6 (Prop_lut6_I3_O)        0.299     0.764 r  firh1/counter/q[1]_i_3/O
                         net (fo=10, routed)          1.328     2.092    firh1/counter/q[1]_i_3_n_0
    SLICE_X135Y162       LUT2 (Prop_lut2_I1_O)        0.150     2.242 f  firh1/counter/q[7]_i_14/O
                         net (fo=10, routed)          0.930     3.171    firh1/counter/q[7]_i_14_n_0
    SLICE_X139Y166       LUT6 (Prop_lut6_I0_O)        0.326     3.497 r  firh1/counter/q[6]_i_12/O
                         net (fo=3, routed)           1.187     4.684    firh1/counter/q[6]_i_12_n_0
    SLICE_X140Y164       LUT5 (Prop_lut5_I4_O)        0.146     4.830 r  firh1/counter/q[7]_i_11/O
                         net (fo=4, routed)           0.883     5.714    firh1/counter/mu/subSum0/Naddr0/s40__3
    SLICE_X139Y165       LUT5 (Prop_lut5_I2_O)        0.354     6.068 r  firh1/counter/q[9]_i_24/O
                         net (fo=5, routed)           0.629     6.697    firh1/counter/mu/subSum0/Naddr0/s34__3
    SLICE_X139Y163       LUT3 (Prop_lut3_I1_O)        0.321     7.018 r  firh1/counter/q[10]_i_12/O
                         net (fo=1, routed)           0.505     7.523    firh1/counter/mu/subSum0/Naddr0/s31__3
    SLICE_X138Y163       LUT5 (Prop_lut5_I4_O)        0.332     7.855 r  firh1/counter/q[10]_i_5/O
                         net (fo=3, routed)           0.998     8.853    firh1/counter/mu/subSum0/Naddr4/s40__3
    SLICE_X134Y162       LUT5 (Prop_lut5_I4_O)        0.150     9.003 r  firh1/counter/q[12]_i_9/O
                         net (fo=4, routed)           0.883     9.886    firh1/counter/mu/subSum0/Naddr6/s61__3
    SLICE_X134Y162       LUT5 (Prop_lut5_I2_O)        0.354    10.240 r  firh1/counter/q[14]_i_9/O
                         net (fo=4, routed)           0.668    10.908    firh1/counter/mu/subSum0/Naddr6/s55__3
    SLICE_X133Y162       LUT5 (Prop_lut5_I2_O)        0.358    11.266 r  firh1/counter/q[16]_i_9/O
                         net (fo=4, routed)           0.668    11.934    firh1/counter/mu/subSum0/Naddr6/s49__3
    SLICE_X132Y162       LUT5 (Prop_lut5_I2_O)        0.352    12.286 r  firh1/counter/q[18]_i_9/O
                         net (fo=4, routed)           0.636    12.922    firh1/counter/mu/subSum0/Naddr6/s43__3
    SLICE_X130Y162       LUT5 (Prop_lut5_I2_O)        0.322    13.244 r  firh1/counter/q[20]_i_9/O
                         net (fo=4, routed)           0.812    14.056    firh1/counter/mu/subSum0/Naddr6/s37__3
    SLICE_X126Y162       LUT5 (Prop_lut5_I2_O)        0.352    14.408 r  firh1/counter/q[22]_i_9/O
                         net (fo=4, routed)           0.712    15.120    firh1/counter/mu/subSum0/Naddr6/s31__3
    SLICE_X127Y162       LUT5 (Prop_lut5_I2_O)        0.352    15.472 r  firh1/counter/q[27]_i_8/O
                         net (fo=5, routed)           0.825    16.297    firh1/counter/mu/subSum0/Naddr6/s25__3
    SLICE_X125Y162       LUT4 (Prop_lut4_I2_O)        0.354    16.651 r  firh1/counter/q[24]_i_3/O
                         net (fo=3, routed)           0.594    17.245    firh1/counter/p[24]
    SLICE_X126Y161       LUT5 (Prop_lut5_I3_O)        0.326    17.571 r  firh1/counter/q[27]_i_4/O
                         net (fo=3, routed)           0.865    18.435    firh1/counter/adder_32/s19__3
    SLICE_X126Y161       LUT5 (Prop_lut5_I2_O)        0.154    18.589 r  firh1/counter/q[31]_i_11/O
                         net (fo=3, routed)           0.466    19.055    firh1/counter/adder_32/s13__3
    SLICE_X127Y160       LUT5 (Prop_lut5_I2_O)        0.327    19.382 r  firh1/counter/q[31]_i_3/O
                         net (fo=32, routed)          1.020    20.403    firh1/counter/adder_32/s7__3
    SLICE_X136Y162       LUT6 (Prop_lut6_I3_O)        0.124    20.527 r  firh1/counter/q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.527    firh1/D_32/q_reg[31]_0[1]
    SLICE_X136Y162       FDRE                                         r  firh1/D_32/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.557    37.758    firh1/D_32/clk_out1
    SLICE_X136Y162       FDRE                                         r  firh1/D_32/q_reg[1]/C
                         clock pessimism             -0.437    37.322    
                         clock uncertainty           -0.180    37.142    
    SLICE_X136Y162       FDRE (Setup_fdre_C_D)        0.079    37.221    firh1/D_32/q_reg[1]
  -------------------------------------------------------------------
                         required time                         37.221    
                         arrival time                         -20.527    
  -------------------------------------------------------------------
                         slack                                 16.694    

Slack (MET) :             16.729ns  (required time - arrival time)
  Source:                 firh1/counter/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh1/D_32/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.131ns  (logic 6.250ns (27.020%)  route 16.881ns (72.980%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=13 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.241ns = ( 37.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.673    -2.640    firh1/counter/clk_out1
    SLICE_X126Y163       FDRE                                         r  firh1/counter/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y163       FDRE (Prop_fdre_C_Q)         0.456    -2.184 r  firh1/counter/q_reg[2]/Q
                         net (fo=160, routed)         1.482    -0.703    firh1/counter/q[1]
    SLICE_X129Y173       LUT6 (Prop_lut6_I2_O)        0.124    -0.579 r  firh1/counter/q[1]_i_16/O
                         net (fo=1, routed)           0.000    -0.579    firh1/counter/q[1]_i_16_n_0
    SLICE_X129Y173       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.362 r  firh1/counter/q_reg[1]_i_7/O
                         net (fo=1, routed)           0.827     0.465    firh1/counter/q_reg[1]_i_7_n_0
    SLICE_X129Y172       LUT6 (Prop_lut6_I3_O)        0.299     0.764 r  firh1/counter/q[1]_i_3/O
                         net (fo=10, routed)          1.328     2.092    firh1/counter/q[1]_i_3_n_0
    SLICE_X135Y162       LUT2 (Prop_lut2_I1_O)        0.150     2.242 f  firh1/counter/q[7]_i_14/O
                         net (fo=10, routed)          0.930     3.171    firh1/counter/q[7]_i_14_n_0
    SLICE_X139Y166       LUT6 (Prop_lut6_I0_O)        0.326     3.497 r  firh1/counter/q[6]_i_12/O
                         net (fo=3, routed)           1.187     4.684    firh1/counter/q[6]_i_12_n_0
    SLICE_X140Y164       LUT5 (Prop_lut5_I4_O)        0.146     4.830 r  firh1/counter/q[7]_i_11/O
                         net (fo=4, routed)           0.883     5.714    firh1/counter/mu/subSum0/Naddr0/s40__3
    SLICE_X139Y165       LUT5 (Prop_lut5_I2_O)        0.354     6.068 r  firh1/counter/q[9]_i_24/O
                         net (fo=5, routed)           0.629     6.697    firh1/counter/mu/subSum0/Naddr0/s34__3
    SLICE_X139Y163       LUT3 (Prop_lut3_I1_O)        0.321     7.018 r  firh1/counter/q[10]_i_12/O
                         net (fo=1, routed)           0.505     7.523    firh1/counter/mu/subSum0/Naddr0/s31__3
    SLICE_X138Y163       LUT5 (Prop_lut5_I4_O)        0.332     7.855 r  firh1/counter/q[10]_i_5/O
                         net (fo=3, routed)           0.998     8.853    firh1/counter/mu/subSum0/Naddr4/s40__3
    SLICE_X134Y162       LUT5 (Prop_lut5_I4_O)        0.150     9.003 r  firh1/counter/q[12]_i_9/O
                         net (fo=4, routed)           0.883     9.886    firh1/counter/mu/subSum0/Naddr6/s61__3
    SLICE_X134Y162       LUT5 (Prop_lut5_I2_O)        0.354    10.240 r  firh1/counter/q[14]_i_9/O
                         net (fo=4, routed)           0.668    10.908    firh1/counter/mu/subSum0/Naddr6/s55__3
    SLICE_X133Y162       LUT5 (Prop_lut5_I2_O)        0.358    11.266 r  firh1/counter/q[16]_i_9/O
                         net (fo=4, routed)           0.668    11.934    firh1/counter/mu/subSum0/Naddr6/s49__3
    SLICE_X132Y162       LUT5 (Prop_lut5_I2_O)        0.352    12.286 r  firh1/counter/q[18]_i_9/O
                         net (fo=4, routed)           0.636    12.922    firh1/counter/mu/subSum0/Naddr6/s43__3
    SLICE_X130Y162       LUT5 (Prop_lut5_I2_O)        0.322    13.244 r  firh1/counter/q[20]_i_9/O
                         net (fo=4, routed)           0.812    14.056    firh1/counter/mu/subSum0/Naddr6/s37__3
    SLICE_X126Y162       LUT5 (Prop_lut5_I2_O)        0.352    14.408 r  firh1/counter/q[22]_i_9/O
                         net (fo=4, routed)           0.712    15.120    firh1/counter/mu/subSum0/Naddr6/s31__3
    SLICE_X127Y162       LUT5 (Prop_lut5_I2_O)        0.352    15.472 r  firh1/counter/q[27]_i_8/O
                         net (fo=5, routed)           0.825    16.297    firh1/counter/mu/subSum0/Naddr6/s25__3
    SLICE_X125Y162       LUT4 (Prop_lut4_I2_O)        0.354    16.651 r  firh1/counter/q[24]_i_3/O
                         net (fo=3, routed)           0.594    17.245    firh1/counter/p[24]
    SLICE_X126Y161       LUT5 (Prop_lut5_I3_O)        0.326    17.571 r  firh1/counter/q[27]_i_4/O
                         net (fo=3, routed)           0.865    18.435    firh1/counter/adder_32/s19__3
    SLICE_X126Y161       LUT5 (Prop_lut5_I2_O)        0.154    18.589 r  firh1/counter/q[31]_i_11/O
                         net (fo=3, routed)           0.466    19.055    firh1/counter/adder_32/s13__3
    SLICE_X127Y160       LUT5 (Prop_lut5_I2_O)        0.327    19.382 r  firh1/counter/q[31]_i_3/O
                         net (fo=32, routed)          0.985    20.367    firh1/counter/adder_32/s7__3
    SLICE_X136Y161       LUT6 (Prop_lut6_I3_O)        0.124    20.491 r  firh1/counter/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    20.491    firh1/D_32/q_reg[31]_0[2]
    SLICE_X136Y161       FDRE                                         r  firh1/D_32/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.558    37.759    firh1/D_32/clk_out1
    SLICE_X136Y161       FDRE                                         r  firh1/D_32/q_reg[2]/C
                         clock pessimism             -0.437    37.323    
                         clock uncertainty           -0.180    37.143    
    SLICE_X136Y161       FDRE (Setup_fdre_C_D)        0.077    37.220    firh1/D_32/q_reg[2]
  -------------------------------------------------------------------
                         required time                         37.220    
                         arrival time                         -20.491    
  -------------------------------------------------------------------
                         slack                                 16.729    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 firh2/counter/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh2/D_32/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.078ns  (logic 6.421ns (27.823%)  route 16.657ns (72.177%))
  Logic Levels:           21  (CARRY4=1 LUT3=1 LUT5=14 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.250ns = ( 37.750 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.643ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.670    -2.643    firh2/counter/clk_out1
    SLICE_X116Y164       FDRE                                         r  firh2/counter/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y164       FDRE (Prop_fdre_C_Q)         0.478    -2.165 r  firh2/counter/q_reg[5]/Q
                         net (fo=35, routed)          1.548    -0.617    firh2/counter/q[4]
    SLICE_X108Y172       LUT5 (Prop_lut5_I0_O)        0.301    -0.316 r  firh2/counter/g0_b14__0_i_1/O
                         net (fo=36, routed)          0.931     0.615    firh2/counter/g0_b14__0_i_1_n_0
    SLICE_X112Y168       LUT5 (Prop_lut5_I4_O)        0.119     0.734 r  firh2/counter/g0_b0__1/O
                         net (fo=27, routed)          0.414     1.148    firh2/mu/subMultiply0/q_reg[4]
    SLICE_X112Y168       CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.862     2.010 r  firh2/mu/subMultiply0/_inferred__0/i__carry/O[1]
                         net (fo=17, routed)          0.843     2.853    firh2/counter/data2[1]
    SLICE_X112Y167       LUT6 (Prop_lut6_I2_O)        0.306     3.159 r  firh2/counter/q[3]_i_6__0/O
                         net (fo=2, routed)           0.972     4.131    firh2/counter/q[3]_i_6__0_n_0
    SLICE_X112Y165       LUT5 (Prop_lut5_I4_O)        0.150     4.281 r  firh2/counter/q[4]_i_5__1/O
                         net (fo=5, routed)           1.221     5.502    firh2/counter/mu/subSum0/Naddr0/s46__3
    SLICE_X106Y165       LUT5 (Prop_lut5_I2_O)        0.374     5.876 r  firh2/counter/q[7]_i_11__2/O
                         net (fo=4, routed)           0.496     6.372    firh2/counter/mu/subSum0/Naddr0/s40__3
    SLICE_X106Y166       LUT5 (Prop_lut5_I2_O)        0.320     6.692 r  firh2/counter/q[9]_i_24__0/O
                         net (fo=5, routed)           0.602     7.294    firh2/counter/mu/subSum0/Naddr0/s34__3
    SLICE_X109Y166       LUT5 (Prop_lut5_I2_O)        0.352     7.646 r  firh2/counter/q[10]_i_20__2/O
                         net (fo=4, routed)           0.656     8.301    firh2/counter/mu/subSum0/Naddr0/s28__3
    SLICE_X110Y166       LUT3 (Prop_lut3_I2_O)        0.326     8.627 r  firh2/counter/q[10]_i_7__2/O
                         net (fo=3, routed)           0.672     9.299    firh2/counter/mu/subSum0/P01[10]
    SLICE_X110Y166       LUT5 (Prop_lut5_I2_O)        0.150     9.449 r  firh2/counter/q[12]_i_9__0/O
                         net (fo=4, routed)           0.847    10.296    firh2/counter/mu/subSum0/Naddr6/s61__3
    SLICE_X110Y165       LUT5 (Prop_lut5_I2_O)        0.354    10.650 r  firh2/counter/q[14]_i_9__1/O
                         net (fo=4, routed)           0.778    11.428    firh2/counter/mu/subSum0/Naddr6/s55__3
    SLICE_X116Y165       LUT5 (Prop_lut5_I2_O)        0.352    11.780 r  firh2/counter/q[16]_i_9__1/O
                         net (fo=4, routed)           0.643    12.423    firh2/counter/mu/subSum0/Naddr6/s49__3
    SLICE_X114Y165       LUT5 (Prop_lut5_I2_O)        0.322    12.745 r  firh2/counter/q[18]_i_9__2/O
                         net (fo=4, routed)           0.764    13.509    firh2/counter/mu/subSum0/Naddr6/s43__3
    SLICE_X117Y167       LUT5 (Prop_lut5_I2_O)        0.352    13.861 r  firh2/counter/q[20]_i_9__1/O
                         net (fo=4, routed)           0.847    14.708    firh2/counter/mu/subSum0/Naddr6/s37__3
    SLICE_X116Y167       LUT6 (Prop_lut6_I2_O)        0.326    15.034 r  firh2/counter/q[27]_i_50__0/O
                         net (fo=1, routed)           1.007    16.041    firh2/counter/q[27]_i_50__0_n_0
    SLICE_X117Y166       LUT6 (Prop_lut6_I0_O)        0.124    16.165 r  firh2/counter/q[27]_i_31__0/O
                         net (fo=1, routed)           0.642    16.806    firh2/counter/adder_32/s31__3
    SLICE_X119Y167       LUT6 (Prop_lut6_I3_O)        0.124    16.930 r  firh2/counter/q[27]_i_11__0/O
                         net (fo=1, routed)           0.432    17.362    firh2/counter/adder_32/s25__3
    SLICE_X120Y167       LUT5 (Prop_lut5_I2_O)        0.124    17.486 r  firh2/counter/q[27]_i_4__0/O
                         net (fo=3, routed)           0.809    18.296    firh2/counter/adder_32/s19__3
    SLICE_X121Y165       LUT5 (Prop_lut5_I2_O)        0.154    18.450 r  firh2/counter/q[31]_i_11__1/O
                         net (fo=3, routed)           0.637    19.087    firh2/counter/adder_32/s13__3
    SLICE_X121Y164       LUT5 (Prop_lut5_I2_O)        0.327    19.414 r  firh2/counter/q[31]_i_3__1/O
                         net (fo=32, routed)          0.897    20.311    firh2/counter/adder_32/s7__3
    SLICE_X110Y164       LUT6 (Prop_lut6_I3_O)        0.124    20.435 r  firh2/counter/q[7]_i_1__7/O
                         net (fo=1, routed)           0.000    20.435    firh2/D_32/q_reg[31]_0[7]
    SLICE_X110Y164       FDRE                                         r  firh2/D_32/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.549    37.750    firh2/D_32/clk_out1
    SLICE_X110Y164       FDRE                                         r  firh2/D_32/q_reg[7]/C
                         clock pessimism             -0.437    37.314    
                         clock uncertainty           -0.180    37.134    
    SLICE_X110Y164       FDRE (Setup_fdre_C_D)        0.031    37.165    firh2/D_32/q_reg[7]
  -------------------------------------------------------------------
                         required time                         37.165    
                         arrival time                         -20.435    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 firh2/counter/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh2/D_32/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.094ns  (logic 6.421ns (27.804%)  route 16.673ns (72.196%))
  Logic Levels:           21  (CARRY4=1 LUT3=1 LUT5=14 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.247ns = ( 37.753 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.643ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.670    -2.643    firh2/counter/clk_out1
    SLICE_X116Y164       FDRE                                         r  firh2/counter/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y164       FDRE (Prop_fdre_C_Q)         0.478    -2.165 r  firh2/counter/q_reg[5]/Q
                         net (fo=35, routed)          1.548    -0.617    firh2/counter/q[4]
    SLICE_X108Y172       LUT5 (Prop_lut5_I0_O)        0.301    -0.316 r  firh2/counter/g0_b14__0_i_1/O
                         net (fo=36, routed)          0.931     0.615    firh2/counter/g0_b14__0_i_1_n_0
    SLICE_X112Y168       LUT5 (Prop_lut5_I4_O)        0.119     0.734 r  firh2/counter/g0_b0__1/O
                         net (fo=27, routed)          0.414     1.148    firh2/mu/subMultiply0/q_reg[4]
    SLICE_X112Y168       CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.862     2.010 r  firh2/mu/subMultiply0/_inferred__0/i__carry/O[1]
                         net (fo=17, routed)          0.843     2.853    firh2/counter/data2[1]
    SLICE_X112Y167       LUT6 (Prop_lut6_I2_O)        0.306     3.159 r  firh2/counter/q[3]_i_6__0/O
                         net (fo=2, routed)           0.972     4.131    firh2/counter/q[3]_i_6__0_n_0
    SLICE_X112Y165       LUT5 (Prop_lut5_I4_O)        0.150     4.281 r  firh2/counter/q[4]_i_5__1/O
                         net (fo=5, routed)           1.221     5.502    firh2/counter/mu/subSum0/Naddr0/s46__3
    SLICE_X106Y165       LUT5 (Prop_lut5_I2_O)        0.374     5.876 r  firh2/counter/q[7]_i_11__2/O
                         net (fo=4, routed)           0.496     6.372    firh2/counter/mu/subSum0/Naddr0/s40__3
    SLICE_X106Y166       LUT5 (Prop_lut5_I2_O)        0.320     6.692 r  firh2/counter/q[9]_i_24__0/O
                         net (fo=5, routed)           0.602     7.294    firh2/counter/mu/subSum0/Naddr0/s34__3
    SLICE_X109Y166       LUT5 (Prop_lut5_I2_O)        0.352     7.646 r  firh2/counter/q[10]_i_20__2/O
                         net (fo=4, routed)           0.656     8.301    firh2/counter/mu/subSum0/Naddr0/s28__3
    SLICE_X110Y166       LUT3 (Prop_lut3_I2_O)        0.326     8.627 r  firh2/counter/q[10]_i_7__2/O
                         net (fo=3, routed)           0.672     9.299    firh2/counter/mu/subSum0/P01[10]
    SLICE_X110Y166       LUT5 (Prop_lut5_I2_O)        0.150     9.449 r  firh2/counter/q[12]_i_9__0/O
                         net (fo=4, routed)           0.847    10.296    firh2/counter/mu/subSum0/Naddr6/s61__3
    SLICE_X110Y165       LUT5 (Prop_lut5_I2_O)        0.354    10.650 r  firh2/counter/q[14]_i_9__1/O
                         net (fo=4, routed)           0.778    11.428    firh2/counter/mu/subSum0/Naddr6/s55__3
    SLICE_X116Y165       LUT5 (Prop_lut5_I2_O)        0.352    11.780 r  firh2/counter/q[16]_i_9__1/O
                         net (fo=4, routed)           0.643    12.423    firh2/counter/mu/subSum0/Naddr6/s49__3
    SLICE_X114Y165       LUT5 (Prop_lut5_I2_O)        0.322    12.745 r  firh2/counter/q[18]_i_9__2/O
                         net (fo=4, routed)           0.764    13.509    firh2/counter/mu/subSum0/Naddr6/s43__3
    SLICE_X117Y167       LUT5 (Prop_lut5_I2_O)        0.352    13.861 r  firh2/counter/q[20]_i_9__1/O
                         net (fo=4, routed)           0.847    14.708    firh2/counter/mu/subSum0/Naddr6/s37__3
    SLICE_X116Y167       LUT6 (Prop_lut6_I2_O)        0.326    15.034 r  firh2/counter/q[27]_i_50__0/O
                         net (fo=1, routed)           1.007    16.041    firh2/counter/q[27]_i_50__0_n_0
    SLICE_X117Y166       LUT6 (Prop_lut6_I0_O)        0.124    16.165 r  firh2/counter/q[27]_i_31__0/O
                         net (fo=1, routed)           0.642    16.806    firh2/counter/adder_32/s31__3
    SLICE_X119Y167       LUT6 (Prop_lut6_I3_O)        0.124    16.930 r  firh2/counter/q[27]_i_11__0/O
                         net (fo=1, routed)           0.432    17.362    firh2/counter/adder_32/s25__3
    SLICE_X120Y167       LUT5 (Prop_lut5_I2_O)        0.124    17.486 r  firh2/counter/q[27]_i_4__0/O
                         net (fo=3, routed)           0.809    18.296    firh2/counter/adder_32/s19__3
    SLICE_X121Y165       LUT5 (Prop_lut5_I2_O)        0.154    18.450 r  firh2/counter/q[31]_i_11__1/O
                         net (fo=3, routed)           0.637    19.087    firh2/counter/adder_32/s13__3
    SLICE_X121Y164       LUT5 (Prop_lut5_I2_O)        0.327    19.414 r  firh2/counter/q[31]_i_3__1/O
                         net (fo=32, routed)          0.913    20.326    firh2/counter/adder_32/s7__3
    SLICE_X118Y163       LUT6 (Prop_lut6_I3_O)        0.124    20.450 r  firh2/counter/q[15]_i_1__5/O
                         net (fo=1, routed)           0.000    20.450    firh2/D_32/q_reg[31]_0[15]
    SLICE_X118Y163       FDRE                                         r  firh2/D_32/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.552    37.753    firh2/D_32/clk_out1
    SLICE_X118Y163       FDRE                                         r  firh2/D_32/q_reg[15]/C
                         clock pessimism             -0.422    37.332    
                         clock uncertainty           -0.180    37.152    
    SLICE_X118Y163       FDRE (Setup_fdre_C_D)        0.029    37.181    firh2/D_32/q_reg[15]
  -------------------------------------------------------------------
                         required time                         37.181    
                         arrival time                         -20.450    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.732ns  (required time - arrival time)
  Source:                 firh2/counter/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh2/D_32/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.076ns  (logic 6.421ns (27.825%)  route 16.655ns (72.175%))
  Logic Levels:           21  (CARRY4=1 LUT3=1 LUT5=14 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.250ns = ( 37.750 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.643ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.670    -2.643    firh2/counter/clk_out1
    SLICE_X116Y164       FDRE                                         r  firh2/counter/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y164       FDRE (Prop_fdre_C_Q)         0.478    -2.165 r  firh2/counter/q_reg[5]/Q
                         net (fo=35, routed)          1.548    -0.617    firh2/counter/q[4]
    SLICE_X108Y172       LUT5 (Prop_lut5_I0_O)        0.301    -0.316 r  firh2/counter/g0_b14__0_i_1/O
                         net (fo=36, routed)          0.931     0.615    firh2/counter/g0_b14__0_i_1_n_0
    SLICE_X112Y168       LUT5 (Prop_lut5_I4_O)        0.119     0.734 r  firh2/counter/g0_b0__1/O
                         net (fo=27, routed)          0.414     1.148    firh2/mu/subMultiply0/q_reg[4]
    SLICE_X112Y168       CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.862     2.010 r  firh2/mu/subMultiply0/_inferred__0/i__carry/O[1]
                         net (fo=17, routed)          0.843     2.853    firh2/counter/data2[1]
    SLICE_X112Y167       LUT6 (Prop_lut6_I2_O)        0.306     3.159 r  firh2/counter/q[3]_i_6__0/O
                         net (fo=2, routed)           0.972     4.131    firh2/counter/q[3]_i_6__0_n_0
    SLICE_X112Y165       LUT5 (Prop_lut5_I4_O)        0.150     4.281 r  firh2/counter/q[4]_i_5__1/O
                         net (fo=5, routed)           1.221     5.502    firh2/counter/mu/subSum0/Naddr0/s46__3
    SLICE_X106Y165       LUT5 (Prop_lut5_I2_O)        0.374     5.876 r  firh2/counter/q[7]_i_11__2/O
                         net (fo=4, routed)           0.496     6.372    firh2/counter/mu/subSum0/Naddr0/s40__3
    SLICE_X106Y166       LUT5 (Prop_lut5_I2_O)        0.320     6.692 r  firh2/counter/q[9]_i_24__0/O
                         net (fo=5, routed)           0.602     7.294    firh2/counter/mu/subSum0/Naddr0/s34__3
    SLICE_X109Y166       LUT5 (Prop_lut5_I2_O)        0.352     7.646 r  firh2/counter/q[10]_i_20__2/O
                         net (fo=4, routed)           0.656     8.301    firh2/counter/mu/subSum0/Naddr0/s28__3
    SLICE_X110Y166       LUT3 (Prop_lut3_I2_O)        0.326     8.627 r  firh2/counter/q[10]_i_7__2/O
                         net (fo=3, routed)           0.672     9.299    firh2/counter/mu/subSum0/P01[10]
    SLICE_X110Y166       LUT5 (Prop_lut5_I2_O)        0.150     9.449 r  firh2/counter/q[12]_i_9__0/O
                         net (fo=4, routed)           0.847    10.296    firh2/counter/mu/subSum0/Naddr6/s61__3
    SLICE_X110Y165       LUT5 (Prop_lut5_I2_O)        0.354    10.650 r  firh2/counter/q[14]_i_9__1/O
                         net (fo=4, routed)           0.778    11.428    firh2/counter/mu/subSum0/Naddr6/s55__3
    SLICE_X116Y165       LUT5 (Prop_lut5_I2_O)        0.352    11.780 r  firh2/counter/q[16]_i_9__1/O
                         net (fo=4, routed)           0.643    12.423    firh2/counter/mu/subSum0/Naddr6/s49__3
    SLICE_X114Y165       LUT5 (Prop_lut5_I2_O)        0.322    12.745 r  firh2/counter/q[18]_i_9__2/O
                         net (fo=4, routed)           0.764    13.509    firh2/counter/mu/subSum0/Naddr6/s43__3
    SLICE_X117Y167       LUT5 (Prop_lut5_I2_O)        0.352    13.861 r  firh2/counter/q[20]_i_9__1/O
                         net (fo=4, routed)           0.847    14.708    firh2/counter/mu/subSum0/Naddr6/s37__3
    SLICE_X116Y167       LUT6 (Prop_lut6_I2_O)        0.326    15.034 r  firh2/counter/q[27]_i_50__0/O
                         net (fo=1, routed)           1.007    16.041    firh2/counter/q[27]_i_50__0_n_0
    SLICE_X117Y166       LUT6 (Prop_lut6_I0_O)        0.124    16.165 r  firh2/counter/q[27]_i_31__0/O
                         net (fo=1, routed)           0.642    16.806    firh2/counter/adder_32/s31__3
    SLICE_X119Y167       LUT6 (Prop_lut6_I3_O)        0.124    16.930 r  firh2/counter/q[27]_i_11__0/O
                         net (fo=1, routed)           0.432    17.362    firh2/counter/adder_32/s25__3
    SLICE_X120Y167       LUT5 (Prop_lut5_I2_O)        0.124    17.486 r  firh2/counter/q[27]_i_4__0/O
                         net (fo=3, routed)           0.809    18.296    firh2/counter/adder_32/s19__3
    SLICE_X121Y165       LUT5 (Prop_lut5_I2_O)        0.154    18.450 r  firh2/counter/q[31]_i_11__1/O
                         net (fo=3, routed)           0.637    19.087    firh2/counter/adder_32/s13__3
    SLICE_X121Y164       LUT5 (Prop_lut5_I2_O)        0.327    19.414 r  firh2/counter/q[31]_i_3__1/O
                         net (fo=32, routed)          0.895    20.309    firh2/counter/adder_32/s7__3
    SLICE_X111Y164       LUT6 (Prop_lut6_I3_O)        0.124    20.433 r  firh2/counter/q[9]_i_1__9/O
                         net (fo=1, routed)           0.000    20.433    firh2/D_32/q_reg[31]_0[9]
    SLICE_X111Y164       FDRE                                         r  firh2/D_32/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.549    37.750    firh2/D_32/clk_out1
    SLICE_X111Y164       FDRE                                         r  firh2/D_32/q_reg[9]/C
                         clock pessimism             -0.437    37.314    
                         clock uncertainty           -0.180    37.134    
    SLICE_X111Y164       FDRE (Setup_fdre_C_D)        0.031    37.165    firh2/D_32/q_reg[9]
  -------------------------------------------------------------------
                         required time                         37.165    
                         arrival time                         -20.433    
  -------------------------------------------------------------------
                         slack                                 16.732    

Slack (MET) :             16.740ns  (required time - arrival time)
  Source:                 firh2/counter/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh2/D_32/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.084ns  (logic 6.421ns (27.815%)  route 16.663ns (72.185%))
  Logic Levels:           21  (CARRY4=1 LUT3=1 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.247ns = ( 37.753 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.643ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.670    -2.643    firh2/counter/clk_out1
    SLICE_X116Y164       FDRE                                         r  firh2/counter/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y164       FDRE (Prop_fdre_C_Q)         0.478    -2.165 r  firh2/counter/q_reg[5]/Q
                         net (fo=35, routed)          1.548    -0.617    firh2/counter/q[4]
    SLICE_X108Y172       LUT5 (Prop_lut5_I0_O)        0.301    -0.316 r  firh2/counter/g0_b14__0_i_1/O
                         net (fo=36, routed)          0.931     0.615    firh2/counter/g0_b14__0_i_1_n_0
    SLICE_X112Y168       LUT5 (Prop_lut5_I4_O)        0.119     0.734 r  firh2/counter/g0_b0__1/O
                         net (fo=27, routed)          0.414     1.148    firh2/mu/subMultiply0/q_reg[4]
    SLICE_X112Y168       CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.862     2.010 r  firh2/mu/subMultiply0/_inferred__0/i__carry/O[1]
                         net (fo=17, routed)          0.843     2.853    firh2/counter/data2[1]
    SLICE_X112Y167       LUT6 (Prop_lut6_I2_O)        0.306     3.159 r  firh2/counter/q[3]_i_6__0/O
                         net (fo=2, routed)           0.972     4.131    firh2/counter/q[3]_i_6__0_n_0
    SLICE_X112Y165       LUT5 (Prop_lut5_I4_O)        0.150     4.281 r  firh2/counter/q[4]_i_5__1/O
                         net (fo=5, routed)           1.221     5.502    firh2/counter/mu/subSum0/Naddr0/s46__3
    SLICE_X106Y165       LUT5 (Prop_lut5_I2_O)        0.374     5.876 r  firh2/counter/q[7]_i_11__2/O
                         net (fo=4, routed)           0.496     6.372    firh2/counter/mu/subSum0/Naddr0/s40__3
    SLICE_X106Y166       LUT5 (Prop_lut5_I2_O)        0.320     6.692 r  firh2/counter/q[9]_i_24__0/O
                         net (fo=5, routed)           0.602     7.294    firh2/counter/mu/subSum0/Naddr0/s34__3
    SLICE_X109Y166       LUT5 (Prop_lut5_I2_O)        0.352     7.646 r  firh2/counter/q[10]_i_20__2/O
                         net (fo=4, routed)           0.656     8.301    firh2/counter/mu/subSum0/Naddr0/s28__3
    SLICE_X110Y166       LUT3 (Prop_lut3_I2_O)        0.326     8.627 r  firh2/counter/q[10]_i_7__2/O
                         net (fo=3, routed)           0.672     9.299    firh2/counter/mu/subSum0/P01[10]
    SLICE_X110Y166       LUT5 (Prop_lut5_I2_O)        0.150     9.449 r  firh2/counter/q[12]_i_9__0/O
                         net (fo=4, routed)           0.847    10.296    firh2/counter/mu/subSum0/Naddr6/s61__3
    SLICE_X110Y165       LUT5 (Prop_lut5_I2_O)        0.354    10.650 r  firh2/counter/q[14]_i_9__1/O
                         net (fo=4, routed)           0.778    11.428    firh2/counter/mu/subSum0/Naddr6/s55__3
    SLICE_X116Y165       LUT5 (Prop_lut5_I2_O)        0.352    11.780 r  firh2/counter/q[16]_i_9__1/O
                         net (fo=4, routed)           0.643    12.423    firh2/counter/mu/subSum0/Naddr6/s49__3
    SLICE_X114Y165       LUT5 (Prop_lut5_I2_O)        0.322    12.745 r  firh2/counter/q[18]_i_9__2/O
                         net (fo=4, routed)           0.764    13.509    firh2/counter/mu/subSum0/Naddr6/s43__3
    SLICE_X117Y167       LUT5 (Prop_lut5_I2_O)        0.352    13.861 r  firh2/counter/q[20]_i_9__1/O
                         net (fo=4, routed)           0.847    14.708    firh2/counter/mu/subSum0/Naddr6/s37__3
    SLICE_X116Y167       LUT6 (Prop_lut6_I2_O)        0.326    15.034 r  firh2/counter/q[27]_i_50__0/O
                         net (fo=1, routed)           1.007    16.041    firh2/counter/q[27]_i_50__0_n_0
    SLICE_X117Y166       LUT6 (Prop_lut6_I0_O)        0.124    16.165 r  firh2/counter/q[27]_i_31__0/O
                         net (fo=1, routed)           0.642    16.806    firh2/counter/adder_32/s31__3
    SLICE_X119Y167       LUT6 (Prop_lut6_I3_O)        0.124    16.930 r  firh2/counter/q[27]_i_11__0/O
                         net (fo=1, routed)           0.432    17.362    firh2/counter/adder_32/s25__3
    SLICE_X120Y167       LUT5 (Prop_lut5_I2_O)        0.124    17.486 r  firh2/counter/q[27]_i_4__0/O
                         net (fo=3, routed)           0.809    18.296    firh2/counter/adder_32/s19__3
    SLICE_X121Y165       LUT5 (Prop_lut5_I2_O)        0.154    18.450 r  firh2/counter/q[31]_i_11__1/O
                         net (fo=3, routed)           0.637    19.087    firh2/counter/adder_32/s13__3
    SLICE_X121Y164       LUT5 (Prop_lut5_I2_O)        0.327    19.414 r  firh2/counter/q[31]_i_3__1/O
                         net (fo=32, routed)          0.903    20.317    firh2/counter/adder_32/s7__3
    SLICE_X118Y164       LUT5 (Prop_lut5_I2_O)        0.124    20.441 r  firh2/counter/q[30]_i_1__1/O
                         net (fo=1, routed)           0.000    20.441    firh2/D_32/q_reg[31]_0[30]
    SLICE_X118Y164       FDRE                                         r  firh2/D_32/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.552    37.753    firh2/D_32/clk_out1
    SLICE_X118Y164       FDRE                                         r  firh2/D_32/q_reg[30]/C
                         clock pessimism             -0.422    37.332    
                         clock uncertainty           -0.180    37.152    
    SLICE_X118Y164       FDRE (Setup_fdre_C_D)        0.029    37.181    firh2/D_32/q_reg[30]
  -------------------------------------------------------------------
                         required time                         37.181    
                         arrival time                         -20.441    
  -------------------------------------------------------------------
                         slack                                 16.740    

Slack (MET) :             16.756ns  (required time - arrival time)
  Source:                 firh2/counter/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh2/D_32/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.051ns  (logic 6.421ns (27.856%)  route 16.630ns (72.144%))
  Logic Levels:           21  (CARRY4=1 LUT3=1 LUT5=14 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.250ns = ( 37.750 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.643ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.670    -2.643    firh2/counter/clk_out1
    SLICE_X116Y164       FDRE                                         r  firh2/counter/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y164       FDRE (Prop_fdre_C_Q)         0.478    -2.165 r  firh2/counter/q_reg[5]/Q
                         net (fo=35, routed)          1.548    -0.617    firh2/counter/q[4]
    SLICE_X108Y172       LUT5 (Prop_lut5_I0_O)        0.301    -0.316 r  firh2/counter/g0_b14__0_i_1/O
                         net (fo=36, routed)          0.931     0.615    firh2/counter/g0_b14__0_i_1_n_0
    SLICE_X112Y168       LUT5 (Prop_lut5_I4_O)        0.119     0.734 r  firh2/counter/g0_b0__1/O
                         net (fo=27, routed)          0.414     1.148    firh2/mu/subMultiply0/q_reg[4]
    SLICE_X112Y168       CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.862     2.010 r  firh2/mu/subMultiply0/_inferred__0/i__carry/O[1]
                         net (fo=17, routed)          0.843     2.853    firh2/counter/data2[1]
    SLICE_X112Y167       LUT6 (Prop_lut6_I2_O)        0.306     3.159 r  firh2/counter/q[3]_i_6__0/O
                         net (fo=2, routed)           0.972     4.131    firh2/counter/q[3]_i_6__0_n_0
    SLICE_X112Y165       LUT5 (Prop_lut5_I4_O)        0.150     4.281 r  firh2/counter/q[4]_i_5__1/O
                         net (fo=5, routed)           1.221     5.502    firh2/counter/mu/subSum0/Naddr0/s46__3
    SLICE_X106Y165       LUT5 (Prop_lut5_I2_O)        0.374     5.876 r  firh2/counter/q[7]_i_11__2/O
                         net (fo=4, routed)           0.496     6.372    firh2/counter/mu/subSum0/Naddr0/s40__3
    SLICE_X106Y166       LUT5 (Prop_lut5_I2_O)        0.320     6.692 r  firh2/counter/q[9]_i_24__0/O
                         net (fo=5, routed)           0.602     7.294    firh2/counter/mu/subSum0/Naddr0/s34__3
    SLICE_X109Y166       LUT5 (Prop_lut5_I2_O)        0.352     7.646 r  firh2/counter/q[10]_i_20__2/O
                         net (fo=4, routed)           0.656     8.301    firh2/counter/mu/subSum0/Naddr0/s28__3
    SLICE_X110Y166       LUT3 (Prop_lut3_I2_O)        0.326     8.627 r  firh2/counter/q[10]_i_7__2/O
                         net (fo=3, routed)           0.672     9.299    firh2/counter/mu/subSum0/P01[10]
    SLICE_X110Y166       LUT5 (Prop_lut5_I2_O)        0.150     9.449 r  firh2/counter/q[12]_i_9__0/O
                         net (fo=4, routed)           0.847    10.296    firh2/counter/mu/subSum0/Naddr6/s61__3
    SLICE_X110Y165       LUT5 (Prop_lut5_I2_O)        0.354    10.650 r  firh2/counter/q[14]_i_9__1/O
                         net (fo=4, routed)           0.778    11.428    firh2/counter/mu/subSum0/Naddr6/s55__3
    SLICE_X116Y165       LUT5 (Prop_lut5_I2_O)        0.352    11.780 r  firh2/counter/q[16]_i_9__1/O
                         net (fo=4, routed)           0.643    12.423    firh2/counter/mu/subSum0/Naddr6/s49__3
    SLICE_X114Y165       LUT5 (Prop_lut5_I2_O)        0.322    12.745 r  firh2/counter/q[18]_i_9__2/O
                         net (fo=4, routed)           0.764    13.509    firh2/counter/mu/subSum0/Naddr6/s43__3
    SLICE_X117Y167       LUT5 (Prop_lut5_I2_O)        0.352    13.861 r  firh2/counter/q[20]_i_9__1/O
                         net (fo=4, routed)           0.847    14.708    firh2/counter/mu/subSum0/Naddr6/s37__3
    SLICE_X116Y167       LUT6 (Prop_lut6_I2_O)        0.326    15.034 r  firh2/counter/q[27]_i_50__0/O
                         net (fo=1, routed)           1.007    16.041    firh2/counter/q[27]_i_50__0_n_0
    SLICE_X117Y166       LUT6 (Prop_lut6_I0_O)        0.124    16.165 r  firh2/counter/q[27]_i_31__0/O
                         net (fo=1, routed)           0.642    16.806    firh2/counter/adder_32/s31__3
    SLICE_X119Y167       LUT6 (Prop_lut6_I3_O)        0.124    16.930 r  firh2/counter/q[27]_i_11__0/O
                         net (fo=1, routed)           0.432    17.362    firh2/counter/adder_32/s25__3
    SLICE_X120Y167       LUT5 (Prop_lut5_I2_O)        0.124    17.486 r  firh2/counter/q[27]_i_4__0/O
                         net (fo=3, routed)           0.809    18.296    firh2/counter/adder_32/s19__3
    SLICE_X121Y165       LUT5 (Prop_lut5_I2_O)        0.154    18.450 r  firh2/counter/q[31]_i_11__1/O
                         net (fo=3, routed)           0.637    19.087    firh2/counter/adder_32/s13__3
    SLICE_X121Y164       LUT5 (Prop_lut5_I2_O)        0.327    19.414 r  firh2/counter/q[31]_i_3__1/O
                         net (fo=32, routed)          0.870    20.283    firh2/counter/adder_32/s7__3
    SLICE_X111Y164       LUT6 (Prop_lut6_I3_O)        0.124    20.407 r  firh2/counter/q[8]_i_1__10/O
                         net (fo=1, routed)           0.000    20.407    firh2/D_32/q_reg[31]_0[8]
    SLICE_X111Y164       FDRE                                         r  firh2/D_32/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.549    37.750    firh2/D_32/clk_out1
    SLICE_X111Y164       FDRE                                         r  firh2/D_32/q_reg[8]/C
                         clock pessimism             -0.437    37.314    
                         clock uncertainty           -0.180    37.134    
    SLICE_X111Y164       FDRE (Setup_fdre_C_D)        0.029    37.163    firh2/D_32/q_reg[8]
  -------------------------------------------------------------------
                         required time                         37.163    
                         arrival time                         -20.407    
  -------------------------------------------------------------------
                         slack                                 16.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 changevoice/Fir/dffre33/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.420%)  route 0.092ns (39.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.588    -0.647    changevoice/Fir/dffre33/clk_out1
    SLICE_X125Y132       FDRE                                         r  changevoice/Fir/dffre33/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  changevoice/Fir/dffre33/q_reg[0]/Q
                         net (fo=16, routed)          0.092    -0.414    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_0_2/DIA
    SLICE_X124Y132       RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.857    -0.423    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_0_2/WCLK
    SLICE_X124Y132       RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_0_2/RAMA/CLK
                         clock pessimism             -0.211    -0.634    
    SLICE_X124Y132       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.487    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 changevoice/Fir/dffre33/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_12_14/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.436%)  route 0.139ns (49.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.422ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.588    -0.647    changevoice/Fir/dffre33/clk_out1
    SLICE_X129Y132       FDRE                                         r  changevoice/Fir/dffre33/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  changevoice/Fir/dffre33/q_reg[14]/Q
                         net (fo=16, routed)          0.139    -0.368    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_12_14/DIC
    SLICE_X132Y132       RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_12_14/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.858    -0.422    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_12_14/WCLK
    SLICE_X132Y132       RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_12_14/RAMC/CLK
                         clock pessimism             -0.189    -0.611    
    SLICE_X132Y132       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.467    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 changevoice/Fir/dffre33/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_6_8/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.588    -0.647    changevoice/Fir/dffre33/clk_out1
    SLICE_X129Y132       FDRE                                         r  changevoice/Fir/dffre33/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  changevoice/Fir/dffre33/q_reg[6]/Q
                         net (fo=16, routed)          0.126    -0.380    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_6_8/DIA
    SLICE_X128Y134       RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_6_8/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.859    -0.421    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_6_8/WCLK
    SLICE_X128Y134       RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_6_8/RAMA/CLK
                         clock pessimism             -0.210    -0.631    
    SLICE_X128Y134       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.484    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 changevoice/Fir/dffre33/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.833%)  route 0.148ns (51.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.422ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.588    -0.647    changevoice/Fir/dffre33/clk_out1
    SLICE_X130Y132       FDRE                                         r  changevoice/Fir/dffre33/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  changevoice/Fir/dffre33/q_reg[12]/Q
                         net (fo=16, routed)          0.148    -0.358    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_12_14/DIA
    SLICE_X132Y132       RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.858    -0.422    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_12_14/WCLK
    SLICE_X132Y132       RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_12_14/RAMA/CLK
                         clock pessimism             -0.189    -0.611    
    SLICE_X132Y132       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.464    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 changevoice/Fir/dffre33/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.588    -0.647    changevoice/Fir/dffre33/clk_out1
    SLICE_X125Y132       FDRE                                         r  changevoice/Fir/dffre33/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  changevoice/Fir/dffre33/q_reg[2]/Q
                         net (fo=16, routed)          0.128    -0.378    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_0_2/DIC
    SLICE_X124Y132       RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.857    -0.423    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_0_2/WCLK
    SLICE_X124Y132       RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_0_2/RAMC/CLK
                         clock pessimism             -0.211    -0.634    
    SLICE_X124Y132       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.490    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 firh2/x_temp_reg[160]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh2/x_temp_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.424ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.586    -0.649    firh2/clk_out1
    SLICE_X113Y163       FDRE                                         r  firh2/x_temp_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y163       FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  firh2/x_temp_reg[160]/Q
                         net (fo=2, routed)           0.065    -0.443    firh2/data10[0]
    SLICE_X112Y163       FDRE                                         r  firh2/x_temp_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.855    -0.424    firh2/clk_out1
    SLICE_X112Y163       FDRE                                         r  firh2/x_temp_reg[144]/C
                         clock pessimism             -0.212    -0.636    
    SLICE_X112Y163       FDRE (Hold_fdre_C_D)         0.076    -0.560    firh2/x_temp_reg[144]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 firh1/x_temp_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh1/x_temp_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.433ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.579    -0.656    firh1/clk_out1
    SLICE_X121Y176       FDRE                                         r  firh1/x_temp_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y176       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  firh1/x_temp_reg[106]/Q
                         net (fo=2, routed)           0.056    -0.459    firh1/data6[10]
    SLICE_X121Y176       FDRE                                         r  firh1/x_temp_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.846    -0.433    firh1/clk_out1
    SLICE_X121Y176       FDRE                                         r  firh1/x_temp_reg[90]/C
                         clock pessimism             -0.223    -0.656    
    SLICE_X121Y176       FDRE (Hold_fdre_C_D)         0.075    -0.581    firh1/x_temp_reg[90]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 changevoice/inputaddr/c3/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/inputaddr/c3/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.618    -0.617    changevoice/inputaddr/c3/clk_out1
    SLICE_X141Y146       FDRE                                         r  changevoice/inputaddr/c3/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  changevoice/inputaddr/c3/q_reg[7]/Q
                         net (fo=7, routed)           0.076    -0.400    changevoice/inputaddr/c3/q_reg[10]_1
    SLICE_X140Y146       LUT6 (Prop_lut6_I2_O)        0.045    -0.355 r  changevoice/inputaddr/c3/q[10]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.355    changevoice/inputaddr/c3/q[10]_i_1__12_n_0
    SLICE_X140Y146       FDRE                                         r  changevoice/inputaddr/c3/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.890    -0.390    changevoice/inputaddr/c3/clk_out1
    SLICE_X140Y146       FDRE                                         r  changevoice/inputaddr/c3/q_reg[10]/C
                         clock pessimism             -0.214    -0.604    
    SLICE_X140Y146       FDRE (Hold_fdre_C_D)         0.121    -0.483    changevoice/inputaddr/c3/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 changevoice/Fir/dffre33/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_12_14/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.850%)  route 0.148ns (51.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.588    -0.647    changevoice/Fir/dffre33/clk_out1
    SLICE_X129Y132       FDRE                                         r  changevoice/Fir/dffre33/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  changevoice/Fir/dffre33/q_reg[14]/Q
                         net (fo=16, routed)          0.148    -0.359    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_12_14/DIC
    SLICE_X128Y130       RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_12_14/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.855    -0.425    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_12_14/WCLK
    SLICE_X128Y130       RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_12_14/RAMC/CLK
                         clock pessimism             -0.210    -0.635    
    SLICE_X128Y130       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.491    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 firh1/x_temp_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh1/x_temp_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.430ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.582    -0.653    firh1/clk_out1
    SLICE_X129Y177       FDRE                                         r  firh1/x_temp_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y177       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  firh1/x_temp_reg[108]/Q
                         net (fo=2, routed)           0.068    -0.444    firh1/data6[12]
    SLICE_X129Y177       FDRE                                         r  firh1/x_temp_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.849    -0.430    firh1/clk_out1
    SLICE_X129Y177       FDRE                                         r  firh1/x_temp_reg[92]/C
                         clock pessimism             -0.223    -0.653    
    SLICE_X129Y177       FDRE (Hold_fdre_C_D)         0.075    -0.578    firh1/x_temp_reg[92]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { DCM/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   DCM/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X114Y160  D1/q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X114Y160  D2/q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X141Y170  firh1/x_temp_reg[163]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X137Y172  firh1/x_temp_reg[164]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X129Y169  firh1/x_temp_reg[165]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X124Y175  firh1/x_temp_reg[166]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X121Y177  firh1/x_temp_reg[167]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X135Y173  firh1/x_temp_reg[168]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X116Y148  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_896_959_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X116Y148  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_896_959_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X116Y148  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_896_959_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X116Y148  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_896_959_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X120Y141  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_512_575_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X120Y141  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_512_575_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X120Y141  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_512_575_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X120Y141  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_512_575_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X120Y149  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X120Y148  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X124Y160  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_256_319_9_11/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X124Y160  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_256_319_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X120Y153  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_320_383_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X120Y153  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_320_383_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X120Y153  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_320_383_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X120Y153  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_320_383_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X120Y153  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_320_383_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X120Y153  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_320_383_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X120Y153  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_320_383_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X120Y153  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_320_383_0_2/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       76.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.331ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.842ns (24.276%)  route 2.627ns (75.724%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 77.754 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.672    -2.641    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y159       FDRE (Prop_fdre_C_Q)         0.419    -2.222 r  de_coder/v1/q_8/q_reg[2]/Q
                         net (fo=9, routed)           2.211    -0.012    de_coder/v1/q_8/q1[2]
    SLICE_X114Y160       LUT6 (Prop_lut6_I4_O)        0.299     0.287 r  de_coder/v1/q_8/q[7]_i_2__4/O
                         net (fo=2, routed)           0.416     0.703    de_coder/v1/q_8/q[7]_i_2__4_n_0
    SLICE_X114Y161       LUT2 (Prop_lut2_I0_O)        0.124     0.827 r  de_coder/v1/q_8/q[6]_i_1__10/O
                         net (fo=1, routed)           0.000     0.827    de_coder/v1/q_8/p_0_in__0[6]
    SLICE_X114Y161       FDRE                                         r  de_coder/v1/q_8/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.553    77.754    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y161       FDRE                                         r  de_coder/v1/q_8/q_reg[6]/C
                         clock pessimism             -0.422    77.333    
                         clock uncertainty           -0.203    77.129    
    SLICE_X114Y161       FDRE (Setup_fdre_C_D)        0.029    77.158    de_coder/v1/q_8/q_reg[6]
  -------------------------------------------------------------------
                         required time                         77.158    
                         arrival time                          -0.827    
  -------------------------------------------------------------------
                         slack                                 76.331    

Slack (MET) :             76.383ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.836ns (24.144%)  route 2.627ns (75.856%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 77.754 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.672    -2.641    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y159       FDRE (Prop_fdre_C_Q)         0.419    -2.222 r  de_coder/v1/q_8/q_reg[2]/Q
                         net (fo=9, routed)           2.211    -0.012    de_coder/v1/q_8/q1[2]
    SLICE_X114Y160       LUT6 (Prop_lut6_I4_O)        0.299     0.287 r  de_coder/v1/q_8/q[7]_i_2__4/O
                         net (fo=2, routed)           0.416     0.703    de_coder/v1/q_8/q[7]_i_2__4_n_0
    SLICE_X114Y161       LUT3 (Prop_lut3_I0_O)        0.118     0.821 r  de_coder/v1/q_8/q[7]_i_1__9/O
                         net (fo=1, routed)           0.000     0.821    de_coder/v1/q_8/p_0_in__0[7]
    SLICE_X114Y161       FDRE                                         r  de_coder/v1/q_8/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.553    77.754    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y161       FDRE                                         r  de_coder/v1/q_8/q_reg[7]/C
                         clock pessimism             -0.422    77.333    
                         clock uncertainty           -0.203    77.129    
    SLICE_X114Y161       FDRE (Setup_fdre_C_D)        0.075    77.204    de_coder/v1/q_8/q_reg[7]
  -------------------------------------------------------------------
                         required time                         77.204    
                         arrival time                          -0.821    
  -------------------------------------------------------------------
                         slack                                 76.383    

Slack (MET) :             77.046ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.580ns (20.849%)  route 2.202ns (79.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 77.755 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.672    -2.641    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y160       FDRE (Prop_fdre_C_Q)         0.456    -2.185 r  de_coder/v1/q_8/q_reg[3]/Q
                         net (fo=8, routed)           2.202     0.017    de_coder/v1/q_8/q1[3]
    SLICE_X115Y160       LUT6 (Prop_lut6_I0_O)        0.124     0.141 r  de_coder/v1/q_8/q[5]_i_1__15/O
                         net (fo=1, routed)           0.000     0.141    de_coder/v1/q_8/p_0_in__0[5]
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.554    77.755    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[5]/C
                         clock pessimism             -0.397    77.359    
                         clock uncertainty           -0.203    77.155    
    SLICE_X115Y160       FDRE (Setup_fdre_C_D)        0.031    77.186    de_coder/v1/q_8/q_reg[5]
  -------------------------------------------------------------------
                         required time                         77.186    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                 77.046    

Slack (MET) :             77.098ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.718ns (26.562%)  route 1.985ns (73.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 77.755 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.672    -2.641    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y159       FDRE (Prop_fdre_C_Q)         0.419    -2.222 r  de_coder/v1/q_8/q_reg[2]/Q
                         net (fo=9, routed)           1.985    -0.237    de_coder/v1/q_8/q1[2]
    SLICE_X115Y160       LUT4 (Prop_lut4_I2_O)        0.299     0.062 r  de_coder/v1/q_8/q[3]_i_1__15/O
                         net (fo=1, routed)           0.000     0.062    de_coder/v1/q_8/p_0_in__0[3]
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.554    77.755    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[3]/C
                         clock pessimism             -0.422    77.334    
                         clock uncertainty           -0.203    77.130    
    SLICE_X115Y160       FDRE (Setup_fdre_C_D)        0.029    77.159    de_coder/v1/q_8/q_reg[3]
  -------------------------------------------------------------------
                         required time                         77.159    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                 77.098    

Slack (MET) :             77.116ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.746ns (27.315%)  route 1.985ns (72.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 77.755 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.672    -2.641    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y159       FDRE (Prop_fdre_C_Q)         0.419    -2.222 r  de_coder/v1/q_8/q_reg[2]/Q
                         net (fo=9, routed)           1.985    -0.237    de_coder/v1/q_8/q1[2]
    SLICE_X115Y160       LUT5 (Prop_lut5_I0_O)        0.327     0.090 r  de_coder/v1/q_8/q[4]_i_1__13/O
                         net (fo=1, routed)           0.000     0.090    de_coder/v1/q_8/p_0_in__0[4]
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.554    77.755    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[4]/C
                         clock pessimism             -0.422    77.334    
                         clock uncertainty           -0.203    77.130    
    SLICE_X115Y160       FDRE (Setup_fdre_C_D)        0.075    77.205    de_coder/v1/q_8/q_reg[4]
  -------------------------------------------------------------------
                         required time                         77.205    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                 77.116    

Slack (MET) :             77.740ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.580ns (27.805%)  route 1.506ns (72.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 77.755 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.672    -2.641    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y159       FDRE (Prop_fdre_C_Q)         0.456    -2.185 r  de_coder/v1/q_8/q_reg[1]/Q
                         net (fo=7, routed)           1.506    -0.679    de_coder/v1/q_8/Q[0]
    SLICE_X114Y159       LUT2 (Prop_lut2_I1_O)        0.124    -0.555 r  de_coder/v1/q_8/q[1]_i_1__14/O
                         net (fo=1, routed)           0.000    -0.555    de_coder/v1/q_8/p_0_in__0[1]
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.554    77.755    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
                         clock pessimism             -0.397    77.359    
                         clock uncertainty           -0.203    77.155    
    SLICE_X114Y159       FDRE (Setup_fdre_C_D)        0.029    77.184    de_coder/v1/q_8/q_reg[1]
  -------------------------------------------------------------------
                         required time                         77.184    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                 77.740    

Slack (MET) :             77.760ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.606ns (28.693%)  route 1.506ns (71.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 77.755 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.672    -2.641    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y159       FDRE (Prop_fdre_C_Q)         0.456    -2.185 r  de_coder/v1/q_8/q_reg[1]/Q
                         net (fo=7, routed)           1.506    -0.679    de_coder/v1/q_8/Q[0]
    SLICE_X114Y159       LUT3 (Prop_lut3_I1_O)        0.150    -0.529 r  de_coder/v1/q_8/q[2]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.529    de_coder/v1/q_8/p_0_in__0[2]
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.554    77.755    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
                         clock pessimism             -0.397    77.359    
                         clock uncertainty           -0.203    77.155    
    SLICE_X114Y159       FDRE (Setup_fdre_C_D)        0.075    77.230    de_coder/v1/q_8/q_reg[2]
  -------------------------------------------------------------------
                         required time                         77.230    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                 77.760    

Slack (MET) :             78.564ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.580ns (45.891%)  route 0.684ns (54.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 77.755 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.672    -2.641    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y159       FDRE (Prop_fdre_C_Q)         0.456    -2.185 f  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.684    -1.502    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X114Y159       LUT1 (Prop_lut1_I0_O)        0.124    -1.378 r  de_coder/v1/q_8/q[0]_i_1__6/O
                         net (fo=1, routed)           0.000    -1.378    de_coder/v1/q_8/p_0_in__0[0]
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.554    77.755    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
                         clock pessimism             -0.397    77.359    
                         clock uncertainty           -0.203    77.155    
    SLICE_X114Y159       FDRE (Setup_fdre_C_D)        0.031    77.186    de_coder/v1/q_8/q_reg[0]
  -------------------------------------------------------------------
                         required time                         77.186    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                 78.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.588    -0.647    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y160       FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  de_coder/v1/q_8/q_reg[4]/Q
                         net (fo=7, routed)           0.082    -0.437    de_coder/v1/q_8/q1[4]
    SLICE_X115Y160       LUT6 (Prop_lut6_I4_O)        0.099    -0.338 r  de_coder/v1/q_8/q[5]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.338    de_coder/v1/q_8/p_0_in__0[5]
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.859    -0.421    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[5]/C
                         clock pessimism             -0.226    -0.647    
    SLICE_X115Y160       FDRE (Hold_fdre_C_D)         0.092    -0.555    de_coder/v1/q_8/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.187ns (44.522%)  route 0.233ns (55.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.589    -0.646    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y159       FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.233    -0.272    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X115Y160       LUT5 (Prop_lut5_I1_O)        0.046    -0.226 r  de_coder/v1/q_8/q[4]_i_1__13/O
                         net (fo=1, routed)           0.000    -0.226    de_coder/v1/q_8/p_0_in__0[4]
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.859    -0.421    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[4]/C
                         clock pessimism             -0.210    -0.631    
    SLICE_X115Y160       FDRE (Hold_fdre_C_D)         0.107    -0.524    de_coder/v1/q_8/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.390%)  route 0.233ns (55.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.589    -0.646    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y159       FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.233    -0.272    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X115Y160       LUT4 (Prop_lut4_I1_O)        0.045    -0.227 r  de_coder/v1/q_8/q[3]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.227    de_coder/v1/q_8/p_0_in__0[3]
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.859    -0.421    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[3]/C
                         clock pessimism             -0.210    -0.631    
    SLICE_X115Y160       FDRE (Hold_fdre_C_D)         0.091    -0.540    de_coder/v1/q_8/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.185ns (43.107%)  route 0.244ns (56.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.589    -0.646    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y159       FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.244    -0.261    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X114Y159       LUT3 (Prop_lut3_I0_O)        0.044    -0.217 r  de_coder/v1/q_8/q[2]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.217    de_coder/v1/q_8/p_0_in__0[2]
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.860    -0.420    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
                         clock pessimism             -0.226    -0.646    
    SLICE_X114Y159       FDRE (Hold_fdre_C_D)         0.107    -0.539    de_coder/v1/q_8/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.239%)  route 0.244ns (56.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.589    -0.646    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y159       FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.244    -0.261    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X114Y159       LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  de_coder/v1/q_8/q[1]_i_1__14/O
                         net (fo=1, routed)           0.000    -0.216    de_coder/v1/q_8/p_0_in__0[1]
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.860    -0.420    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
                         clock pessimism             -0.226    -0.646    
    SLICE_X114Y159       FDRE (Hold_fdre_C_D)         0.091    -0.555    de_coder/v1/q_8/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.871%)  route 0.248ns (57.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.589    -0.646    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y159       FDRE (Prop_fdre_C_Q)         0.141    -0.505 f  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.248    -0.257    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X114Y159       LUT1 (Prop_lut1_I0_O)        0.045    -0.212 r  de_coder/v1/q_8/q[0]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.212    de_coder/v1/q_8/p_0_in__0[0]
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.860    -0.420    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y159       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
                         clock pessimism             -0.226    -0.646    
    SLICE_X114Y159       FDRE (Hold_fdre_C_D)         0.092    -0.554    de_coder/v1/q_8/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.234ns (41.113%)  route 0.335ns (58.887%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.588    -0.647    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y160       FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  de_coder/v1/q_8/q_reg[5]/Q
                         net (fo=6, routed)           0.184    -0.322    de_coder/v1/q_8/q1[5]
    SLICE_X114Y160       LUT6 (Prop_lut6_I0_O)        0.045    -0.277 r  de_coder/v1/q_8/q[7]_i_2__4/O
                         net (fo=2, routed)           0.151    -0.126    de_coder/v1/q_8/q[7]_i_2__4_n_0
    SLICE_X114Y161       LUT3 (Prop_lut3_I0_O)        0.048    -0.078 r  de_coder/v1/q_8/q[7]_i_1__9/O
                         net (fo=1, routed)           0.000    -0.078    de_coder/v1/q_8/p_0_in__0[7]
    SLICE_X114Y161       FDRE                                         r  de_coder/v1/q_8/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.859    -0.421    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y161       FDRE                                         r  de_coder/v1/q_8/q_reg[7]/C
                         clock pessimism             -0.210    -0.631    
    SLICE_X114Y161       FDRE (Hold_fdre_C_D)         0.107    -0.524    de_coder/v1/q_8/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.231ns (40.801%)  route 0.335ns (59.199%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.588    -0.647    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y160       FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  de_coder/v1/q_8/q_reg[5]/Q
                         net (fo=6, routed)           0.184    -0.322    de_coder/v1/q_8/q1[5]
    SLICE_X114Y160       LUT6 (Prop_lut6_I0_O)        0.045    -0.277 r  de_coder/v1/q_8/q[7]_i_2__4/O
                         net (fo=2, routed)           0.151    -0.126    de_coder/v1/q_8/q[7]_i_2__4_n_0
    SLICE_X114Y161       LUT2 (Prop_lut2_I0_O)        0.045    -0.081 r  de_coder/v1/q_8/q[6]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.081    de_coder/v1/q_8/p_0_in__0[6]
    SLICE_X114Y161       FDRE                                         r  de_coder/v1/q_8/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.859    -0.421    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X114Y161       FDRE                                         r  de_coder/v1/q_8/q_reg[6]/C
                         clock pessimism             -0.210    -0.631    
    SLICE_X114Y161       FDRE (Hold_fdre_C_D)         0.091    -0.540    de_coder/v1/q_8/q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.459    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_DCM_PLL
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { DCM/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3   DCM/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         80.000      78.751     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X114Y159  de_coder/v1/q_8/q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X114Y159  de_coder/v1/q_8/q_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X114Y159  de_coder/v1/q_8/q_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X115Y160  de_coder/v1/q_8/q_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X115Y160  de_coder/v1/q_8/q_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X115Y160  de_coder/v1/q_8/q_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X114Y161  de_coder/v1/q_8/q_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X114Y161  de_coder/v1/q_8/q_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       80.000      80.000     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X114Y161  de_coder/v1/q_8/q_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X114Y161  de_coder/v1/q_8/q_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X114Y159  de_coder/v1/q_8/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X114Y159  de_coder/v1/q_8/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X114Y159  de_coder/v1/q_8/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X114Y159  de_coder/v1/q_8/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X114Y159  de_coder/v1/q_8/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X114Y159  de_coder/v1/q_8/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X115Y160  de_coder/v1/q_8/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X115Y160  de_coder/v1/q_8/q_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X115Y160  de_coder/v1/q_8/q_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X115Y160  de_coder/v1/q_8/q_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X115Y160  de_coder/v1/q_8/q_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X114Y161  de_coder/v1/q_8/q_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X114Y161  de_coder/v1/q_8/q_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X114Y159  de_coder/v1/q_8/q_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X114Y159  de_coder/v1/q_8/q_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X114Y159  de_coder/v1/q_8/q_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X114Y159  de_coder/v1/q_8/q_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X114Y159  de_coder/v1/q_8/q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_PLL
  To Clock:  clkfbout_DCM_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { DCM/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   DCM/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       36.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.343ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            D1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.718ns (22.754%)  route 2.438ns (77.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 37.755 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.672    -2.641    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y160       FDRE (Prop_fdre_C_Q)         0.419    -2.222 f  de_coder/v1/q_8/q_reg[4]/Q
                         net (fo=7, routed)           2.438     0.215    de_coder/v1/q_8/q1[4]
    SLICE_X114Y160       LUT6 (Prop_lut6_I2_O)        0.299     0.514 r  de_coder/v1/q_8/q[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.514    D1/NewFrame
    SLICE_X114Y160       FDRE                                         r  D1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        1.554    37.755    D1/clk_out1
    SLICE_X114Y160       FDRE                                         r  D1/q_reg[0]/C
                         clock pessimism             -0.604    37.151    
                         clock uncertainty           -0.323    36.828    
    SLICE_X114Y160       FDRE (Setup_fdre_C_D)        0.029    36.857    D1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         36.857    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                 36.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            D1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.186ns (18.411%)  route 0.824ns (81.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.588    -0.647    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X115Y160       FDRE                                         r  de_coder/v1/q_8/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y160       FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  de_coder/v1/q_8/q_reg[5]/Q
                         net (fo=6, routed)           0.824     0.318    de_coder/v1/q_8/q1[5]
    SLICE_X114Y160       LUT6 (Prop_lut6_I4_O)        0.045     0.363 r  de_coder/v1/q_8/q[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.363    D1/NewFrame
    SLICE_X114Y160       FDRE                                         r  D1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=2046, routed)        0.859    -0.421    D1/clk_out1
    SLICE_X114Y160       FDRE                                         r  D1/q_reg[0]/C
                         clock pessimism              0.097    -0.325    
                         clock uncertainty            0.323    -0.001    
    SLICE_X114Y160       FDRE (Hold_fdre_C_D)         0.091     0.090    D1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.273    





