============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Dec 18 2024  04:44:43 pm
  Module:                 mult_serial
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (534 ps) Setup Check with Pin regP_reg[63]/CK->D
          Group: clock
     Startpoint: (R) regP_reg[32]/CK
          Clock: (R) clock
       Endpoint: (R) regP_reg[63]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      15                  
       Uncertainty:-     100                  
     Required Time:=    1885                  
      Launch Clock:-       0                  
         Data Path:-    1350                  
             Slack:=     534                  

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  regP_reg[32]/CK         -       -      R     (arrival)      32    -     0     0       0    (-,-) 
  regP_reg[32]/Q          -       CK->Q  F     DFFHQX1LVT      3  4.6    25    50      50    (-,-) 
  add_60_55_g793__5115/CO -       B->CO  F     ADDHX1LVT       1  2.4    14    21      71    (-,-) 
  add_60_55_g792__1881/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    39     110    (-,-) 
  add_60_55_g791__6131/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     150    (-,-) 
  add_60_55_g790__7098/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     189    (-,-) 
  add_60_55_g789__8246/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     229    (-,-) 
  add_60_55_g788__5122/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     269    (-,-) 
  add_60_55_g787__1705/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     308    (-,-) 
  add_60_55_g786__2802/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     348    (-,-) 
  add_60_55_g785__1617/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     388    (-,-) 
  add_60_55_g784__3680/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     427    (-,-) 
  add_60_55_g783__6783/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     467    (-,-) 
  add_60_55_g782__5526/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     507    (-,-) 
  add_60_55_g781__8428/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     546    (-,-) 
  add_60_55_g780__4319/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     586    (-,-) 
  add_60_55_g779__6260/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     626    (-,-) 
  add_60_55_g778__5107/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     666    (-,-) 
  add_60_55_g777__2398/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     705    (-,-) 
  add_60_55_g776__5477/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     745    (-,-) 
  add_60_55_g775__6417/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     785    (-,-) 
  add_60_55_g774__7410/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     824    (-,-) 
  add_60_55_g773__1666/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     864    (-,-) 
  add_60_55_g772__2346/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     904    (-,-) 
  add_60_55_g771__2883/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     944    (-,-) 
  add_60_55_g770__9945/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     983    (-,-) 
  add_60_55_g769__9315/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40    1023    (-,-) 
  add_60_55_g768__6161/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40    1063    (-,-) 
  add_60_55_g767__4733/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40    1102    (-,-) 
  add_60_55_g766__7482/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40    1142    (-,-) 
  add_60_55_g765__5115/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40    1182    (-,-) 
  add_60_55_g764__1881/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40    1221    (-,-) 
  add_60_55_g763__6131/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40    1261    (-,-) 
  add_60_55_g762__7098/S  -       CI->S  R     ADDFX1LVT       1  1.9    15    55    1316    (-,-) 
  g5128__6260/Y           -       A1->Y  R     AO22X1LVT       1  2.1    17    34    1350    (-,-) 
  regP_reg[63]/D          <<<     -      R     DFFHQX1LVT      1    -     -     0    1350    (-,-) 
#--------------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Dec 18 2024  05:11:13 pm
  Module:                 mult_serial
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (534 ps) Setup Check with Pin regP_reg[63]/CK->D
          Group: clock
     Startpoint: (R) regP_reg[32]/CK
          Clock: (R) clock
       Endpoint: (R) regP_reg[63]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      15                  
       Uncertainty:-     100                  
     Required Time:=    1885                  
      Launch Clock:-       0                  
         Data Path:-    1350                  
             Slack:=     534                  

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  regP_reg[32]/CK         -       -      R     (arrival)      32    -     0     0       0    (-,-) 
  regP_reg[32]/Q          -       CK->Q  F     DFFHQX1LVT      3  4.6    25    50      50    (-,-) 
  add_60_55_g793__5115/CO -       B->CO  F     ADDHX1LVT       1  2.4    14    21      71    (-,-) 
  add_60_55_g792__1881/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    39     110    (-,-) 
  add_60_55_g791__6131/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     150    (-,-) 
  add_60_55_g790__7098/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     189    (-,-) 
  add_60_55_g789__8246/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     229    (-,-) 
  add_60_55_g788__5122/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     269    (-,-) 
  add_60_55_g787__1705/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     308    (-,-) 
  add_60_55_g786__2802/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     348    (-,-) 
  add_60_55_g785__1617/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     388    (-,-) 
  add_60_55_g784__3680/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     427    (-,-) 
  add_60_55_g783__6783/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     467    (-,-) 
  add_60_55_g782__5526/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     507    (-,-) 
  add_60_55_g781__8428/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     546    (-,-) 
  add_60_55_g780__4319/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     586    (-,-) 
  add_60_55_g779__6260/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     626    (-,-) 
  add_60_55_g778__5107/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     666    (-,-) 
  add_60_55_g777__2398/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     705    (-,-) 
  add_60_55_g776__5477/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     745    (-,-) 
  add_60_55_g775__6417/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     785    (-,-) 
  add_60_55_g774__7410/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     824    (-,-) 
  add_60_55_g773__1666/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     864    (-,-) 
  add_60_55_g772__2346/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     904    (-,-) 
  add_60_55_g771__2883/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     944    (-,-) 
  add_60_55_g770__9945/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40     983    (-,-) 
  add_60_55_g769__9315/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40    1023    (-,-) 
  add_60_55_g768__6161/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40    1063    (-,-) 
  add_60_55_g767__4733/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40    1102    (-,-) 
  add_60_55_g766__7482/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40    1142    (-,-) 
  add_60_55_g765__5115/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40    1182    (-,-) 
  add_60_55_g764__1881/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40    1221    (-,-) 
  add_60_55_g763__6131/CO -       CI->CO F     ADDFX1LVT       1  2.4    18    40    1261    (-,-) 
  add_60_55_g762__7098/S  -       CI->S  R     ADDFX1LVT       1  1.9    15    55    1316    (-,-) 
  g5128__6260/Y           -       A1->Y  R     AO22X1LVT       1  2.1    17    34    1350    (-,-) 
  regP_reg[63]/D          <<<     -      R     DFFHQX1LVT      1    -     -     0    1350    (-,-) 
#--------------------------------------------------------------------------------------------------

