lbl_80D13ABC:
/* 80D13ABC 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80D13AC0 00000004  7C 08 02 A6 */	mflr r0
/* 80D13AC4 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80D13AC8 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80D13ACC 00000010  7C 7F 1B 78 */	mr r31, r3
/* 80D13AD0 00000014  4B FF FC 29 */	bl fopAc_IsActor__FPv
/* 80D13AD4 00000018  2C 03 00 00 */	cmpwi r3, 0
/* 80D13AD8 0000001C  41 82 00 68 */	beq lbl_80D13B40
/* 80D13ADC 00000020  A8 1F 00 08 */	lha r0, 8(r31)
/* 80D13AE0 00000024  2C 00 01 FC */	cmpwi r0, 0x1fc
/* 80D13AE4 00000028  40 82 00 5C */	bne lbl_80D13B40
/* 80D13AE8 0000002C  7F E3 FB 78 */	mr r3, r31
/* 80D13AEC 00000030  4B FF FC 0D */	bl isWait__8daE_HZ_cFv
/* 80D13AF0 00000034  54 60 06 3E */	clrlwi r0, r3, 0x18
/* 80D13AF4 00000038  28 00 00 01 */	cmplwi r0, 1
/* 80D13AF8 0000003C  40 82 00 48 */	bne lbl_80D13B40
/* 80D13AFC 00000040  3C 60 00 00 */	lis r3, hz_check_pos_x@ha
/* 80D13B00 00000044  C0 23 00 00 */	lfs f1, hz_check_pos_x@l(r3)
/* 80D13B04 00000048  C0 1F 04 D0 */	lfs f0, 0x4d0(r31)
/* 80D13B08 0000004C  EC 41 00 28 */	fsubs f2, f1, f0
/* 80D13B0C 00000050  3C 60 00 00 */	lis r3, hz_check_pos_z@ha
/* 80D13B10 00000054  C0 23 00 00 */	lfs f1, hz_check_pos_z@l(r3)
/* 80D13B14 00000058  C0 1F 04 D8 */	lfs f0, 0x4d8(r31)
/* 80D13B18 0000005C  EC 01 00 28 */	fsubs f0, f1, f0
/* 80D13B1C 00000060  EC 22 00 B2 */	fmuls f1, f2, f2
/* 80D13B20 00000064  EC 00 00 32 */	fmuls f0, f0, f0
/* 80D13B24 00000068  EC 21 00 2A */	fadds f1, f1, f0
/* 80D13B28 0000006C  3C 60 00 00 */	lis r3, lit_3917@ha
/* 80D13B2C 00000070  C0 03 00 00 */	lfs f0, lit_3917@l(r3)
/* 80D13B30 00000074  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80D13B34 00000000  40 80 00 0C */	bge lbl_80D13B40
/* 80D13B38 00000004  7F E3 FB 78 */	mr r3, r31
/* 80D13B3C 00000008  48 00 00 08 */	b lbl_80D13B44
lbl_80D13B40:
/* 80D13B40 00000000  38 60 00 00 */	li r3, 0
lbl_80D13B44:
/* 80D13B44 00000000  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80D13B48 00000004  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80D13B4C 00000008  7C 08 03 A6 */	mtlr r0
/* 80D13B50 0000000C  38 21 00 10 */	addi r1, r1, 0x10
/* 80D13B54 00000010  4E 80 00 20 */	blr 
