# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Master_and_slave.srcs/sim_1/new/TB_Top_Func.vhd" \

# Do not sort compile order
nosort
