// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module eclair_forward_layer_1_1_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_val,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54_ap_vld,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53_ap_vld,
        LUT_B0_address0,
        LUT_B0_ce0,
        LUT_B0_q0,
        LUT_B1_address0,
        LUT_B1_ce0,
        LUT_B1_q0,
        LUT_B2_address0,
        LUT_B2_ce0,
        LUT_B2_q0,
        LUT_B3_address0,
        LUT_B3_ce0,
        LUT_B3_q0,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_address0,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_ce0,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_q0,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_address1,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_ce1,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_q1,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_address0,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_ce0,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_q0,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_address1,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_ce1,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_q1,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_address0,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_ce0,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_q0,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_address1,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_ce1,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_q1,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_address0,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_ce0,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_q0,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_address1,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_ce1,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_q1,
        ap_return
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] x_val;
output  [2:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54;
output   eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54_ap_vld;
output  [7:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53;
output   eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53_ap_vld;
output  [7:0] LUT_B0_address0;
output   LUT_B0_ce0;
input  [7:0] LUT_B0_q0;
output  [7:0] LUT_B1_address0;
output   LUT_B1_ce0;
input  [9:0] LUT_B1_q0;
output  [7:0] LUT_B2_address0;
output   LUT_B2_ce0;
input  [9:0] LUT_B2_q0;
output  [7:0] LUT_B3_address0;
output   LUT_B3_ce0;
input  [7:0] LUT_B3_q0;
output  [0:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_address0;
output   eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_ce0;
input  [15:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_q0;
output  [0:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_address1;
output   eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_ce1;
input  [15:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_q1;
output  [0:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_address0;
output   eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_ce0;
input  [15:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_q0;
output  [0:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_address1;
output   eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_ce1;
input  [15:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_q1;
output  [0:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_address0;
output   eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_ce0;
input  [15:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_q0;
output  [0:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_address1;
output   eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_ce1;
input  [15:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_q1;
output  [0:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_address0;
output   eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_ce0;
input  [15:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_q0;
output  [0:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_address1;
output   eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_ce1;
input  [15:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_q1;
output  [15:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54_ap_vld;
reg eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53_ap_vld;
reg[15:0] ap_return;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] tmp_2_fu_420_p3;
reg   [0:0] tmp_2_reg_1392;
wire   [15:0] t_1_fu_488_p2;
reg   [15:0] t_1_reg_1397;
wire   [0:0] and_ln12_1_fu_508_p2;
reg   [0:0] and_ln12_1_reg_1402;
wire   [0:0] icmp_ln12_2_fu_548_p2;
reg   [0:0] icmp_ln12_2_reg_1407;
wire   [0:0] and_ln12_4_fu_606_p2;
reg   [0:0] and_ln12_4_reg_1412;
wire   [0:0] xor_ln12_5_fu_618_p2;
reg   [0:0] xor_ln12_5_reg_1418;
wire   [0:0] tmp_10_fu_663_p3;
reg   [0:0] tmp_10_reg_1423;
wire    ap_CS_fsm_state2;
wire   [2:0] trunc_ln25_fu_719_p1;
reg   [2:0] trunc_ln25_reg_1428;
wire   [0:0] and_ln19_fu_813_p2;
reg   [0:0] and_ln19_reg_1433;
wire  signed [15:0] u_fu_847_p11;
reg  signed [15:0] u_reg_1438;
wire   [2:0] k_fu_877_p9;
reg   [2:0] k_reg_1444;
wire    ap_CS_fsm_state3;
wire   [1:0] trunc_ln19_fu_896_p1;
reg   [1:0] trunc_ln19_reg_1451;
reg   [9:0] b1_reg_1499;
wire    ap_CS_fsm_state4;
reg   [9:0] b2_reg_1504;
reg   [7:0] b3_reg_1509;
reg   [0:0] tmp_23_reg_1559;
wire    ap_CS_fsm_state5;
wire   [15:0] tmp_17_fu_1108_p11;
reg  signed [15:0] tmp_17_reg_1594;
wire  signed [25:0] mul_ln75_1_fu_1164_p2;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire  signed [26:0] grp_fu_1370_p3;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln69_fu_1004_p1;
wire   [63:0] zext_ln46_fu_908_p1;
wire   [63:0] zext_ln75_fu_1029_p1;
wire   [63:0] zext_ln75_1_fu_1050_p1;
wire   [63:0] zext_ln75_2_fu_1101_p1;
wire   [7:0] ui_fu_984_p3;
reg    LUT_B0_ce0_local;
reg    LUT_B1_ce0_local;
reg    LUT_B2_ce0_local;
reg    LUT_B3_ce0_local;
reg    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_ce0_local;
reg   [0:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_address0_local;
reg    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_ce1_local;
reg    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_ce0_local;
reg   [0:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_address0_local;
reg    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_ce1_local;
reg    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_ce0_local;
reg   [0:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_address0_local;
reg    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_ce1_local;
reg    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_ce0_local;
reg   [0:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_address0_local;
reg    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_ce1_local;
wire  signed [16:0] sext_ln12_fu_380_p1;
wire   [16:0] add_ln12_fu_384_p2;
wire   [26:0] tmp_fu_390_p3;
wire   [24:0] tmp_1_fu_402_p3;
wire  signed [28:0] sext_ln12_1_fu_398_p1;
wire  signed [28:0] sext_ln12_2_fu_410_p1;
wire   [28:0] add_ln12_1_fu_414_p2;
wire   [8:0] trunc_ln12_fu_446_p1;
wire   [0:0] tmp_5_fu_464_p3;
wire   [0:0] icmp_ln12_fu_450_p2;
wire   [0:0] or_ln12_fu_472_p2;
wire   [0:0] tmp_3_fu_438_p3;
wire   [0:0] and_ln12_fu_478_p2;
wire   [15:0] t_fu_428_p4;
wire   [15:0] zext_ln12_fu_484_p1;
wire   [0:0] tmp_6_fu_494_p3;
wire   [0:0] tmp_4_fu_456_p3;
wire   [0:0] xor_ln12_fu_502_p2;
wire   [1:0] tmp_7_fu_522_p4;
wire   [2:0] tmp_8_fu_538_p4;
wire   [0:0] icmp_ln12_3_fu_554_p2;
wire   [0:0] tmp_9_fu_514_p3;
wire   [0:0] icmp_ln12_1_fu_532_p2;
wire   [0:0] xor_ln12_1_fu_568_p2;
wire   [0:0] and_ln12_2_fu_574_p2;
wire   [0:0] select_ln12_fu_560_p3;
wire   [0:0] xor_ln12_3_fu_588_p2;
wire   [0:0] or_ln12_1_fu_594_p2;
wire   [0:0] xor_ln12_4_fu_600_p2;
wire   [0:0] select_ln12_1_fu_580_p3;
wire   [0:0] and_ln12_5_fu_612_p2;
wire   [0:0] and_ln12_3_fu_624_p2;
wire   [0:0] xor_ln12_2_fu_628_p2;
wire   [0:0] empty_fu_634_p2;
wire   [0:0] and_ln12_6_fu_639_p2;
wire   [0:0] or_ln12_2_fu_651_p2;
wire   [15:0] select_ln12_2_fu_644_p3;
wire   [15:0] t_2_fu_656_p3;
wire   [9:0] trunc_ln24_fu_687_p1;
wire   [5:0] tmp_s_fu_677_p4;
wire   [0:0] icmp_ln24_fu_691_p2;
wire   [5:0] add_ln24_fu_697_p2;
wire   [5:0] select_ln24_fu_703_p3;
wire   [5:0] ref_tmp_i_i_i_0_fu_711_p3;
wire   [0:0] tmp_11_fu_723_p3;
wire   [15:0] shl_ln_fu_731_p3;
wire   [15:0] select_ln25_fu_739_p3;
wire   [16:0] zext_ln25_fu_747_p1;
wire   [16:0] zext_ln25_1_fu_751_p1;
wire   [16:0] sub_ln25_fu_755_p2;
wire   [0:0] tmp_12_fu_761_p3;
wire   [0:0] tmp_13_fu_773_p3;
wire   [0:0] xor_ln25_fu_781_p2;
wire   [0:0] and_ln25_fu_787_p2;
wire   [0:0] icmp_ln19_fu_671_p2;
wire   [0:0] xor_ln15_fu_807_p2;
wire   [0:0] or_ln19_fu_819_p2;
wire   [0:0] xor_ln25_1_fu_793_p2;
wire   [0:0] xor_ln19_fu_825_p2;
wire   [0:0] and_ln25_1_fu_831_p2;
wire   [15:0] u_fu_847_p6;
wire   [15:0] u_fu_847_p8;
wire   [15:0] u_fu_847_p9;
wire   [2:0] u_fu_847_p10;
wire   [2:0] k_fu_877_p7;
wire   [1:0] k_fu_877_p8;
wire   [0:0] tmp_14_fu_900_p3;
wire   [30:0] tmp_15_fu_919_p3;
wire  signed [31:0] sext_ln48_1_fu_926_p1;
wire  signed [31:0] sext_ln48_fu_916_p1;
wire   [31:0] sub_ln48_fu_930_p2;
wire   [31:0] add_ln48_fu_936_p2;
wire   [19:0] trunc_ln48_fu_960_p1;
wire   [7:0] tmp_14_cast1_fu_942_p4;
wire   [0:0] icmp_ln48_fu_964_p2;
wire   [7:0] add_ln48_1_fu_970_p2;
wire   [0:0] tmp_20_fu_952_p3;
wire   [7:0] select_ln48_fu_976_p3;
wire   [2:0] add_ln75_fu_1016_p2;
wire   [0:0] tmp_21_fu_1021_p3;
wire   [2:0] add_ln75_1_fu_1037_p2;
wire   [0:0] tmp_22_fu_1042_p3;
wire   [2:0] add_ln75_2_fu_1058_p2;
wire   [15:0] tmp_16_fu_1071_p9;
wire  signed [15:0] tmp_16_fu_1071_p11;
wire   [15:0] tmp_17_fu_1108_p9;
wire   [15:0] tmp_18_fu_1131_p9;
wire  signed [15:0] tmp_18_fu_1131_p11;
wire   [9:0] mul_ln75_1_fu_1164_p1;
wire   [15:0] tmp_19_fu_1170_p9;
wire  signed [15:0] tmp_19_fu_1170_p11;
wire  signed [25:0] grp_fu_1361_p3;
wire  signed [26:0] grp_fu_1378_p3;
wire    ap_CS_fsm_state9;
wire   [8:0] trunc_ln75_fu_1226_p1;
wire   [0:0] tmp_27_fu_1242_p3;
wire   [0:0] icmp_ln75_fu_1229_p2;
wire   [0:0] or_ln75_fu_1249_p2;
wire   [0:0] tmp_25_fu_1219_p3;
wire   [0:0] and_ln75_fu_1255_p2;
wire   [15:0] trunc_ln2_fu_1210_p4;
wire   [15:0] zext_ln75_3_fu_1261_p1;
wire   [15:0] add_ln75_6_fu_1265_p2;
wire   [0:0] tmp_26_fu_1235_p3;
wire   [0:0] tmp_28_fu_1271_p3;
wire   [0:0] xor_ln75_fu_1279_p2;
wire   [0:0] tmp_24_fu_1203_p3;
wire   [0:0] or_ln75_3_fu_1285_p2;
wire   [0:0] xor_ln75_2_fu_1291_p2;
wire   [0:0] xor_ln75_3_fu_1303_p2;
wire   [0:0] or_ln75_1_fu_1309_p2;
wire   [0:0] xor_ln75_1_fu_1297_p2;
wire   [0:0] or_ln75_4_fu_1321_p2;
wire   [0:0] xor_ln75_4_fu_1327_p2;
wire   [0:0] and_ln75_1_fu_1315_p2;
wire   [0:0] and_ln75_2_fu_1333_p2;
wire   [0:0] or_ln75_2_fu_1347_p2;
wire   [15:0] select_ln75_fu_1339_p3;
wire   [7:0] grp_fu_1361_p1;
wire   [9:0] grp_fu_1370_p1;
wire   [7:0] grp_fu_1378_p1;
wire   [15:0] o_sum_fu_1353_p3;
reg   [15:0] ap_return_preg;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire   [23:0] grp_fu_1361_p10;
wire   [25:0] grp_fu_1370_p10;
wire   [23:0] grp_fu_1378_p10;
wire   [25:0] mul_ln75_1_fu_1164_p10;
wire  signed [2:0] u_fu_847_p1;
wire   [2:0] u_fu_847_p3;
wire   [2:0] u_fu_847_p5;
wire   [2:0] u_fu_847_p7;
wire  signed [1:0] k_fu_877_p1;
wire   [1:0] k_fu_877_p3;
wire   [1:0] k_fu_877_p5;
wire   [1:0] tmp_16_fu_1071_p1;
wire   [1:0] tmp_16_fu_1071_p3;
wire  signed [1:0] tmp_16_fu_1071_p5;
wire  signed [1:0] tmp_16_fu_1071_p7;
wire  signed [1:0] tmp_17_fu_1108_p1;
wire   [1:0] tmp_17_fu_1108_p3;
wire   [1:0] tmp_17_fu_1108_p5;
wire  signed [1:0] tmp_17_fu_1108_p7;
wire  signed [1:0] tmp_18_fu_1131_p1;
wire  signed [1:0] tmp_18_fu_1131_p3;
wire   [1:0] tmp_18_fu_1131_p5;
wire   [1:0] tmp_18_fu_1131_p7;
wire   [1:0] tmp_19_fu_1170_p1;
wire  signed [1:0] tmp_19_fu_1170_p3;
wire  signed [1:0] tmp_19_fu_1170_p5;
wire   [1:0] tmp_19_fu_1170_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_return_preg = 16'd0;
end

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_9_3_16_1_1_U1(
    .din0(16'd0),
    .din1(16'd1024),
    .din2(u_fu_847_p6),
    .din3(u_fu_847_p8),
    .def(u_fu_847_p9),
    .sel(u_fu_847_p10),
    .dout(u_fu_847_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_7_2_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 3 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 3 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 3 ),
    .def_WIDTH( 3 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
sparsemux_7_2_3_1_1_U2(
    .din0(3'd0),
    .din1(3'd4),
    .din2(trunc_ln25_reg_1428),
    .def(k_fu_877_p7),
    .sel(k_fu_877_p8),
    .dout(k_fu_877_p9)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U3(
    .din0(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_q0),
    .din1(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_q0),
    .din2(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_q0),
    .din3(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_q0),
    .def(tmp_16_fu_1071_p9),
    .sel(trunc_ln19_reg_1451),
    .dout(tmp_16_fu_1071_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U4(
    .din0(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_q1),
    .din1(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_q1),
    .din2(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_q1),
    .din3(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_q1),
    .def(tmp_17_fu_1108_p9),
    .sel(trunc_ln19_reg_1451),
    .dout(tmp_17_fu_1108_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U5(
    .din0(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_q0),
    .din1(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_q0),
    .din2(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_q0),
    .din3(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_q0),
    .def(tmp_18_fu_1131_p9),
    .sel(trunc_ln19_reg_1451),
    .dout(tmp_18_fu_1131_p11)
);

eclair_mul_16s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_1_U6(
    .din0(tmp_17_reg_1594),
    .din1(mul_ln75_1_fu_1164_p1),
    .dout(mul_ln75_1_fu_1164_p2)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U7(
    .din0(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_q0),
    .din1(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_q0),
    .din2(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_q0),
    .din3(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_q0),
    .def(tmp_19_fu_1170_p9),
    .sel(trunc_ln19_reg_1451),
    .dout(tmp_19_fu_1170_p11)
);

eclair_mac_muladd_16s_8ns_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_16s_8ns_26s_26_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_16_fu_1071_p11),
    .din1(grp_fu_1361_p1),
    .din2(mul_ln75_1_fu_1164_p2),
    .ce(1'b1),
    .dout(grp_fu_1361_p3)
);

eclair_mac_muladd_16s_10ns_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_10ns_26s_27_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_18_fu_1131_p11),
    .din1(grp_fu_1370_p1),
    .din2(grp_fu_1361_p3),
    .ce(1'b1),
    .dout(grp_fu_1370_p3)
);

eclair_mac_muladd_16s_8ns_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_8ns_27s_27_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_19_fu_1170_p11),
    .din1(grp_fu_1378_p1),
    .din2(grp_fu_1370_p3),
    .ce(1'b1),
    .dout(grp_fu_1378_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_return_preg <= o_sum_fu_1353_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        and_ln12_1_reg_1402 <= and_ln12_1_fu_508_p2;
        and_ln12_4_reg_1412 <= and_ln12_4_fu_606_p2;
        icmp_ln12_2_reg_1407 <= icmp_ln12_2_fu_548_p2;
        t_1_reg_1397 <= t_1_fu_488_p2;
        tmp_2_reg_1392 <= add_ln12_1_fu_414_p2[32'd28];
        xor_ln12_5_reg_1418 <= xor_ln12_5_fu_618_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        and_ln19_reg_1433 <= and_ln19_fu_813_p2;
        tmp_10_reg_1423 <= t_2_fu_656_p3[32'd15];
        trunc_ln25_reg_1428 <= trunc_ln25_fu_719_p1;
        u_reg_1438 <= u_fu_847_p11;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        b1_reg_1499 <= LUT_B1_q0;
        b2_reg_1504 <= LUT_B2_q0;
        b3_reg_1509 <= LUT_B3_q0;
        tmp_23_reg_1559 <= add_ln75_2_fu_1058_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        k_reg_1444 <= k_fu_877_p9;
        trunc_ln19_reg_1451 <= trunc_ln19_fu_896_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_17_reg_1594 <= tmp_17_fu_1108_p11;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        LUT_B0_ce0_local = 1'b1;
    end else begin
        LUT_B0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        LUT_B1_ce0_local = 1'b1;
    end else begin
        LUT_B1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        LUT_B2_ce0_local = 1'b1;
    end else begin
        LUT_B2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        LUT_B3_ce0_local = 1'b1;
    end else begin
        LUT_B3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_return = o_sum_fu_1353_p3;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_address0_local = zext_ln75_2_fu_1101_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_address0_local = zext_ln75_1_fu_1050_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_address0_local = zext_ln46_fu_908_p1;
    end else begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_ce0_local = 1'b1;
    end else begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_ce1_local = 1'b1;
    end else begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_address0_local = zext_ln75_2_fu_1101_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_address0_local = zext_ln75_1_fu_1050_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_address0_local = zext_ln46_fu_908_p1;
    end else begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_ce0_local = 1'b1;
    end else begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_ce1_local = 1'b1;
    end else begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_address0_local = zext_ln75_2_fu_1101_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_address0_local = zext_ln75_1_fu_1050_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_address0_local = zext_ln46_fu_908_p1;
    end else begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_ce0_local = 1'b1;
    end else begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_ce1_local = 1'b1;
    end else begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_address0_local = zext_ln75_2_fu_1101_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_address0_local = zext_ln75_1_fu_1050_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_address0_local = zext_ln46_fu_908_p1;
    end else begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_ce0_local = 1'b1;
    end else begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_ce1_local = 1'b1;
    end else begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54_ap_vld = 1'b1;
    end else begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53_ap_vld = 1'b1;
    end else begin
        eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LUT_B0_address0 = zext_ln69_fu_1004_p1;

assign LUT_B0_ce0 = LUT_B0_ce0_local;

assign LUT_B1_address0 = zext_ln69_fu_1004_p1;

assign LUT_B1_ce0 = LUT_B1_ce0_local;

assign LUT_B2_address0 = zext_ln69_fu_1004_p1;

assign LUT_B2_ce0 = LUT_B2_ce0_local;

assign LUT_B3_address0 = zext_ln69_fu_1004_p1;

assign LUT_B3_ce0 = LUT_B3_ce0_local;

assign add_ln12_1_fu_414_p2 = ($signed(sext_ln12_1_fu_398_p1) + $signed(sext_ln12_2_fu_410_p1));

assign add_ln12_fu_384_p2 = ($signed(sext_ln12_fu_380_p1) + $signed(17'd2048));

assign add_ln24_fu_697_p2 = (tmp_s_fu_677_p4 + 6'd1);

assign add_ln48_1_fu_970_p2 = (tmp_14_cast1_fu_942_p4 + 8'd1);

assign add_ln48_fu_936_p2 = (sub_ln48_fu_930_p2 + 32'd524288);

assign add_ln75_1_fu_1037_p2 = (k_reg_1444 + 3'd2);

assign add_ln75_2_fu_1058_p2 = (k_reg_1444 + 3'd3);

assign add_ln75_6_fu_1265_p2 = (trunc_ln2_fu_1210_p4 + zext_ln75_3_fu_1261_p1);

assign add_ln75_fu_1016_p2 = (k_reg_1444 + 3'd1);

assign and_ln12_1_fu_508_p2 = (xor_ln12_fu_502_p2 & tmp_4_fu_456_p3);

assign and_ln12_2_fu_574_p2 = (xor_ln12_1_fu_568_p2 & icmp_ln12_1_fu_532_p2);

assign and_ln12_3_fu_624_p2 = (icmp_ln12_2_reg_1407 & and_ln12_1_reg_1402);

assign and_ln12_4_fu_606_p2 = (xor_ln12_4_fu_600_p2 & or_ln12_1_fu_594_p2);

assign and_ln12_5_fu_612_p2 = (tmp_6_fu_494_p3 & select_ln12_1_fu_580_p3);

assign and_ln12_6_fu_639_p2 = (xor_ln12_5_reg_1418 & empty_fu_634_p2);

assign and_ln12_fu_478_p2 = (tmp_3_fu_438_p3 & or_ln12_fu_472_p2);

assign and_ln19_fu_813_p2 = (xor_ln15_fu_807_p2 & icmp_ln19_fu_671_p2);

assign and_ln25_1_fu_831_p2 = (xor_ln25_1_fu_793_p2 & xor_ln19_fu_825_p2);

assign and_ln25_fu_787_p2 = (xor_ln25_fu_781_p2 & tmp_13_fu_773_p3);

assign and_ln75_1_fu_1315_p2 = (xor_ln75_1_fu_1297_p2 & or_ln75_1_fu_1309_p2);

assign and_ln75_2_fu_1333_p2 = (xor_ln75_4_fu_1327_p2 & tmp_24_fu_1203_p3);

assign and_ln75_fu_1255_p2 = (tmp_25_fu_1219_p3 & or_ln75_fu_1249_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_address0 = eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_address0_local;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_address1 = zext_ln75_fu_1029_p1;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_ce0 = eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_ce0_local;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_ce1 = eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_ce1_local;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_address0 = eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_address0_local;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_address1 = zext_ln75_fu_1029_p1;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_ce0 = eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_ce0_local;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_ce1 = eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_ce1_local;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_address0 = eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_address0_local;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_address1 = zext_ln75_fu_1029_p1;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_ce0 = eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_ce0_local;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_ce1 = eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_ce1_local;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_address0 = eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_address0_local;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_address1 = zext_ln75_fu_1029_p1;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_ce0 = eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_ce0_local;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_ce1 = eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_ce1_local;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54 = k_fu_877_p9;

assign eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53 = ui_fu_984_p3;

assign empty_fu_634_p2 = (xor_ln12_2_fu_628_p2 & tmp_2_reg_1392);

assign grp_fu_1361_p1 = grp_fu_1361_p10;

assign grp_fu_1361_p10 = LUT_B0_q0;

assign grp_fu_1370_p1 = grp_fu_1370_p10;

assign grp_fu_1370_p10 = b2_reg_1504;

assign grp_fu_1378_p1 = grp_fu_1378_p10;

assign grp_fu_1378_p10 = b3_reg_1509;

assign icmp_ln12_1_fu_532_p2 = ((tmp_7_fu_522_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln12_2_fu_548_p2 = ((tmp_8_fu_538_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln12_3_fu_554_p2 = ((tmp_8_fu_538_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln12_fu_450_p2 = ((trunc_ln12_fu_446_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln19_fu_671_p2 = (($signed(t_2_fu_656_p3) > $signed(16'd5119)) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_691_p2 = ((trunc_ln24_fu_687_p1 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_964_p2 = ((trunc_ln48_fu_960_p1 != 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_1229_p2 = ((trunc_ln75_fu_1226_p1 != 9'd0) ? 1'b1 : 1'b0);

assign k_fu_877_p7 = 'bx;

assign k_fu_877_p8 = {{tmp_10_reg_1423}, {and_ln19_reg_1433}};

assign mul_ln75_1_fu_1164_p1 = mul_ln75_1_fu_1164_p10;

assign mul_ln75_1_fu_1164_p10 = b1_reg_1499;

assign o_sum_fu_1353_p3 = ((or_ln75_2_fu_1347_p2[0:0] == 1'b1) ? select_ln75_fu_1339_p3 : add_ln75_6_fu_1265_p2);

assign or_ln12_1_fu_594_p2 = (xor_ln12_3_fu_588_p2 | tmp_6_fu_494_p3);

assign or_ln12_2_fu_651_p2 = (and_ln12_6_fu_639_p2 | and_ln12_4_reg_1412);

assign or_ln12_fu_472_p2 = (tmp_5_fu_464_p3 | icmp_ln12_fu_450_p2);

assign or_ln19_fu_819_p2 = (tmp_10_fu_663_p3 | icmp_ln19_fu_671_p2);

assign or_ln75_1_fu_1309_p2 = (xor_ln75_3_fu_1303_p2 | tmp_28_fu_1271_p3);

assign or_ln75_2_fu_1347_p2 = (and_ln75_2_fu_1333_p2 | and_ln75_1_fu_1315_p2);

assign or_ln75_3_fu_1285_p2 = (xor_ln75_fu_1279_p2 | tmp_28_fu_1271_p3);

assign or_ln75_4_fu_1321_p2 = (tmp_28_fu_1271_p3 | tmp_26_fu_1235_p3);

assign or_ln75_fu_1249_p2 = (tmp_27_fu_1242_p3 | icmp_ln75_fu_1229_p2);

assign ref_tmp_i_i_i_0_fu_711_p3 = ((tmp_10_fu_663_p3[0:0] == 1'b1) ? select_ln24_fu_703_p3 : tmp_s_fu_677_p4);

assign select_ln12_1_fu_580_p3 = ((and_ln12_1_fu_508_p2[0:0] == 1'b1) ? and_ln12_2_fu_574_p2 : icmp_ln12_2_fu_548_p2);

assign select_ln12_2_fu_644_p3 = ((and_ln12_4_reg_1412[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln12_fu_560_p3 = ((and_ln12_1_fu_508_p2[0:0] == 1'b1) ? icmp_ln12_2_fu_548_p2 : icmp_ln12_3_fu_554_p2);

assign select_ln24_fu_703_p3 = ((icmp_ln24_fu_691_p2[0:0] == 1'b1) ? add_ln24_fu_697_p2 : tmp_s_fu_677_p4);

assign select_ln25_fu_739_p3 = ((tmp_11_fu_723_p3[0:0] == 1'b1) ? 16'd32768 : shl_ln_fu_731_p3);

assign select_ln48_fu_976_p3 = ((icmp_ln48_fu_964_p2[0:0] == 1'b1) ? add_ln48_1_fu_970_p2 : tmp_14_cast1_fu_942_p4);

assign select_ln75_fu_1339_p3 = ((and_ln75_1_fu_1315_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign sext_ln12_1_fu_398_p1 = $signed(tmp_fu_390_p3);

assign sext_ln12_2_fu_410_p1 = $signed(tmp_1_fu_402_p3);

assign sext_ln12_fu_380_p1 = $signed(x_val);

assign sext_ln48_1_fu_926_p1 = $signed(tmp_15_fu_919_p3);

assign sext_ln48_fu_916_p1 = u_reg_1438;

assign shl_ln_fu_731_p3 = {{ref_tmp_i_i_i_0_fu_711_p3}, {10'd0}};

assign sub_ln25_fu_755_p2 = (zext_ln25_fu_747_p1 - zext_ln25_1_fu_751_p1);

assign sub_ln48_fu_930_p2 = ($signed(sext_ln48_1_fu_926_p1) - $signed(sext_ln48_fu_916_p1));

assign t_1_fu_488_p2 = (t_fu_428_p4 + zext_ln12_fu_484_p1);

assign t_2_fu_656_p3 = ((or_ln12_2_fu_651_p2[0:0] == 1'b1) ? select_ln12_2_fu_644_p3 : t_1_reg_1397);

assign t_fu_428_p4 = {{add_ln12_1_fu_414_p2[25:10]}};

assign tmp_10_fu_663_p3 = t_2_fu_656_p3[32'd15];

assign tmp_11_fu_723_p3 = ref_tmp_i_i_i_0_fu_711_p3[32'd5];

assign tmp_12_fu_761_p3 = sub_ln25_fu_755_p2[32'd16];

assign tmp_13_fu_773_p3 = sub_ln25_fu_755_p2[32'd15];

assign tmp_14_cast1_fu_942_p4 = {{add_ln48_fu_936_p2[27:20]}};

assign tmp_14_fu_900_p3 = k_fu_877_p9[32'd2];

assign tmp_15_fu_919_p3 = {{u_reg_1438}, {15'd0}};

assign tmp_16_fu_1071_p9 = 'bx;

assign tmp_17_fu_1108_p9 = 'bx;

assign tmp_18_fu_1131_p9 = 'bx;

assign tmp_19_fu_1170_p9 = 'bx;

assign tmp_1_fu_402_p3 = {{add_ln12_fu_384_p2}, {8'd0}};

assign tmp_20_fu_952_p3 = add_ln48_fu_936_p2[32'd31];

assign tmp_21_fu_1021_p3 = add_ln75_fu_1016_p2[32'd2];

assign tmp_22_fu_1042_p3 = add_ln75_1_fu_1037_p2[32'd2];

assign tmp_24_fu_1203_p3 = grp_fu_1378_p3[32'd26];

assign tmp_25_fu_1219_p3 = grp_fu_1378_p3[32'd9];

assign tmp_26_fu_1235_p3 = grp_fu_1378_p3[32'd25];

assign tmp_27_fu_1242_p3 = grp_fu_1378_p3[32'd10];

assign tmp_28_fu_1271_p3 = add_ln75_6_fu_1265_p2[32'd15];

assign tmp_2_fu_420_p3 = add_ln12_1_fu_414_p2[32'd28];

assign tmp_3_fu_438_p3 = add_ln12_1_fu_414_p2[32'd9];

assign tmp_4_fu_456_p3 = add_ln12_1_fu_414_p2[32'd25];

assign tmp_5_fu_464_p3 = add_ln12_1_fu_414_p2[32'd10];

assign tmp_6_fu_494_p3 = t_1_fu_488_p2[32'd15];

assign tmp_7_fu_522_p4 = {{add_ln12_1_fu_414_p2[28:27]}};

assign tmp_8_fu_538_p4 = {{add_ln12_1_fu_414_p2[28:26]}};

assign tmp_9_fu_514_p3 = add_ln12_1_fu_414_p2[32'd26];

assign tmp_fu_390_p3 = {{add_ln12_fu_384_p2}, {10'd0}};

assign tmp_s_fu_677_p4 = {{t_2_fu_656_p3[15:10]}};

assign trunc_ln12_fu_446_p1 = add_ln12_1_fu_414_p2[8:0];

assign trunc_ln19_fu_896_p1 = k_fu_877_p9[1:0];

assign trunc_ln24_fu_687_p1 = t_2_fu_656_p3[9:0];

assign trunc_ln25_fu_719_p1 = ref_tmp_i_i_i_0_fu_711_p3[2:0];

assign trunc_ln2_fu_1210_p4 = {{grp_fu_1378_p3[25:10]}};

assign trunc_ln48_fu_960_p1 = add_ln48_fu_936_p2[19:0];

assign trunc_ln75_fu_1226_p1 = grp_fu_1378_p3[8:0];

assign u_fu_847_p10 = {{{tmp_10_fu_663_p3}, {and_ln19_fu_813_p2}}, {and_ln25_1_fu_831_p2}};

assign u_fu_847_p6 = ((and_ln25_fu_787_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign u_fu_847_p8 = sub_ln25_fu_755_p2[15:0];

assign u_fu_847_p9 = 'bx;

assign ui_fu_984_p3 = ((tmp_20_fu_952_p3[0:0] == 1'b1) ? select_ln48_fu_976_p3 : tmp_14_cast1_fu_942_p4);

assign xor_ln12_1_fu_568_p2 = (tmp_9_fu_514_p3 ^ 1'd1);

assign xor_ln12_2_fu_628_p2 = (1'd1 ^ and_ln12_3_fu_624_p2);

assign xor_ln12_3_fu_588_p2 = (select_ln12_fu_560_p3 ^ 1'd1);

assign xor_ln12_4_fu_600_p2 = (tmp_2_fu_420_p3 ^ 1'd1);

assign xor_ln12_5_fu_618_p2 = (1'd1 ^ and_ln12_5_fu_612_p2);

assign xor_ln12_fu_502_p2 = (tmp_6_fu_494_p3 ^ 1'd1);

assign xor_ln15_fu_807_p2 = (tmp_10_fu_663_p3 ^ 1'd1);

assign xor_ln19_fu_825_p2 = (or_ln19_fu_819_p2 ^ 1'd1);

assign xor_ln25_1_fu_793_p2 = (tmp_13_fu_773_p3 ^ tmp_12_fu_761_p3);

assign xor_ln25_fu_781_p2 = (tmp_12_fu_761_p3 ^ 1'd1);

assign xor_ln75_1_fu_1297_p2 = (tmp_24_fu_1203_p3 ^ 1'd1);

assign xor_ln75_2_fu_1291_p2 = (tmp_24_fu_1203_p3 ^ or_ln75_3_fu_1285_p2);

assign xor_ln75_3_fu_1303_p2 = (xor_ln75_2_fu_1291_p2 ^ 1'd1);

assign xor_ln75_4_fu_1327_p2 = (or_ln75_4_fu_1321_p2 ^ 1'd1);

assign xor_ln75_fu_1279_p2 = (tmp_26_fu_1235_p3 ^ 1'd1);

assign zext_ln12_fu_484_p1 = and_ln12_fu_478_p2;

assign zext_ln25_1_fu_751_p1 = select_ln25_fu_739_p3;

assign zext_ln25_fu_747_p1 = t_2_fu_656_p3;

assign zext_ln46_fu_908_p1 = tmp_14_fu_900_p3;

assign zext_ln69_fu_1004_p1 = ui_fu_984_p3;

assign zext_ln75_1_fu_1050_p1 = tmp_22_fu_1042_p3;

assign zext_ln75_2_fu_1101_p1 = tmp_23_reg_1559;

assign zext_ln75_3_fu_1261_p1 = and_ln75_fu_1255_p2;

assign zext_ln75_fu_1029_p1 = tmp_21_fu_1021_p3;

endmodule //eclair_forward_layer_1_1_s
