/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_6z ? celloutsig_1_6z : celloutsig_1_1z[1];
  assign celloutsig_1_16z = !(celloutsig_1_10z ? celloutsig_1_8z[1] : celloutsig_1_14z[6]);
  assign celloutsig_1_3z = ~(in_data[135] | celloutsig_1_1z[4]);
  assign celloutsig_1_9z = ~(celloutsig_1_8z[0] | celloutsig_1_4z[6]);
  assign celloutsig_0_0z = in_data[65] | in_data[86];
  reg [3:0] _05_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 4'h0;
    else _05_ <= { in_data[49:48], celloutsig_0_5z, celloutsig_0_5z };
  assign out_data[35:32] = _05_;
  reg [4:0] _06_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 5'h00;
    else _06_ <= { celloutsig_1_5z[2:0], celloutsig_1_16z, celloutsig_1_18z };
  assign out_data[100:96] = _06_;
  assign celloutsig_1_15z = celloutsig_1_4z[8:1] && { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_4z } % { 1'h1, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_14z = { in_data[187:179], celloutsig_1_10z } % { 1'h1, celloutsig_1_4z };
  assign celloutsig_1_5z = celloutsig_1_1z[3:0] * celloutsig_1_4z[8:5];
  assign celloutsig_1_8z = { in_data[173:169], celloutsig_1_2z } * { celloutsig_1_4z[8:1], celloutsig_1_6z };
  assign celloutsig_0_2z = { in_data[54], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } * in_data[12:9];
  assign celloutsig_1_2z = - celloutsig_1_1z[3:0];
  assign celloutsig_0_1z = in_data[66:61] !== { in_data[60:59], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[19:18], celloutsig_0_0z, celloutsig_0_3z } | { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_7z = & in_data[57:45];
  assign celloutsig_1_6z = & { celloutsig_1_3z, celloutsig_1_2z, in_data[123:116] };
  assign celloutsig_0_3z = | { celloutsig_0_2z[2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_5z = ^ { in_data[93:80], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[113:109] << in_data[155:151];
  assign celloutsig_1_4z = in_data[125:117] << { celloutsig_1_0z[4:1], celloutsig_1_1z };
  assign celloutsig_1_1z = celloutsig_1_0z >>> celloutsig_1_0z;
  assign celloutsig_1_18z = ~((celloutsig_1_2z[2] & celloutsig_1_1z[0]) | (celloutsig_1_15z & celloutsig_1_16z));
  assign { out_data[128], out_data[4:0] } = { celloutsig_1_18z, celloutsig_0_9z };
endmodule
