Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov  5 01:12:21 2019
| Host         : DESKTOP-6FMUF9B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_timing_summary_routed.rpt -pb Lab5_timing_summary_routed.pb -rpx Lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.448        0.000                      0                  223        0.122        0.000                      0                  223        0.540        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk                 {0.000 4.000}        8.000           125.000         
  clk_out1_pxl_clk_gen  {0.000 6.737}        13.474          74.219          
    CLKFBIN             {0.000 6.737}        13.474          74.219          
    PixelClkIO          {0.000 6.737}        13.474          74.219          
    SerialClkIO         {0.000 1.347}        2.695           371.094         
  clkfbout_pxl_clk_gen  {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_pxl_clk_gen        2.448        0.000                      0                  181        0.122        0.000                      0                  181        3.737        0.000                       0                   104  
    CLKFBIN                                                                                                                                                              12.225        0.000                       0                     2  
    PixelClkIO                                                                                                                                                           11.318        0.000                       0                    10  
    SerialClkIO                                                                                                                                                           0.540        0.000                       0                    10  
  clkfbout_pxl_clk_gen                                                                                                                                                   13.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_pxl_clk_gen  PixelClkIO                  7.338        0.000                      0                   38        0.122        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_pxl_clk_gen  clk_out1_pxl_clk_gen       11.742        0.000                      0                    4        0.463        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pxl_clk_gen
  To Clock:  clk_out1_pxl_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        2.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.737ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        10.923ns  (logic 7.633ns (69.883%)  route 3.290ns (30.117%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 11.609 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.655    -2.211    timing_inst/clk_out1
    SLICE_X29Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.755 r  timing_inst/hpos_cnt_reg[6]/Q
                         net (fo=16, routed)          0.882    -0.873    timing_inst/hcount[6]
    SLICE_X30Y86         LUT5 (Prop_lut5_I1_O)        0.124    -0.749 r  timing_inst/multOp_i_9/O
                         net (fo=2, routed)           0.298    -0.451    timing_inst/multOp_i_9_n_0
    SLICE_X31Y87         LUT4 (Prop_lut4_I1_O)        0.124    -0.327 r  timing_inst/multOp_i_1/O
                         net (fo=2, routed)           0.567     0.240    timing_inst_n_10
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     4.276 r  multOp/PCOUT[47]
                         net (fo=1, routed)           0.002     4.278    multOp_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     5.796 r  plusOp/P[4]
                         net (fo=2, routed)           0.936     6.733    plusOp_n_101
    SLICE_X32Y88         LUT2 (Prop_lut2_I0_O)        0.124     6.857 r  pDataOut_1[0]_i_41/O
                         net (fo=1, routed)           0.000     6.857    pDataOut_1[0]_i_41_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.370 r  pDataOut_1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.370    pDataOut_1_reg[0]_i_21_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  pDataOut_1_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.487    pDataOut_1_reg[0]_i_6_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.741 r  pDataOut_1_reg[0]_i_2/CO[0]
                         net (fo=3, routed)           0.604     8.344    timing_inst/CO[0]
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.367     8.711 r  timing_inst/pDataOut_1[0]_i_1/O
                         net (fo=1, routed)           0.000     8.711    hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]_0
    SLICE_X33Y90         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.485    11.609    hdmi_controller/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X33Y90         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.402    11.206    
                         clock uncertainty           -0.076    11.130    
    SLICE_X33Y90         FDRE (Setup_fdre_C_D)        0.029    11.159    hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 1.754ns (33.653%)  route 3.458ns (66.347%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 11.605 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.655    -2.211    timing_inst/clk_out1
    SLICE_X31Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419    -1.792 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=20, routed)          1.065    -0.727    timing_inst/hcount[3]
    SLICE_X31Y83         LUT2 (Prop_lut2_I1_O)        0.299    -0.428 r  timing_inst/hpos_clr0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.428    timing_inst/hpos_clr0_carry_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.122 r  timing_inst/hpos_clr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.122    timing_inst/hpos_clr0_carry_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.279 r  timing_inst/hpos_clr0_carry__0/CO[1]
                         net (fo=13, routed)          1.180     1.459    timing_inst/hpos_clr0
    SLICE_X30Y83         LUT2 (Prop_lut2_I1_O)        0.329     1.788 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          1.213     3.001    timing_inst/vpos_ena
    SLICE_X30Y86         FDRE                                         r  timing_inst/hpos_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.481    11.605    timing_inst/clk_out1
    SLICE_X30Y86         FDRE                                         r  timing_inst/hpos_cnt_reg[7]/C
                         clock pessimism             -0.367    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X30Y86         FDRE (Setup_fdre_C_R)       -0.524    10.637    timing_inst/hpos_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 1.754ns (33.653%)  route 3.458ns (66.347%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 11.605 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.655    -2.211    timing_inst/clk_out1
    SLICE_X31Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419    -1.792 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=20, routed)          1.065    -0.727    timing_inst/hcount[3]
    SLICE_X31Y83         LUT2 (Prop_lut2_I1_O)        0.299    -0.428 r  timing_inst/hpos_clr0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.428    timing_inst/hpos_clr0_carry_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.122 r  timing_inst/hpos_clr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.122    timing_inst/hpos_clr0_carry_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.279 r  timing_inst/hpos_clr0_carry__0/CO[1]
                         net (fo=13, routed)          1.180     1.459    timing_inst/hpos_clr0
    SLICE_X30Y83         LUT2 (Prop_lut2_I1_O)        0.329     1.788 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          1.213     3.001    timing_inst/vpos_ena
    SLICE_X30Y86         FDRE                                         r  timing_inst/hpos_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.481    11.605    timing_inst/clk_out1
    SLICE_X30Y86         FDRE                                         r  timing_inst/hpos_cnt_reg[8]/C
                         clock pessimism             -0.367    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X30Y86         FDRE (Setup_fdre_C_R)       -0.524    10.637    timing_inst/hpos_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 1.754ns (33.653%)  route 3.458ns (66.347%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 11.605 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.655    -2.211    timing_inst/clk_out1
    SLICE_X31Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419    -1.792 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=20, routed)          1.065    -0.727    timing_inst/hcount[3]
    SLICE_X31Y83         LUT2 (Prop_lut2_I1_O)        0.299    -0.428 r  timing_inst/hpos_clr0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.428    timing_inst/hpos_clr0_carry_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.122 r  timing_inst/hpos_clr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.122    timing_inst/hpos_clr0_carry_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.279 r  timing_inst/hpos_clr0_carry__0/CO[1]
                         net (fo=13, routed)          1.180     1.459    timing_inst/hpos_clr0
    SLICE_X30Y83         LUT2 (Prop_lut2_I1_O)        0.329     1.788 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          1.213     3.001    timing_inst/vpos_ena
    SLICE_X30Y86         FDRE                                         r  timing_inst/hpos_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.481    11.605    timing_inst/clk_out1
    SLICE_X30Y86         FDRE                                         r  timing_inst/hpos_cnt_reg[9]/C
                         clock pessimism             -0.367    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X30Y86         FDRE (Setup_fdre_C_R)       -0.524    10.637    timing_inst/hpos_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.754ns (34.727%)  route 3.297ns (65.273%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 11.605 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.655    -2.211    timing_inst/clk_out1
    SLICE_X31Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419    -1.792 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=20, routed)          1.065    -0.727    timing_inst/hcount[3]
    SLICE_X31Y83         LUT2 (Prop_lut2_I1_O)        0.299    -0.428 r  timing_inst/hpos_clr0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.428    timing_inst/hpos_clr0_carry_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.122 r  timing_inst/hpos_clr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.122    timing_inst/hpos_clr0_carry_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.279 r  timing_inst/hpos_clr0_carry__0/CO[1]
                         net (fo=13, routed)          1.180     1.459    timing_inst/hpos_clr0
    SLICE_X30Y83         LUT2 (Prop_lut2_I1_O)        0.329     1.788 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          1.052     2.840    timing_inst/vpos_ena
    SLICE_X28Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.481    11.605    timing_inst/clk_out1
    SLICE_X28Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[1]/C
                         clock pessimism             -0.367    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X28Y85         FDRE (Setup_fdre_C_R)       -0.524    10.637    timing_inst/hpos_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -2.840    
  -------------------------------------------------------------------
                         slack                                  7.798    

Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.754ns (34.727%)  route 3.297ns (65.273%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 11.605 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.655    -2.211    timing_inst/clk_out1
    SLICE_X31Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419    -1.792 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=20, routed)          1.065    -0.727    timing_inst/hcount[3]
    SLICE_X31Y83         LUT2 (Prop_lut2_I1_O)        0.299    -0.428 r  timing_inst/hpos_clr0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.428    timing_inst/hpos_clr0_carry_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.122 r  timing_inst/hpos_clr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.122    timing_inst/hpos_clr0_carry_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.279 r  timing_inst/hpos_clr0_carry__0/CO[1]
                         net (fo=13, routed)          1.180     1.459    timing_inst/hpos_clr0
    SLICE_X30Y83         LUT2 (Prop_lut2_I1_O)        0.329     1.788 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          1.052     2.840    timing_inst/vpos_ena
    SLICE_X28Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.481    11.605    timing_inst/clk_out1
    SLICE_X28Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[4]/C
                         clock pessimism             -0.367    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X28Y85         FDRE (Setup_fdre_C_R)       -0.524    10.637    timing_inst/hpos_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -2.840    
  -------------------------------------------------------------------
                         slack                                  7.798    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.754ns (34.727%)  route 3.297ns (65.273%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 11.605 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.655    -2.211    timing_inst/clk_out1
    SLICE_X31Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419    -1.792 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=20, routed)          1.065    -0.727    timing_inst/hcount[3]
    SLICE_X31Y83         LUT2 (Prop_lut2_I1_O)        0.299    -0.428 r  timing_inst/hpos_clr0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.428    timing_inst/hpos_clr0_carry_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.122 r  timing_inst/hpos_clr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.122    timing_inst/hpos_clr0_carry_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.279 r  timing_inst/hpos_clr0_carry__0/CO[1]
                         net (fo=13, routed)          1.180     1.459    timing_inst/hpos_clr0
    SLICE_X30Y83         LUT2 (Prop_lut2_I1_O)        0.329     1.788 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          1.052     2.840    timing_inst/vpos_ena
    SLICE_X29Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.481    11.605    timing_inst/clk_out1
    SLICE_X29Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[10]/C
                         clock pessimism             -0.367    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X29Y85         FDRE (Setup_fdre_C_R)       -0.429    10.732    timing_inst/hpos_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -2.840    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.754ns (34.727%)  route 3.297ns (65.273%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 11.605 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.655    -2.211    timing_inst/clk_out1
    SLICE_X31Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419    -1.792 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=20, routed)          1.065    -0.727    timing_inst/hcount[3]
    SLICE_X31Y83         LUT2 (Prop_lut2_I1_O)        0.299    -0.428 r  timing_inst/hpos_clr0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.428    timing_inst/hpos_clr0_carry_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.122 r  timing_inst/hpos_clr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.122    timing_inst/hpos_clr0_carry_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.279 r  timing_inst/hpos_clr0_carry__0/CO[1]
                         net (fo=13, routed)          1.180     1.459    timing_inst/hpos_clr0
    SLICE_X30Y83         LUT2 (Prop_lut2_I1_O)        0.329     1.788 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          1.052     2.840    timing_inst/vpos_ena
    SLICE_X29Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.481    11.605    timing_inst/clk_out1
    SLICE_X29Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[6]/C
                         clock pessimism             -0.367    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X29Y85         FDRE (Setup_fdre_C_R)       -0.429    10.732    timing_inst/hpos_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -2.840    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             8.047ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 1.754ns (35.639%)  route 3.168ns (64.361%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 11.605 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.655    -2.211    timing_inst/clk_out1
    SLICE_X31Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419    -1.792 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=20, routed)          1.065    -0.727    timing_inst/hcount[3]
    SLICE_X31Y83         LUT2 (Prop_lut2_I1_O)        0.299    -0.428 r  timing_inst/hpos_clr0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.428    timing_inst/hpos_clr0_carry_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.122 r  timing_inst/hpos_clr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.122    timing_inst/hpos_clr0_carry_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.279 r  timing_inst/hpos_clr0_carry__0/CO[1]
                         net (fo=13, routed)          1.180     1.459    timing_inst/hpos_clr0
    SLICE_X30Y83         LUT2 (Prop_lut2_I1_O)        0.329     1.788 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          0.922     2.710    timing_inst/vpos_ena
    SLICE_X31Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.481    11.605    timing_inst/clk_out1
    SLICE_X31Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[0]/C
                         clock pessimism             -0.342    11.262    
                         clock uncertainty           -0.076    11.186    
    SLICE_X31Y85         FDRE (Setup_fdre_C_R)       -0.429    10.757    timing_inst/hpos_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  8.047    

Slack (MET) :             8.047ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 1.754ns (35.639%)  route 3.168ns (64.361%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 11.605 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.655    -2.211    timing_inst/clk_out1
    SLICE_X31Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419    -1.792 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=20, routed)          1.065    -0.727    timing_inst/hcount[3]
    SLICE_X31Y83         LUT2 (Prop_lut2_I1_O)        0.299    -0.428 r  timing_inst/hpos_clr0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.428    timing_inst/hpos_clr0_carry_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.122 r  timing_inst/hpos_clr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.122    timing_inst/hpos_clr0_carry_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.279 r  timing_inst/hpos_clr0_carry__0/CO[1]
                         net (fo=13, routed)          1.180     1.459    timing_inst/hpos_clr0
    SLICE_X30Y83         LUT2 (Prop_lut2_I1_O)        0.329     1.788 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          0.922     2.710    timing_inst/vpos_ena
    SLICE_X31Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.481    11.605    timing_inst/clk_out1
    SLICE_X31Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[2]/C
                         clock pessimism             -0.342    11.262    
                         clock uncertainty           -0.076    11.186    
    SLICE_X31Y85         FDRE (Setup_fdre_C_R)       -0.429    10.757    timing_inst/hpos_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  8.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk_out1
    SLICE_X43Y48         FDRE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.272 r  hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.217    hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X43Y48         FDRE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk_out1
    SLICE_X43Y48         FDRE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.075    -0.338    hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.578    -0.430    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y72         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.289 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.233    hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y72         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.845    -0.197    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y72         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.430    
    SLICE_X43Y72         FDPE (Hold_fdpe_C_D)         0.075    -0.355    hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.164    -0.249 r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.194    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y47         FDPE (Hold_fdpe_C_D)         0.060    -0.353    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.579    -0.429    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X43Y79         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.288 r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.110    -0.178    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X42Y79         LUT6 (Prop_lut6_I3_O)        0.045    -0.133 r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.133    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_2[3]
    SLICE_X42Y79         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.847    -0.195    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X42Y79         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism             -0.222    -0.416    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.120    -0.296    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.579    -0.429    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X43Y79         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.288 r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.114    -0.174    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X42Y79         LUT6 (Prop_lut6_I1_O)        0.045    -0.129 r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.129    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X42Y79         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.847    -0.195    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X42Y79         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism             -0.222    -0.416    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.121    -0.295    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.578    -0.430    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X43Y78         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.289 r  hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/Q
                         net (fo=6, routed)           0.133    -0.157    hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3[4]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.045    -0.112 r  hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_2[2]
    SLICE_X42Y78         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.846    -0.196    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X42Y78         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism             -0.222    -0.417    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.120    -0.297    hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.578    -0.430    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X43Y78         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.289 r  hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/Q
                         net (fo=6, routed)           0.137    -0.153    hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3[4]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.045    -0.108 r  hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X42Y78         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.846    -0.196    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X42Y78         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism             -0.222    -0.417    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.121    -0.296    hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X43Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.128    -0.285 f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.217    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.099    -0.118 r  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.118    hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X43Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X43Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X43Y47         FDPE (Hold_fdpe_C_D)         0.091    -0.322    hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.640%)  route 0.105ns (33.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.579    -0.429    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X42Y79         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.265 r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/Q
                         net (fo=6, routed)           0.105    -0.161    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[4]
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.116 r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.116    hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1_n_0
    SLICE_X43Y79         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.847    -0.195    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X43Y79         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism             -0.222    -0.416    
    SLICE_X43Y79         FDSE (Hold_fdse_C_D)         0.092    -0.324    hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.045%)  route 0.171ns (47.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.589    -0.419    hdmi_controller/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X43Y98         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=6, routed)           0.171    -0.107    hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.045    -0.062 r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.062    hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X42Y97         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.859    -0.183    hdmi_controller/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X42Y97         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.221    -0.403    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.120    -0.283    hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pxl_clk_gen
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         13.474      11.318     BUFGCTRL_X0Y16  pixel_clock_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         13.474      12.225     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         13.474      12.225     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X39Y91    count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X38Y91    count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X38Y91    count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X38Y91    count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X39Y89    oneHz_slow_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X39Y89    state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X39Y89    state_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        13.474      39.159     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       13.474      146.526    PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            3.000         6.737       3.737      PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            3.000         6.737       3.737      PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X39Y91    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X38Y91    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X38Y91    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X38Y91    count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X39Y89    oneHz_slow_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X39Y89    state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X39Y89    state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X38Y92    count_reg[13]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            3.000         6.737       3.737      PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            3.000         6.737       3.737      PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X43Y96    hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         6.737       6.237      SLICE_X43Y96    hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         6.737       6.237      SLICE_X43Y94    hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X39Y91    count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X38Y91    count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X38Y91    count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X38Y91    count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X39Y89    oneHz_slow_clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.474      12.225     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.474      12.225     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.474      39.159     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.474      146.526    PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         13.474      11.318     BUFGCTRL_X0Y0   hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y74    hdmi_controller/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y73    hdmi_controller/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y92    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y91    hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y98    hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y97    hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y96    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y95    hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.474      12.225     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.474      146.526    PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.695       0.540      BUFGCTRL_X0Y1   hdmi_controller/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y74    hdmi_controller/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y73    hdmi_controller/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y92    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y91    hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y98    hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y97    hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y96    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y95    hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.695       1.446      PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.695       157.305    PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pxl_clk_gen
  To Clock:  clkfbout_pxl_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pxl_clk_gen
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { pixel_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y17  pixel_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        16.000      36.633     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pxl_clk_gen
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        7.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        7.974ns  (logic 0.419ns (5.254%)  route 7.555ns (94.746%))
  Logic Levels:           0  
  Clock Path Skew:        3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 14.951 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.143ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.723    -2.143    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y72         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -1.724 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.555     5.831    hdmi_controller/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.951    hdmi_controller/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.517    14.434    
                         clock uncertainty           -0.241    14.193    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.169    hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        7.827ns  (logic 0.419ns (5.354%)  route 7.408ns (94.646%))
  Logic Levels:           0  
  Clock Path Skew:        3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 14.951 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.143ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.723    -2.143    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y72         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -1.724 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.408     5.683    hdmi_controller/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.951    hdmi_controller/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.517    14.434    
                         clock uncertainty           -0.241    14.193    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.169    hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.419ns (5.459%)  route 7.257ns (94.541%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 14.950 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.143ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.723    -2.143    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y72         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -1.724 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.257     5.533    hdmi_controller/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    14.950    hdmi_controller/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.517    14.433    
                         clock uncertainty           -0.241    14.192    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.168    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.786ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 0.419ns (5.568%)  route 7.106ns (94.432%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 14.950 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.143ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.723    -2.143    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y72         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -1.724 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.106     5.382    hdmi_controller/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    14.950    hdmi_controller/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.517    14.433    
                         clock uncertainty           -0.241    14.192    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.168    hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                  7.786    

Slack (MET) :             8.071ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 0.419ns (5.788%)  route 6.821ns (94.212%))
  Logic Levels:           0  
  Clock Path Skew:        3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 14.949 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.143ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.723    -2.143    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y72         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -1.724 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.821     5.096    hdmi_controller/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    14.949    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.517    14.432    
                         clock uncertainty           -0.241    14.191    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.167    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                          -5.096    
  -------------------------------------------------------------------
                         slack                                  8.071    

Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 0.419ns (5.918%)  route 6.661ns (94.082%))
  Logic Levels:           0  
  Clock Path Skew:        3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 14.949 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.143ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.723    -2.143    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y72         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -1.724 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.661     4.937    hdmi_controller/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    14.949    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.517    14.432    
                         clock uncertainty           -0.241    14.191    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.167    hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 0.419ns (6.349%)  route 6.181ns (93.651%))
  Logic Levels:           0  
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 14.937 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.143ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.723    -2.143    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y72         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -1.724 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.181     4.457    hdmi_controller/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  hdmi_controller/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    14.937    hdmi_controller/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  hdmi_controller/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.517    14.420    
                         clock uncertainty           -0.241    14.179    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.155    hdmi_controller/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.155    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  8.698    

Slack (MET) :             8.832ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 0.419ns (6.480%)  route 6.047ns (93.520%))
  Logic Levels:           0  
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 14.937 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.143ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.723    -2.143    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y72         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -1.724 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.047     4.323    hdmi_controller/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  hdmi_controller/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    14.937    hdmi_controller/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  hdmi_controller/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.517    14.420    
                         clock uncertainty           -0.241    14.179    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.155    hdmi_controller/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.155    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  8.832    

Slack (MET) :             10.003ns  (required time - arrival time)
  Source:                 hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 0.419ns (7.598%)  route 5.096ns (92.402%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 14.951 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.741    -2.125    hdmi_controller/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X43Y98         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.419    -1.706 r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           5.096     3.390    hdmi_controller/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.951    hdmi_controller/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.517    14.434    
                         clock uncertainty           -0.241    14.193    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.800    13.393    hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                          -3.390    
  -------------------------------------------------------------------
                         slack                                 10.003    

Slack (MET) :             10.034ns  (required time - arrival time)
  Source:                 hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.456ns (8.058%)  route 5.203ns (91.942%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 14.951 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.741    -2.125    hdmi_controller/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X43Y97         FDSE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDSE (Prop_fdse_C_Q)         0.456    -1.669 r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           5.203     3.534    hdmi_controller/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y97         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.951    hdmi_controller/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.517    14.434    
                         clock uncertainty           -0.241    14.193    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    13.568    hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                 10.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.367ns (8.838%)  route 3.786ns (91.162%))
  Logic Levels:           0  
  Clock Path Skew:        3.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.559    -1.791    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X41Y87         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.367    -1.424 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           3.786     2.362    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.705    -2.161    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.073 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754    -0.319    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.218 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     1.545    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.517     2.062    
                         clock uncertainty            0.241     2.303    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     2.240    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.367ns (8.820%)  route 3.794ns (91.180%))
  Logic Levels:           0  
  Clock Path Skew:        3.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.559    -1.791    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X41Y87         FDSE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDSE (Prop_fdse_C_Q)         0.367    -1.424 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           3.794     2.370    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.705    -2.161    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.073 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754    -0.319    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.218 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     1.545    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.517     2.062    
                         clock uncertainty            0.241     2.303    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     2.240    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.367ns (8.817%)  route 3.795ns (91.183%))
  Logic Levels:           0  
  Clock Path Skew:        3.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.559    -1.791    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X41Y87         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.367    -1.424 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           3.795     2.371    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.705    -2.161    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.073 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754    -0.319    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.218 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     1.545    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.517     2.062    
                         clock uncertainty            0.241     2.303    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     2.240    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.367ns (8.817%)  route 3.795ns (91.183%))
  Logic Levels:           0  
  Clock Path Skew:        3.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.559    -1.791    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X41Y87         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.367    -1.424 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           3.795     2.371    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.705    -2.161    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.073 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754    -0.319    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.218 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     1.545    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.517     2.062    
                         clock uncertainty            0.241     2.303    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.240    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.367ns (8.801%)  route 3.803ns (91.199%))
  Logic Levels:           0  
  Clock Path Skew:        3.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.559    -1.791    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X41Y87         FDSE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDSE (Prop_fdse_C_Q)         0.367    -1.424 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           3.803     2.379    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.705    -2.161    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.073 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754    -0.319    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.218 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     1.545    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.517     2.062    
                         clock uncertainty            0.241     2.303    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.240    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.367ns (8.801%)  route 3.803ns (91.199%))
  Logic Levels:           0  
  Clock Path Skew:        3.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.559    -1.791    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X41Y87         FDSE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDSE (Prop_fdse_C_Q)         0.367    -1.424 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           3.803     2.379    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.705    -2.161    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.073 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754    -0.319    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.218 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     1.545    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.517     2.062    
                         clock uncertainty            0.241     2.303    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     2.240    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.141ns (6.571%)  route 2.005ns (93.429%))
  Logic Levels:           0  
  Clock Path Skew:        1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.579    -0.429    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X43Y79         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDSE (Prop_fdse_C_Q)         0.141    -0.288 r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.005     1.717    hdmi_controller/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X0Y95         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.819    -0.223    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.170 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     0.374    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.403 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     1.257    hdmi_controller/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.034     1.291    
                         clock uncertainty            0.241     1.532    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.551    hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.367ns (8.644%)  route 3.879ns (91.356%))
  Logic Levels:           0  
  Clock Path Skew:        3.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.563    -1.787    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X43Y96         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.420 r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           3.879     2.459    hdmi_controller/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.705    -2.161    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.073 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754    -0.319    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.218 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.765     1.547    hdmi_controller/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.517     2.064    
                         clock uncertainty            0.241     2.305    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     2.242    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.367ns (8.596%)  route 3.903ns (91.404%))
  Logic Levels:           0  
  Clock Path Skew:        3.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.559    -1.791    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X41Y87         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.367    -1.424 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           3.903     2.479    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.705    -2.161    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.073 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754    -0.319    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.218 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     1.545    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.517     2.062    
                         clock uncertainty            0.241     2.303    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     2.240    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.367ns (8.503%)  route 3.949ns (91.497%))
  Logic Levels:           0  
  Clock Path Skew:        3.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.559    -1.791    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X41Y87         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.367    -1.424 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           3.949     2.525    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.705    -2.161    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.073 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754    -0.319    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.218 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     1.545    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.517     2.062    
                         clock uncertainty            0.241     2.303    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.063     2.240    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.285    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pxl_clk_gen
  To Clock:  clk_out1_pxl_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       11.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.742ns  (required time - arrival time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 11.704 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.758    -2.108    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.478    -1.630 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.051    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.580    11.704    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X43Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.361    11.343    
                         clock uncertainty           -0.076    11.267    
    SLICE_X43Y47         FDCE (Recov_fdce_C_CLR)     -0.576    10.691    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                 11.742    

Slack (MET) :             11.742ns  (required time - arrival time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 11.704 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.758    -2.108    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.478    -1.630 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.051    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.580    11.704    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X43Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.361    11.343    
                         clock uncertainty           -0.076    11.267    
    SLICE_X43Y47         FDCE (Recov_fdce_C_CLR)     -0.576    10.691    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                 11.742    

Slack (MET) :             11.742ns  (required time - arrival time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 11.704 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.758    -2.108    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.478    -1.630 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.051    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.580    11.704    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X43Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.361    11.343    
                         clock uncertainty           -0.076    11.267    
    SLICE_X43Y47         FDCE (Recov_fdce_C_CLR)     -0.576    10.691    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                 11.742    

Slack (MET) :             11.788ns  (required time - arrival time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 11.704 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.758    -2.108    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.478    -1.630 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.051    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y47         FDPE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         1.580    11.704    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X43Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.361    11.343    
                         clock uncertainty           -0.076    11.267    
    SLICE_X43Y47         FDPE (Recov_fdpe_C_PRE)     -0.530    10.737    hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                 11.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.083    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X43Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.223    -0.400    
    SLICE_X43Y47         FDCE (Remov_fdce_C_CLR)     -0.145    -0.545    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.083    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X43Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.223    -0.400    
    SLICE_X43Y47         FDCE (Remov_fdce_C_CLR)     -0.145    -0.545    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.083    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X43Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.223    -0.400    
    SLICE_X43Y47         FDCE (Remov_fdce_C_CLR)     -0.145    -0.545    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.083    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y47         FDPE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=102, routed)         0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X43Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.223    -0.400    
    SLICE_X43Y47         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.548    hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.466    





