Source Block: hdl/library/axi_fan_control/axi_fan_control.v@686:702@HdlStmProcess
    end
  end
end

//IRQ handling
always @(posedge up_clk) begin
  if (up_resetn == 1'b0) begin
    irq <= 1'b0;
  end else begin
    irq <= |up_irq_pending;
  end
end

always @(posedge up_clk) begin
  if (up_resetn == 1'b0) begin
    up_irq_source <= 4'b0000;
  end else begin

Diff Content:
- 691 always @(posedge up_clk) begin
- 692   if (up_resetn == 1'b0) begin
- 693     irq <= 1'b0;
- 694   end else begin
- 695     irq <= |up_irq_pending;
- 696   end
- 697 end

Clone Blocks:
