#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar 18 10:22:58 2018
# Process ID: 95044
# Current directory: C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent102572 C:\Users\Andre\Desktop\DT5550W\FIRMWARE\DT5550w-DUAL_ASIC\DT5550w.xpr
# Log file: C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/vivado.log
# Journal file: C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.xpr
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
set_property PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {s25fl512s-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {USBInterface/Inst_ft600_fifo245_core/addr} {USBInterface/Inst_ft600_fifo245_core/burst_paylan} {USBInterface/Inst_ft600_fifo245_core/data_valid} {USBInterface/Inst_ft600_fifo245_core/direction} {USBInterface/Inst_ft600_fifo245_core/fifo_reset} {USBInterface/Inst_ft600_fifo245_core/FTDI_OEN} {USBInterface/Inst_ft600_fifo245_core/FTDI_RDN} {USBInterface/Inst_ft600_fifo245_core/FTDI_RXFN_IBUF} {USBInterface/Inst_ft600_fifo245_core/FTDI_TXEN_IBUF} {USBInterface/Inst_ft600_fifo245_core/FTDI_TXN_OBUF} {USBInterface/Inst_ft600_fifo245_core/iFTDI_TXN} {USBInterface/Inst_ft600_fifo245_core/int_addr} {USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN} {USBInterface/Inst_ft600_fifo245_core/int_FTDI_DOUT} {USBInterface/Inst_ft600_fifo245_core/int_FTDI_RXFN} {USBInterface/Inst_ft600_fifo245_core/int_FTDI_TXEN} {USBInterface/Inst_ft600_fifo245_core/int_reset} {USBInterface/Inst_ft600_fifo245_core/int_wr} {USBInterface/Inst_ft600_fifo245_core/paylan} {USBInterface/Inst_ft600_fifo245_core/prog_full} {USBInterface/Inst_ft600_fifo245_core/push_address_in_fifo_for_burst} {USBInterface/Inst_ft600_fifo245_core/req_read_data} {USBInterface/Inst_ft600_fifo245_core/send_shit} {USBInterface/Inst_ft600_fifo245_core/state_interface} {USBInterface/Inst_ft600_fifo245_core/streaming_mode} {USBInterface/Inst_ft600_fifo245_core/timeout_counter} {USBInterface/Inst_ft600_fifo245_core/use_alter_data} {USBInterface/Inst_ft600_fifo245_core/valid} {USBInterface/Inst_ft600_fifo245_core/VetoTX} }
set_property TRIGGER_COMPARE_VALUE eq1'bF [get_hw_probes USBInterface/Inst_ft600_fifo245_core/iFTDI_TXN -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes USBInterface/Inst_ft600_fifo245_core/iFTDI_TXN -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bF [get_hw_probes USBInterface/Inst_ft600_fifo245_core/FTDI_RXFN_IBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property CONTROL.TRIGGER_POSITION 10 [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CONTROL.WINDOW_COUNT 2 [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
open_run impl_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {BUS_PROCCFG_0_READ_ADDRESS[7]} {BUS_PROCCFG_0_READ_ADDRESS[4]} {BUS_PROCCFG_0_WRITE_DATA[0]} {BUS_PROCCFG_0_WRITE_DATA[3]} {BUS_PROCCFG_0_WRITE_DATA[9]} {BUS_PROCCFG_0_WRITE_DATA[15]} {BUS_PROCCFG_0_WRITE_DATA[18]} {BUS_PROCCFG_0_WRITE_DATA[23]} {BUS_PROCCFG_0_WRITE_DATA[31]} {BUS_PROCCFG_0_WRITE_DATA[24]} {BUS_PROCCFG_0_WRITE_DATA[25]} {BUS_PROCCFG_0_WRITE_DATA[8]} {BUS_PROCCFG_0_WRITE_DATA[1]} {BUS_PROCCFG_0_READ_ADDRESS[5]} {BUS_PROCCFG_0_READ_ADDRESS[6]} {BUS_PROCCFG_0_WRITE_DATA[4]} {BUS_PROCCFG_0_WRITE_DATA[6]} {BUS_PROCCFG_0_WRITE_DATA[21]} {BUS_PROCCFG_0_WRITE_DATA[11]} {BUS_PROCCFG_0_WRITE_DATA[30]} {BUS_PROCCFG_0_WRITE_DATA[12]} {BUS_PROCCFG_0_WRITE_DATA[17]} {BUS_PROCCFG_0_WRITE_DATA[29]} {BUS_PROCCFG_0_READ_ADDRESS[0]} {BUS_PROCCFG_0_READ_ADDRESS[14]} {BUS_PROCCFG_0_READ_ADDRESS[3]} {BUS_PROCCFG_0_READ_ADDRESS[1]} {BUS_PROCCFG_0_READ_ADDRESS[11]} {BUS_PROCCFG_0_READ_ADDRESS[12]} {BUS_PROCCFG_0_READ_ADDRESS[13]} {BUS_PROCCFG_0_WRITE_DATA[2]} {BUS_PROCCFG_0_WRITE_DATA[14]} {BUS_PROCCFG_0_WRITE_DATA[28]} {BUS_PROCCFG_0_WRITE_DATA[26]} {BUS_PROCCFG_0_WRITE_DATA[19]} {BUS_PROCCFG_0_READ_ADDRESS[15]} {BUS_PROCCFG_0_READ_ADDRESS[2]} {BUS_PROCCFG_0_WRITE_DATA[16]} {BUS_PROCCFG_0_WRITE_DATA[20]} {BUS_PROCCFG_0_READ_ADDRESS[8]} {BUS_PROCCFG_0_READ_ADDRESS[9]} {BUS_PROCCFG_0_READ_ADDRESS[10]} {BUS_PROCCFG_0_WRITE_DATA[27]} {BUS_PROCCFG_0_WRITE_DATA[5]} {BUS_PROCCFG_0_WRITE_DATA[7]} {BUS_PROCCFG_0_WRITE_DATA[10]} {BUS_PROCCFG_0_WRITE_DATA[22]} {BUS_PROCCFG_0_WRITE_DATA[13]}]]
set_property mark_debug true [get_nets [list BUS_PROCCFG_0_W_INT]]
set_property mark_debug true [get_nets [list {psc0/ASIC_BIT_COUNT[0]} {psc0/ASIC_BIT_COUNT[2]} {psc0/ASIC_BIT_COUNT[5]} {psc0/ASIC_BIT_COUNT[6]} {psc0/ASIC_BIT_COUNT[7]} {psc0/ASIC_BIT_COUNT[1]} {psc0/ASIC_BIT_COUNT[3]} {psc0/ASIC_BIT_COUNT[4]} {psc0/ASIC_BIT_COUNT[8]} {psc0/ASIC_BIT_COUNT[9]}]]
set_property mark_debug true [get_nets [list psc0/startProg]]
set_property mark_debug true [get_nets [list {psc0/ProgSMp[0]} {psc0/ProgSMp[1]} {psc0/ProgSMp[2]}]]
set_property mark_debug true [get_nets [list {psc0/ProgSM[0]_i_1_n_0} {psc0/ProgSM[1]_i_1_n_0} {psc0/ProgSM[2]_i_1_n_0} {psc0/ProgSM[3]_i_3_n_0} psc0/ProgSM0]]
set_property mark_debug true [get_nets [list psc0/PETIROC_A_CLK_OBUF psc0/PETIROC_A_MOSI_OBUF psc0/PETIROC_A_RESETB_OBUF psc0/PETIROC_A_SLOAD_OBUF]]
set_property mark_debug true [get_nets [list psc0/PETIROC_SLOAD_i_1_n_0 psc0/PETIROC_RESETB_i_1_n_0]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list FTDI_CLK_IBUF_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {BUS_PROCCFG_0_WRITE_DATA[0]} {BUS_PROCCFG_0_WRITE_DATA[1]} {BUS_PROCCFG_0_WRITE_DATA[2]} {BUS_PROCCFG_0_WRITE_DATA[3]} {BUS_PROCCFG_0_WRITE_DATA[4]} {BUS_PROCCFG_0_WRITE_DATA[5]} {BUS_PROCCFG_0_WRITE_DATA[6]} {BUS_PROCCFG_0_WRITE_DATA[7]} {BUS_PROCCFG_0_WRITE_DATA[8]} {BUS_PROCCFG_0_WRITE_DATA[9]} {BUS_PROCCFG_0_WRITE_DATA[10]} {BUS_PROCCFG_0_WRITE_DATA[11]} {BUS_PROCCFG_0_WRITE_DATA[12]} {BUS_PROCCFG_0_WRITE_DATA[13]} {BUS_PROCCFG_0_WRITE_DATA[14]} {BUS_PROCCFG_0_WRITE_DATA[15]} {BUS_PROCCFG_0_WRITE_DATA[16]} {BUS_PROCCFG_0_WRITE_DATA[17]} {BUS_PROCCFG_0_WRITE_DATA[18]} {BUS_PROCCFG_0_WRITE_DATA[19]} {BUS_PROCCFG_0_WRITE_DATA[20]} {BUS_PROCCFG_0_WRITE_DATA[21]} {BUS_PROCCFG_0_WRITE_DATA[22]} {BUS_PROCCFG_0_WRITE_DATA[23]} {BUS_PROCCFG_0_WRITE_DATA[24]} {BUS_PROCCFG_0_WRITE_DATA[25]} {BUS_PROCCFG_0_WRITE_DATA[26]} {BUS_PROCCFG_0_WRITE_DATA[27]} {BUS_PROCCFG_0_WRITE_DATA[28]} {BUS_PROCCFG_0_WRITE_DATA[29]} {BUS_PROCCFG_0_WRITE_DATA[30]} {BUS_PROCCFG_0_WRITE_DATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {BUS_PROCCFG_0_READ_ADDRESS[0]} {BUS_PROCCFG_0_READ_ADDRESS[1]} {BUS_PROCCFG_0_READ_ADDRESS[2]} {BUS_PROCCFG_0_READ_ADDRESS[3]} {BUS_PROCCFG_0_READ_ADDRESS[4]} {BUS_PROCCFG_0_READ_ADDRESS[5]} {BUS_PROCCFG_0_READ_ADDRESS[6]} {BUS_PROCCFG_0_READ_ADDRESS[7]} {BUS_PROCCFG_0_READ_ADDRESS[8]} {BUS_PROCCFG_0_READ_ADDRESS[9]} {BUS_PROCCFG_0_READ_ADDRESS[10]} {BUS_PROCCFG_0_READ_ADDRESS[11]} {BUS_PROCCFG_0_READ_ADDRESS[12]} {BUS_PROCCFG_0_READ_ADDRESS[13]} {BUS_PROCCFG_0_READ_ADDRESS[14]} {BUS_PROCCFG_0_READ_ADDRESS[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {psc0/ASIC_BIT_COUNT[0]} {psc0/ASIC_BIT_COUNT[1]} {psc0/ASIC_BIT_COUNT[2]} {psc0/ASIC_BIT_COUNT[3]} {psc0/ASIC_BIT_COUNT[4]} {psc0/ASIC_BIT_COUNT[5]} {psc0/ASIC_BIT_COUNT[6]} {psc0/ASIC_BIT_COUNT[7]} {psc0/ASIC_BIT_COUNT[8]} {psc0/ASIC_BIT_COUNT[9]} {psc0/ASIC_BIT_COUNT[10]} {psc0/ASIC_BIT_COUNT[11]} {psc0/ASIC_BIT_COUNT[12]} {psc0/ASIC_BIT_COUNT[13]} {psc0/ASIC_BIT_COUNT[14]} {psc0/ASIC_BIT_COUNT[15]} {psc0/ASIC_BIT_COUNT[16]} {psc0/ASIC_BIT_COUNT[17]} {psc0/ASIC_BIT_COUNT[18]} {psc0/ASIC_BIT_COUNT[19]} {psc0/ASIC_BIT_COUNT[20]} {psc0/ASIC_BIT_COUNT[21]} {psc0/ASIC_BIT_COUNT[22]} {psc0/ASIC_BIT_COUNT[23]} {psc0/ASIC_BIT_COUNT[24]} {psc0/ASIC_BIT_COUNT[25]} {psc0/ASIC_BIT_COUNT[26]} {psc0/ASIC_BIT_COUNT[27]} {psc0/ASIC_BIT_COUNT[28]} {psc0/ASIC_BIT_COUNT[29]} {psc0/ASIC_BIT_COUNT[30]} {psc0/ASIC_BIT_COUNT[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {psc0/ProgSMp[0]} {psc0/ProgSMp[1]} {psc0/ProgSMp[2]} {psc0/ProgSMp[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list psc0/PETIROC_RESETB_i_1_n_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list psc0/PETIROC_SLOAD_i_1_n_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list psc0/ProgSM0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {psc0/ProgSM[0]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {psc0/ProgSM[1]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {psc0/ProgSM[2]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {psc0/ProgSM[3]_i_3_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list psc0/startProg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list USBInterface_n_223 ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {BUS_PROCCFG_0_READ_ADDRESS} {BUS_PROCCFG_0_WRITE_DATA} {psc0/ASIC_BIT_COUNT} {psc0/PETIROC_RESETB_i_1_n_0} {psc0/PETIROC_SLOAD_i_1_n_0} {psc0/ProgSM0} {psc0/ProgSM[0]_i_1_n_0} {psc0/ProgSM[1]_i_1_n_0} {psc0/ProgSM[2]_i_1_n_0} {psc0/ProgSM[3]_i_3_n_0} {psc0/ProgSMp} {psc0/startProg} {USBInterface_n_223} }
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes USBInterface_n_223 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes USBInterface_n_223 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes psc0/startProg -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CONTROL.WINDOW_COUNT 1 [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property CONTROL.DATA_DEPTH 4096 [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property CONTROL.TRIGGER_POSITION 50 [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property mark_debug true [get_nets [list {PT0/A_TRG_IBUF[7]} {PT0/A_TRG_IBUF[5]} {PT0/A_TRG_IBUF[12]} {PT0/A_TRG_IBUF[14]} {PT0/A_TRG_IBUF[21]} {PT0/A_TRG_IBUF[31]} {PT0/A_TRG_IBUF[24]} {PT0/A_TRG_IBUF[25]} {PT0/A_TRG_IBUF[26]} {PT0/A_TRG_IBUF[28]} {PT0/A_TRG_IBUF[22]} {PT0/A_TRG_IBUF[10]} {PT0/A_TRG_IBUF[2]} {PT0/A_TRG_IBUF[30]} {PT0/A_TRG_IBUF[4]} {PT0/A_TRG_IBUF[13]} {PT0/A_TRG_IBUF[16]} {PT0/A_TRG_IBUF[18]} {PT0/A_TRG_IBUF[23]} {PT0/A_TRG_IBUF[29]} {PT0/A_TRG_IBUF[1]} {PT0/A_TRG_IBUF[3]} {PT0/A_TRG_IBUF[6]} {PT0/A_TRG_IBUF[9]} {PT0/A_TRG_IBUF[15]} {PT0/A_TRG_IBUF[17]} {PT0/A_TRG_IBUF[19]} {PT0/A_TRG_IBUF[0]} {PT0/A_TRG_IBUF[8]} {PT0/A_TRG_IBUF[11]} {PT0/A_TRG_IBUF[20]} {PT0/A_TRG_IBUF[27]}]]
set_property mark_debug true [get_nets [list PT0/A_LVDS_DOUT]]
set_property mark_debug true [get_nets [list PT0/A_START_CONV_OBUF]]
set_property mark_debug true [get_nets [list PT0/A_TRASMIT_ON_IBUF]]
set_property mark_debug true [get_nets [list PT0/run_trig_delay]]
set_property mark_debug true [get_nets [list PT0/skip]]
set_property mark_debug true [get_nets [list PT0/TRASMIT_ON_i]]
set_property mark_debug true [get_nets [list PT0/TRASMIT_ON_o]]
set_property mark_debug true [get_nets [list PT0/TRG0_i]]
set_property mark_debug true [get_nets [list PT0/TRG0_o]]
set_property mark_debug true [get_nets [list PT0/trigger_in32_out]]
set_property mark_debug true [get_nets [list PT0/wr_en]]
set_property mark_debug true [get_nets [list PT0/prog_empty]]
set_property mark_debug true [get_nets [list PT0/prog_full]]
set_property mark_debug true [get_nets [list {PT0/din[2]} {PT0/din[6]} {PT0/din[14]} {PT0/din[18]} {PT0/din[23]} {PT0/din[27]} {PT0/din[28]} {PT0/din[31]} {PT0/din[5]} {PT0/din[15]} {PT0/din[16]} {PT0/din[19]} {PT0/din[20]} {PT0/din[22]} {PT0/din[24]} {PT0/din[25]} {PT0/din[0]} {PT0/din[1]} {PT0/din[3]} {PT0/din[12]} {PT0/din[17]} {PT0/din[29]} {PT0/din[30]} {PT0/din[8]} {PT0/din[4]} {PT0/din[7]} {PT0/din[9]} {PT0/din[10]} {PT0/din[11]} {PT0/din[13]} {PT0/din[21]} {PT0/din[26]}]]
set_property mark_debug true [get_nets [list {PT0/start_c_counter_reg__0[0]} {PT0/start_c_counter_reg__0[1]} {PT0/start_c_counter_reg__0[2]} {PT0/start_c_counter_reg__0[3]}]]
save_constraints
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list D_LVDS_DCLK_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list FTDI_CLK_IBUF_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {PT0/A_TRG_IBUF[0]} {PT0/A_TRG_IBUF[1]} {PT0/A_TRG_IBUF[2]} {PT0/A_TRG_IBUF[3]} {PT0/A_TRG_IBUF[4]} {PT0/A_TRG_IBUF[5]} {PT0/A_TRG_IBUF[6]} {PT0/A_TRG_IBUF[7]} {PT0/A_TRG_IBUF[8]} {PT0/A_TRG_IBUF[9]} {PT0/A_TRG_IBUF[10]} {PT0/A_TRG_IBUF[11]} {PT0/A_TRG_IBUF[12]} {PT0/A_TRG_IBUF[13]} {PT0/A_TRG_IBUF[14]} {PT0/A_TRG_IBUF[15]} {PT0/A_TRG_IBUF[16]} {PT0/A_TRG_IBUF[17]} {PT0/A_TRG_IBUF[18]} {PT0/A_TRG_IBUF[19]} {PT0/A_TRG_IBUF[20]} {PT0/A_TRG_IBUF[21]} {PT0/A_TRG_IBUF[22]} {PT0/A_TRG_IBUF[23]} {PT0/A_TRG_IBUF[24]} {PT0/A_TRG_IBUF[25]} {PT0/A_TRG_IBUF[26]} {PT0/A_TRG_IBUF[27]} {PT0/A_TRG_IBUF[28]} {PT0/A_TRG_IBUF[29]} {PT0/A_TRG_IBUF[30]} {PT0/A_TRG_IBUF[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {PT0/din[0]} {PT0/din[1]} {PT0/din[2]} {PT0/din[3]} {PT0/din[4]} {PT0/din[5]} {PT0/din[6]} {PT0/din[7]} {PT0/din[8]} {PT0/din[9]} {PT0/din[10]} {PT0/din[11]} {PT0/din[12]} {PT0/din[13]} {PT0/din[14]} {PT0/din[15]} {PT0/din[16]} {PT0/din[17]} {PT0/din[18]} {PT0/din[19]} {PT0/din[20]} {PT0/din[21]} {PT0/din[22]} {PT0/din[23]} {PT0/din[24]} {PT0/din[25]} {PT0/din[26]} {PT0/din[27]} {PT0/din[28]} {PT0/din[29]} {PT0/din[30]} {PT0/din[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {PT0/start_c_counter_reg__0[0]} {PT0/start_c_counter_reg__0[1]} {PT0/start_c_counter_reg__0[2]} {PT0/start_c_counter_reg__0[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list PT0/A_LVDS_DOUT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list PT0/A_START_CONV_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list PT0/A_TRASMIT_ON_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list PT0/prog_full ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list PT0/run_trig_delay ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list PT0/skip ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list PT0/TRASMIT_ON_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list PT0/TRASMIT_ON_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list PT0/TRG0_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list PT0/TRG0_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list PT0/trigger_in32_out ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list PT0/wr_en ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {BUS_PROCCFG_0_WRITE_DATA[0]} {BUS_PROCCFG_0_WRITE_DATA[1]} {BUS_PROCCFG_0_WRITE_DATA[2]} {BUS_PROCCFG_0_WRITE_DATA[3]} {BUS_PROCCFG_0_WRITE_DATA[4]} {BUS_PROCCFG_0_WRITE_DATA[5]} {BUS_PROCCFG_0_WRITE_DATA[6]} {BUS_PROCCFG_0_WRITE_DATA[7]} {BUS_PROCCFG_0_WRITE_DATA[8]} {BUS_PROCCFG_0_WRITE_DATA[9]} {BUS_PROCCFG_0_WRITE_DATA[10]} {BUS_PROCCFG_0_WRITE_DATA[11]} {BUS_PROCCFG_0_WRITE_DATA[12]} {BUS_PROCCFG_0_WRITE_DATA[13]} {BUS_PROCCFG_0_WRITE_DATA[14]} {BUS_PROCCFG_0_WRITE_DATA[15]} {BUS_PROCCFG_0_WRITE_DATA[16]} {BUS_PROCCFG_0_WRITE_DATA[17]} {BUS_PROCCFG_0_WRITE_DATA[18]} {BUS_PROCCFG_0_WRITE_DATA[19]} {BUS_PROCCFG_0_WRITE_DATA[20]} {BUS_PROCCFG_0_WRITE_DATA[21]} {BUS_PROCCFG_0_WRITE_DATA[22]} {BUS_PROCCFG_0_WRITE_DATA[23]} {BUS_PROCCFG_0_WRITE_DATA[24]} {BUS_PROCCFG_0_WRITE_DATA[25]} {BUS_PROCCFG_0_WRITE_DATA[26]} {BUS_PROCCFG_0_WRITE_DATA[27]} {BUS_PROCCFG_0_WRITE_DATA[28]} {BUS_PROCCFG_0_WRITE_DATA[29]} {BUS_PROCCFG_0_WRITE_DATA[30]} {BUS_PROCCFG_0_WRITE_DATA[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {BUS_PROCCFG_0_READ_ADDRESS[0]} {BUS_PROCCFG_0_READ_ADDRESS[1]} {BUS_PROCCFG_0_READ_ADDRESS[2]} {BUS_PROCCFG_0_READ_ADDRESS[3]} {BUS_PROCCFG_0_READ_ADDRESS[4]} {BUS_PROCCFG_0_READ_ADDRESS[5]} {BUS_PROCCFG_0_READ_ADDRESS[6]} {BUS_PROCCFG_0_READ_ADDRESS[7]} {BUS_PROCCFG_0_READ_ADDRESS[8]} {BUS_PROCCFG_0_READ_ADDRESS[9]} {BUS_PROCCFG_0_READ_ADDRESS[10]} {BUS_PROCCFG_0_READ_ADDRESS[11]} {BUS_PROCCFG_0_READ_ADDRESS[12]} {BUS_PROCCFG_0_READ_ADDRESS[13]} {BUS_PROCCFG_0_READ_ADDRESS[14]} {BUS_PROCCFG_0_READ_ADDRESS[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {psc0/ASIC_BIT_COUNT[0]} {psc0/ASIC_BIT_COUNT[1]} {psc0/ASIC_BIT_COUNT[2]} {psc0/ASIC_BIT_COUNT[3]} {psc0/ASIC_BIT_COUNT[4]} {psc0/ASIC_BIT_COUNT[5]} {psc0/ASIC_BIT_COUNT[6]} {psc0/ASIC_BIT_COUNT[7]} {psc0/ASIC_BIT_COUNT[8]} {psc0/ASIC_BIT_COUNT[9]} {psc0/ASIC_BIT_COUNT[10]} {psc0/ASIC_BIT_COUNT[11]} {psc0/ASIC_BIT_COUNT[12]} {psc0/ASIC_BIT_COUNT[13]} {psc0/ASIC_BIT_COUNT[14]} {psc0/ASIC_BIT_COUNT[15]} {psc0/ASIC_BIT_COUNT[16]} {psc0/ASIC_BIT_COUNT[17]} {psc0/ASIC_BIT_COUNT[18]} {psc0/ASIC_BIT_COUNT[19]} {psc0/ASIC_BIT_COUNT[20]} {psc0/ASIC_BIT_COUNT[21]} {psc0/ASIC_BIT_COUNT[22]} {psc0/ASIC_BIT_COUNT[23]} {psc0/ASIC_BIT_COUNT[24]} {psc0/ASIC_BIT_COUNT[25]} {psc0/ASIC_BIT_COUNT[26]} {psc0/ASIC_BIT_COUNT[27]} {psc0/ASIC_BIT_COUNT[28]} {psc0/ASIC_BIT_COUNT[29]} {psc0/ASIC_BIT_COUNT[30]} {psc0/ASIC_BIT_COUNT[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {psc0/ProgSMp[0]} {psc0/ProgSMp[1]} {psc0/ProgSMp[2]} {psc0/ProgSMp[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list psc0/PETIROC_RESETB_i_1_n_0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list psc0/PETIROC_SLOAD_i_1_n_0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list PT0/prog_empty ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list psc0/ProgSM0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {psc0/ProgSM[0]_i_1_n_0} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {psc0/ProgSM[1]_i_1_n_0} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list {psc0/ProgSM[2]_i_1_n_0} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list {psc0/ProgSM[3]_i_3_n_0} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list psc0/startProg ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list USBInterface_n_223 ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_1"}]]
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {BUS_PROCCFG_0_READ_ADDRESS} {BUS_PROCCFG_0_WRITE_DATA} {psc0/ASIC_BIT_COUNT} {psc0/PETIROC_RESETB_i_1_n_0} {psc0/PETIROC_SLOAD_i_1_n_0} {psc0/ProgSM0} {psc0/ProgSM[0]_i_1_n_0} {psc0/ProgSM[1]_i_1_n_0} {psc0/ProgSM[2]_i_1_n_0} {psc0/ProgSM[3]_i_3_n_0} {psc0/ProgSMp} {psc0/startProg} {PT0/prog_empty} {USBInterface_n_223} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {PT0/A_LVDS_DOUT} {PT0/A_START_CONV_OBUF} {PT0/A_TRASMIT_ON_IBUF} {PT0/A_TRG_IBUF} {PT0/prog_full} {PT0/run_trig_delay} {PT0/skip} {PT0/start_c_counter_reg__0} {PT0/TRASMIT_ON_i} {PT0/TRASMIT_ON_o} {PT0/TRG0_i} {PT0/TRG0_o} {PT0/trigger_in32_out} {PT0/wr_en} {u_ila_0_din} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes PT0/A_START_CONV_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {PT0/timeoutWAITRASMITON[4]} {PT0/timeoutWAITRASMITON[12]} {PT0/timeoutWAITRASMITON[13]} {PT0/timeoutWAITRASMITON[14]} {PT0/timeoutWAITRASMITON[17]} {PT0/timeoutWAITRASMITON[1]} {PT0/timeoutWAITRASMITON[3]} {PT0/timeoutWAITRASMITON[6]} {PT0/timeoutWAITRASMITON[10]} {PT0/timeoutWAITRASMITON[15]} {PT0/timeoutWAITRASMITON[0]} {PT0/timeoutWAITRASMITON[5]} {PT0/timeoutWAITRASMITON[9]} {PT0/timeoutWAITRASMITON[11]} {PT0/timeoutWAITRASMITON[2]} {PT0/timeoutWAITRASMITON[7]} {PT0/timeoutWAITRASMITON[8]} {PT0/timeoutWAITRASMITON[16]}]]
set_property mark_debug true [get_nets [list PT0/inTrasmission]]
set_property mark_debug true [get_nets [list PT0/storePackage]]
set_property mark_debug true [get_nets [list {PT0/DAQSM_reg_n_0_[0]} {PT0/DAQSM_reg_n_0_[1]}]]
save_constraints
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list D_LVDS_DCLK_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list FTDI_CLK_IBUF_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {PT0/A_TRG_IBUF[0]} {PT0/A_TRG_IBUF[1]} {PT0/A_TRG_IBUF[2]} {PT0/A_TRG_IBUF[3]} {PT0/A_TRG_IBUF[4]} {PT0/A_TRG_IBUF[5]} {PT0/A_TRG_IBUF[6]} {PT0/A_TRG_IBUF[7]} {PT0/A_TRG_IBUF[8]} {PT0/A_TRG_IBUF[9]} {PT0/A_TRG_IBUF[10]} {PT0/A_TRG_IBUF[11]} {PT0/A_TRG_IBUF[12]} {PT0/A_TRG_IBUF[13]} {PT0/A_TRG_IBUF[14]} {PT0/A_TRG_IBUF[15]} {PT0/A_TRG_IBUF[16]} {PT0/A_TRG_IBUF[17]} {PT0/A_TRG_IBUF[18]} {PT0/A_TRG_IBUF[19]} {PT0/A_TRG_IBUF[20]} {PT0/A_TRG_IBUF[21]} {PT0/A_TRG_IBUF[22]} {PT0/A_TRG_IBUF[23]} {PT0/A_TRG_IBUF[24]} {PT0/A_TRG_IBUF[25]} {PT0/A_TRG_IBUF[26]} {PT0/A_TRG_IBUF[27]} {PT0/A_TRG_IBUF[28]} {PT0/A_TRG_IBUF[29]} {PT0/A_TRG_IBUF[30]} {PT0/A_TRG_IBUF[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {PT0/din[0]} {PT0/din[1]} {PT0/din[2]} {PT0/din[3]} {PT0/din[4]} {PT0/din[5]} {PT0/din[6]} {PT0/din[7]} {PT0/din[8]} {PT0/din[9]} {PT0/din[10]} {PT0/din[11]} {PT0/din[12]} {PT0/din[13]} {PT0/din[14]} {PT0/din[15]} {PT0/din[16]} {PT0/din[17]} {PT0/din[18]} {PT0/din[19]} {PT0/din[20]} {PT0/din[21]} {PT0/din[22]} {PT0/din[23]} {PT0/din[24]} {PT0/din[25]} {PT0/din[26]} {PT0/din[27]} {PT0/din[28]} {PT0/din[29]} {PT0/din[30]} {PT0/din[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 18 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {PT0/timeoutWAITRASMITON[0]} {PT0/timeoutWAITRASMITON[1]} {PT0/timeoutWAITRASMITON[2]} {PT0/timeoutWAITRASMITON[3]} {PT0/timeoutWAITRASMITON[4]} {PT0/timeoutWAITRASMITON[5]} {PT0/timeoutWAITRASMITON[6]} {PT0/timeoutWAITRASMITON[7]} {PT0/timeoutWAITRASMITON[8]} {PT0/timeoutWAITRASMITON[9]} {PT0/timeoutWAITRASMITON[10]} {PT0/timeoutWAITRASMITON[11]} {PT0/timeoutWAITRASMITON[12]} {PT0/timeoutWAITRASMITON[13]} {PT0/timeoutWAITRASMITON[14]} {PT0/timeoutWAITRASMITON[15]} {PT0/timeoutWAITRASMITON[16]} {PT0/timeoutWAITRASMITON[17]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list PT0/A_LVDS_DOUT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list PT0/A_TRASMIT_ON_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {PT0/DAQSM_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {PT0/DAQSM_reg_n_0_[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list PT0/inTrasmission ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list PT0/prog_full ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list PT0/skip ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list PT0/storePackage ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list PT0/TRASMIT_ON_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list PT0/TRASMIT_ON_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list PT0/TRG0_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list PT0/trigger_in32_out ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list PT0/wr_en ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {psc0/ASIC_BIT_COUNT[0]} {psc0/ASIC_BIT_COUNT[1]} {psc0/ASIC_BIT_COUNT[2]} {psc0/ASIC_BIT_COUNT[3]} {psc0/ASIC_BIT_COUNT[4]} {psc0/ASIC_BIT_COUNT[5]} {psc0/ASIC_BIT_COUNT[6]} {psc0/ASIC_BIT_COUNT[7]} {psc0/ASIC_BIT_COUNT[8]} {psc0/ASIC_BIT_COUNT[9]} {psc0/ASIC_BIT_COUNT[10]} {psc0/ASIC_BIT_COUNT[11]} {psc0/ASIC_BIT_COUNT[12]} {psc0/ASIC_BIT_COUNT[13]} {psc0/ASIC_BIT_COUNT[14]} {psc0/ASIC_BIT_COUNT[15]} {psc0/ASIC_BIT_COUNT[16]} {psc0/ASIC_BIT_COUNT[17]} {psc0/ASIC_BIT_COUNT[18]} {psc0/ASIC_BIT_COUNT[19]} {psc0/ASIC_BIT_COUNT[20]} {psc0/ASIC_BIT_COUNT[21]} {psc0/ASIC_BIT_COUNT[22]} {psc0/ASIC_BIT_COUNT[23]} {psc0/ASIC_BIT_COUNT[24]} {psc0/ASIC_BIT_COUNT[25]} {psc0/ASIC_BIT_COUNT[26]} {psc0/ASIC_BIT_COUNT[27]} {psc0/ASIC_BIT_COUNT[28]} {psc0/ASIC_BIT_COUNT[29]} {psc0/ASIC_BIT_COUNT[30]} {psc0/ASIC_BIT_COUNT[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {psc0/ProgSMp[0]} {psc0/ProgSMp[1]} {psc0/ProgSMp[2]} {psc0/ProgSMp[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {BUS_PROCCFG_0_WRITE_DATA[0]} {BUS_PROCCFG_0_WRITE_DATA[1]} {BUS_PROCCFG_0_WRITE_DATA[2]} {BUS_PROCCFG_0_WRITE_DATA[3]} {BUS_PROCCFG_0_WRITE_DATA[4]} {BUS_PROCCFG_0_WRITE_DATA[5]} {BUS_PROCCFG_0_WRITE_DATA[6]} {BUS_PROCCFG_0_WRITE_DATA[7]} {BUS_PROCCFG_0_WRITE_DATA[8]} {BUS_PROCCFG_0_WRITE_DATA[9]} {BUS_PROCCFG_0_WRITE_DATA[10]} {BUS_PROCCFG_0_WRITE_DATA[11]} {BUS_PROCCFG_0_WRITE_DATA[12]} {BUS_PROCCFG_0_WRITE_DATA[13]} {BUS_PROCCFG_0_WRITE_DATA[14]} {BUS_PROCCFG_0_WRITE_DATA[15]} {BUS_PROCCFG_0_WRITE_DATA[16]} {BUS_PROCCFG_0_WRITE_DATA[17]} {BUS_PROCCFG_0_WRITE_DATA[18]} {BUS_PROCCFG_0_WRITE_DATA[19]} {BUS_PROCCFG_0_WRITE_DATA[20]} {BUS_PROCCFG_0_WRITE_DATA[21]} {BUS_PROCCFG_0_WRITE_DATA[22]} {BUS_PROCCFG_0_WRITE_DATA[23]} {BUS_PROCCFG_0_WRITE_DATA[24]} {BUS_PROCCFG_0_WRITE_DATA[25]} {BUS_PROCCFG_0_WRITE_DATA[26]} {BUS_PROCCFG_0_WRITE_DATA[27]} {BUS_PROCCFG_0_WRITE_DATA[28]} {BUS_PROCCFG_0_WRITE_DATA[29]} {BUS_PROCCFG_0_WRITE_DATA[30]} {BUS_PROCCFG_0_WRITE_DATA[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {BUS_PROCCFG_0_READ_ADDRESS[0]} {BUS_PROCCFG_0_READ_ADDRESS[1]} {BUS_PROCCFG_0_READ_ADDRESS[2]} {BUS_PROCCFG_0_READ_ADDRESS[3]} {BUS_PROCCFG_0_READ_ADDRESS[4]} {BUS_PROCCFG_0_READ_ADDRESS[5]} {BUS_PROCCFG_0_READ_ADDRESS[6]} {BUS_PROCCFG_0_READ_ADDRESS[7]} {BUS_PROCCFG_0_READ_ADDRESS[8]} {BUS_PROCCFG_0_READ_ADDRESS[9]} {BUS_PROCCFG_0_READ_ADDRESS[10]} {BUS_PROCCFG_0_READ_ADDRESS[11]} {BUS_PROCCFG_0_READ_ADDRESS[12]} {BUS_PROCCFG_0_READ_ADDRESS[13]} {BUS_PROCCFG_0_READ_ADDRESS[14]} {BUS_PROCCFG_0_READ_ADDRESS[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list psc0/PETIROC_RESETB_i_1_n_0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list psc0/PETIROC_SLOAD_i_1_n_0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list PT0/prog_empty ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list psc0/ProgSM0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {psc0/ProgSM[0]_i_1_n_0} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {psc0/ProgSM[1]_i_1_n_0} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list {psc0/ProgSM[2]_i_1_n_0} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list {psc0/ProgSM[3]_i_3_n_0} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list psc0/startProg ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list USBInterface_n_223 ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_1"}]
set_property TRIGGER_COMPARE_VALUE eq1'bF [get_hw_probes PT0/A_TRASMIT_ON_IBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.ltx} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Valid_Flag {true} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips fifo_generator_0]
generate_target all [get_files  C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 8 fifo_generator_0_synth_1
export_simulation -of_objects [get_files C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.ip_user_files -ipstatic_source_dir C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/modelsim} {questa=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/questa} {riviera=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/riviera} {activehdl=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list D_LVDS_DCLK_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list FTDI_CLK_IBUF_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {PT0/din[0]} {PT0/din[1]} {PT0/din[2]} {PT0/din[3]} {PT0/din[4]} {PT0/din[5]} {PT0/din[6]} {PT0/din[7]} {PT0/din[8]} {PT0/din[9]} {PT0/din[10]} {PT0/din[11]} {PT0/din[12]} {PT0/din[13]} {PT0/din[14]} {PT0/din[15]} {PT0/din[16]} {PT0/din[17]} {PT0/din[18]} {PT0/din[19]} {PT0/din[20]} {PT0/din[21]} {PT0/din[22]} {PT0/din[23]} {PT0/din[24]} {PT0/din[25]} {PT0/din[26]} {PT0/din[27]} {PT0/din[28]} {PT0/din[29]} {PT0/din[30]} {PT0/din[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {PT0/A_TRG_IBUF[0]} {PT0/A_TRG_IBUF[1]} {PT0/A_TRG_IBUF[2]} {PT0/A_TRG_IBUF[3]} {PT0/A_TRG_IBUF[4]} {PT0/A_TRG_IBUF[5]} {PT0/A_TRG_IBUF[6]} {PT0/A_TRG_IBUF[7]} {PT0/A_TRG_IBUF[8]} {PT0/A_TRG_IBUF[9]} {PT0/A_TRG_IBUF[10]} {PT0/A_TRG_IBUF[11]} {PT0/A_TRG_IBUF[12]} {PT0/A_TRG_IBUF[13]} {PT0/A_TRG_IBUF[14]} {PT0/A_TRG_IBUF[15]} {PT0/A_TRG_IBUF[16]} {PT0/A_TRG_IBUF[17]} {PT0/A_TRG_IBUF[18]} {PT0/A_TRG_IBUF[19]} {PT0/A_TRG_IBUF[20]} {PT0/A_TRG_IBUF[21]} {PT0/A_TRG_IBUF[22]} {PT0/A_TRG_IBUF[23]} {PT0/A_TRG_IBUF[24]} {PT0/A_TRG_IBUF[25]} {PT0/A_TRG_IBUF[26]} {PT0/A_TRG_IBUF[27]} {PT0/A_TRG_IBUF[28]} {PT0/A_TRG_IBUF[29]} {PT0/A_TRG_IBUF[30]} {PT0/A_TRG_IBUF[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 18 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {PT0/timeoutWAITRASMITON[0]} {PT0/timeoutWAITRASMITON[1]} {PT0/timeoutWAITRASMITON[2]} {PT0/timeoutWAITRASMITON[3]} {PT0/timeoutWAITRASMITON[4]} {PT0/timeoutWAITRASMITON[5]} {PT0/timeoutWAITRASMITON[6]} {PT0/timeoutWAITRASMITON[7]} {PT0/timeoutWAITRASMITON[8]} {PT0/timeoutWAITRASMITON[9]} {PT0/timeoutWAITRASMITON[10]} {PT0/timeoutWAITRASMITON[11]} {PT0/timeoutWAITRASMITON[12]} {PT0/timeoutWAITRASMITON[13]} {PT0/timeoutWAITRASMITON[14]} {PT0/timeoutWAITRASMITON[15]} {PT0/timeoutWAITRASMITON[16]} {PT0/timeoutWAITRASMITON[17]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list PT0/A_LVDS_DOUT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list PT0/A_START_CONV_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list PT0/A_TRASMIT_ON_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {PT0/DAQSM_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {PT0/DAQSM_reg_n_0_[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list PT0/inTrasmission ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list PT0/prog_full ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property -dict [list CONFIG.Performance_Options {Standard_FIFO}] [get_ips fifo_generator_0]
generate_target all [get_files  C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 8 fifo_generator_0_synth_1
export_simulation -of_objects [get_files C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.ip_user_files -ipstatic_source_dir C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/modelsim} {questa=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/questa} {riviera=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/riviera} {activehdl=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_1 -dir c:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Builtin_FIFO} CONFIG.Input_Data_Width {32} CONFIG.Input_Depth {4096} CONFIG.Output_Data_Width {32} CONFIG.Output_Depth {4096} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Use_Dout_Reset {false} CONFIG.Data_Count {false} CONFIG.Data_Count_Width {12} CONFIG.Write_Data_Count_Width {12} CONFIG.Read_Data_Count_Width {12} CONFIG.Read_Clock_Frequency {100} CONFIG.Write_Clock_Frequency {160} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {3930} CONFIG.Full_Threshold_Negate_Value {3929} CONFIG.Programmable_Empty_Type {Single_Programmable_Empty_Threshold_Constant} CONFIG.Empty_Threshold_Assert_Value {5} CONFIG.Empty_Threshold_Negate_Value {6}] [get_ips fifo_generator_1]
generate_target {instantiation_template} [get_files c:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci]
generate_target all [get_files  c:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_1] }
export_ip_user_files -of_objects [get_files c:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci]
launch_runs -jobs 8 fifo_generator_1_synth_1
export_simulation -of_objects [get_files c:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci] -directory C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.ip_user_files -ipstatic_source_dir C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/modelsim} {questa=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/questa} {riviera=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/riviera} {activehdl=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci] -no_script -reset -force -quiet
remove_files  -fileset fifo_generator_1 c:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name RDO_LIST_FIFO -dir c:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {RDO_LIST_FIFO} CONFIG.Fifo_Implementation {Independent_Clocks_Builtin_FIFO} CONFIG.Input_Data_Width {32} CONFIG.Input_Depth {4096} CONFIG.Output_Data_Width {32} CONFIG.Output_Depth {4096} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Data_Count_Width {12} CONFIG.Write_Data_Count_Width {12} CONFIG.Read_Data_Count_Width {12} CONFIG.Read_Clock_Frequency {160} CONFIG.Write_Clock_Frequency {100} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {3950} CONFIG.Full_Threshold_Negate_Value {3949} CONFIG.Programmable_Empty_Type {Single_Programmable_Empty_Threshold_Constant} CONFIG.Empty_Threshold_Assert_Value {5} CONFIG.Empty_Threshold_Negate_Value {6} CONFIG.Enable_Safety_Circuit {false}] [get_ips RDO_LIST_FIFO]
generate_target {instantiation_template} [get_files c:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/RDO_LIST_FIFO/RDO_LIST_FIFO.xci]
generate_target all [get_files  c:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/RDO_LIST_FIFO/RDO_LIST_FIFO.xci]
catch { config_ip_cache -export [get_ips -all RDO_LIST_FIFO] }
export_ip_user_files -of_objects [get_files c:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/RDO_LIST_FIFO/RDO_LIST_FIFO.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/RDO_LIST_FIFO/RDO_LIST_FIFO.xci]
launch_runs -jobs 8 RDO_LIST_FIFO_synth_1
export_simulation -of_objects [get_files c:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/RDO_LIST_FIFO/RDO_LIST_FIFO.xci] -directory C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.ip_user_files -ipstatic_source_dir C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/modelsim} {questa=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/questa} {riviera=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/riviera} {activehdl=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property source_mgmt_mode All [current_project]
convert_ips [get_files  c:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/RDO_LIST_FIFO/RDO_LIST_FIFO.xci]
export_ip_user_files -of_objects  [get_files  c:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.srcs/sources_1/ip/RDO_LIST_FIFO/RDO_LIST_FIFO.xci] -sync -lib_map_path [list {modelsim=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/modelsim} {questa=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/questa} {riviera=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/riviera} {activehdl=C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
reset_run RDO_LIST_FIFO_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/Andre/Desktop/DT5550W/FIRMWARE/DT5550w-DUAL_ASIC/DT5550w.runs/impl_1/TopDT5550w.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
