# FIFO_SV_Verification
This repository contains the implementation and verification of a FIFO (First-In-First-Out) buffer using SystemVerilog. This project was developed as part of a course on hardware verification.
