vsim -gui -l msim_transcript work_gate_level.circuit_sp2_2_tb -sdftyp /Circuit_SP2_2_tb/utt=C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo
# vsim -gui -l msim_transcript work_gate_level.circuit_sp2_2_tb -sdftyp "/Circuit_SP2_2_tb/utt=C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo" 
# Start time: 22:05:30 on Apr 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work_gate_level.circuit_sp2_2_tb(behavior)
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxii.maxii_atom_pack(body)
# Loading maxii.maxii_components
# Loading work_gate_level.circuit_sp2_2(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxii.maxii_io(behave)
# Loading maxii.maxii_lcell(vital_le_atom)
# Loading maxii.maxii_asynch_lcell(vital_le)
# Loading maxii.maxii_lcell_register(vital_le_reg)
# Loading instances from C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(0): Failed to find INSTANCE '/Circuit_SP2_2_tb/utt'.
# ** Error (suppressible): (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(0): Failed to find INSTANCE '/Circuit_SP2_2_tb/utt'.
# Error loading design
# End time: 22:05:31 on Apr 30,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 6
vsim -gui -l msim_transcript -sdftyp /Circuit_SP2_2_tb=C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo work_gate_level.circuit_sp2_2_tb
# vsim -gui -l msim_transcript -sdftyp "/Circuit_SP2_2_tb=C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo" work_gate_level.circuit_sp2_2_tb 
# Start time: 22:06:31 on Apr 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work_gate_level.circuit_sp2_2_tb(behavior)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxii.maxii_atom_pack(body)
# Loading maxii.maxii_components
# Loading work_gate_level.circuit_sp2_2(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxii.maxii_io(behave)
# Loading maxii.maxii_lcell(vital_le_atom)
# Loading maxii.maxii_asynch_lcell(vital_le)
# Loading maxii.maxii_lcell_register(vital_le_reg)
# Loading instances from C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(49): Failed to find INSTANCE '\CD_L~I\'.
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(40): Failed to find INSTANCE '\CLK_L~I\'.
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(58): Failed to find INSTANCE '\Chip1|current_state\'.
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(58): Failed to find INSTANCE 'lecomb'.
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(68): Failed to find INSTANCE 'lereg'.
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(84): Failed to find INSTANCE '\Chip2|current_state\'.
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(84): Failed to find INSTANCE 'lecomb'.
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(94): Failed to find INSTANCE 'lereg'.
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(110): Failed to find INSTANCE '\Chip3|current_state\'.
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(110): Failed to find INSTANCE 'lecomb'.
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(120): Failed to find INSTANCE 'lereg'.
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(136): Failed to find INSTANCE '\Q[0]~I\'.
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(146): Failed to find INSTANCE '\Q[1]~I\'.
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(156): Failed to find INSTANCE '\Q[2]~I\'.
# ** Error (suppressible): (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# Error loading design
# End time: 22:06:32 on Apr 30,2022, Elapsed time: 0:00:01
# Errors: 15, Warnings: 1
vsim -gui -l msim_transcript -sdftyp /Circuit_SP2_2_tb/utt=C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo work_gate_level.circuit_sp2_2_tb
# vsim -gui -l msim_transcript -sdftyp "/Circuit_SP2_2_tb/utt=C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo" work_gate_level.circuit_sp2_2_tb 
# Start time: 22:07:18 on Apr 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work_gate_level.circuit_sp2_2_tb(behavior)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxii.maxii_atom_pack(body)
# Loading maxii.maxii_components
# Loading work_gate_level.circuit_sp2_2(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxii.maxii_io(behave)
# Loading maxii.maxii_lcell(vital_le_atom)
# Loading maxii.maxii_asynch_lcell(vital_le)
# Loading maxii.maxii_lcell_register(vital_le_reg)
# Loading instances from C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(0): Failed to find INSTANCE '/Circuit_SP2_2_tb/utt'.
# ** Error (suppressible): (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(0): Failed to find INSTANCE '/Circuit_SP2_2_tb/utt'.
# Error loading design
# End time: 22:07:18 on Apr 30,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
vsim -gui -l msim_transcript -sdftyp /Circuit_SP2_2_tb/utt=C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo work_gate_level.circuit_sp2_2_tb
# vsim -gui -l msim_transcript -sdftyp "/Circuit_SP2_2_tb/utt=C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo" work_gate_level.circuit_sp2_2_tb 
# Start time: 22:14:46 on Apr 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work_gate_level.circuit_sp2_2_tb(behavior)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxii.maxii_atom_pack(body)
# Loading maxii.maxii_components
# Loading work_gate_level.circuit_sp2_2(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxii.maxii_io(behave)
# Loading maxii.maxii_lcell(vital_le_atom)
# Loading maxii.maxii_asynch_lcell(vital_le)
# Loading maxii.maxii_lcell_register(vital_le_reg)
# Loading instances from C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(0): Failed to find INSTANCE '/Circuit_SP2_2_tb/utt'.
# ** Error (suppressible): (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(0): Failed to find INSTANCE '/Circuit_SP2_2_tb/utt'.
# Error loading design
# End time: 22:14:47 on Apr 30,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 1
# Compile of Circuit_SP2_2.vhd was successful.
# Compile of Circuit_SP2_2_tb.vhd was successful.
# Compile of T_FF.vhd was successful.
# Compile of Circuit_SP2_2.vho was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui -l msim_transcript -sdftyp /Circuit_SP2_2_tb/utt=C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo work_gate_level.circuit_sp2_2_tb
# vsim -gui -l msim_transcript -sdftyp "/Circuit_SP2_2_tb/utt=C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo" work_gate_level.circuit_sp2_2_tb 
# Start time: 22:15:37 on Apr 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work_gate_level.circuit_sp2_2_tb(behavior)
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxii.maxii_atom_pack(body)
# Loading maxii.maxii_components
# Loading work_gate_level.circuit_sp2_2(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxii.maxii_io(behave)
# Loading maxii.maxii_lcell(vital_le_atom)
# Loading maxii.maxii_asynch_lcell(vital_le)
# Loading maxii.maxii_lcell_register(vital_le_reg)
# Loading instances from C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(0): Failed to find INSTANCE '/Circuit_SP2_2_tb/utt'.
# ** Error (suppressible): (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(0): Failed to find INSTANCE '/Circuit_SP2_2_tb/utt'.
# Error loading design
# End time: 22:15:38 on Apr 30,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 2
# Printing not supported.
dataset reload -f
# Dataset not found: 
dataset reload -f
# Dataset not found: 
# Compile of Circuit_SP2_2.vhd was successful.
# Compile of Circuit_SP2_2_tb.vhd was successful.
# Compile of T_FF.vhd was successful.
# Compile of Circuit_SP2_2.vho was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui -l msim_transcript -sdftyp /Circuit_SP2_2_tb/utt=C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo work_gate_level.circuit_sp2_2_tb
# vsim -gui -l msim_transcript -sdftyp "/Circuit_SP2_2_tb/utt=C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo" work_gate_level.circuit_sp2_2_tb 
# Start time: 02:33:59 on May 01,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work_gate_level.circuit_sp2_2_tb(behavior)
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxii.maxii_atom_pack(body)
# Loading maxii.maxii_components
# Loading work_gate_level.circuit_sp2_2(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxii.maxii_io(behave)
# Loading maxii.maxii_lcell(vital_le_atom)
# Loading maxii.maxii_asynch_lcell(vital_le)
# Loading maxii.maxii_lcell_register(vital_le_reg)
# Loading instances from C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(0): Failed to find INSTANCE '/Circuit_SP2_2_tb/utt'.
# ** Error (suppressible): (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# ** Error (suppressible): (vsim-SDF-3250) C:/CSD/P_CH2/SP2_2/VHDL/simulation/modelsim/Circuit_SP2_2_vhd.sdo(0): Failed to find INSTANCE '/Circuit_SP2_2_tb/utt'.
# Error loading design
# End time: 02:34:00 on May 01,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 2
