INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/hdl-stash/nexys/nexys_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/risc-16/hardware/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/risc-16/hardware/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/risc-16/hardware/risc16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.srcs/sources_1/new/display_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/hdl-stash/nexys/spi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
WARNING: [VRFC 10-3380] identifier 'tx_buff' is used before its declaration [/home/rootie/devel/hdl-stash/nexys/spi_slave.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.srcs/sources_1/new/CPU_Programmer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Programmer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.srcs/sources_1/new/clock_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/risc-16/hardware/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.srcs/sources_1/new/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.srcs/sources_1/new/Ctrl_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.srcs/sources_1/new/Video_Buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/sim/risc16System.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clocks_imp_M0LRZS
INFO: [VRFC 10-311] analyzing module Memory_imp_1ZN6E9
INFO: [VRFC 10-311] analyzing module Nexys_Peripherals_imp_2MRWYA
INFO: [VRFC 10-311] analyzing module programer_imp_1MHW5NV
INFO: [VRFC 10-311] analyzing module risc16System
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_nexys_7seg_0_0/sim/risc16System_nexys_7seg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_nexys_7seg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_clk_wiz_0_0/risc16System_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_clk_wiz_0_0/risc16System_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_clk_div_0_0/sim/risc16System_clk_div_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_clk_div_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_risc16_0_0/sim/risc16System_risc16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_risc16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_display_ctrl_0_0/sim/risc16System_display_ctrl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_display_ctrl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_spi_slave_0_0/sim/risc16System_spi_slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_spi_slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_CPU_Programmer_0_0/sim/risc16System_CPU_Programmer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_CPU_Programmer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_mux_0_0/sim/risc16System_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_clk_div_1_0/sim/risc16System_clk_div_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_clk_div_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_clock_bus_0_0/sim/risc16System_clock_bus_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_clock_bus_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_vga_0_0/sim/risc16System_vga_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_vga_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_clk_wiz_0_1/risc16System_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_clk_wiz_0_1/risc16System_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_ram_0_0/sim/risc16System_ram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_ram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_MCU_0_0/sim/risc16System_MCU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_MCU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_or_gate_0_0/sim/risc16System_or_gate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_or_gate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_Ctrl_Registers_0_0/sim/risc16System_Ctrl_Registers_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_Ctrl_Registers_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.ip_user_files/bd/risc16System/ip/risc16System_Video_Buffer_0_0/sim/risc16System_Video_Buffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_Video_Buffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.srcs/sources_1/bd/risc16System/hdl/risc16System_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc16System_wrapper
