# Reading D:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do mux21_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/data/Homework/FPGA/Exp/a1/mux21 {D:/data/Homework/FPGA/Exp/a1/mux21/mux21.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:45 on Sep 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/data/Homework/FPGA/Exp/a1/mux21" D:/data/Homework/FPGA/Exp/a1/mux21/mux21.v 
# -- Compiling module mux21
# 
# Top level modules:
# 	mux21
# End time: 19:05:45 on Sep 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/data/Homework/FPGA/Exp/a1/mux21/simulation/modelsim {D:/data/Homework/FPGA/Exp/a1/mux21/simulation/modelsim/mux21.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:45 on Sep 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/data/Homework/FPGA/Exp/a1/mux21/simulation/modelsim" D:/data/Homework/FPGA/Exp/a1/mux21/simulation/modelsim/mux21.vt 
# -- Compiling module mux21_vlg_tst
# 
# Top level modules:
# 	mux21_vlg_tst
# End time: 19:05:45 on Sep 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mux21_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" mux21_vlg_tst 
# Start time: 19:05:45 on Sep 13,2020
# Loading work.mux21_vlg_tst
# Loading sgate_ver.mux21
# ** Error: (vsim-3063) D:/data/Homework/FPGA/Exp/a1/mux21/simulation/modelsim/mux21.vt(40): Port 'a' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /mux21_vlg_tst/i1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/sgate.v
# ** Error: (vsim-3063) D:/data/Homework/FPGA/Exp/a1/mux21/simulation/modelsim/mux21.vt(40): Port 'b' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /mux21_vlg_tst/i1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/sgate.v
# ** Error: (vsim-3063) D:/data/Homework/FPGA/Exp/a1/mux21/simulation/modelsim/mux21.vt(40): Port 's' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /mux21_vlg_tst/i1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/sgate.v
# ** Error: (vsim-3063) D:/data/Homework/FPGA/Exp/a1/mux21/simulation/modelsim/mux21.vt(40): Port 'y' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /mux21_vlg_tst/i1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/sgate.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./mux21_run_msim_rtl_verilog.do PAUSED at line 12
vsim rtl_work.mux21
# vsim rtl_work.mux21 
# Start time: 19:05:45 on Sep 13,2020
# Loading work.mux21
# End time: 19:06:02 on Sep 13,2020, Elapsed time: 0:00:17
# Errors: 4, Warnings: 0
