

================================================================
== Synthesis Summary Report of 'rtl_kernel_wizard_0'
================================================================
+ General Information: 
    * Date:           Thu Jun 30 14:26:58 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        prj
    * Solution:       sol (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |                          Modules                          |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |    |            |            |     |
    |                          & Loops                          |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |     LUT    | URAM|
    +-----------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |+ rtl_kernel_wizard_0                                      |  Timing|  -0.00|    12440|  1.244e+05|         -|    12441|     -|        no|  62 (1%)|   -|  3434 (~0%)|  3700 (~0%)|    -|
    | + grp_rtl_kernel_wizard_0_Pipeline_1_fu_91                |  Timing|  -0.00|     4099|  4.099e+04|         -|     4099|     -|        no|        -|   -|  1040 (~0%)|   117 (~0%)|    -|
    |  o Loop 1                                                 |       -|   7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|        -|   -|           -|           -|    -|
    | + grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_52_1_fu_99  |       -|   3.92|     4098|  4.098e+04|         -|     4098|     -|        no|        -|   -|    29 (~0%)|   109 (~0%)|    -|
    |  o VITIS_LOOP_52_1                                        |       -|   7.30|     4096|  4.096e+04|         2|        1|  4096|       yes|        -|   -|           -|           -|    -|
    | + grp_rtl_kernel_wizard_0_Pipeline_3_fu_105               |  Timing|  -0.00|     4099|  4.099e+04|         -|     4099|     -|        no|        -|   -|   533 (~0%)|   509 (~0%)|    -|
    |  o Loop 1                                                 |       -|   7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|        -|   -|           -|           -|    -|
    +-----------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_m00_axi | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------+
| Argument   | Direction | Datatype     |
+------------+-----------+--------------+
| scalar00   | in        | unsigned int |
| axi00_ptr0 | inout     | int*         |
+------------+-----------+--------------+

* SW-to-HW Mapping
+------------+----------------------------+-----------+----------+-----------------------+
| Argument   | HW Name                    | HW Type   | HW Usage | HW Info               |
+------------+----------------------------+-----------+----------+-----------------------+
| scalar00   | s_axi_control scalar00     | register  |          | offset=0x10, range=32 |
| axi00_ptr0 | m_axi_m00_axi              | interface |          |                       |
| axi00_ptr0 | s_axi_control axi00_ptr0_1 | register  | offset   | offset=0x18, range=32 |
| axi00_ptr0 | s_axi_control axi00_ptr0_2 | register  | offset   | offset=0x1c, range=32 |
+------------+----------------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
| HW Interface  | Message                                                                                                                                                                                                                    | Location                               |
+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
| m_axi_m00_axi | Multiple burst reads of length 256 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.  | ../rtl_kernel_wizard_0_cmodel.cpp:49:5 |
| m_axi_m00_axi | Multiple burst writes of length 256 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | ../rtl_kernel_wizard_0_cmodel.cpp:57:5 |
+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


