# 🚀 LLM4Hardware: Generative AI for Chip Design

**Repository**: [github.com/FCHXWH823/LLM4Hardware](https://github.com/FCHXWH823/LLM4Hardware)

---

## 🌟 Featured Submodules

| Project | Description | Links |
|---------|-------------|-------|
| **🔧 AutoChip** | Generate functional Verilog modules from design prompts using LLMs with iterative error feedback | [📄 Paper](https://arxiv.org/abs/2311.04887) • [💻 Code](https://github.com/shailja-thakur/AutoChip.git) |
| **🛡️ Security Assertions** | LLM-generated SystemVerilog assertions for hardware security verification | [📄 Paper](https://arxiv.org/abs/2306.14027) • 💻 Code |
| **⚡ C2HLSC** | Bridge software-to-hardware design gap using LLMs to refactor C code for HLS | [📄 Paper](https://arxiv.org/abs/2412.00214) • [💻 Code](https://github.com/Lucaz97/c2hlsc) |

---

## 🔧 LLM4Verilog Generation

### AutoChip
- **Focus**: Functional Verilog generation with LLM feedback
- **Paper**: https://arxiv.org/abs/2311.04887
- **Code**: https://github.com/shailja-thakur/AutoChip.git

### VeriThoughts
- **Focus**: Reasoning-based Verilog code generation
- **Paper**: https://arxiv.org/abs/2505.20302
- **Code**: https://github.com/wilyub/VeriThoughts

### ROME
- **Focus**: Hierarchical prompting for complex chip design
- **Paper**: https://arxiv.org/abs/2407.18276
- **Code**: https://github.com/ajn313/ROME-LLM/tree/main

### PrefixLLM
- **Focus**: LLM-aided prefix circuit design
- **Paper**: https://arxiv.org/abs/2412.02594
- **Code**: https://github.com/FCHXWH823/PrefixGPT

### Veritas
- **Focus**: Deterministic Verilog synthesis from CNF
- **Paper**: Coming Soon
- **Code**: Coming Soon

---

## 🛡️ LLM4Security

### Security Assertions by Large Language Models
- **Focus**: Hardware assertion generation for security
- **Paper**: https://arxiv.org/abs/2306.14027
- **Code**: Available in repository

### Hybrid-NL2SVA
- **Focus**: Natural Language to SystemVerilog Assertion
- **Code**: https://github.com/FCHXWH823/RAG-aided-Assertion-Generation

### OpenTitan RAG SVA Generator
- **Focus**: RAG system for OpenTitan SVA generation
- **Code**: https://github.com/AnandMenon12/OpenTitan_RAG_SVAGEN

### LLMPirate
- **Focus**: LLMs for black-box hardware IP piracy
- **Status**: Research in progress

### LLM-Aided Testbench Generation for FSM
- **Focus**: Testbench generation and bug detection
- **Paper**: https://arxiv.org/html/2406.17132v1
- **Code**: https://github.com/jitendra-bhandari/LLM-Aided-Testbench-Generation-for-FSM/

---

## ⚡ LLM4C2HLS

### C2HLSC
- **Focus**: Bridge software-to-hardware design gap
- **Paper**: https://arxiv.org/abs/2412.00214
- **Code**: https://github.com/Lucaz97/c2hlsc
- **Description**: Uses LLMs to rewrite C code for NIST 800-22 randomness tests, QuickSort, and AES-128 into HLS-synthesizable C

### HLS Optimization
- **Focus**: Automated C-to-HLS code transformation
- **Resources**: Tutorials and interactive examples available

### Masala-CHAI
- **Focus**: Large-scale SPICE netlist dataset for analog circuits
- **Code**: https://github.com/jitendra-bhandari/Masala-CHAI

---

## 📊 Repository Statistics

- **🔬 Research Projects**: 12+
- **📦 Git Submodules**: 7
- **📄 Published Papers**: 10+
- **🎯 Main Focus Areas**: 3

---

## 🎯 Mission

Advancing the intersection of Large Language Models and Hardware Design

**🔬 Research Areas**: Verilog Generation • Security Verification • High-Level Synthesis

**🌐 Resources**: Tutorials, Colab Scripts, and Interactive Examples Available

---

## 📋 Available Resources

### Tutorials & Scripts
- Colab notebooks for hands-on learning
- Interactive examples and tutorials
- Presentation slides for each project

### Documentation
- Comprehensive README files
- API documentation
- Research paper references

### Tools & Frameworks
- Ready-to-use implementations
- Configurable prompting systems
- Evaluation benchmarks

---

*For more information, explore the repository at [github.com/FCHXWH823/LLM4Hardware](https://github.com/FCHXWH823/LLM4Hardware)*