/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/bit_shifterTMR.v                                                              *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 03/04/2022 20:08:30                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/triplicated/mopshub_top_canakari_ftrim/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: bit_shifter.v                                                                          *
 *           Git SHA           : File not in git repository!                                        *
 *           Modification time : 2022-03-28 18:31:06                                                *
 *           File Size         : 930                                                                *
 *           MD5 hash          : 313e675a1e529c97c5fc48fb31ef3e38                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module bit_shifterTMR(
  input wire  ext_rstA ,
  input wire  ext_rstB ,
  input wire  ext_rstC ,
  input wire  rstA ,
  input wire  rstB ,
  input wire  rstC ,
  input wire  data_bitA ,
  input wire  data_bitB ,
  input wire  data_bitC ,
  output wire [31:0] data_outA ,
  output wire [31:0] data_outB ,
  output wire [31:0] data_outC ,
  input wire  clkA ,
  input wire  clkB ,
  input wire  clkC ,
  input wire  cnt_enableA ,
  input wire  cnt_enableB ,
  input wire  cnt_enableC 
);
reg  [31:0] data_out_regA ;
reg  [31:0] data_out_regB ;
reg  [31:0] data_out_regC ;
assign data_outA =  data_out_regA;
assign data_outB =  data_out_regB;
assign data_outC =  data_out_regC;

always @( posedge clkA )
  if (!rstA|ext_rstA)
    begin
      data_out_regA <= 32'b1;
    end
  else
    begin
      if (cnt_enableA)
        begin
          data_out_regA <= {data_out_regA[30:0] ,data_bitA};
          data_out_regA[0]  <= data_out_regA[31] ;
        end
      else
        data_out_regA <= data_out_regA;
    end

always @( posedge clkB )
  if (!rstB|ext_rstB)
    begin
      data_out_regB <= 32'b1;
    end
  else
    begin
      if (cnt_enableB)
        begin
          data_out_regB <= {data_out_regB[30:0] ,data_bitB};
          data_out_regB[0]  <= data_out_regB[31] ;
        end
      else
        data_out_regB <= data_out_regB;
    end

always @( posedge clkC )
  if (!rstC|ext_rstC)
    begin
      data_out_regC <= 32'b1;
    end
  else
    begin
      if (cnt_enableC)
        begin
          data_out_regC <= {data_out_regC[30:0] ,data_bitC};
          data_out_regC[0]  <= data_out_regC[31] ;
        end
      else
        data_out_regC <= data_out_regC;
    end
endmodule

