#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002b0b20c8690 .scope module, "layer2_discriminator_tb" "layer2_discriminator_tb" 2 3;
 .timescale -9 -12;
v000002b0b21204f0_0 .var "clk", 0 0;
v000002b0b2120090_0 .net "done", 0 0, v000002b0b2121530_0;  1 drivers
v000002b0b2120270_0 .var/s "flat_input", 2047 0;
v000002b0b2120310_0 .net/s "flat_output", 511 0, v000002b0b2121990_0;  1 drivers
v000002b0b2121d50_0 .var/i "i_pack", 31 0;
v000002b0b2120130 .array/s "inputs", 127 0, 15 0;
v000002b0b2120590_0 .var/i "k", 31 0;
v000002b0b2120e50_0 .var/i "m", 31 0;
v000002b0b2120630_0 .var "rst", 0 0;
v000002b0b2121a30_0 .var "start", 0 0;
E_000002b0b20c3810 .event anyedge, v000002b0b2121530_0;
E_000002b0b20c3590 .event posedge, v000002b0b2121210_0;
v000002b0b2120130_0 .array/port v000002b0b2120130, 0;
v000002b0b2120130_1 .array/port v000002b0b2120130, 1;
v000002b0b2120130_2 .array/port v000002b0b2120130, 2;
v000002b0b2120130_3 .array/port v000002b0b2120130, 3;
E_000002b0b20c3e90/0 .event anyedge, v000002b0b2120130_0, v000002b0b2120130_1, v000002b0b2120130_2, v000002b0b2120130_3;
v000002b0b2120130_4 .array/port v000002b0b2120130, 4;
v000002b0b2120130_5 .array/port v000002b0b2120130, 5;
v000002b0b2120130_6 .array/port v000002b0b2120130, 6;
v000002b0b2120130_7 .array/port v000002b0b2120130, 7;
E_000002b0b20c3e90/1 .event anyedge, v000002b0b2120130_4, v000002b0b2120130_5, v000002b0b2120130_6, v000002b0b2120130_7;
v000002b0b2120130_8 .array/port v000002b0b2120130, 8;
v000002b0b2120130_9 .array/port v000002b0b2120130, 9;
v000002b0b2120130_10 .array/port v000002b0b2120130, 10;
v000002b0b2120130_11 .array/port v000002b0b2120130, 11;
E_000002b0b20c3e90/2 .event anyedge, v000002b0b2120130_8, v000002b0b2120130_9, v000002b0b2120130_10, v000002b0b2120130_11;
v000002b0b2120130_12 .array/port v000002b0b2120130, 12;
v000002b0b2120130_13 .array/port v000002b0b2120130, 13;
v000002b0b2120130_14 .array/port v000002b0b2120130, 14;
v000002b0b2120130_15 .array/port v000002b0b2120130, 15;
E_000002b0b20c3e90/3 .event anyedge, v000002b0b2120130_12, v000002b0b2120130_13, v000002b0b2120130_14, v000002b0b2120130_15;
v000002b0b2120130_16 .array/port v000002b0b2120130, 16;
v000002b0b2120130_17 .array/port v000002b0b2120130, 17;
v000002b0b2120130_18 .array/port v000002b0b2120130, 18;
v000002b0b2120130_19 .array/port v000002b0b2120130, 19;
E_000002b0b20c3e90/4 .event anyedge, v000002b0b2120130_16, v000002b0b2120130_17, v000002b0b2120130_18, v000002b0b2120130_19;
v000002b0b2120130_20 .array/port v000002b0b2120130, 20;
v000002b0b2120130_21 .array/port v000002b0b2120130, 21;
v000002b0b2120130_22 .array/port v000002b0b2120130, 22;
v000002b0b2120130_23 .array/port v000002b0b2120130, 23;
E_000002b0b20c3e90/5 .event anyedge, v000002b0b2120130_20, v000002b0b2120130_21, v000002b0b2120130_22, v000002b0b2120130_23;
v000002b0b2120130_24 .array/port v000002b0b2120130, 24;
v000002b0b2120130_25 .array/port v000002b0b2120130, 25;
v000002b0b2120130_26 .array/port v000002b0b2120130, 26;
v000002b0b2120130_27 .array/port v000002b0b2120130, 27;
E_000002b0b20c3e90/6 .event anyedge, v000002b0b2120130_24, v000002b0b2120130_25, v000002b0b2120130_26, v000002b0b2120130_27;
v000002b0b2120130_28 .array/port v000002b0b2120130, 28;
v000002b0b2120130_29 .array/port v000002b0b2120130, 29;
v000002b0b2120130_30 .array/port v000002b0b2120130, 30;
v000002b0b2120130_31 .array/port v000002b0b2120130, 31;
E_000002b0b20c3e90/7 .event anyedge, v000002b0b2120130_28, v000002b0b2120130_29, v000002b0b2120130_30, v000002b0b2120130_31;
v000002b0b2120130_32 .array/port v000002b0b2120130, 32;
v000002b0b2120130_33 .array/port v000002b0b2120130, 33;
v000002b0b2120130_34 .array/port v000002b0b2120130, 34;
v000002b0b2120130_35 .array/port v000002b0b2120130, 35;
E_000002b0b20c3e90/8 .event anyedge, v000002b0b2120130_32, v000002b0b2120130_33, v000002b0b2120130_34, v000002b0b2120130_35;
v000002b0b2120130_36 .array/port v000002b0b2120130, 36;
v000002b0b2120130_37 .array/port v000002b0b2120130, 37;
v000002b0b2120130_38 .array/port v000002b0b2120130, 38;
v000002b0b2120130_39 .array/port v000002b0b2120130, 39;
E_000002b0b20c3e90/9 .event anyedge, v000002b0b2120130_36, v000002b0b2120130_37, v000002b0b2120130_38, v000002b0b2120130_39;
v000002b0b2120130_40 .array/port v000002b0b2120130, 40;
v000002b0b2120130_41 .array/port v000002b0b2120130, 41;
v000002b0b2120130_42 .array/port v000002b0b2120130, 42;
v000002b0b2120130_43 .array/port v000002b0b2120130, 43;
E_000002b0b20c3e90/10 .event anyedge, v000002b0b2120130_40, v000002b0b2120130_41, v000002b0b2120130_42, v000002b0b2120130_43;
v000002b0b2120130_44 .array/port v000002b0b2120130, 44;
v000002b0b2120130_45 .array/port v000002b0b2120130, 45;
v000002b0b2120130_46 .array/port v000002b0b2120130, 46;
v000002b0b2120130_47 .array/port v000002b0b2120130, 47;
E_000002b0b20c3e90/11 .event anyedge, v000002b0b2120130_44, v000002b0b2120130_45, v000002b0b2120130_46, v000002b0b2120130_47;
v000002b0b2120130_48 .array/port v000002b0b2120130, 48;
v000002b0b2120130_49 .array/port v000002b0b2120130, 49;
v000002b0b2120130_50 .array/port v000002b0b2120130, 50;
v000002b0b2120130_51 .array/port v000002b0b2120130, 51;
E_000002b0b20c3e90/12 .event anyedge, v000002b0b2120130_48, v000002b0b2120130_49, v000002b0b2120130_50, v000002b0b2120130_51;
v000002b0b2120130_52 .array/port v000002b0b2120130, 52;
v000002b0b2120130_53 .array/port v000002b0b2120130, 53;
v000002b0b2120130_54 .array/port v000002b0b2120130, 54;
v000002b0b2120130_55 .array/port v000002b0b2120130, 55;
E_000002b0b20c3e90/13 .event anyedge, v000002b0b2120130_52, v000002b0b2120130_53, v000002b0b2120130_54, v000002b0b2120130_55;
v000002b0b2120130_56 .array/port v000002b0b2120130, 56;
v000002b0b2120130_57 .array/port v000002b0b2120130, 57;
v000002b0b2120130_58 .array/port v000002b0b2120130, 58;
v000002b0b2120130_59 .array/port v000002b0b2120130, 59;
E_000002b0b20c3e90/14 .event anyedge, v000002b0b2120130_56, v000002b0b2120130_57, v000002b0b2120130_58, v000002b0b2120130_59;
v000002b0b2120130_60 .array/port v000002b0b2120130, 60;
v000002b0b2120130_61 .array/port v000002b0b2120130, 61;
v000002b0b2120130_62 .array/port v000002b0b2120130, 62;
v000002b0b2120130_63 .array/port v000002b0b2120130, 63;
E_000002b0b20c3e90/15 .event anyedge, v000002b0b2120130_60, v000002b0b2120130_61, v000002b0b2120130_62, v000002b0b2120130_63;
v000002b0b2120130_64 .array/port v000002b0b2120130, 64;
v000002b0b2120130_65 .array/port v000002b0b2120130, 65;
v000002b0b2120130_66 .array/port v000002b0b2120130, 66;
v000002b0b2120130_67 .array/port v000002b0b2120130, 67;
E_000002b0b20c3e90/16 .event anyedge, v000002b0b2120130_64, v000002b0b2120130_65, v000002b0b2120130_66, v000002b0b2120130_67;
v000002b0b2120130_68 .array/port v000002b0b2120130, 68;
v000002b0b2120130_69 .array/port v000002b0b2120130, 69;
v000002b0b2120130_70 .array/port v000002b0b2120130, 70;
v000002b0b2120130_71 .array/port v000002b0b2120130, 71;
E_000002b0b20c3e90/17 .event anyedge, v000002b0b2120130_68, v000002b0b2120130_69, v000002b0b2120130_70, v000002b0b2120130_71;
v000002b0b2120130_72 .array/port v000002b0b2120130, 72;
v000002b0b2120130_73 .array/port v000002b0b2120130, 73;
v000002b0b2120130_74 .array/port v000002b0b2120130, 74;
v000002b0b2120130_75 .array/port v000002b0b2120130, 75;
E_000002b0b20c3e90/18 .event anyedge, v000002b0b2120130_72, v000002b0b2120130_73, v000002b0b2120130_74, v000002b0b2120130_75;
v000002b0b2120130_76 .array/port v000002b0b2120130, 76;
v000002b0b2120130_77 .array/port v000002b0b2120130, 77;
v000002b0b2120130_78 .array/port v000002b0b2120130, 78;
v000002b0b2120130_79 .array/port v000002b0b2120130, 79;
E_000002b0b20c3e90/19 .event anyedge, v000002b0b2120130_76, v000002b0b2120130_77, v000002b0b2120130_78, v000002b0b2120130_79;
v000002b0b2120130_80 .array/port v000002b0b2120130, 80;
v000002b0b2120130_81 .array/port v000002b0b2120130, 81;
v000002b0b2120130_82 .array/port v000002b0b2120130, 82;
v000002b0b2120130_83 .array/port v000002b0b2120130, 83;
E_000002b0b20c3e90/20 .event anyedge, v000002b0b2120130_80, v000002b0b2120130_81, v000002b0b2120130_82, v000002b0b2120130_83;
v000002b0b2120130_84 .array/port v000002b0b2120130, 84;
v000002b0b2120130_85 .array/port v000002b0b2120130, 85;
v000002b0b2120130_86 .array/port v000002b0b2120130, 86;
v000002b0b2120130_87 .array/port v000002b0b2120130, 87;
E_000002b0b20c3e90/21 .event anyedge, v000002b0b2120130_84, v000002b0b2120130_85, v000002b0b2120130_86, v000002b0b2120130_87;
v000002b0b2120130_88 .array/port v000002b0b2120130, 88;
v000002b0b2120130_89 .array/port v000002b0b2120130, 89;
v000002b0b2120130_90 .array/port v000002b0b2120130, 90;
v000002b0b2120130_91 .array/port v000002b0b2120130, 91;
E_000002b0b20c3e90/22 .event anyedge, v000002b0b2120130_88, v000002b0b2120130_89, v000002b0b2120130_90, v000002b0b2120130_91;
v000002b0b2120130_92 .array/port v000002b0b2120130, 92;
v000002b0b2120130_93 .array/port v000002b0b2120130, 93;
v000002b0b2120130_94 .array/port v000002b0b2120130, 94;
v000002b0b2120130_95 .array/port v000002b0b2120130, 95;
E_000002b0b20c3e90/23 .event anyedge, v000002b0b2120130_92, v000002b0b2120130_93, v000002b0b2120130_94, v000002b0b2120130_95;
v000002b0b2120130_96 .array/port v000002b0b2120130, 96;
v000002b0b2120130_97 .array/port v000002b0b2120130, 97;
v000002b0b2120130_98 .array/port v000002b0b2120130, 98;
v000002b0b2120130_99 .array/port v000002b0b2120130, 99;
E_000002b0b20c3e90/24 .event anyedge, v000002b0b2120130_96, v000002b0b2120130_97, v000002b0b2120130_98, v000002b0b2120130_99;
v000002b0b2120130_100 .array/port v000002b0b2120130, 100;
v000002b0b2120130_101 .array/port v000002b0b2120130, 101;
v000002b0b2120130_102 .array/port v000002b0b2120130, 102;
v000002b0b2120130_103 .array/port v000002b0b2120130, 103;
E_000002b0b20c3e90/25 .event anyedge, v000002b0b2120130_100, v000002b0b2120130_101, v000002b0b2120130_102, v000002b0b2120130_103;
v000002b0b2120130_104 .array/port v000002b0b2120130, 104;
v000002b0b2120130_105 .array/port v000002b0b2120130, 105;
v000002b0b2120130_106 .array/port v000002b0b2120130, 106;
v000002b0b2120130_107 .array/port v000002b0b2120130, 107;
E_000002b0b20c3e90/26 .event anyedge, v000002b0b2120130_104, v000002b0b2120130_105, v000002b0b2120130_106, v000002b0b2120130_107;
v000002b0b2120130_108 .array/port v000002b0b2120130, 108;
v000002b0b2120130_109 .array/port v000002b0b2120130, 109;
v000002b0b2120130_110 .array/port v000002b0b2120130, 110;
v000002b0b2120130_111 .array/port v000002b0b2120130, 111;
E_000002b0b20c3e90/27 .event anyedge, v000002b0b2120130_108, v000002b0b2120130_109, v000002b0b2120130_110, v000002b0b2120130_111;
v000002b0b2120130_112 .array/port v000002b0b2120130, 112;
v000002b0b2120130_113 .array/port v000002b0b2120130, 113;
v000002b0b2120130_114 .array/port v000002b0b2120130, 114;
v000002b0b2120130_115 .array/port v000002b0b2120130, 115;
E_000002b0b20c3e90/28 .event anyedge, v000002b0b2120130_112, v000002b0b2120130_113, v000002b0b2120130_114, v000002b0b2120130_115;
v000002b0b2120130_116 .array/port v000002b0b2120130, 116;
v000002b0b2120130_117 .array/port v000002b0b2120130, 117;
v000002b0b2120130_118 .array/port v000002b0b2120130, 118;
v000002b0b2120130_119 .array/port v000002b0b2120130, 119;
E_000002b0b20c3e90/29 .event anyedge, v000002b0b2120130_116, v000002b0b2120130_117, v000002b0b2120130_118, v000002b0b2120130_119;
v000002b0b2120130_120 .array/port v000002b0b2120130, 120;
v000002b0b2120130_121 .array/port v000002b0b2120130, 121;
v000002b0b2120130_122 .array/port v000002b0b2120130, 122;
v000002b0b2120130_123 .array/port v000002b0b2120130, 123;
E_000002b0b20c3e90/30 .event anyedge, v000002b0b2120130_120, v000002b0b2120130_121, v000002b0b2120130_122, v000002b0b2120130_123;
v000002b0b2120130_124 .array/port v000002b0b2120130, 124;
v000002b0b2120130_125 .array/port v000002b0b2120130, 125;
v000002b0b2120130_126 .array/port v000002b0b2120130, 126;
v000002b0b2120130_127 .array/port v000002b0b2120130, 127;
E_000002b0b20c3e90/31 .event anyedge, v000002b0b2120130_124, v000002b0b2120130_125, v000002b0b2120130_126, v000002b0b2120130_127;
E_000002b0b20c3e90 .event/or E_000002b0b20c3e90/0, E_000002b0b20c3e90/1, E_000002b0b20c3e90/2, E_000002b0b20c3e90/3, E_000002b0b20c3e90/4, E_000002b0b20c3e90/5, E_000002b0b20c3e90/6, E_000002b0b20c3e90/7, E_000002b0b20c3e90/8, E_000002b0b20c3e90/9, E_000002b0b20c3e90/10, E_000002b0b20c3e90/11, E_000002b0b20c3e90/12, E_000002b0b20c3e90/13, E_000002b0b20c3e90/14, E_000002b0b20c3e90/15, E_000002b0b20c3e90/16, E_000002b0b20c3e90/17, E_000002b0b20c3e90/18, E_000002b0b20c3e90/19, E_000002b0b20c3e90/20, E_000002b0b20c3e90/21, E_000002b0b20c3e90/22, E_000002b0b20c3e90/23, E_000002b0b20c3e90/24, E_000002b0b20c3e90/25, E_000002b0b20c3e90/26, E_000002b0b20c3e90/27, E_000002b0b20c3e90/28, E_000002b0b20c3e90/29, E_000002b0b20c3e90/30, E_000002b0b20c3e90/31;
S_000002b0b20b0b70 .scope function.real, "q8_8_to_real" "q8_8_to_real" 2 35, 2 35 0, S_000002b0b20c8690;
 .timescale -9 -12;
; Variable q8_8_to_real is REAL return value of scope S_000002b0b20b0b70
v000002b0b20a3e10_0 .var/s "val", 15 0;
TD_layer2_discriminator_tb.q8_8_to_real ;
    %load/vec4 v000002b0b20a3e10_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %ret/real 0; Assign to q8_8_to_real
    %end;
S_000002b0b20b0d00 .scope module, "uut" "layer2_discriminator" 2 17, 3 1 0, S_000002b0b20c8690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "flat_input_flat";
    .port_info 4 /OUTPUT 512 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000002b0b20a3eb0_0 .net *"_ivl_0", 31 0, L_000002b0b2121ad0;  1 drivers
v000002b0b20a3f50_0 .net *"_ivl_11", 31 0, L_000002b0b2121c10;  1 drivers
L_000002b0b2160160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002b0b20a3ff0_0 .net/2u *"_ivl_12", 31 0, L_000002b0b2160160;  1 drivers
v000002b0b20a4090_0 .net *"_ivl_14", 31 0, L_000002b0b21201d0;  1 drivers
v000002b0b20a4270_0 .net *"_ivl_16", 33 0, L_000002b0b2120f90;  1 drivers
L_000002b0b21601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b0b20a4310_0 .net *"_ivl_19", 1 0, L_000002b0b21601a8;  1 drivers
L_000002b0b21601f0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000002b0b20a41d0_0 .net/2s *"_ivl_20", 33 0, L_000002b0b21601f0;  1 drivers
v000002b0b20a4130_0 .net/s *"_ivl_22", 33 0, L_000002b0b2120810;  1 drivers
v000002b0b21208b0_0 .net/s *"_ivl_26", 31 0, L_000002b0b2120b30;  1 drivers
v000002b0b2121670_0 .net *"_ivl_28", 15 0, L_000002b0b2121cb0;  1 drivers
L_000002b0b2160088 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b0b21206d0_0 .net *"_ivl_3", 23 0, L_000002b0b2160088;  1 drivers
v000002b0b2120bd0_0 .net *"_ivl_30", 31 0, L_000002b0b211feb0;  1 drivers
L_000002b0b2160238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b0b211ff50_0 .net *"_ivl_33", 25 0, L_000002b0b2160238;  1 drivers
L_000002b0b2160280 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v000002b0b2121030_0 .net/2u *"_ivl_34", 31 0, L_000002b0b2160280;  1 drivers
v000002b0b2121b70_0 .net *"_ivl_37", 31 0, L_000002b0b21344f0;  1 drivers
v000002b0b2120d10_0 .net *"_ivl_38", 31 0, L_000002b0b2134310;  1 drivers
L_000002b0b21600d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002b0b21213f0_0 .net/2u *"_ivl_4", 31 0, L_000002b0b21600d0;  1 drivers
L_000002b0b21602c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b0b21210d0_0 .net *"_ivl_41", 23 0, L_000002b0b21602c8;  1 drivers
v000002b0b211fff0_0 .net *"_ivl_42", 31 0, L_000002b0b2132a10;  1 drivers
v000002b0b2121710_0 .net/s *"_ivl_44", 31 0, L_000002b0b2132bf0;  1 drivers
v000002b0b2121490_0 .net *"_ivl_6", 31 0, L_000002b0b2120770;  1 drivers
L_000002b0b2160118 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000002b0b21217b0_0 .net/2u *"_ivl_8", 31 0, L_000002b0b2160118;  1 drivers
v000002b0b2121350_0 .var/s "accumulator", 31 0;
v000002b0b2121170_0 .var/s "bias_shifted", 31 0;
v000002b0b2120db0_0 .var "busy", 0 0;
v000002b0b2121210_0 .net "clk", 0 0, v000002b0b21204f0_0;  1 drivers
v000002b0b2120ef0_0 .net/s "current_input", 15 0, L_000002b0b21209f0;  1 drivers
v000002b0b2121850_0 .net/s "current_product", 31 0, L_000002b0b21332d0;  1 drivers
v000002b0b2121530_0 .var "done", 0 0;
v000002b0b21218f0_0 .net/s "flat_input_flat", 2047 0, v000002b0b2120270_0;  1 drivers
v000002b0b2121990_0 .var/s "flat_output_flat", 511 0;
v000002b0b21215d0_0 .var "input_idx", 7 0;
v000002b0b21203b0 .array/s "layer2_disc_bias", 31 0, 15 0;
v000002b0b2120a90 .array/s "layer2_disc_weights", 4095 0, 15 0;
v000002b0b2120450_0 .var "neuron_idx", 5 0;
v000002b0b21212b0_0 .net/s "next_acc", 31 0, L_000002b0b21326f0;  1 drivers
v000002b0b2120950_0 .net "rst", 0 0, v000002b0b2120630_0;  1 drivers
v000002b0b2120c70_0 .net "start", 0 0, v000002b0b2121a30_0;  1 drivers
E_000002b0b20c31d0 .event posedge, v000002b0b2120950_0, v000002b0b2121210_0;
L_000002b0b2121ad0 .concat [ 8 24 0 0], v000002b0b21215d0_0, L_000002b0b2160088;
L_000002b0b2120770 .arith/sum 32, L_000002b0b2121ad0, L_000002b0b21600d0;
L_000002b0b2121c10 .arith/mult 32, L_000002b0b2120770, L_000002b0b2160118;
L_000002b0b21201d0 .arith/sub 32, L_000002b0b2121c10, L_000002b0b2160160;
L_000002b0b2120f90 .concat [ 32 2 0 0], L_000002b0b21201d0, L_000002b0b21601a8;
L_000002b0b2120810 .arith/sub 34, L_000002b0b2120f90, L_000002b0b21601f0;
L_000002b0b21209f0 .part/v.s v000002b0b2120270_0, L_000002b0b2120810, 16;
L_000002b0b2120b30 .extend/s 32, L_000002b0b21209f0;
L_000002b0b2121cb0 .array/port v000002b0b2120a90, L_000002b0b2132a10;
L_000002b0b211feb0 .concat [ 6 26 0 0], v000002b0b2120450_0, L_000002b0b2160238;
L_000002b0b21344f0 .arith/mult 32, L_000002b0b211feb0, L_000002b0b2160280;
L_000002b0b2134310 .concat [ 8 24 0 0], v000002b0b21215d0_0, L_000002b0b21602c8;
L_000002b0b2132a10 .arith/sum 32, L_000002b0b21344f0, L_000002b0b2134310;
L_000002b0b2132bf0 .extend/s 32, L_000002b0b2121cb0;
L_000002b0b21332d0 .arith/mult 32, L_000002b0b2120b30, L_000002b0b2132bf0;
L_000002b0b21326f0 .arith/sum 32, v000002b0b2121350_0, L_000002b0b21332d0;
    .scope S_000002b0b20b0d00;
T_1 ;
    %vpi_call 3 21 "$readmemh", "hex_data/Discriminator_Layer2_Weights_All.hex", v000002b0b2120a90 {0 0 0};
    %vpi_call 3 22 "$readmemh", "hex_data/Discriminator_Layer2_Biases_All.hex", v000002b0b21203b0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002b0b20b0d00;
T_2 ;
    %wait E_000002b0b20c31d0;
    %load/vec4 v000002b0b2120950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002b0b2120450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002b0b21215d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b0b2121350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b0b2121170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b0b2120db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b0b2121530_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002b0b2120c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002b0b2120db0_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002b0b2120450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002b0b21215d0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b0b21203b0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002b0b2121170_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b0b21203b0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002b0b2121350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b0b2120db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b0b2121530_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002b0b2120db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002b0b21212b0_0;
    %assign/vec4 v000002b0b2121350_0, 0;
    %load/vec4 v000002b0b21215d0_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_2.7, 4;
    %load/vec4 v000002b0b21212b0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000002b0b2120450_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000002b0b2121990_0, 4, 5;
    %load/vec4 v000002b0b2120450_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b0b2120db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b0b2121530_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v000002b0b2120450_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002b0b2120450_0, 0;
    %load/vec4 v000002b0b2120450_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002b0b21203b0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002b0b2121170_0, 0;
    %load/vec4 v000002b0b2120450_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002b0b21203b0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002b0b2121350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002b0b21215d0_0, 0;
T_2.10 ;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v000002b0b21215d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002b0b21215d0_0, 0;
T_2.8 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v000002b0b2121530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b0b2121530_0, 0;
T_2.11 ;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002b0b20c8690;
T_3 ;
    %wait E_000002b0b20c3e90;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b0b2121d50_0, 0, 32;
T_3.0 ;
    %load/vec4 v000002b0b2121d50_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v000002b0b2121d50_0;
    %load/vec4a v000002b0b2120130, 4;
    %load/vec4 v000002b0b2121d50_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000002b0b2120270_0, 4, 16;
    %load/vec4 v000002b0b2121d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b0b2121d50_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002b0b20c8690;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b0b21204f0_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v000002b0b21204f0_0;
    %inv;
    %store/vec4 v000002b0b21204f0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000002b0b20c8690;
T_5 ;
    %vpi_call 2 51 "$dumpfile", "discriminator_layer2_test.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002b0b20c8690 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b0b2120630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b0b2121a30_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b0b2120630_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b0b2120590_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002b0b2120590_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000002b0b2120590_0;
    %store/vec4a v000002b0b2120130, 4, 0;
    %load/vec4 v000002b0b2120590_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b0b2120590_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 65 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 66 "$display", "   TESTING DISCRIMINATOR LAYER 2" {0 0 0};
    %vpi_call 2 67 "$display", "   128 inputs -> 32 neurons" {0 0 0};
    %vpi_call 2 68 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 71 "$display", "\012Test Case 1: Zero Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b0b2120590_0, 0, 32;
T_5.2 ;
    %load/vec4 v000002b0b2120590_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000002b0b2120590_0;
    %store/vec4a v000002b0b2120130, 4, 0;
    %load/vec4 v000002b0b2120590_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b0b2120590_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %wait E_000002b0b20c3590;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b0b2121a30_0, 0, 1;
    %wait E_000002b0b20c3590;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b0b2121a30_0, 0, 1;
T_5.4 ;
    %load/vec4 v000002b0b2120090_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_000002b0b20c3810;
    %jmp T_5.4;
T_5.5 ;
    %delay 1000, 0;
    %vpi_call 2 84 "$display", "Layer 2 Output (first 20 values with zero input):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b0b2120e50_0, 0, 32;
T_5.6 ;
    %load/vec4 v000002b0b2120e50_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v000002b0b2120310_0;
    %load/vec4 v000002b0b2120e50_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v000002b0b20a3e10_0, 0, 16;
    %callf/real TD_layer2_discriminator_tb.q8_8_to_real, S_000002b0b20b0b70;
    %load/vec4 v000002b0b2120310_0;
    %load/vec4 v000002b0b2120e50_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 2 86 "$display", "[%2d] = %f (hex: %h)", v000002b0b2120e50_0, W<0,r>, S<0,vec4,u16> {1 1 0};
    %load/vec4 v000002b0b2120e50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b0b2120e50_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %vpi_call 2 93 "$display", "\012Test Case 2: Random Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b0b2120590_0, 0, 32;
T_5.8 ;
    %load/vec4 v000002b0b2120590_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.9, 5;
    %vpi_func 2 95 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 16;
    %ix/getv/s 4, v000002b0b2120590_0;
    %store/vec4a v000002b0b2120130, 4, 0;
    %load/vec4 v000002b0b2120590_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b0b2120590_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %wait E_000002b0b20c3590;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b0b2121a30_0, 0, 1;
    %wait E_000002b0b20c3590;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b0b2121a30_0, 0, 1;
T_5.10 ;
    %load/vec4 v000002b0b2120090_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.11, 6;
    %wait E_000002b0b20c3810;
    %jmp T_5.10;
T_5.11 ;
    %delay 1000, 0;
    %vpi_call 2 106 "$display", "Layer 2 Output (first 20 values with random input):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b0b2120e50_0, 0, 32;
T_5.12 ;
    %load/vec4 v000002b0b2120e50_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v000002b0b2120310_0;
    %load/vec4 v000002b0b2120e50_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v000002b0b20a3e10_0, 0, 16;
    %callf/real TD_layer2_discriminator_tb.q8_8_to_real, S_000002b0b20b0b70;
    %load/vec4 v000002b0b2120310_0;
    %load/vec4 v000002b0b2120e50_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 2 108 "$display", "[%2d] = %f (hex: %h)", v000002b0b2120e50_0, W<0,r>, S<0,vec4,u16> {1 1 0};
    %load/vec4 v000002b0b2120e50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b0b2120e50_0, 0, 32;
    %jmp T_5.12;
T_5.13 ;
    %vpi_call 2 114 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 115 "$display", "Layer 2 Test Complete" {0 0 0};
    %vpi_call 2 116 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 118 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "layer2_discriminator_tb.v";
    "layer2_discriminator.v";
