<stg><name>top_fn</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="5" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %call_ln17 = call void @init_arr, i32 %out_arr

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:8 %store_ln15 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:1 %specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln4"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln14"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_arr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_arr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %call_ln17 = call void @init_arr, i32 %out_arr

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln20 = br void %top_fn_loop1_1

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
top_fn_loop1_1:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
top_fn_loop1_1:1 %icmp_ln20 = icmp_eq  i7 %i_1, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
top_fn_loop1_1:2 %add_ln20 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
top_fn_loop1_1:3 %br_ln20 = br i1 %icmp_ln20, void %top_fn_loop1_1.split, void %for.end10

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="7">
<![CDATA[
top_fn_loop1_1.split:0 %zext_ln20 = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
top_fn_loop1_1.split:3 %out_arr_addr = getelementptr i32 %out_arr, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="out_arr_addr"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="7">
<![CDATA[
top_fn_loop1_1.split:4 %out_arr_load = load i7 %out_arr_addr

]]></Node>
<StgValue><ssdm name="out_arr_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
for.end10:0 %ret_ln29 = ret

]]></Node>
<StgValue><ssdm name="ret_ln29"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
top_fn_loop1_1.split:1 %speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln21"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
top_fn_loop1_1.split:2 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="7">
<![CDATA[
top_fn_loop1_1.split:4 %out_arr_load = load i7 %out_arr_addr

]]></Node>
<StgValue><ssdm name="out_arr_load"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
top_fn_loop1_1.split:5 %br_ln24 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc:0 %j = phi i7 %add_ln24, void %for.inc.split, i7 0, void %top_fn_loop1_1.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:1 %empty = phi i32 %add_ln26, void %for.inc.split, i32 %out_arr_load, void %top_fn_loop1_1.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %icmp_ln24 = icmp_eq  i7 %j, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:3 %add_ln24 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln24 = br i1 %icmp_ln24, void %for.inc.split, void %for.inc8

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:0 %zext_ln24 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %in_arr_addr = getelementptr i32 %in_arr, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="in_arr_addr"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:4 %in_arr_load = load i7 %in_arr_addr

]]></Node>
<StgValue><ssdm name="in_arr_load"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc8:0 %store_ln26 = store i32 %empty, i7 %out_arr_addr

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8:1 %store_ln15 = store i7 %add_ln20, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
for.inc8:2 %br_ln20 = br void %top_fn_loop1_1

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln25"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:4 %in_arr_load = load i7 %in_arr_addr

]]></Node>
<StgValue><ssdm name="in_arr_load"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %add_ln26 = add i32 %in_arr_load, i32 %empty

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:6 %br_ln24 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="55" name="in_arr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="out_arr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_arr"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="58" from="StgValue_57" to="i" fromId="57" toId="7">
</dataflow>
<dataflow id="60" from="init_arr" to="call_ln17" fromId="59" toId="8">
</dataflow>
<dataflow id="61" from="out_arr" to="call_ln17" fromId="56" toId="8">
</dataflow>
<dataflow id="63" from="StgValue_62" to="store_ln15" fromId="62" toId="9">
</dataflow>
<dataflow id="64" from="i" to="store_ln15" fromId="7" toId="9">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecPipeline" to="specpipeline_ln4" fromId="65" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specpipeline_ln4" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_67" to="specpipeline_ln4" fromId="67" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_57" to="specpipeline_ln4" fromId="57" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_67" to="specpipeline_ln4" fromId="67" toId="10">
</dataflow>
<dataflow id="73" from="empty_0" to="specpipeline_ln4" fromId="72" toId="10">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln14" fromId="74" toId="11">
</dataflow>
<dataflow id="77" from="empty_1" to="spectopmodule_ln14" fromId="76" toId="11">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="80" from="in_arr" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="82" from="empty" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="100" toId="13">
</dataflow>
<dataflow id="102" from="in_arr" to="specbitsmap_ln0" fromId="55" toId="13">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="78" toId="14">
</dataflow>
<dataflow id="104" from="out_arr" to="specinterface_ln0" fromId="56" toId="14">
</dataflow>
<dataflow id="105" from="empty" to="specinterface_ln0" fromId="81" toId="14">
</dataflow>
<dataflow id="106" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="107" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="109" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="14">
</dataflow>
<dataflow id="110" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="114" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="115" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="116" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="117" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="120" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="14">
</dataflow>
<dataflow id="121" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="100" toId="15">
</dataflow>
<dataflow id="123" from="out_arr" to="specbitsmap_ln0" fromId="56" toId="15">
</dataflow>
<dataflow id="124" from="init_arr" to="call_ln17" fromId="59" toId="16">
</dataflow>
<dataflow id="125" from="out_arr" to="call_ln17" fromId="56" toId="16">
</dataflow>
<dataflow id="126" from="i" to="i_1" fromId="7" toId="18">
</dataflow>
<dataflow id="127" from="i_1" to="icmp_ln20" fromId="18" toId="19">
</dataflow>
<dataflow id="129" from="StgValue_128" to="icmp_ln20" fromId="128" toId="19">
</dataflow>
<dataflow id="130" from="i_1" to="add_ln20" fromId="18" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_131" to="add_ln20" fromId="131" toId="20">
</dataflow>
<dataflow id="133" from="icmp_ln20" to="br_ln20" fromId="19" toId="21">
</dataflow>
<dataflow id="134" from="i_1" to="zext_ln20" fromId="18" toId="22">
</dataflow>
<dataflow id="135" from="out_arr" to="out_arr_addr" fromId="56" toId="23">
</dataflow>
<dataflow id="137" from="StgValue_136" to="out_arr_addr" fromId="136" toId="23">
</dataflow>
<dataflow id="138" from="zext_ln20" to="out_arr_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="139" from="out_arr_addr" to="out_arr_load" fromId="23" toId="24">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln21" fromId="140" toId="26">
</dataflow>
<dataflow id="143" from="StgValue_142" to="speclooptripcount_ln21" fromId="142" toId="26">
</dataflow>
<dataflow id="144" from="StgValue_142" to="speclooptripcount_ln21" fromId="142" toId="26">
</dataflow>
<dataflow id="145" from="StgValue_142" to="speclooptripcount_ln21" fromId="142" toId="26">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopName" to="specloopname_ln28" fromId="146" toId="27">
</dataflow>
<dataflow id="149" from="empty_3" to="specloopname_ln28" fromId="148" toId="27">
</dataflow>
<dataflow id="150" from="out_arr_addr" to="out_arr_load" fromId="23" toId="28">
</dataflow>
<dataflow id="151" from="add_ln24" to="j" fromId="33" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="152" from="br_ln24" to="j" fromId="45" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="153" from="StgValue_62" to="j" fromId="62" toId="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="br_ln24" to="j" fromId="29" toId="30">
</dataflow>
<dataflow id="155" from="add_ln26" to="empty" fromId="44" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="156" from="br_ln24" to="empty" fromId="45" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="157" from="out_arr_load" to="empty" fromId="28" toId="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="158" from="br_ln24" to="empty" fromId="29" toId="31">
</dataflow>
<dataflow id="159" from="j" to="icmp_ln24" fromId="30" toId="32">
</dataflow>
<dataflow id="160" from="StgValue_128" to="icmp_ln24" fromId="128" toId="32">
</dataflow>
<dataflow id="161" from="j" to="add_ln24" fromId="30" toId="33">
</dataflow>
<dataflow id="162" from="StgValue_131" to="add_ln24" fromId="131" toId="33">
</dataflow>
<dataflow id="163" from="icmp_ln24" to="br_ln24" fromId="32" toId="34">
</dataflow>
<dataflow id="164" from="j" to="zext_ln24" fromId="30" toId="35">
</dataflow>
<dataflow id="165" from="in_arr" to="in_arr_addr" fromId="55" toId="36">
</dataflow>
<dataflow id="166" from="StgValue_136" to="in_arr_addr" fromId="136" toId="36">
</dataflow>
<dataflow id="167" from="zext_ln24" to="in_arr_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="168" from="in_arr_addr" to="in_arr_load" fromId="36" toId="37">
</dataflow>
<dataflow id="169" from="empty" to="store_ln26" fromId="31" toId="38">
</dataflow>
<dataflow id="170" from="out_arr_addr" to="store_ln26" fromId="23" toId="38">
</dataflow>
<dataflow id="171" from="add_ln20" to="store_ln15" fromId="20" toId="39">
</dataflow>
<dataflow id="172" from="i" to="store_ln15" fromId="7" toId="39">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln25" fromId="140" toId="41">
</dataflow>
<dataflow id="174" from="StgValue_142" to="speclooptripcount_ln25" fromId="142" toId="41">
</dataflow>
<dataflow id="175" from="StgValue_142" to="speclooptripcount_ln25" fromId="142" toId="41">
</dataflow>
<dataflow id="176" from="StgValue_142" to="speclooptripcount_ln25" fromId="142" toId="41">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="146" toId="42">
</dataflow>
<dataflow id="179" from="empty_2" to="specloopname_ln27" fromId="178" toId="42">
</dataflow>
<dataflow id="180" from="in_arr_addr" to="in_arr_load" fromId="36" toId="43">
</dataflow>
<dataflow id="181" from="in_arr_load" to="add_ln26" fromId="43" toId="44">
</dataflow>
<dataflow id="182" from="empty" to="add_ln26" fromId="31" toId="44">
</dataflow>
<dataflow id="183" from="icmp_ln20" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="184" from="icmp_ln24" to="StgValue_5" fromId="32" toId="5">
</dataflow>
</dataflows>


</stg>
