{ Emulator registers}RegDef[D0, D, 0];  	{}RegDef[D1, D, 1];  	{}RegDef[D2, D, 2];  	{}RegDef[D3, D, 3];  	{}RegDef[D4, D, 4];  	{}RegDef[D5, D, 5];  	{}RegDef[D6, D, 6];  	{}RegDef[D7, D, 7];  	{}RegDef[D8, D, 8];  	{}RegDef[D9, D, 9];  	{}RegDef[DA, D, 0A];  	{}RegDef[DB, D, 0B];  	{}RegDef[DC, D, 0C];  	{}RegDef[DD, D, 0D];  	{}RegDef[DE, D, 0E];  	{}RegDef[DF, D, 0F];  	{}RegDef[R0, R, 4];  	{}RegDef[R1, R, 5];  	{}RegDef[R2, R, 6];  	{}RegDef[R3, R, 7];  	{}RegDef[R4, R, 8];  	{}RegDef[R5, R, 9];  	{}RegDef[R6, R, 0A];  	{}RegDef[R7, R, 0B];  	{}RegDef[R8, R, 0C];  	{}RegDef[R9, R, 0D];  	{}RegDef[RA, R, 0E];  	{}RegDef[RB, R, 0F];  	{}RegDef[RC, R, 10];  	{}RegDef[RD, R, 11];  	{}RegDef[RE, R, 12];  	{}RegDef[RF, R, 13];  	{}RegDef[R10, R, 14];  	{}RegDef[R11, R, 15];  	{}RegDef[R12, R, 16];  	{}RegDef[R13, R, 17];  	{}RegDef[R14, R, 18];  	{}RegDef[R15, R, 19];  	{}RegDef[R16, R, 1A];  	{}RegDef[R17, R, 1B];  	{}RegDef[R18, R, 1C];  	{}RegDef[R19, R, 1D];  	{}RegDef[R1A, R, 1E];  	{}RegDef[R1B, R, 1F];  	{}RegDef[R1C, R, 20];  	{}RegDef[R1D, R, 21];  	{}RegDef[R1E, R, 22];  	{}RegDef[R1F, R, 23];  	{}RegDef[R20, R, 24];  	{}RegDef[R21, R, 25];  	{}RegDef[R22, R, 26];  	{}RegDef[R23, R, 27];  	{}RegDef[R24, R, 28];  	{}RegDef[R25, R, 29];  	{}RegDef[R26, R, 2A];  	{}RegDef[R27, R, 2B];  	{}RegDef[R28, R, 2C];  	{}RegDef[R29, R, 2D];  	{}RegDef[R2A, R, 2E];  	{}RegDef[R2B, R, 2F];  	{}RegDef[R2C, R, 30];  	{}RegDef[R2D, R, 31];  	{}RegDef[R2E, R, 32];  	{}RegDef[R2F, R, 33];  	{}RegDef[R30, R, 34];  	{}RegDef[R31, R, 35];  	{}RegDef[R32, R, 36];  	{}RegDef[R33, R, 37];  	{}RegDef[R34, R, 38];  	{}RegDef[R35, R, 39];  	{}RegDef[R36, R, 3A];  	{}RegDef[R37, R, 3B];  	{}RegDef[A0, A, 0];RegDef[A1, A, 1];RegDef[A2, A, 2];RegDef[A3, A, 3];RegDef[A4, A, 4];RegDef[A5, A, 5];RegDef[A6, A, 6];RegDef[A7, A, 7];Set[uCVN, 0];Set[lCVN, 0];