{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718631799635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718631799659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 22:43:19 2024 " "Processing started: Mon Jun 17 22:43:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718631799659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631799659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off security -c security " "Command: quartus_map --read_settings_files=on --write_settings_files=off security -c security" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631799659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718631801698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718631801698 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_security.qsys " "Elaborating Platform Designer system entity \"nios_security.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631821592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:49 Progress: Loading imu_communication_i2c/nios_security.qsys " "2024.06.17.22:43:49 Progress: Loading imu_communication_i2c/nios_security.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631829600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:51 Progress: Reading input file " "2024.06.17.22:43:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631831222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:51 Progress: Adding CLK \[clock_source 18.1\] " "2024.06.17.22:43:51 Progress: Adding CLK \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631831415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:52 Progress: Parameterizing module CLK " "2024.06.17.22:43:52 Progress: Parameterizing module CLK" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631832708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:52 Progress: Adding DUTY_1 \[altera_avalon_pio 18.1\] " "2024.06.17.22:43:52 Progress: Adding DUTY_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631832713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:52 Progress: Parameterizing module DUTY_1 " "2024.06.17.22:43:52 Progress: Parameterizing module DUTY_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631832940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:52 Progress: Adding DUTY_2 \[altera_avalon_pio 18.1\] " "2024.06.17.22:43:52 Progress: Adding DUTY_2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631832946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:52 Progress: Parameterizing module DUTY_2 " "2024.06.17.22:43:52 Progress: Parameterizing module DUTY_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631832946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:52 Progress: Adding DUTY_3 \[altera_avalon_pio 18.1\] " "2024.06.17.22:43:52 Progress: Adding DUTY_3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631832947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:52 Progress: Parameterizing module DUTY_3 " "2024.06.17.22:43:52 Progress: Parameterizing module DUTY_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631832948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:52 Progress: Adding DUTY_4 \[altera_avalon_pio 18.1\] " "2024.06.17.22:43:52 Progress: Adding DUTY_4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631832949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:52 Progress: Parameterizing module DUTY_4 " "2024.06.17.22:43:52 Progress: Parameterizing module DUTY_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631832951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:52 Progress: Adding I2C \[altera_avalon_i2c 18.1\] " "2024.06.17.22:43:52 Progress: Adding I2C \[altera_avalon_i2c 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631832952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Parameterizing module I2C " "2024.06.17.22:43:54 Progress: Parameterizing module I2C" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Adding ID \[altera_avalon_sysid_qsys 18.1\] " "2024.06.17.22:43:54 Progress: Adding ID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Parameterizing module ID " "2024.06.17.22:43:54 Progress: Parameterizing module ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Adding JTAG \[altera_avalon_jtag_uart 18.1\] " "2024.06.17.22:43:54 Progress: Adding JTAG \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Parameterizing module JTAG " "2024.06.17.22:43:54 Progress: Parameterizing module JTAG" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Adding LED \[altera_avalon_pio 18.1\] " "2024.06.17.22:43:54 Progress: Adding LED \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Parameterizing module LED " "2024.06.17.22:43:54 Progress: Parameterizing module LED" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Adding NIOSII \[altera_nios2_gen2 18.1\] " "2024.06.17.22:43:54 Progress: Adding NIOSII \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Parameterizing module NIOSII " "2024.06.17.22:43:54 Progress: Parameterizing module NIOSII" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Adding PERIOD \[altera_avalon_pio 18.1\] " "2024.06.17.22:43:54 Progress: Adding PERIOD \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Parameterizing module PERIOD " "2024.06.17.22:43:54 Progress: Parameterizing module PERIOD" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.1\] " "2024.06.17.22:43:54 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Parameterizing module RAM " "2024.06.17.22:43:54 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Adding STOP \[altera_avalon_pio 18.1\] " "2024.06.17.22:43:54 Progress: Adding STOP \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Parameterizing module STOP " "2024.06.17.22:43:54 Progress: Parameterizing module STOP" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Adding SW \[altera_avalon_pio 18.1\] " "2024.06.17.22:43:54 Progress: Adding SW \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:54 Progress: Parameterizing module SW " "2024.06.17.22:43:54 Progress: Parameterizing module SW" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631834999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:55 Progress: Adding UART1 \[altera_avalon_uart 18.1\] " "2024.06.17.22:43:55 Progress: Adding UART1 \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631835000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:55 Progress: Parameterizing module UART1 " "2024.06.17.22:43:55 Progress: Parameterizing module UART1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631835043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:55 Progress: Adding UART2 \[altera_avalon_uart 18.1\] " "2024.06.17.22:43:55 Progress: Adding UART2 \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631835044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:55 Progress: Parameterizing module UART2 " "2024.06.17.22:43:55 Progress: Parameterizing module UART2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631835044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:55 Progress: Building connections " "2024.06.17.22:43:55 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631835045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:55 Progress: Parameterizing connections " "2024.06.17.22:43:55 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631835119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:55 Progress: Validating " "2024.06.17.22:43:55 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631835124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.17.22:43:57 Progress: Done reading input file " "2024.06.17.22:43:57 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631837298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_security.ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios_security.ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631840248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_security.ID: Time stamp will be automatically updated when this component is generated. " "Nios_security.ID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631840248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_security.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_security.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631840249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_security: Generating nios_security \"nios_security\" for QUARTUS_SYNTH " "Nios_security: Generating nios_security \"nios_security\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631842476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DUTY_1: Starting RTL generation for module 'nios_security_DUTY_1' " "DUTY_1: Starting RTL generation for module 'nios_security_DUTY_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631857279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DUTY_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_security_DUTY_1 --dir=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0002_DUTY_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0002_DUTY_1_gen//nios_security_DUTY_1_component_configuration.pl  --do_build_sim=0  \] " "DUTY_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_security_DUTY_1 --dir=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0002_DUTY_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0002_DUTY_1_gen//nios_security_DUTY_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631857279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DUTY_1: Done RTL generation for module 'nios_security_DUTY_1' " "DUTY_1: Done RTL generation for module 'nios_security_DUTY_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631857844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DUTY_1: \"nios_security\" instantiated altera_avalon_pio \"DUTY_1\" " "DUTY_1: \"nios_security\" instantiated altera_avalon_pio \"DUTY_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631857889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2C: \"nios_security\" instantiated altera_avalon_i2c \"I2C\" " "I2C: \"nios_security\" instantiated altera_avalon_i2c \"I2C\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631857934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ID: \"nios_security\" instantiated altera_avalon_sysid_qsys \"ID\" " "ID: \"nios_security\" instantiated altera_avalon_sysid_qsys \"ID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631858259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Starting RTL generation for module 'nios_security_JTAG' " "JTAG: Starting RTL generation for module 'nios_security_JTAG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631858294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_security_JTAG --dir=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0005_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0005_JTAG_gen//nios_security_JTAG_component_configuration.pl  --do_build_sim=0  \] " "JTAG:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_security_JTAG --dir=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0005_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0005_JTAG_gen//nios_security_JTAG_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631858295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Done RTL generation for module 'nios_security_JTAG' " "JTAG: Done RTL generation for module 'nios_security_JTAG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631859029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: \"nios_security\" instantiated altera_avalon_jtag_uart \"JTAG\" " "JTAG: \"nios_security\" instantiated altera_avalon_jtag_uart \"JTAG\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631859310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSII: \"nios_security\" instantiated altera_nios2_gen2 \"NIOSII\" " "NIOSII: \"nios_security\" instantiated altera_nios2_gen2 \"NIOSII\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631861635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'nios_security_RAM' " "RAM: Starting RTL generation for module 'nios_security_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631861693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_security_RAM --dir=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0006_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0006_RAM_gen//nios_security_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_security_RAM --dir=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0006_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0006_RAM_gen//nios_security_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631861693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'nios_security_RAM' " "RAM: Done RTL generation for module 'nios_security_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631862242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"nios_security\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"nios_security\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631862254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART1: Starting RTL generation for module 'nios_security_UART1' " "UART1: Starting RTL generation for module 'nios_security_UART1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631862314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_security_UART1 --dir=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0007_UART1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0007_UART1_gen//nios_security_UART1_component_configuration.pl  --do_build_sim=0  \] " "UART1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_security_UART1 --dir=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0007_UART1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0007_UART1_gen//nios_security_UART1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631862314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART1: Done RTL generation for module 'nios_security_UART1' " "UART1: Done RTL generation for module 'nios_security_UART1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631863274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART1: \"nios_security\" instantiated altera_avalon_uart \"UART1\" " "UART1: \"nios_security\" instantiated altera_avalon_uart \"UART1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631863287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631882736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631883894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631885058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631886179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631887333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631888524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631889677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631890825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631891967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631893123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631894296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631895460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631896635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_security\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_security\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631913081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_security\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_security\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631913159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_security\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_security\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631913194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_security_NIOSII_cpu' " "Cpu: Starting RTL generation for module 'nios_security_NIOSII_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631913315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_security_NIOSII_cpu --dir=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0010_cpu_gen//nios_security_NIOSII_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_security_NIOSII_cpu --dir=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/ironb/AppData/Local/Temp/alt9891_8812884518335212769.dir/0010_cpu_gen//nios_security_NIOSII_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631913316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.17 22:45:14 (*) Starting Nios II generation " "Cpu: # 2024.06.17 22:45:14 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631920841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.17 22:45:15 (*)   Checking for plaintext license. " "Cpu: # 2024.06.17 22:45:15 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631920841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.17 22:45:17 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.06.17 22:45:17 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631920842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.17 22:45:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.06.17 22:45:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631920842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.17 22:45:17 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.06.17 22:45:17 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631920842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.17 22:45:17 (*)   Plaintext license not found. " "Cpu: # 2024.06.17 22:45:17 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631920843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.17 22:45:17 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.06.17 22:45:17 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631920843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.17 22:45:17 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.06.17 22:45:17 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631920843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.17 22:45:17 (*)   Creating all objects for CPU " "Cpu: # 2024.06.17 22:45:17 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631920844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.17 22:45:19 (*)   Generating RTL from CPU objects " "Cpu: # 2024.06.17 22:45:19 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631920844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.17 22:45:19 (*)   Creating plain-text RTL " "Cpu: # 2024.06.17 22:45:19 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631920844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.17 22:45:20 (*) Done Nios II generation " "Cpu: # 2024.06.17 22:45:20 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631920844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_security_NIOSII_cpu' " "Cpu: Done RTL generation for module 'nios_security_NIOSII_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631920845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOSII\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOSII\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631920879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSII_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOSII_data_master_translator\" " "NIOSII_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOSII_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631921162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\" " "JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631921194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSII_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOSII_data_master_agent\" " "NIOSII_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOSII_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631921220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\" " "JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631921256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\" " "JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631921365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631921455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631921531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631921617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631921724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631921812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631921896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631921965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631922081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631922229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631922236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631922290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631922379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631922426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631922445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631922503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631924791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631924848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_security: Done \"nios_security\" with 31 modules, 53 files " "Nios_security: Done \"nios_security\" with 31 modules, 53 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631924894 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_security.qsys " "Finished elaborating Platform Designer system entity \"nios_security.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631926727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "security.v 1 1 " "Found 1 design units, including 1 entities, in source file security.v" { { "Info" "ISGN_ENTITY_NAME" "1 security " "Found entity 1: security" {  } { { "security.v" "" { Text "D:/FPGA_program/imu_communication_i2c/security.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_data_read.v 0 0 " "Found 0 design units, including 0 entities, in source file i2c_data_read.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/nios_security.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/nios_security.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security " "Found entity 1: nios_security" {  } { { "db/ip/nios_security/nios_security.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/nios_security.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927171 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718631927175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718631927175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927176 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718631927179 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718631927180 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718631927180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718631927181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718631927181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718631927181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927198 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718631927201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_txout.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927212 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718631927216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios_security/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927230 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios_security/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios_security/submodules/altera_merlin_master_agent.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios_security/submodules/altera_merlin_master_translator.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios_security/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios_security/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios_security/submodules/altera_reset_controller.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios_security/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_duty_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_duty_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_DUTY_1 " "Found entity 1: nios_security_DUTY_1" {  } { { "db/ip/nios_security/submodules/nios_security_duty_1.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_duty_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_ID " "Found entity 1: nios_security_ID" {  } { { "db/ip/nios_security/submodules/nios_security_id.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios_security/submodules/nios_security_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_JTAG_sim_scfifo_w " "Found entity 1: nios_security_JTAG_sim_scfifo_w" {  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927289 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_security_JTAG_scfifo_w " "Found entity 2: nios_security_JTAG_scfifo_w" {  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927289 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_security_JTAG_sim_scfifo_r " "Found entity 3: nios_security_JTAG_sim_scfifo_r" {  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927289 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_security_JTAG_scfifo_r " "Found entity 4: nios_security_JTAG_scfifo_r" {  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927289 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_security_JTAG " "Found entity 5: nios_security_JTAG" {  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_NIOSII " "Found entity 1: nios_security_NIOSII" {  } { { "db/ip/nios_security/submodules/nios_security_niosii.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_niosii_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios_security/submodules/nios_security_niosii_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_NIOSII_cpu_register_bank_a_module " "Found entity 1: nios_security_NIOSII_cpu_register_bank_a_module" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_security_NIOSII_cpu_register_bank_b_module " "Found entity 2: nios_security_NIOSII_cpu_register_bank_b_module" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_security_NIOSII_cpu_nios2_oci_debug " "Found entity 3: nios_security_NIOSII_cpu_nios2_oci_debug" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_security_NIOSII_cpu_nios2_oci_break " "Found entity 4: nios_security_NIOSII_cpu_nios2_oci_break" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_security_NIOSII_cpu_nios2_oci_xbrk " "Found entity 5: nios_security_NIOSII_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_security_NIOSII_cpu_nios2_oci_dbrk " "Found entity 6: nios_security_NIOSII_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_security_NIOSII_cpu_nios2_oci_itrace " "Found entity 7: nios_security_NIOSII_cpu_nios2_oci_itrace" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_security_NIOSII_cpu_nios2_oci_td_mode " "Found entity 8: nios_security_NIOSII_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_security_NIOSII_cpu_nios2_oci_dtrace " "Found entity 9: nios_security_NIOSII_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_security_NIOSII_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_security_NIOSII_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_security_NIOSII_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_security_NIOSII_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_security_NIOSII_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_security_NIOSII_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_security_NIOSII_cpu_nios2_oci_fifo " "Found entity 13: nios_security_NIOSII_cpu_nios2_oci_fifo" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_security_NIOSII_cpu_nios2_oci_pib " "Found entity 14: nios_security_NIOSII_cpu_nios2_oci_pib" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_security_NIOSII_cpu_nios2_oci_im " "Found entity 15: nios_security_NIOSII_cpu_nios2_oci_im" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_security_NIOSII_cpu_nios2_performance_monitors " "Found entity 16: nios_security_NIOSII_cpu_nios2_performance_monitors" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_security_NIOSII_cpu_nios2_avalon_reg " "Found entity 17: nios_security_NIOSII_cpu_nios2_avalon_reg" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_security_NIOSII_cpu_ociram_sp_ram_module " "Found entity 18: nios_security_NIOSII_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_security_NIOSII_cpu_nios2_ocimem " "Found entity 19: nios_security_NIOSII_cpu_nios2_ocimem" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_security_NIOSII_cpu_nios2_oci " "Found entity 20: nios_security_NIOSII_cpu_nios2_oci" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_security_NIOSII_cpu " "Found entity 21: nios_security_NIOSII_cpu" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_NIOSII_cpu_debug_slave_sysclk " "Found entity 1: nios_security_NIOSII_cpu_debug_slave_sysclk" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_sysclk.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_NIOSII_cpu_debug_slave_tck " "Found entity 1: nios_security_NIOSII_cpu_debug_slave_tck" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_tck.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_NIOSII_cpu_debug_slave_wrapper " "Found entity 1: nios_security_NIOSII_cpu_debug_slave_wrapper" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_niosii_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_niosii_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_NIOSII_cpu_test_bench " "Found entity 1: nios_security_NIOSII_cpu_test_bench" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu_test_bench.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_RAM " "Found entity 1: nios_security_RAM" {  } { { "db/ip/nios_security/submodules/nios_security_ram.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_uart1.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios_security/submodules/nios_security_uart1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_UART1_tx " "Found entity 1: nios_security_UART1_tx" {  } { { "db/ip/nios_security/submodules/nios_security_uart1.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_uart1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927383 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_security_UART1_rx_stimulus_source " "Found entity 2: nios_security_UART1_rx_stimulus_source" {  } { { "db/ip/nios_security/submodules/nios_security_uart1.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_uart1.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927383 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_security_UART1_rx " "Found entity 3: nios_security_UART1_rx" {  } { { "db/ip/nios_security/submodules/nios_security_uart1.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_uart1.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927383 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_security_UART1_regs " "Found entity 4: nios_security_UART1_regs" {  } { { "db/ip/nios_security/submodules/nios_security_uart1.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_uart1.v" 565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927383 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_security_UART1 " "Found entity 5: nios_security_UART1" {  } { { "db/ip/nios_security/submodules/nios_security_uart1.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_uart1.v" 822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_irq_mapper " "Found entity 1: nios_security_irq_mapper" {  } { { "db/ip/nios_security/submodules/nios_security_irq_mapper.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0 " "Found entity 1: nios_security_mm_interconnect_0" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_security_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_security_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_cmd_demux " "Found entity 1: nios_security_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_security_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_cmd_mux " "Found entity 1: nios_security_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_security_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_security_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_security_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718631927448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_security_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_security_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718631927448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_router_default_decode " "Found entity 1: nios_security_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927451 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_security_mm_interconnect_0_router " "Found entity 2: nios_security_mm_interconnect_0_router" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_security_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_security_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718631927454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_security_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_security_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718631927455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_security_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927458 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_security_mm_interconnect_0_router_001 " "Found entity 2: nios_security_mm_interconnect_0_router_001" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_security_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_security_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718631927461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_security_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_security_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718631927461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_security_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927464 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_security_mm_interconnect_0_router_002 " "Found entity 2: nios_security_mm_interconnect_0_router_002" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_security_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_security_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_005.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718631927467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_security_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_security_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_005.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718631927467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_security_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_005.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927471 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_security_mm_interconnect_0_router_005 " "Found entity 2: nios_security_mm_interconnect_0_router_005" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_005.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_rsp_demux " "Found entity 1: nios_security_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios_security_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_rsp_mux " "Found entity 1: nios_security_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_security_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631927492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631927492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "security " "Elaborating entity \"security\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718631932052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 security.v(51) " "Verilog HDL assignment warning at security.v(51): truncated value with size 32 to match size of target (28)" {  } { { "security.v" "" { Text "D:/FPGA_program/imu_communication_i2c/security.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718631932054 "|security"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 security.v(58) " "Verilog HDL assignment warning at security.v(58): truncated value with size 32 to match size of target (28)" {  } { { "security.v" "" { Text "D:/FPGA_program/imu_communication_i2c/security.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718631932054 "|security"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 security.v(65) " "Verilog HDL assignment warning at security.v(65): truncated value with size 32 to match size of target (28)" {  } { { "security.v" "" { Text "D:/FPGA_program/imu_communication_i2c/security.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718631932054 "|security"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 security.v(72) " "Verilog HDL assignment warning at security.v(72): truncated value with size 32 to match size of target (28)" {  } { { "security.v" "" { Text "D:/FPGA_program/imu_communication_i2c/security.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718631932055 "|security"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security nios_security:u0 " "Elaborating entity \"nios_security\" for hierarchy \"nios_security:u0\"" {  } { { "security.v" "u0" { Text "D:/FPGA_program/imu_communication_i2c/security.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631932131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_DUTY_1 nios_security:u0\|nios_security_DUTY_1:duty_1 " "Elaborating entity \"nios_security_DUTY_1\" for hierarchy \"nios_security:u0\|nios_security_DUTY_1:duty_1\"" {  } { { "db/ip/nios_security/nios_security.v" "duty_1" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/nios_security.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631932277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c nios_security:u0\|altera_avalon_i2c:i2c " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"nios_security:u0\|altera_avalon_i2c:i2c\"" {  } { { "db/ip/nios_security/nios_security.v" "i2c" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/nios_security.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631932406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_csr:u_csr\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c.v" "u_csr" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631932502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718631932506 "|security|nios_security:u0|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718631932506 "|security|nios_security:u0|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718631932507 "|security|nios_security:u0|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718631932507 "|security|nios_security:u0|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718631932507 "|security|nios_security:u0|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718631932507 "|security|nios_security:u0|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631932595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631932673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631932852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631932932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631932999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631933056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631933224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txout:u_txout\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c.v" "u_txout" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631933303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631933360 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1718631933362 "|security|nios_security:u0|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631933649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631933728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631933728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631933728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631933728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631933728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631933728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631933728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631933728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631933728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631933728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631933728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631933728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631933728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631933728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631933728 ""}  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718631933728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33b1 " "Found entity 1: altsyncram_33b1" {  } { { "db/altsyncram_33b1.tdf" "" { Text "D:/FPGA_program/imu_communication_i2c/db/altsyncram_33b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631933854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631933854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33b1 nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated " "Elaborating entity \"altsyncram_33b1\" for hierarchy \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631933857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631933937 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1718631933939 "|security|nios_security:u0|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631934040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631934110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631934110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631934110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631934110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631934110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631934110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631934110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631934110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631934110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631934110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631934110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631934110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631934110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631934110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631934110 ""}  } { { "db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718631934110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "D:/FPGA_program/imu_communication_i2c/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631934231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631934231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0b1 nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated " "Elaborating entity \"altsyncram_h0b1\" for hierarchy \"nios_security:u0\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631934233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_ID nios_security:u0\|nios_security_ID:id " "Elaborating entity \"nios_security_ID\" for hierarchy \"nios_security:u0\|nios_security_ID:id\"" {  } { { "db/ip/nios_security/nios_security.v" "id" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/nios_security.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631934303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_JTAG nios_security:u0\|nios_security_JTAG:jtag " "Elaborating entity \"nios_security_JTAG\" for hierarchy \"nios_security:u0\|nios_security_JTAG:jtag\"" {  } { { "db/ip/nios_security/nios_security.v" "jtag" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/nios_security.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631934359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_JTAG_scfifo_w nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w " "Elaborating entity \"nios_security_JTAG_scfifo_w\" for hierarchy \"nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\"" {  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "the_nios_security_JTAG_scfifo_w" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631934438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "wfifo" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631934984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631935240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631935240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631935240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631935240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631935240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631935240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631935240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631935240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631935240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631935240 ""}  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718631935240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "D:/FPGA_program/imu_communication_i2c/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631935357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631935357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631935360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "D:/FPGA_program/imu_communication_i2c/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631935454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631935454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "D:/FPGA_program/imu_communication_i2c/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631935459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/FPGA_program/imu_communication_i2c/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631935590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631935590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "D:/FPGA_program/imu_communication_i2c/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631935594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/FPGA_program/imu_communication_i2c/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631935750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631935750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/FPGA_program/imu_communication_i2c/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631935755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "D:/FPGA_program/imu_communication_i2c/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631935934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631935934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "D:/FPGA_program/imu_communication_i2c/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631935938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/FPGA_program/imu_communication_i2c/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631936097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631936097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_w:the_nios_security_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "D:/FPGA_program/imu_communication_i2c/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631936102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_JTAG_scfifo_r nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_r:the_nios_security_JTAG_scfifo_r " "Elaborating entity \"nios_security_JTAG_scfifo_r\" for hierarchy \"nios_security:u0\|nios_security_JTAG:jtag\|nios_security_JTAG_scfifo_r:the_nios_security_JTAG_scfifo_r\"" {  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "the_nios_security_JTAG_scfifo_r" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631936194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_security:u0\|nios_security_JTAG:jtag\|alt_jtag_atlantic:nios_security_JTAG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_security:u0\|nios_security_JTAG:jtag\|alt_jtag_atlantic:nios_security_JTAG_alt_jtag_atlantic\"" {  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "nios_security_JTAG_alt_jtag_atlantic" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631936978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_security:u0\|nios_security_JTAG:jtag\|alt_jtag_atlantic:nios_security_JTAG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_security:u0\|nios_security_JTAG:jtag\|alt_jtag_atlantic:nios_security_JTAG_alt_jtag_atlantic\"" {  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631937118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_security:u0\|nios_security_JTAG:jtag\|alt_jtag_atlantic:nios_security_JTAG_alt_jtag_atlantic " "Instantiated megafunction \"nios_security:u0\|nios_security_JTAG:jtag\|alt_jtag_atlantic:nios_security_JTAG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631937118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631937118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631937118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631937118 ""}  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718631937118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_security:u0\|nios_security_JTAG:jtag\|alt_jtag_atlantic:nios_security_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_security:u0\|nios_security_JTAG:jtag\|alt_jtag_atlantic:nios_security_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631938445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_security:u0\|nios_security_JTAG:jtag\|alt_jtag_atlantic:nios_security_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_security:u0\|nios_security_JTAG:jtag\|alt_jtag_atlantic:nios_security_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631938759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII nios_security:u0\|nios_security_NIOSII:niosii " "Elaborating entity \"nios_security_NIOSII\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\"" {  } { { "db/ip/nios_security/nios_security.v" "niosii" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/nios_security.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631938892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu " "Elaborating entity \"nios_security_NIOSII_cpu\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii.v" "cpu" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631938980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_test_bench nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_test_bench:the_nios_security_NIOSII_cpu_test_bench " "Elaborating entity \"nios_security_NIOSII_cpu_test_bench\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_test_bench:the_nios_security_NIOSII_cpu_test_bench\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_test_bench" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631939295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_register_bank_a_module nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_register_bank_a_module:nios_security_NIOSII_cpu_register_bank_a " "Elaborating entity \"nios_security_NIOSII_cpu_register_bank_a_module\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_register_bank_a_module:nios_security_NIOSII_cpu_register_bank_a\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "nios_security_NIOSII_cpu_register_bank_a" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631939385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_register_bank_a_module:nios_security_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_register_bank_a_module:nios_security_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_altsyncram" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631939476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_register_bank_a_module:nios_security_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_register_bank_a_module:nios_security_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631939550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_register_bank_a_module:nios_security_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_register_bank_a_module:nios_security_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631939550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631939550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631939550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631939550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631939550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631939550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631939550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631939550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631939550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631939550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631939550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631939550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631939550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631939550 ""}  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718631939550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "D:/FPGA_program/imu_communication_i2c/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631939674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631939674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_register_bank_a_module:nios_security_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_register_bank_a_module:nios_security_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631939676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_register_bank_b_module nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_register_bank_b_module:nios_security_NIOSII_cpu_register_bank_b " "Elaborating entity \"nios_security_NIOSII_cpu_register_bank_b_module\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_register_bank_b_module:nios_security_NIOSII_cpu_register_bank_b\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "nios_security_NIOSII_cpu_register_bank_b" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631939865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_nios2_oci nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci " "Elaborating entity \"nios_security_NIOSII_cpu_nios2_oci\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_nios2_oci" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631939962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_nios2_oci_debug nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_debug:the_nios_security_NIOSII_cpu_nios2_oci_debug " "Elaborating entity \"nios_security_NIOSII_cpu_nios2_oci_debug\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_debug:the_nios_security_NIOSII_cpu_nios2_oci_debug\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_nios2_oci_debug" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631940102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_debug:the_nios_security_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_debug:the_nios_security_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_altera_std_synchronizer" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631940294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_debug:the_nios_security_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_debug:the_nios_security_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631940346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_debug:the_nios_security_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_debug:the_nios_security_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631940346 ""}  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718631940346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_nios2_oci_break nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_break:the_nios_security_NIOSII_cpu_nios2_oci_break " "Elaborating entity \"nios_security_NIOSII_cpu_nios2_oci_break\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_break:the_nios_security_NIOSII_cpu_nios2_oci_break\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_nios2_oci_break" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631940354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_nios2_oci_xbrk nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_xbrk:the_nios_security_NIOSII_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_security_NIOSII_cpu_nios2_oci_xbrk\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_xbrk:the_nios_security_NIOSII_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_nios2_oci_xbrk" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631940473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_nios2_oci_dbrk nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_dbrk:the_nios_security_NIOSII_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_security_NIOSII_cpu_nios2_oci_dbrk\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_dbrk:the_nios_security_NIOSII_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_nios2_oci_dbrk" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631940540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_nios2_oci_itrace nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_itrace:the_nios_security_NIOSII_cpu_nios2_oci_itrace " "Elaborating entity \"nios_security_NIOSII_cpu_nios2_oci_itrace\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_itrace:the_nios_security_NIOSII_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_nios2_oci_itrace" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631940597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_nios2_oci_dtrace nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_dtrace:the_nios_security_NIOSII_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_security_NIOSII_cpu_nios2_oci_dtrace\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_dtrace:the_nios_security_NIOSII_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_nios2_oci_dtrace" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631940700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_nios2_oci_td_mode nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_dtrace:the_nios_security_NIOSII_cpu_nios2_oci_dtrace\|nios_security_NIOSII_cpu_nios2_oci_td_mode:nios_security_NIOSII_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_security_NIOSII_cpu_nios2_oci_td_mode\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_dtrace:the_nios_security_NIOSII_cpu_nios2_oci_dtrace\|nios_security_NIOSII_cpu_nios2_oci_td_mode:nios_security_NIOSII_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "nios_security_NIOSII_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631940836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_nios2_oci_fifo nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_fifo:the_nios_security_NIOSII_cpu_nios2_oci_fifo " "Elaborating entity \"nios_security_NIOSII_cpu_nios2_oci_fifo\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_fifo:the_nios_security_NIOSII_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_nios2_oci_fifo" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631940904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_nios2_oci_compute_input_tm_cnt nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_fifo:the_nios_security_NIOSII_cpu_nios2_oci_fifo\|nios_security_NIOSII_cpu_nios2_oci_compute_input_tm_cnt:the_nios_security_NIOSII_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_security_NIOSII_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_fifo:the_nios_security_NIOSII_cpu_nios2_oci_fifo\|nios_security_NIOSII_cpu_nios2_oci_compute_input_tm_cnt:the_nios_security_NIOSII_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631941038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_nios2_oci_fifo_wrptr_inc nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_fifo:the_nios_security_NIOSII_cpu_nios2_oci_fifo\|nios_security_NIOSII_cpu_nios2_oci_fifo_wrptr_inc:the_nios_security_NIOSII_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_security_NIOSII_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_fifo:the_nios_security_NIOSII_cpu_nios2_oci_fifo\|nios_security_NIOSII_cpu_nios2_oci_fifo_wrptr_inc:the_nios_security_NIOSII_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631941095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_nios2_oci_fifo_cnt_inc nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_fifo:the_nios_security_NIOSII_cpu_nios2_oci_fifo\|nios_security_NIOSII_cpu_nios2_oci_fifo_cnt_inc:the_nios_security_NIOSII_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_security_NIOSII_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_fifo:the_nios_security_NIOSII_cpu_nios2_oci_fifo\|nios_security_NIOSII_cpu_nios2_oci_fifo_cnt_inc:the_nios_security_NIOSII_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631941152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_nios2_oci_pib nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_pib:the_nios_security_NIOSII_cpu_nios2_oci_pib " "Elaborating entity \"nios_security_NIOSII_cpu_nios2_oci_pib\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_pib:the_nios_security_NIOSII_cpu_nios2_oci_pib\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_nios2_oci_pib" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631941208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_nios2_oci_im nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_im:the_nios_security_NIOSII_cpu_nios2_oci_im " "Elaborating entity \"nios_security_NIOSII_cpu_nios2_oci_im\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_oci_im:the_nios_security_NIOSII_cpu_nios2_oci_im\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_nios2_oci_im" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631941264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_nios2_avalon_reg nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_avalon_reg:the_nios_security_NIOSII_cpu_nios2_avalon_reg " "Elaborating entity \"nios_security_NIOSII_cpu_nios2_avalon_reg\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_avalon_reg:the_nios_security_NIOSII_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_nios2_avalon_reg" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631941433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_nios2_ocimem nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_ocimem:the_nios_security_NIOSII_cpu_nios2_ocimem " "Elaborating entity \"nios_security_NIOSII_cpu_nios2_ocimem\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_ocimem:the_nios_security_NIOSII_cpu_nios2_ocimem\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_nios2_ocimem" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631941501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_ociram_sp_ram_module nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_ocimem:the_nios_security_NIOSII_cpu_nios2_ocimem\|nios_security_NIOSII_cpu_ociram_sp_ram_module:nios_security_NIOSII_cpu_ociram_sp_ram " "Elaborating entity \"nios_security_NIOSII_cpu_ociram_sp_ram_module\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_ocimem:the_nios_security_NIOSII_cpu_nios2_ocimem\|nios_security_NIOSII_cpu_ociram_sp_ram_module:nios_security_NIOSII_cpu_ociram_sp_ram\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "nios_security_NIOSII_cpu_ociram_sp_ram" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631941592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_ocimem:the_nios_security_NIOSII_cpu_nios2_ocimem\|nios_security_NIOSII_cpu_ociram_sp_ram_module:nios_security_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_ocimem:the_nios_security_NIOSII_cpu_nios2_ocimem\|nios_security_NIOSII_cpu_ociram_sp_ram_module:nios_security_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_altsyncram" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631941693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_ocimem:the_nios_security_NIOSII_cpu_nios2_ocimem\|nios_security_NIOSII_cpu_ociram_sp_ram_module:nios_security_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_ocimem:the_nios_security_NIOSII_cpu_nios2_ocimem\|nios_security_NIOSII_cpu_ociram_sp_ram_module:nios_security_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631941769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_ocimem:the_nios_security_NIOSII_cpu_nios2_ocimem\|nios_security_NIOSII_cpu_ociram_sp_ram_module:nios_security_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_ocimem:the_nios_security_NIOSII_cpu_nios2_ocimem\|nios_security_NIOSII_cpu_ociram_sp_ram_module:nios_security_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631941769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631941769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631941769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631941769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631941769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631941769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631941769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631941769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631941769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631941769 ""}  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718631941769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/FPGA_program/imu_communication_i2c/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631941891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631941891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_ocimem:the_nios_security_NIOSII_cpu_nios2_ocimem\|nios_security_NIOSII_cpu_ociram_sp_ram_module:nios_security_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_nios2_ocimem:the_nios_security_NIOSII_cpu_nios2_ocimem\|nios_security_NIOSII_cpu_ociram_sp_ram_module:nios_security_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631941894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_debug_slave_wrapper nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper " "Elaborating entity \"nios_security_NIOSII_cpu_debug_slave_wrapper\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "the_nios_security_NIOSII_cpu_debug_slave_wrapper" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631942036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_debug_slave_tck nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|nios_security_NIOSII_cpu_debug_slave_tck:the_nios_security_NIOSII_cpu_debug_slave_tck " "Elaborating entity \"nios_security_NIOSII_cpu_debug_slave_tck\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|nios_security_NIOSII_cpu_debug_slave_tck:the_nios_security_NIOSII_cpu_debug_slave_tck\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" "the_nios_security_NIOSII_cpu_debug_slave_tck" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631942175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_NIOSII_cpu_debug_slave_sysclk nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|nios_security_NIOSII_cpu_debug_slave_sysclk:the_nios_security_NIOSII_cpu_debug_slave_sysclk " "Elaborating entity \"nios_security_NIOSII_cpu_debug_slave_sysclk\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|nios_security_NIOSII_cpu_debug_slave_sysclk:the_nios_security_NIOSII_cpu_debug_slave_sysclk\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" "the_nios_security_NIOSII_cpu_debug_slave_sysclk" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631942334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_security_NIOSII_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_security_NIOSII_cpu_debug_slave_phy\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" "nios_security_NIOSII_cpu_debug_slave_phy" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631942549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_security_NIOSII_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_security_NIOSII_cpu_debug_slave_phy\"" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631942620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_security_NIOSII_cpu_debug_slave_phy " "Instantiated megafunction \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_security_NIOSII_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631942620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631942620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631942620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631942620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631942620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631942620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631942620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631942620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631942620 ""}  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718631942620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_security_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_security_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631942636 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_security_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_security_NIOSII_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_security_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_security_NIOSII_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631942711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_security_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_security_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631942726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_security_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_security:u0\|nios_security_NIOSII:niosii\|nios_security_NIOSII_cpu:cpu\|nios_security_NIOSII_cpu_nios2_oci:the_nios_security_NIOSII_cpu_nios2_oci\|nios_security_NIOSII_cpu_debug_slave_wrapper:the_nios_security_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_security_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631942808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_RAM nios_security:u0\|nios_security_RAM:ram " "Elaborating entity \"nios_security_RAM\" for hierarchy \"nios_security:u0\|nios_security_RAM:ram\"" {  } { { "db/ip/nios_security/nios_security.v" "ram" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/nios_security.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631942965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_security:u0\|nios_security_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_security:u0\|nios_security_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_security/submodules/nios_security_ram.v" "the_altsyncram" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631943056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_security:u0\|nios_security_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_security:u0\|nios_security_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_security/submodules/nios_security_ram.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631943128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_security:u0\|nios_security_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_security:u0\|nios_security_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631943128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631943128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631943128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631943128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631943128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631943128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631943128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631943128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631943128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631943128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631943128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631943128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718631943128 ""}  } { { "db/ip/nios_security/submodules/nios_security_ram.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718631943128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pc1 " "Found entity 1: altsyncram_7pc1" {  } { { "db/altsyncram_7pc1.tdf" "" { Text "D:/FPGA_program/imu_communication_i2c/db/altsyncram_7pc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631943275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631943275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pc1 nios_security:u0\|nios_security_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated " "Elaborating entity \"altsyncram_7pc1\" for hierarchy \"nios_security:u0\|nios_security_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631943278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "D:/FPGA_program/imu_communication_i2c/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631943526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631943526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a nios_security:u0\|nios_security_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"nios_security:u0\|nios_security_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_7pc1.tdf" "decode3" { Text "D:/FPGA_program/imu_communication_i2c/db/altsyncram_7pc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631943530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "D:/FPGA_program/imu_communication_i2c/db/mux_93b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631943719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631943719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b nios_security:u0\|nios_security_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"nios_security:u0\|nios_security_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_7pc1.tdf" "mux2" { Text "D:/FPGA_program/imu_communication_i2c/db/altsyncram_7pc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631943723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_UART1 nios_security:u0\|nios_security_UART1:uart1 " "Elaborating entity \"nios_security_UART1\" for hierarchy \"nios_security:u0\|nios_security_UART1:uart1\"" {  } { { "db/ip/nios_security/nios_security.v" "uart1" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/nios_security.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631943804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_UART1_tx nios_security:u0\|nios_security_UART1:uart1\|nios_security_UART1_tx:the_nios_security_UART1_tx " "Elaborating entity \"nios_security_UART1_tx\" for hierarchy \"nios_security:u0\|nios_security_UART1:uart1\|nios_security_UART1_tx:the_nios_security_UART1_tx\"" {  } { { "db/ip/nios_security/submodules/nios_security_uart1.v" "the_nios_security_UART1_tx" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_uart1.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631943869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_UART1_rx nios_security:u0\|nios_security_UART1:uart1\|nios_security_UART1_rx:the_nios_security_UART1_rx " "Elaborating entity \"nios_security_UART1_rx\" for hierarchy \"nios_security:u0\|nios_security_UART1:uart1\|nios_security_UART1_rx:the_nios_security_UART1_rx\"" {  } { { "db/ip/nios_security/submodules/nios_security_uart1.v" "the_nios_security_UART1_rx" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_uart1.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631943949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_UART1_rx_stimulus_source nios_security:u0\|nios_security_UART1:uart1\|nios_security_UART1_rx:the_nios_security_UART1_rx\|nios_security_UART1_rx_stimulus_source:the_nios_security_UART1_rx_stimulus_source " "Elaborating entity \"nios_security_UART1_rx_stimulus_source\" for hierarchy \"nios_security:u0\|nios_security_UART1:uart1\|nios_security_UART1_rx:the_nios_security_UART1_rx\|nios_security_UART1_rx_stimulus_source:the_nios_security_UART1_rx_stimulus_source\"" {  } { { "db/ip/nios_security/submodules/nios_security_uart1.v" "the_nios_security_UART1_rx_stimulus_source" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_uart1.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631944029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_UART1_regs nios_security:u0\|nios_security_UART1:uart1\|nios_security_UART1_regs:the_nios_security_UART1_regs " "Elaborating entity \"nios_security_UART1_regs\" for hierarchy \"nios_security:u0\|nios_security_UART1:uart1\|nios_security_UART1_regs:the_nios_security_UART1_regs\"" {  } { { "db/ip/nios_security/submodules/nios_security_uart1.v" "the_nios_security_UART1_regs" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_uart1.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631944111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0 nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_security_mm_interconnect_0\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios_security/nios_security.v" "mm_interconnect_0" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/nios_security.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631944188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_data_master_translator\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "niosii_data_master_translator" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631944938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_instruction_master_translator\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "niosii_instruction_master_translator" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631945025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631945315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:id_control_slave_translator\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "id_control_slave_translator" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 1177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631945417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_csr_translator\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "i2c_csr_translator" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 1241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631945497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosii_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosii_debug_mem_slave_translator\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "niosii_debug_mem_slave_translator" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631945565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart1_s1_translator\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "uart1_s1_translator" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 1369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631945633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "ram_s1_translator" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631945712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:stop_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:stop_s1_translator\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "stop_s1_translator" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 1497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631946014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_data_master_agent\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "niosii_data_master_agent" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 1962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631946165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_instruction_master_agent\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "niosii_instruction_master_agent" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 2043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631946240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631946318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios_security/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631946421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 2168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631946546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "i2c_csr_agent_rsp_fifo" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631946858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_router nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_router:router " "Elaborating entity \"nios_security_mm_interconnect_0_router\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "router" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 3684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631947064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_router_default_decode nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_router:router\|nios_security_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_security_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_router:router\|nios_security_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631947172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_router_001 nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_security_mm_interconnect_0_router_001\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "router_001" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 3700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631947240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_router_001_default_decode nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_router_001:router_001\|nios_security_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_security_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_router_001:router_001\|nios_security_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631947341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_router_002 nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_security_mm_interconnect_0_router_002\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "router_002" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 3716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631947409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_router_002_default_decode nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_router_002:router_002\|nios_security_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_security_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_router_002:router_002\|nios_security_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631947491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_router_005 nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_security_mm_interconnect_0_router_005\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "router_005" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 3764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631947559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_router_005_default_decode nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_router_005:router_005\|nios_security_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_security_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_router_005:router_005\|nios_security_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631947649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_cmd_demux nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_security_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "cmd_demux" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 3997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631947768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_cmd_demux_001 nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_security_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 4026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631947886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_cmd_mux nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_security_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "cmd_mux" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 4043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631947965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_cmd_mux_003 nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios_security_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631948038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631948200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631948256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_rsp_demux nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_security_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "rsp_demux" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 4282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631948348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_rsp_demux_003 nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios_security_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631948411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_rsp_mux nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_security_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "rsp_mux" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631948501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631948741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631948819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_rsp_mux_001 nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_security_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 4622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631948900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631949000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631949056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_avalon_st_adapter nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_security_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 4651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631949116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_security_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_security_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_security:u0\|nios_security_mm_interconnect_0:mm_interconnect_0\|nios_security_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_security_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631949195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_security_irq_mapper nios_security:u0\|nios_security_irq_mapper:irq_mapper " "Elaborating entity \"nios_security_irq_mapper\" for hierarchy \"nios_security:u0\|nios_security_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios_security/nios_security.v" "irq_mapper" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/nios_security.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631949319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_security:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_security:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios_security/nios_security.v" "rst_controller" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/nios_security.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631949374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_security:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_security:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios_security/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631949664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_security:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_security:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios_security/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631949810 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718631954214 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.17.22:46:02 Progress: Loading sld199b2d66/alt_sld_fab_wrapper_hw.tcl " "2024.06.17.22:46:02 Progress: Loading sld199b2d66/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631962160 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631967906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631968373 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631973546 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631973745 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631973856 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631973983 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631974013 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631974039 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718631974770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld199b2d66/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld199b2d66/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld199b2d66/alt_sld_fab.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/sld199b2d66/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631975157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631975157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631975296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631975296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631975303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631975303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631975393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631975393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631975528 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631975528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631975528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718631975626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631975626 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718631987518 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/nios_security/submodules/nios_security_uart1.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_uart1.v" 44 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/nios_security/submodules/nios_security_uart1.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_uart1.v" 61 -1 0 } } { "db/ip/nios_security/submodules/nios_security_jtag.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_jtag.v" 352 -1 0 } } { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2878 -1 0 } } { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 3878 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 3500 -1 0 } } { "db/ip/nios_security/submodules/nios_security_jtag.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_jtag.v" 398 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2099 -1 0 } } { "db/ip/nios_security/submodules/nios_security_uart1.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_uart1.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "db/ip/nios_security/submodules/nios_security_uart1.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_uart1.v" 707 -1 0 } } { "db/ip/nios_security/submodules/nios_security_uart1.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/nios_security_uart1.v" 43 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_spksupp.v" 130 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_det.v" 38 -1 0 } } { "db/ip/nios_security/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_spksupp.v" 39 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_condt_det.v" 48 -1 0 } } { "db/ip/nios_security/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/FPGA_program/imu_communication_i2c/db/ip/nios_security/submodules/altera_avalon_i2c_spksupp.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718631987861 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1718631987863 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631991289 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "122 " "122 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718631995100 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_program/imu_communication_i2c/output_files/security.map.smsg " "Generated suppressed messages file D:/FPGA_program/imu_communication_i2c/output_files/security.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718631996207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718631999004 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718631999004 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3899 " "Implemented 3899 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718632000521 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718632000521 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1718632000521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3615 " "Implemented 3615 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718632000521 ""} { "Info" "ICUT_CUT_TM_RAMS" "258 " "Implemented 258 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718632000521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718632000521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4962 " "Peak virtual memory: 4962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718632001251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 22:46:41 2024 " "Processing ended: Mon Jun 17 22:46:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718632001251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:22 " "Elapsed time: 00:03:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718632001251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718632001251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718632001251 ""}
