FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Phase5 CybervisionPPC (TVP4020) definitions for the Permedia2 framebuffer
 * driver.
 *
 * Copyright (c) 1998-1999 Ilario Nardinocchi (nardinoc@CS.UniBO.IT)
 * --------------------------------------------------------------------------
 * $Id: cvisionppc.h,v 1.8 1999/01/28 13:18:07 illo Exp $
 * --------------------------------------------------------------------------
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file COPYING in the main directory of this archive
 * for more details.
 */

#ifndef CVISIONPPC_H
#define CVISIONPPC_H

#ifndef PM2FB_H
#include "pm2fb.h"
#endif

struct cvppc_par {
	unsigned char* pci_config;
	unsigned char* pci_bridge;
	u32 user_flags;
};

#define CSPPC_PCI_BRIDGE		0xfffe0000
/* bench 11187.4.0 e83dbd5eb535 */
/* bench 11187.4.1 414145ac2960 */
/* bench 11187.4.2 7a667cc2ec02 */
/* bench 11187.4.3 672a328c13c2 */
/* bench 11187.4.4 9de4087daa59 */
/* bench 11187.4.5 591f0ecd2a06 */
/* bench 11187.4.6 18778bc1fba9 */
/* bench 21940.3.0 d9857080c7ac */
/* bench 21940.3.1 8bc34bbd30ec */
/* bench 23216.4.0 d64400b81403 */
/* bench 23216.4.1 080eb26e9449 */
/* bench 23216.4.2 f35c0f61295c */
/* bench 23216.4.3 9acfa598735f */
/* bench 23216.4.4 d47d3c46abf5 */
/* bench 23216.4.5 fe676afd1a0d */
/* bench 23216.4.6 4cb4557a44f6 */
/* bench 23216.4.7 60b80673bd1e */
/* bench 23216.4.8 56e09a67b789 */
/* bench 21940.3.2 bc851bbc599d */
/* bench 21940.3.3 7ea4c93f4804 */
/* bench 21940.3.4 7ff7645a8665 */
/* bench 21940.3.5 a8969c0cba46 */
/* bench 21940.3.6 aa9651745d78 */
/* bench 21940.3.7 77cf5de8cff6 */
#define CSPPC_BRIDGE_INT		0x0010

#define	CVPPC_PCI_CONFIG		0xfffc0000
#define CVPPC_ROM_ADDRESS		0xe2000001
#define CVPPC_REGS_REGION		0xef000000
#define CVPPC_FB_APERTURE_ONE		0xe0000000
#define CVPPC_FB_APERTURE_TWO		0xe1000000
#define CVPPC_FB_SIZE			0x00800000
#define CVPPC_MEM_CONFIG_OLD		0xed61fcaa	/* FIXME Fujitsu?? */
#define CVPPC_MEM_CONFIG_NEW		0xed41c532	/* FIXME USA?? */
#define CVPPC_MEMCLOCK			83000		/* in KHz */

/* CVPPC_BRIDGE_ENDIAN */
#define CSPPCF_BRIDGE_BIG_ENDIAN	0x02

/* CVPPC_BRIDGE_INT */
#define CSPPCF_BRIDGE_ACTIVE_INT2	0x01

#endif	/* CVISIONPPC_H */

/*****************************************************************************
 * That's all folks!
 *****************************************************************************/
