{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1438743057850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438743057850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 05 10:50:57 2015 " "Processing started: Wed Aug 05 10:50:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1438743057850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1438743057850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_target -c fpga_target " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_target -c fpga_target" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1438743057850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1438743058699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HVISIBLE_END hvisible_end vga_timing_generator.sv(49) " "Verilog HDL Declaration information at vga_timing_generator.sv(49): object \"HVISIBLE_END\" differs only in case from object \"hvisible_end\" in the same scope" {  } { { "../vga_timing_generator.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_timing_generator.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438743058754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VVISIBLE_END vvisible_end vga_timing_generator.sv(53) " "Verilog HDL Declaration information at vga_timing_generator.sv(53): object \"VVISIBLE_END\" differs only in case from object \"vvisible_end\" in the same scope" {  } { { "../vga_timing_generator.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_timing_generator.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438743058754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/vga_timing_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/vga_timing_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_timing_generator " "Found entity 1: vga_timing_generator" {  } { { "../vga_timing_generator.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_timing_generator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/sdram_controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/sdram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi4_interface " "Found entity 1: axi4_interface" {  } { { "defines.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058767 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_controller " "Found entity 2: sdram_controller" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/spi_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/spi_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "../spi_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/spi_controller.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/axi_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/axi_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_rom " "Found entity 1: axi_rom" {  } { { "../axi_rom.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_rom.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/axi_interconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/axi_interconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_interconnect " "Found entity 1: axi_interconnect" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../uart.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/uart_transmit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/uart_transmit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmit " "Found entity 1: uart_transmit" {  } { { "../uart_transmit.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart_transmit.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/uart_receive.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/uart_receive.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "../uart_receive.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart_receive.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../synchronizer.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/synchronizer.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058799 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "fpga_top.sv(148) " "Verilog HDL syntax warning at fpga_top.sv(148): extra block comment delimiter characters /* within block comment" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 148 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1438743058803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/gpio_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/gpio_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_controller " "Found entity 1: gpio_controller" {  } { { "../gpio_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/gpio_controller.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/fpga/ps2_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/ps2_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_controller " "Found entity 1: ps2_controller" {  } { { "../ps2_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/ps2_controller.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/io_request_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/io_request_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_request_queue " "Found entity 1: io_request_queue" {  } { { "../../core/io_request_queue.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/io_request_queue.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/idx_to_oh.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/idx_to_oh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 idx_to_oh " "Found entity 1: idx_to_oh" {  } { { "../../core/idx_to_oh.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/idx_to_oh.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/oh_to_idx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/oh_to_idx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oh_to_idx " "Found entity 1: oh_to_idx" {  } { { "../../core/oh_to_idx.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/oh_to_idx.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/writeback_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/writeback_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback_stage " "Found entity 1: writeback_stage" {  } { { "../../core/writeback_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/writeback_stage.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/thread_select_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/thread_select_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 thread_select_stage " "Found entity 1: thread_select_stage" {  } { { "../../core/thread_select_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/thread_select_stage.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/sync_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/sync_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/sram_2r1w.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/sram_2r1w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_2r1w " "Found entity 1: sram_2r1w" {  } { { "../../core/sram_2r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_2r1w.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/sram_1r1w.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/sram_1r1w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_1r1w " "Found entity 1: sram_1r1w" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/int_execute_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/int_execute_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int_execute_stage " "Found entity 1: int_execute_stage" {  } { { "../../core/int_execute_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/int_execute_stage.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/reciprocal_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/reciprocal_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reciprocal_rom " "Found entity 1: reciprocal_rom" {  } { { "../../core/reciprocal_rom.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/performance_counters.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/performance_counters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 performance_counters " "Found entity 1: performance_counters" {  } { { "../../core/performance_counters.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/performance_counters.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/operand_fetch_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/operand_fetch_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operand_fetch_stage " "Found entity 1: operand_fetch_stage" {  } { { "../../core/operand_fetch_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/operand_fetch_stage.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage5 " "Found entity 1: fp_execute_stage5" {  } { { "../../core/fp_execute_stage5.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage5.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage4 " "Found entity 1: fp_execute_stage4" {  } { { "../../core/fp_execute_stage4.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage4.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage3 " "Found entity 1: fp_execute_stage3" {  } { { "../../core/fp_execute_stage3.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage3.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage2 " "Found entity 1: fp_execute_stage2" {  } { { "../../core/fp_execute_stage2.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage1 " "Found entity 1: fp_execute_stage1" {  } { { "../../core/fp_execute_stage1.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage1.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_update.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_update.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_update " "Found entity 1: l2_cache_update" {  } { { "../../core/l2_cache_update.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_update.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_tag.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_tag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_tag " "Found entity 1: l2_cache_tag" {  } { { "../../core/l2_cache_tag.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_tag.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_read " "Found entity 1: l2_cache_read" {  } { { "../../core/l2_cache_read.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_read.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_pending_miss_cam.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_pending_miss_cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_pending_miss_cam " "Found entity 1: l2_cache_pending_miss_cam" {  } { { "../../core/l2_cache_pending_miss_cam.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_interface " "Found entity 1: l2_cache_interface" {  } { { "../../core/l2_cache_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_interface.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l2_axi_bus_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_axi_bus_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_axi_bus_interface " "Found entity 1: l2_axi_bus_interface" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_arb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_arb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_arb " "Found entity 1: l2_cache_arb" {  } { { "../../core/l2_cache_arb.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_arb.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache " "Found entity 1: l2_cache" {  } { { "../../core/l2_cache.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l1_store_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l1_store_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l1_store_queue " "Found entity 1: l1_store_queue" {  } { { "../../core/l1_store_queue.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l1_store_queue.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/l1_load_miss_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l1_load_miss_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l1_load_miss_queue " "Found entity 1: l1_load_miss_queue" {  } { { "../../core/l1_load_miss_queue.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l1_load_miss_queue.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/instruction_decode_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/instruction_decode_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode_stage " "Found entity 1: instruction_decode_stage" {  } { { "../../core/instruction_decode_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/instruction_decode_stage.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/ifetch_tag_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/ifetch_tag_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifetch_tag_stage " "Found entity 1: ifetch_tag_stage" {  } { { "../../core/ifetch_tag_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/ifetch_data_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/ifetch_data_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifetch_data_stage " "Found entity 1: ifetch_data_stage" {  } { { "../../core/ifetch_data_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_data_stage.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/nyuzi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/nyuzi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nyuzi " "Found entity 1: nyuzi" {  } { { "../../core/nyuzi.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/dcache_tag_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/dcache_tag_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dcache_tag_stage " "Found entity 1: dcache_tag_stage" {  } { { "../../core/dcache_tag_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/dcache_tag_stage.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/dcache_data_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/dcache_data_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dcache_data_stage " "Found entity 1: dcache_data_stage" {  } { { "../../core/dcache_data_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/dcache_data_stage.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../../core/core.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/control_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/control_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_registers " "Found entity 1: control_registers" {  } { { "../../core/control_registers.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/control_registers.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/cam.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam " "Found entity 1: cam" {  } { { "../../core/cam.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cam.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/cache_lru.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/cache_lru.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_lru " "Found entity 1: cache_lru" {  } { { "../../core/cache_lru.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cache_lru.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../../core/arbiter.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/arbiter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743058996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743058996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/quatus/nyuzihps/rtl/core/io_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/io_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_arbiter " "Found entity 1: io_arbiter" {  } { { "../../core/io_arbiter.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/io_arbiter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743059002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743059002 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "defines.sv(250) " "Verilog HDL or VHDL warning at defines.sv(250): conditional expression evaluates to a constant" {  } { { "defines.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 250 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1438743059003 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "l2_cache_arb.sv(63) " "Verilog HDL or VHDL warning at l2_cache_arb.sv(63): conditional expression evaluates to a constant" {  } { { "../../core/l2_cache_arb.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_arb.sv" 63 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1438743059032 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "io_arbiter.sv(56) " "Verilog HDL or VHDL warning at io_arbiter.sv(56): conditional expression evaluates to a constant" {  } { { "../../core/io_arbiter.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/io_arbiter.sv" 56 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1438743059035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_top " "Elaborating entity \"fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1438743059295 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "fpga_top.sv(263) " "Verilog HDL Case Statement warning at fpga_top.sv(263): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 263 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438743059301 "|fpga_top"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "fpga_top.sv(277) " "Verilog HDL Case Statement warning at fpga_top.sv(277): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 277 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438743059301 "|fpga_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi4_interface axi4_interface:axi_bus_m0 " "Elaborating entity \"axi4_interface\" for hierarchy \"axi4_interface:axi_bus_m0\"" {  } { { "../fpga_top.sv" "axi_bus_m0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059314 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "axi4_interface " "Entity \"axi4_interface\" contains only dangling pins" {  } { { "../fpga_top.sv" "axi_bus_m0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 88 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1438743059318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nyuzi nyuzi:nyuzi " "Elaborating entity \"nyuzi\" for hierarchy \"nyuzi:nyuzi\"" {  } { { "../fpga_top.sv" "nyuzi" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core nyuzi:nyuzi\|core:core_gen\[0\].core " "Elaborating entity \"core\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\"" {  } { { "../../core/nyuzi.sv" "core_gen\[0\].core" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifetch_tag_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage " "Elaborating entity \"ifetch_tag_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\"" {  } { { "../../core/core.sv" "ifetch_tag_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059402 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ifetch_tag_stage.sv(215) " "Verilog HDL warning at ifetch_tag_stage.sv(215): ignoring unsupported system task" {  } { { "../../core/ifetch_tag_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 215 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1438743059407 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|arbiter:arbiter_thread_select " "Elaborating entity \"arbiter\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|arbiter:arbiter_thread_select\"" {  } { { "../../core/ifetch_tag_stage.sv" "arbiter_thread_select" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oh_to_idx nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|oh_to_idx:oh_to_idx_selected_thread " "Elaborating entity \"oh_to_idx\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|oh_to_idx:oh_to_idx_selected_thread\"" {  } { { "../../core/ifetch_tag_stage.sv" "oh_to_idx_selected_thread" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\"" {  } { { "../../core/ifetch_tag_stage.sv" "way_tag_gen\[0\].sram_tags" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743059493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 20 " "Parameter \"WIDTH_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059493 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743059493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u6s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u6s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u6s " "Found entity 1: altsyncram_u6s" {  } { { "db/altsyncram_u6s.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_u6s.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743059561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743059561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u6s nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0\|altsyncram_u6s:auto_generated " "Elaborating entity \"altsyncram_u6s\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0\|altsyncram_u6s:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_lru nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru " "Elaborating entity \"cache_lru\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\"" {  } { { "../../core/ifetch_tag_stage.sv" "cache_lru" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059605 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "was_access cache_lru.sv(77) " "Verilog HDL or VHDL warning at cache_lru.sv(77): object \"was_access\" assigned a value but never read" {  } { { "../../core/cache_lru.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cache_lru.sv" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438743059606 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\"" {  } { { "../../core/cache_lru.sv" "lru_data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cache_lru.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743059620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059620 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743059620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_04s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04s " "Found entity 1: altsyncram_04s" {  } { { "db/altsyncram_04s.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_04s.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743059688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743059688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_04s nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\|altsyncram_04s:auto_generated " "Elaborating entity \"altsyncram_04s\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\|altsyncram_04s:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idx_to_oh nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|idx_to_oh:idx_to_oh_miss_thread " "Elaborating entity \"idx_to_oh\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|idx_to_oh:idx_to_oh_miss_thread\"" {  } { { "../../core/ifetch_tag_stage.sv" "idx_to_oh_miss_thread" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifetch_data_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage " "Elaborating entity \"ifetch_data_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\"" {  } { { "../../core/core.sv" "ifetch_data_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\"" {  } { { "../../core/ifetch_data_stage.sv" "sram_l1i_data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_data_stage.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743059734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059734 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743059734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eas.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eas.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eas " "Found entity 1: altsyncram_eas" {  } { { "db/altsyncram_eas.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_eas.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743059899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743059899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eas nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0\|altsyncram_eas:auto_generated " "Elaborating entity \"altsyncram_eas\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0\|altsyncram_eas:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|instruction_decode_stage:instruction_decode_stage " "Elaborating entity \"instruction_decode_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|instruction_decode_stage:instruction_decode_stage\"" {  } { { "../../core/core.sv" "instruction_decode_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 instruction_decode_stage.sv(312) " "Verilog HDL assignment warning at instruction_decode_stage.sv(312): truncated value with size 32 to match size of target (4)" {  } { { "../../core/instruction_decode_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/instruction_decode_stage.sv" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743059920 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thread_select_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage " "Elaborating entity \"thread_select_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\"" {  } { { "../../core/core.sv" "thread_select_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 thread_select_stage.sv(310) " "Verilog HDL assignment warning at thread_select_stage.sv(310): truncated value with size 32 to match size of target (4)" {  } { { "../../core/thread_select_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/thread_select_stage.sv" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743059948 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "thread_select_stage.sv(346) " "Verilog HDL Case Statement warning at thread_select_stage.sv(346): incomplete case statement has no default case item" {  } { { "../../core/thread_select_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/thread_select_stage.sv" 346 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1438743059948 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\"" {  } { { "../../core/thread_select_stage.sv" "thread_logic_gen\[0\].instruction_fifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/thread_select_stage.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743059951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo " "Elaborating entity \"SCFIFO\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "scfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743060022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 135 " "Parameter \"lpm_width\" = \"135\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060022 ""}  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743060022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qhu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qhu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qhu " "Found entity 1: scfifo_qhu" {  } { { "db/scfifo_qhu.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_qhu.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743060088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743060088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qhu nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated " "Elaborating entity \"scfifo_qhu\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_art.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_art.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_art " "Found entity 1: a_dpfifo_art" {  } { { "db/a_dpfifo_art.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_art.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743060106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743060106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_art nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo " "Elaborating entity \"a_dpfifo_art\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\"" {  } { { "db/scfifo_qhu.tdf" "dpfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_qhu.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7e81 " "Found entity 1: altsyncram_7e81" {  } { { "db/altsyncram_7e81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_7e81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743060197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743060197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7e81 nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|altsyncram_7e81:FIFOram " "Elaborating entity \"altsyncram_7e81\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|altsyncram_7e81:FIFOram\"" {  } { { "db/a_dpfifo_art.tdf" "FIFOram" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_art.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743060269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743060269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_art.tdf" "almost_full_comparer" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_art.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cmpr_gs8:three_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cmpr_gs8:three_comparison\"" {  } { { "db/a_dpfifo_art.tdf" "three_comparison" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_art.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743060342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743060342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_art.tdf" "rd_ptr_msb" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_art.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743060408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743060408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_art.tdf" "usedw_counter" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_art.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743060478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743060478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_qhu:auto_generated\|a_dpfifo_art:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_art.tdf" "wr_ptr" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_art.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operand_fetch_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage " "Elaborating entity \"operand_fetch_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\"" {  } { { "../../core/core.sv" "operand_fetch_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_2r1w nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers " "Elaborating entity \"sram_2r1w\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\"" {  } { { "../../core/operand_fetch_stage.sv" "scalar_registers" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/operand_fetch_stage.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_2r1w.sv" "data0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_2r1w.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_2r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_2r1w.sv" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743060705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060705 ""}  } { { "../../core/sram_2r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_2r1w.sv" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743060705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_67s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_67s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_67s " "Found entity 1: altsyncram_67s" {  } { { "db/altsyncram_67s.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_67s.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743060778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743060778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_67s nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0\|altsyncram_67s:auto_generated " "Elaborating entity \"altsyncram_67s\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0\|altsyncram_67s:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743060780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcache_data_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage " "Elaborating entity \"dcache_data_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage\"" {  } { { "../../core/core.sv" "dcache_data_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idx_to_oh nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage\|idx_to_oh:idx_to_oh_subcycle " "Elaborating entity \"idx_to_oh\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage\|idx_to_oh:idx_to_oh_subcycle\"" {  } { { "../../core/dcache_data_stage.sv" "idx_to_oh_subcycle" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/dcache_data_stage.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcache_tag_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage " "Elaborating entity \"dcache_tag_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\"" {  } { { "../../core/core.sv" "dcache_tag_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_2r1w nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[0\].sram_tags " "Elaborating entity \"sram_2r1w\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[0\].sram_tags\"" {  } { { "../../core/dcache_tag_stage.sv" "way_tag_gen\[0\].sram_tags" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/dcache_tag_stage.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_execute_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage " "Elaborating entity \"int_execute_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\"" {  } { { "../../core/core.sv" "int_execute_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061323 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "int_execute_stage.sv(93) " "Verilog HDL Case Statement warning at int_execute_stage.sv(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../core/int_execute_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/int_execute_stage.sv" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438743061357 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "int_execute_stage.sv(134) " "Verilog HDL Case Statement warning at int_execute_stage.sv(134): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../core/int_execute_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/int_execute_stage.sv" 134 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438743061357 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 int_execute_stage.sv(174) " "Verilog HDL assignment warning at int_execute_stage.sv(174): truncated value with size 64 to match size of target (32)" {  } { { "../../core/int_execute_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/int_execute_stage.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743061357 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciprocal_rom nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[0\].rom " "Elaborating entity \"reciprocal_rom\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[0\].rom\"" {  } { { "../../core/int_execute_stage.sv" "lane_alu_gen\[0\].rom" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/int_execute_stage.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage1 nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1 " "Elaborating entity \"fp_execute_stage1\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1\"" {  } { { "../../core/core.sv" "fp_execute_stage1" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fp_execute_stage1.sv(139) " "Verilog HDL assignment warning at fp_execute_stage1.sv(139): truncated value with size 8 to match size of target (6)" {  } { { "../../core/fp_execute_stage1.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage1.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743061431 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fp_execute_stage1.sv(227) " "Verilog HDL assignment warning at fp_execute_stage1.sv(227): truncated value with size 8 to match size of target (6)" {  } { { "../../core/fp_execute_stage1.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage1.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743061431 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fp_execute_stage1.sv(234) " "Verilog HDL assignment warning at fp_execute_stage1.sv(234): truncated value with size 8 to match size of target (6)" {  } { { "../../core/fp_execute_stage1.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage1.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743061432 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage2 nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2 " "Elaborating entity \"fp_execute_stage2\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\"" {  } { { "../../core/core.sv" "fp_execute_stage2" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage3 nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage3:fp_execute_stage3 " "Elaborating entity \"fp_execute_stage3\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage3:fp_execute_stage3\"" {  } { { "../../core/core.sv" "fp_execute_stage3" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061467 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_ignore fp_execute_stage3.sv(96) " "Verilog HDL or VHDL warning at fp_execute_stage3.sv(96): object \"_ignore\" assigned a value but never read" {  } { { "../../core/fp_execute_stage3.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage3.sv" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438743061489 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage4 nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage4:fp_execute_stage4 " "Elaborating entity \"fp_execute_stage4\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage4:fp_execute_stage4\"" {  } { { "../../core/core.sv" "fp_execute_stage4" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061493 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "fp_execute_stage4.sv(93) " "Verilog HDL Case Statement warning at fp_execute_stage4.sv(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../core/fp_execute_stage4.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage4.sv" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438743061520 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fp_execute_stage4.sv(134) " "Verilog HDL assignment warning at fp_execute_stage4.sv(134): truncated value with size 32 to match size of target (6)" {  } { { "../../core/fp_execute_stage4.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage4.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743061520 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage5 nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage5:fp_execute_stage5 " "Elaborating entity \"fp_execute_stage5\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage5:fp_execute_stage5\"" {  } { { "../../core/core.sv" "fp_execute_stage5" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061524 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_execute_stage5.sv(100) " "Verilog HDL assignment warning at fp_execute_stage5.sv(100): truncated value with size 32 to match size of target (8)" {  } { { "../../core/fp_execute_stage5.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage5.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743061549 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_execute_stage5.sv(110) " "Verilog HDL assignment warning at fp_execute_stage5.sv(110): truncated value with size 32 to match size of target (8)" {  } { { "../../core/fp_execute_stage5.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage5.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743061550 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_execute_stage5.sv(167) " "Verilog HDL assignment warning at fp_execute_stage5.sv(167): truncated value with size 32 to match size of target (8)" {  } { { "../../core/fp_execute_stage5.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage5.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743061550 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|writeback_stage:writeback_stage " "Elaborating entity \"writeback_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|writeback_stage:writeback_stage\"" {  } { { "../../core/core.sv" "writeback_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061553 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__debug_wb_pc writeback_stage.sv(133) " "Verilog HDL or VHDL warning at writeback_stage.sv(133): object \"__debug_wb_pc\" assigned a value but never read" {  } { { "../../core/writeback_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/writeback_stage.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438743061580 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__debug_wb_pipeline writeback_stage.sv(134) " "Verilog HDL or VHDL warning at writeback_stage.sv(134): object \"__debug_wb_pipeline\" assigned a value but never read" {  } { { "../../core/writeback_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/writeback_stage.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438743061580 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__debug_is_sync_store writeback_stage.sv(135) " "Verilog HDL or VHDL warning at writeback_stage.sv(135): object \"__debug_is_sync_store\" assigned a value but never read" {  } { { "../../core/writeback_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/writeback_stage.sv" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438743061580 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 writeback_stage.sv(272) " "Verilog HDL assignment warning at writeback_stage.sv(272): truncated value with size 32 to match size of target (4)" {  } { { "../../core/writeback_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/writeback_stage.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743061580 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_registers nyuzi:nyuzi\|core:core_gen\[0\].core\|control_registers:control_registers " "Elaborating entity \"control_registers\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|control_registers:control_registers\"" {  } { { "../../core/core.sv" "control_registers" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_registers.sv(110) " "Verilog HDL assignment warning at control_registers.sv(110): truncated value with size 32 to match size of target (4)" {  } { { "../../core/control_registers.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/control_registers.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743061591 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_interface nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface " "Elaborating entity \"l2_cache_interface\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\"" {  } { { "../../core/core.sv" "l2_cache_interface" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 l2_cache_interface.sv(376) " "Verilog HDL assignment warning at l2_cache_interface.sv(376): truncated value with size 32 to match size of target (1)" {  } { { "../../core/l2_cache_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_interface.sv" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743061615 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l1_store_queue nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\|l1_store_queue:l1_store_queue " "Elaborating entity \"l1_store_queue\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\|l1_store_queue:l1_store_queue\"" {  } { { "../../core/l2_cache_interface.sv" "l1_store_queue" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_interface.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l1_load_miss_queue nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\|l1_load_miss_queue:l1_load_miss_queue_dcache " "Elaborating entity \"l1_load_miss_queue\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\|l1_load_miss_queue:l1_load_miss_queue_dcache\"" {  } { { "../../core/l2_cache_interface.sv" "l1_load_miss_queue_dcache" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_interface.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l1_load_miss_queue.sv(85) " "Verilog HDL assignment warning at l1_load_miss_queue.sv(85): truncated value with size 32 to match size of target (4)" {  } { { "../../core/l1_load_miss_queue.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l1_load_miss_queue.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743061661 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_request_queue nyuzi:nyuzi\|core:core_gen\[0\].core\|io_request_queue:io_request_queue " "Elaborating entity \"io_request_queue\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|io_request_queue:io_request_queue\"" {  } { { "../../core/core.sv" "io_request_queue" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 io_request_queue.sv(124) " "Verilog HDL assignment warning at io_request_queue.sv(124): truncated value with size 32 to match size of target (4)" {  } { { "../../core/io_request_queue.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/io_request_queue.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743061694 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache nyuzi:nyuzi\|l2_cache:l2_cache " "Elaborating entity \"l2_cache\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\"" {  } { { "../../core/nyuzi.sv" "l2_cache" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_arb nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_arb:l2_cache_arb " "Elaborating entity \"l2_cache_arb\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_arb:l2_cache_arb\"" {  } { { "../../core/l2_cache.sv" "l2_cache_arb" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_tag nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag " "Elaborating entity \"l2_cache_tag\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\"" {  } { { "../../core/l2_cache.sv" "l2_cache_tag" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_lru nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru " "Elaborating entity \"cache_lru\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\"" {  } { { "../../core/l2_cache_tag.sv" "cache_lru" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_tag.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061778 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "was_access cache_lru.sv(77) " "Verilog HDL or VHDL warning at cache_lru.sv(77): object \"was_access\" assigned a value but never read" {  } { { "../../core/cache_lru.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cache_lru.sv" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438743061779 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\"" {  } { { "../../core/cache_lru.sv" "lru_data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cache_lru.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743061796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061796 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743061796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c4s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c4s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c4s " "Found entity 1: altsyncram_c4s" {  } { { "db/altsyncram_c4s.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_c4s.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743061863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743061863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c4s nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\|altsyncram_c4s:auto_generated " "Elaborating entity \"altsyncram_c4s\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\|altsyncram_c4s:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\"" {  } { { "../../core/l2_cache_tag.sv" "way_tags_gen\[0\].sram_tags" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_tag.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743061886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061886 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743061886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g7s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g7s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g7s " "Found entity 1: altsyncram_g7s" {  } { { "db/altsyncram_g7s.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_g7s.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743061956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743061956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g7s nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0\|altsyncram_g7s:auto_generated " "Elaborating entity \"altsyncram_g7s\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0\|altsyncram_g7s:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\"" {  } { { "../../core/l2_cache_tag.sv" "way_tags_gen\[0\].sram_dirty_flags" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_tag.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743061979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743061979 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743061979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_14s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_14s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_14s " "Found entity 1: altsyncram_14s" {  } { { "db/altsyncram_14s.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_14s.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743062045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743062045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_14s nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0\|altsyncram_14s:auto_generated " "Elaborating entity \"altsyncram_14s\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0\|altsyncram_14s:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_read nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read " "Elaborating entity \"l2_cache_read\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\"" {  } { { "../../core/l2_cache.sv" "l2_cache_read" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oh_to_idx nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|oh_to_idx:oh_to_idx_hit_way " "Elaborating entity \"oh_to_idx\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|oh_to_idx:oh_to_idx_hit_way\"" {  } { { "../../core/l2_cache_read.sv" "oh_to_idx_hit_way" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_read.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\"" {  } { { "../../core/l2_cache_read.sv" "sram_l2_data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_read.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743062284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062284 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743062284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ds " "Found entity 1: altsyncram_2ds" {  } { { "db/altsyncram_2ds.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_2ds.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743062446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743062446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ds nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0\|altsyncram_2ds:auto_generated " "Elaborating entity \"altsyncram_2ds\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0\|altsyncram_2ds:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_update nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_update:l2_cache_update " "Elaborating entity \"l2_cache_update\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_update:l2_cache_update\"" {  } { { "../../core/l2_cache.sv" "l2_cache_update" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062464 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 l2_cache_update.sv(111) " "Verilog HDL assignment warning at l2_cache_update.sv(111): truncated value with size 32 to match size of target (1)" {  } { { "../../core/l2_cache_update.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_update.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743062475 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_axi_bus_interface nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface " "Elaborating entity \"l2_axi_bus_interface\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\"" {  } { { "../../core/l2_cache.sv" "l2_axi_bus_interface" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 l2_axi_bus_interface.sv(161) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(161): truncated value with size 32 to match size of target (8)" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743062497 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 l2_axi_bus_interface.sv(162) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(162): truncated value with size 32 to match size of target (8)" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743062497 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 l2_axi_bus_interface.sv(166) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(166): truncated value with size 32 to match size of target (3)" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743062497 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l2_axi_bus_interface.sv(256) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(256): truncated value with size 32 to match size of target (4)" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743062497 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l2_axi_bus_interface.sv(274) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(274): truncated value with size 32 to match size of target (4)" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743062497 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_pending_miss_cam nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam " "Elaborating entity \"l2_cache_pending_miss_cam\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\"" {  } { { "../../core/l2_axi_bus_interface.sv" "l2_cache_pending_miss_cam" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 l2_cache_pending_miss_cam.sv(53) " "Verilog HDL assignment warning at l2_cache_pending_miss_cam.sv(53): truncated value with size 32 to match size of target (16)" {  } { { "../../core/l2_cache_pending_miss_cam.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743062502 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oh_to_idx nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\|oh_to_idx:oh_to_idx_next_empty " "Elaborating entity \"oh_to_idx\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\|oh_to_idx:oh_to_idx_next_empty\"" {  } { { "../../core/l2_cache_pending_miss_cam.sv" "oh_to_idx_next_empty" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\|cam:cam_pending_miss " "Elaborating entity \"cam\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\|cam:cam_pending_miss\"" {  } { { "../../core/l2_cache_pending_miss_cam.sv" "cam_pending_miss" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback " "Elaborating entity \"sync_fifo\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\"" {  } { { "../../core/l2_axi_bus_interface.sv" "sync_fifo_pending_writeback" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo " "Elaborating entity \"SCFIFO\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "scfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743062556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 4 " "Parameter \"almost_full_value\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 538 " "Parameter \"lpm_width\" = \"538\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062556 ""}  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743062556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0iu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0iu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0iu " "Found entity 1: scfifo_0iu" {  } { { "db/scfifo_0iu.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_0iu.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743062621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743062621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0iu nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_0iu:auto_generated " "Elaborating entity \"scfifo_0iu\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_0iu:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hrt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hrt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hrt " "Found entity 1: a_dpfifo_hrt" {  } { { "db/a_dpfifo_hrt.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_hrt.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743062638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743062638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hrt nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_0iu:auto_generated\|a_dpfifo_hrt:dpfifo " "Elaborating entity \"a_dpfifo_hrt\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_0iu:auto_generated\|a_dpfifo_hrt:dpfifo\"" {  } { { "db/scfifo_0iu.tdf" "dpfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_0iu.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_le81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_le81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_le81 " "Found entity 1: altsyncram_le81" {  } { { "db/altsyncram_le81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_le81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743062801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743062801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_le81 nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_0iu:auto_generated\|a_dpfifo_hrt:dpfifo\|altsyncram_le81:FIFOram " "Elaborating entity \"altsyncram_le81\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_0iu:auto_generated\|a_dpfifo_hrt:dpfifo\|altsyncram_le81:FIFOram\"" {  } { { "db/a_dpfifo_hrt.tdf" "FIFOram" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_hrt.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load " "Elaborating entity \"sync_fifo\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\"" {  } { { "../../core/l2_axi_bus_interface.sv" "sync_fifo_pending_load" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo " "Elaborating entity \"SCFIFO\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "scfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743062874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 4 " "Parameter \"almost_full_value\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 617 " "Parameter \"lpm_width\" = \"617\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062874 ""}  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438743062874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_uhu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_uhu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_uhu " "Found entity 1: scfifo_uhu" {  } { { "db/scfifo_uhu.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_uhu.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743062938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743062938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_uhu nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_uhu:auto_generated " "Elaborating entity \"scfifo_uhu\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_uhu:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_frt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_frt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_frt " "Found entity 1: a_dpfifo_frt" {  } { { "db/a_dpfifo_frt.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_frt.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743062956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743062956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_frt nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo " "Elaborating entity \"a_dpfifo_frt\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\"" {  } { { "db/scfifo_uhu.tdf" "dpfifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_uhu.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743062959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_he81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_he81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_he81 " "Found entity 1: altsyncram_he81" {  } { { "db/altsyncram_he81.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_he81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438743063134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438743063134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_he81 nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\|altsyncram_he81:FIFOram " "Elaborating entity \"altsyncram_he81\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_uhu:auto_generated\|a_dpfifo_frt:dpfifo\|altsyncram_he81:FIFOram\"" {  } { { "db/a_dpfifo_frt.tdf" "FIFOram" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_frt.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743063136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_arbiter nyuzi:nyuzi\|io_arbiter:io_arbiter " "Elaborating entity \"io_arbiter\" for hierarchy \"nyuzi:nyuzi\|io_arbiter:io_arbiter\"" {  } { { "../../core/nyuzi.sv" "io_arbiter" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743063168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "performance_counters nyuzi:nyuzi\|performance_counters:performance_counters " "Elaborating entity \"performance_counters\" for hierarchy \"nyuzi:nyuzi\|performance_counters:performance_counters\"" {  } { { "../../core/nyuzi.sv" "performance_counters" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743063173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_interconnect axi_interconnect:axi_interconnect " "Elaborating entity \"axi_interconnect\" for hierarchy \"axi_interconnect:axi_interconnect\"" {  } { { "../fpga_top.sv" "axi_interconnect" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438743063185 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_awaddr axi_interconnect.sv(89) " "Verilog HDL Always Construct warning at axi_interconnect.sv(89): inferring latch(es) for variable \"m_awaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1438743063191 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_awlen axi_interconnect.sv(89) " "Verilog HDL Always Construct warning at axi_interconnect.sv(89): inferring latch(es) for variable \"m_awlen\", which holds its previous value in one or more paths through the always construct" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1438743063191 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_wdata axi_interconnect.sv(89) " "Verilog HDL Always Construct warning at axi_interconnect.sv(89): inferring latch(es) for variable \"m_wdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1438743063191 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_wlast axi_interconnect.sv(89) " "Verilog HDL Always Construct warning at axi_interconnect.sv(89): inferring latch(es) for variable \"m_wlast\", which holds its previous value in one or more paths through the always construct" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1438743063191 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_bready axi_interconnect.sv(89) " "Verilog HDL Always Construct warning at axi_interconnect.sv(89): inferring latch(es) for variable \"m_bready\", which holds its previous value in one or more paths through the always construct" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1438743063191 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_wstrb axi_interconnect.sv(89) " "Verilog HDL Always Construct warning at axi_interconnect.sv(89): inferring latch(es) for variable \"m_wstrb\", which holds its previous value in one or more paths through the always construct" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1438743063191 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_awburst axi_interconnect.sv(89) " "Verilog HDL Always Construct warning at axi_interconnect.sv(89): inferring latch(es) for variable \"m_awburst\", which holds its previous value in one or more paths through the always construct" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1438743063192 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_awsize axi_interconnect.sv(89) " "Verilog HDL Always Construct warning at axi_interconnect.sv(89): inferring latch(es) for variable \"m_awsize\", which holds its previous value in one or more paths through the always construct" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1438743063192 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "axi_interconnect.sv(89) " "SystemVerilog RTL Coding error at axi_interconnect.sv(89): always_comb construct does not infer purely combinational logic." {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 89 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Quartus II" 0 -1 1438743063192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 axi_interconnect.sv(303) " "Verilog HDL assignment warning at axi_interconnect.sv(303): truncated value with size 2 to match size of target (1)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743063195 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 axi_interconnect.sv(313) " "Verilog HDL assignment warning at axi_interconnect.sv(313): truncated value with size 2 to match size of target (1)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743063195 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 axi_interconnect.sv(323) " "Verilog HDL assignment warning at axi_interconnect.sv(323): truncated value with size 2 to match size of target (1)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438743063195 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "axi_interconnect.sv(402) " "Verilog HDL Case Statement warning at axi_interconnect.sv(402): case item expression never matches the case expression" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 402 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1438743063198 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_m0.m_awcache axi_interconnect.sv(32) " "Output port \"axi_bus_m0.m_awcache\" at axi_interconnect.sv(32) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743063203 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_m0.m_arcache axi_interconnect.sv(32) " "Output port \"axi_bus_m0.m_arcache\" at axi_interconnect.sv(32) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743063203 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_m1.m_awcache axi_interconnect.sv(35) " "Output port \"axi_bus_m1.m_awcache\" at axi_interconnect.sv(35) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743063203 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_m1.m_arcache axi_interconnect.sv(35) " "Output port \"axi_bus_m1.m_arcache\" at axi_interconnect.sv(35) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743063203 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_s2.s_awready axi_interconnect.sv(45) " "Output port \"axi_bus_s2.s_awready\" at axi_interconnect.sv(45) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743063203 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_s2.s_wready axi_interconnect.sv(45) " "Output port \"axi_bus_s2.s_wready\" at axi_interconnect.sv(45) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743063203 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_s2.s_bvalid axi_interconnect.sv(45) " "Output port \"axi_bus_s2.s_bvalid\" at axi_interconnect.sv(45) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438743063204 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awsize\[0\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awsize\[0\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063214 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awsize\[1\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awsize\[1\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063214 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awsize\[2\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awsize\[2\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063215 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awburst\[0\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awburst\[0\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063215 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awburst\[1\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awburst\[1\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063215 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wstrb\[0\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wstrb\[0\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063215 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wstrb\[1\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wstrb\[1\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063215 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wstrb\[2\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wstrb\[2\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063215 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wstrb\[3\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wstrb\[3\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063215 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_bready axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_bready\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063215 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wlast axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wlast\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063216 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[0\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[0\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063216 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[1\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[1\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063216 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[2\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[2\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063216 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[3\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[3\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063216 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[4\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[4\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063216 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[5\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[5\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063217 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[6\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[6\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063217 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[7\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[7\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063217 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[8\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[8\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063217 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[9\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[9\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063217 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[10\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[10\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063217 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[11\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[11\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063217 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[12\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[12\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063217 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[13\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[13\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063218 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[14\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[14\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063218 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[15\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[15\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063218 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[16\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[16\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063218 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[17\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[17\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063218 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[18\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[18\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063218 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[19\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[19\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063218 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[20\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[20\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063218 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[21\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[21\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063218 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[22\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[22\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063219 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[23\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[23\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063219 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[24\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[24\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063219 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[25\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[25\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063219 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[26\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[26\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063219 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[27\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[27\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063219 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[28\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[28\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063219 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[29\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[29\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063220 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[30\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[30\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063220 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_wdata\[31\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_wdata\[31\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063220 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awlen\[0\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awlen\[0\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063220 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awlen\[1\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awlen\[1\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063220 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awlen\[2\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awlen\[2\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063220 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awlen\[3\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awlen\[3\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063220 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awlen\[4\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awlen\[4\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063220 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awlen\[5\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awlen\[5\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063221 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awlen\[6\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awlen\[6\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063221 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awlen\[7\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awlen\[7\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063221 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[0\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[0\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063221 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[1\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[1\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063221 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[2\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[2\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063221 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[3\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[3\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063221 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[4\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[4\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063221 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[5\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[5\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063221 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[6\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[6\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063222 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[7\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[7\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063222 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[8\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[8\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063222 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[9\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[9\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063222 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[10\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[10\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063222 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[11\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[11\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063222 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[12\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[12\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063222 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[13\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[13\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063223 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[14\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[14\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063223 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[15\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[15\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063223 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[16\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[16\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063223 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[17\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[17\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063223 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[18\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[18\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063223 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[19\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[19\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063223 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[20\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[20\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063223 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[21\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[21\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063224 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[22\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[22\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063224 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[23\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[23\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063224 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[24\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[24\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063224 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[25\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[25\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063224 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[26\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[26\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063224 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[27\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[27\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063224 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[28\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[28\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063225 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[29\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[29\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063225 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[30\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[30\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063225 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m1.m_awaddr\[31\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m1.m_awaddr\[31\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063225 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awsize\[0\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awsize\[0\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063225 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awsize\[1\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awsize\[1\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063225 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awsize\[2\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awsize\[2\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063225 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awburst\[0\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awburst\[0\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063225 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awburst\[1\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awburst\[1\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063226 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wstrb\[0\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wstrb\[0\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063226 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wstrb\[1\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wstrb\[1\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063226 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wstrb\[2\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wstrb\[2\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063226 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wstrb\[3\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wstrb\[3\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063226 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_bready axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_bready\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063227 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wlast axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wlast\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063227 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[0\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[0\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063227 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[1\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[1\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063227 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[2\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[2\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063227 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[3\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[3\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063227 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[4\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[4\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063227 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[5\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[5\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063227 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[6\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[6\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063228 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[7\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[7\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063228 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[8\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[8\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063228 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[9\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[9\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063228 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[10\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[10\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063228 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[11\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[11\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063228 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[12\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[12\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063228 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[13\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[13\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063228 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[14\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[14\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063229 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[15\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[15\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063229 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[16\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[16\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063229 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[17\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[17\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063229 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[18\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[18\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063229 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[19\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[19\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063229 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[20\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[20\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063229 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[21\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[21\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063229 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[22\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[22\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063229 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[23\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[23\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063230 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[24\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[24\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063230 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[25\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[25\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063230 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[26\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[26\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063230 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[27\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[27\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063230 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[28\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[28\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063230 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[29\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[29\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063230 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[30\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[30\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063230 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_wdata\[31\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_wdata\[31\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063230 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awlen\[0\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awlen\[0\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063231 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awlen\[1\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awlen\[1\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063231 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awlen\[2\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awlen\[2\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063231 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awlen\[3\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awlen\[3\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063231 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awlen\[4\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awlen\[4\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063231 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awlen\[5\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awlen\[5\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063231 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awlen\[6\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awlen\[6\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063231 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awlen\[7\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awlen\[7\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063231 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[0\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[0\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063231 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[1\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[1\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063232 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[2\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[2\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063232 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[3\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[3\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063232 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[4\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[4\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063232 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[5\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[5\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063232 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[6\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[6\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063232 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[7\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[7\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063232 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[8\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[8\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063232 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[9\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[9\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063233 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[10\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[10\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063233 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[11\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[11\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063233 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[12\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[12\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063233 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[13\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[13\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063233 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[14\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[14\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063233 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[15\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[15\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063233 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[16\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[16\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063234 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[17\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[17\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063234 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[18\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[18\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063234 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[19\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[19\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063234 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[20\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[20\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063234 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[21\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[21\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063234 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[22\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[22\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063234 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[23\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[23\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063234 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[24\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[24\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063235 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[25\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[25\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063235 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[26\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[26\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063235 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[27\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[27\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063235 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[28\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[28\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063235 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[29\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[29\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063235 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[30\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[30\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063235 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axi_bus_m0.m_awaddr\[31\] axi_interconnect.sv(101) " "Inferred latch for \"axi_bus_m0.m_awaddr\[31\]\" at axi_interconnect.sv(101)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438743063235 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "axi_interconnect:axi_interconnect " "Can't elaborate user hierarchy \"axi_interconnect:axi_interconnect\"" {  } { { "../fpga_top.sv" "axi_interconnect" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 134 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438743063253 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/output_files/fpga_target.map.smsg " "Generated suppressed messages file C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/output_files/fpga_target.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1438743063742 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 59 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1438743063861 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 05 10:51:03 2015 " "Processing ended: Wed Aug 05 10:51:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1438743063861 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1438743063861 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1438743063861 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1438743063861 ""}
