
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.087476                       # Number of seconds simulated
sim_ticks                                 87475616487                       # Number of ticks simulated
final_tick                                87475616487                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 596386                       # Simulator instruction rate (inst/s)
host_op_rate                                  1239929                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1933872056                       # Simulator tick rate (ticks/s)
host_mem_usage                                2175884                       # Number of bytes of host memory used
host_seconds                                    45.23                       # Real time elapsed on the host
sim_insts                                    26976551                       # Number of instructions simulated
sim_ops                                      56086193                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           333                       # Clock period in ticks
system.mem_ctr1.pwrStateResidencyTicks::UNDEFINED  87475616487                       # Cumulative time (in ticks) in various power states
system.mem_ctr1.bytes_read::cpu.inst            49856                       # Number of bytes read from this memory
system.mem_ctr1.bytes_read::cpu.data         41268288                       # Number of bytes read from this memory
system.mem_ctr1.bytes_read::total            41318144                       # Number of bytes read from this memory
system.mem_ctr1.bytes_inst_read::cpu.inst        49856                       # Number of instructions bytes read from this memory
system.mem_ctr1.bytes_inst_read::total          49856                       # Number of instructions bytes read from this memory
system.mem_ctr1.bytes_written::writebacks     40163328                       # Number of bytes written to this memory
system.mem_ctr1.bytes_written::total         40163328                       # Number of bytes written to this memory
system.mem_ctr1.num_reads::cpu.inst               779                       # Number of read requests responded to by this memory
system.mem_ctr1.num_reads::cpu.data            644817                       # Number of read requests responded to by this memory
system.mem_ctr1.num_reads::total               645596                       # Number of read requests responded to by this memory
system.mem_ctr1.num_writes::writebacks         627552                       # Number of write requests responded to by this memory
system.mem_ctr1.num_writes::total              627552                       # Number of write requests responded to by this memory
system.mem_ctr1.bw_read::cpu.inst              569942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_read::cpu.data           471769044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_read::total              472338986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_inst_read::cpu.inst         569942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_inst_read::total            569942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_write::writebacks        459137410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_write::total             459137410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_total::writebacks        459137410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.bw_total::cpu.inst             569942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.bw_total::cpu.data          471769044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.bw_total::total             931476396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.readReqs                       645596                       # Number of read requests accepted
system.mem_ctr1.writeReqs                      627552                       # Number of write requests accepted
system.mem_ctr1.readBursts                     645596                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctr1.writeBursts                    627552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctr1.bytesReadDRAM                41308032                       # Total number of bytes read from DRAM
system.mem_ctr1.bytesReadWrQ                    10112                       # Total number of bytes read from write queue
system.mem_ctr1.bytesWritten                 40162368                       # Total number of bytes written to DRAM
system.mem_ctr1.bytesReadSys                 41318144                       # Total read bytes from the system interface side
system.mem_ctr1.bytesWrittenSys              40163328                       # Total written bytes from the system interface side
system.mem_ctr1.servicedByWrQ                     158                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctr1.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctr1.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctr1.perBankRdBursts::0              36964                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::1              39978                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::2              43024                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::3              43147                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::4              45666                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::5              42441                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::6              42401                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::7              42052                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::8              41711                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::9              41235                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::10             40185                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::11             37654                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::12             37305                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::13             37330                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::14             37254                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::15             37091                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::0              36025                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::1              38968                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::2              41917                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::3              41896                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::4              44314                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::5              41227                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::6              41194                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::7              40818                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::8              40469                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::9              40046                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::10             39062                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::11             36644                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::12             36311                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::13             36280                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::14             36226                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::15             36140                       # Per bank write bursts
system.mem_ctr1.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctr1.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctr1.totGap                    87475529907                       # Total gap between requests
system.mem_ctr1.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::6                 645596                       # Read request sizes (log2)
system.mem_ctr1.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::6                627552                       # Write request sizes (log2)
system.mem_ctr1.rdQLenPdf::0                   645438                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::15                    4441                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::16                    4644                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::17                   38490                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::18                   38653                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::19                   38652                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::20                   38656                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::21                   38655                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::22                   38657                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::23                   38659                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::24                   38661                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::25                   38668                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::26                   38669                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::27                   38698                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::28                   38683                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::29                   38677                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::30                   38672                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::31                   38651                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::32                   38651                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctr1.bytesPerActivate::samples       199326                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::mean     408.724281                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::gmean    234.146936                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::stdev    389.203107                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::0-127         60533     30.37%     30.37% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::128-255        44988     22.57%     52.94% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::256-383        16051      8.05%     60.99% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::384-511         9938      4.99%     65.98% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::512-639         8231      4.13%     70.11% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::640-767         5573      2.80%     72.90% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::768-895         4156      2.09%     74.99% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::896-1023         3861      1.94%     76.92% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::1024-1151        45995     23.08%    100.00% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::total        199326                       # Bytes accessed per row activation
system.mem_ctr1.rdPerTurnAround::samples        38651                       # Reads before turning the bus around for writes
system.mem_ctr1.rdPerTurnAround::mean       16.424206                       # Reads before turning the bus around for writes
system.mem_ctr1.rdPerTurnAround::gmean      16.227831                       # Reads before turning the bus around for writes
system.mem_ctr1.rdPerTurnAround::stdev      25.092545                       # Reads before turning the bus around for writes
system.mem_ctr1.rdPerTurnAround::0-255          38645     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctr1.rdPerTurnAround::256-511            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctr1.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctr1.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctr1.rdPerTurnAround::total          38651                       # Reads before turning the bus around for writes
system.mem_ctr1.wrPerTurnAround::samples        38651                       # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::mean       16.235984                       # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::gmean      16.223980                       # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::stdev       0.643539                       # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::16             34007     87.98%     87.98% # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::17               200      0.52%     88.50% # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::18              4417     11.43%     99.93% # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::19                23      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::20                 3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::22                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::total          38651                       # Writes before turning the bus around for reads
system.mem_ctr1.totQLat                   10274746656                       # Total ticks spent queuing
system.mem_ctr1.totMemAccLat              22376709156                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctr1.totBusLat                  3227190000                       # Total ticks spent in databus transfers
system.mem_ctr1.avgQLat                      15919.03                       # Average queueing delay per DRAM burst
system.mem_ctr1.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctr1.avgMemAccLat                 34669.03                       # Average memory access latency per DRAM burst
system.mem_ctr1.avgRdBW                        472.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctr1.avgWrBW                        459.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctr1.avgRdBWSys                     472.34                       # Average system read bandwidth in MiByte/s
system.mem_ctr1.avgWrBWSys                     459.14                       # Average system write bandwidth in MiByte/s
system.mem_ctr1.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctr1.busUtil                          7.28                       # Data bus utilization in percentage
system.mem_ctr1.busUtilRead                      3.69                       # Data bus utilization in percentage for reads
system.mem_ctr1.busUtilWrite                     3.59                       # Data bus utilization in percentage for writes
system.mem_ctr1.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctr1.avgWrQLen                       26.10                       # Average write queue length when enqueuing
system.mem_ctr1.readRowHits                    588325                       # Number of row buffer hits during reads
system.mem_ctr1.writeRowHits                   485318                       # Number of row buffer hits during writes
system.mem_ctr1.readRowHitRate                  91.15                       # Row buffer hit rate for reads
system.mem_ctr1.writeRowHitRate                 77.34                       # Row buffer hit rate for writes
system.mem_ctr1.avgGap                       68708.06                       # Average gap between requests
system.mem_ctr1.pageHitRate                     84.34                       # Row buffer hit rate, read and write combined
system.mem_ctr1_0.actEnergy                 744173640                       # Energy for activate commands per rank (pJ)
system.mem_ctr1_0.preEnergy                 395533875                       # Energy for precharge commands per rank (pJ)
system.mem_ctr1_0.readEnergy               2396705220                       # Energy for read commands per rank (pJ)
system.mem_ctr1_0.writeEnergy              1703593980                       # Energy for write commands per rank (pJ)
system.mem_ctr1_0.refreshEnergy            6689741760                       # Energy for refresh commands per rank (pJ)
system.mem_ctr1_0.actBackEnergy           16097736510                       # Energy for active background per rank (pJ)
system.mem_ctr1_0.preBackEnergy             280426080                       # Energy for precharge background per rank (pJ)
system.mem_ctr1_0.actPowerDownEnergy      15172290210                       # Energy for active power-down per rank (pJ)
system.mem_ctr1_0.prePowerDownEnergy       4811825280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctr1_0.selfRefreshEnergy        1574478300                       # Energy for self refresh per rank (pJ)
system.mem_ctr1_0.totalEnergy             49871529195                       # Total energy per rank (pJ)
system.mem_ctr1_0.averagePower             570.119208                       # Core power per rank (mW)
system.mem_ctr1_0.totalIdleTime           51431666785                       # Total Idle time Per DRAM Rank
system.mem_ctr1_0.memoryStateTime::IDLE     273745357                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::REF     2834592000                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::SREF    5628761699                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::PRE_PDN  12530449847                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::ACT    32935178221                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::ACT_PDN  33272889363                       # Time in different power states
system.mem_ctr1_1.actEnergy                 679056840                       # Energy for activate commands per rank (pJ)
system.mem_ctr1_1.preEnergy                 360908295                       # Energy for precharge commands per rank (pJ)
system.mem_ctr1_1.readEnergy               2211722100                       # Energy for read commands per rank (pJ)
system.mem_ctr1_1.writeEnergy              1572149160                       # Energy for write commands per rank (pJ)
system.mem_ctr1_1.refreshEnergy            6563740560                       # Energy for refresh commands per rank (pJ)
system.mem_ctr1_1.actBackEnergy           15998105070                       # Energy for active background per rank (pJ)
system.mem_ctr1_1.preBackEnergy             288173280                       # Energy for precharge background per rank (pJ)
system.mem_ctr1_1.actPowerDownEnergy      14118161280                       # Energy for active power-down per rank (pJ)
system.mem_ctr1_1.prePowerDownEnergy       5043555360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctr1_1.selfRefreshEnergy        2055793620                       # Energy for self refresh per rank (pJ)
system.mem_ctr1_1.totalEnergy             48896611245                       # Total energy per rank (pJ)
system.mem_ctr1_1.averagePower             558.974183                       # Core power per rank (mW)
system.mem_ctr1_1.totalIdleTime           51629531122                       # Total Idle time Per DRAM Rank
system.mem_ctr1_1.memoryStateTime::IDLE     301240872                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::REF     2781628000                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::SREF    7534791391                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::PRE_PDN  13134041420                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::ACT    32763176072                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::ACT_PDN  30960738732                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  87475616487                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87475616487                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    13001706                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5665995                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           334                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         28713                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  87475616487                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87475616487                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    41849984                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            84                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    29                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     87475616487                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        262689539                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    26976551                       # Number of instructions committed
system.cpu.committedOps                      56086193                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              55759562                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                        2695                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4630293                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     55759562                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           122077655                       # number of times the integer registers were read
system.cpu.num_int_register_writes           46846408                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27661470                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            22180161                       # number of times the CC registers were written
system.cpu.num_mem_refs                      18667698                       # number of memory refs
system.cpu.num_load_insts                    13001704                       # Number of load instructions
system.cpu.num_store_insts                    5665994                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  262689539                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           4635070                       # Number of branches fetched
system.cpu.op_class::No_OpClass                326389      0.58%      0.58% # Class of executed instruction
system.cpu.op_class::IntAlu                  36561207     65.19%     65.77% # Class of executed instruction
system.cpu.op_class::IntMult                      207      0.00%     65.77% # Class of executed instruction
system.cpu.op_class::IntDiv                    530692      0.95%     66.72% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::MemRead                 13001704     23.18%     89.90% # Class of executed instruction
system.cpu.op_class::MemWrite                 5665994     10.10%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   56086193                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87475616487                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            659095                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4082.716388                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18004510                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            663191                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.148303                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            154512                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4082.716388                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          600                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37998593                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37998593                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87475616487                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     12984297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12984297                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5020213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5020213                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      18004510                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18004510                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     18004510                       # number of overall hits
system.cpu.dcache.overall_hits::total        18004510                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        17409                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17409                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       645782                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       645782                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       663191                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         663191                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       663191                       # number of overall misses
system.cpu.dcache.overall_misses::total        663191                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1461807729                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1461807729                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  46096423101                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  46096423101                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  47558230830                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47558230830                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  47558230830                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47558230830                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     13001706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13001706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5665995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5665995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     18667701                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18667701                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     18667701                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18667701                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001339                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001339                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.113975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113975                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.035526                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035526                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.035526                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035526                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 83968.506462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83968.506462                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71380.780358                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71380.780358                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 71711.212652                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71711.212652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 71711.212652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71711.212652                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       645926                       # number of writebacks
system.cpu.dcache.writebacks::total            645926                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        17409                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17409                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       645782                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       645782                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       663191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       663191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       663191                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       663191                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1450213335                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1450213335                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  45666332289                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  45666332289                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  47116545624                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  47116545624                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  47116545624                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  47116545624                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001339                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001339                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.113975                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113975                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.035526                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035526                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.035526                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035526                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83302.506462                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83302.506462                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 70714.780358                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70714.780358                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71045.212652                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71045.212652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71045.212652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71045.212652                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87475616487                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               145                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.759831                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41849199                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               785                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          53311.081529                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             76590                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   509.759831                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.497812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.497812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          640                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          83700753                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         83700753                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87475616487                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     41849199                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41849199                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      41849199                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41849199                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     41849199                       # number of overall hits
system.cpu.icache.overall_hits::total        41849199                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          785                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           785                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          785                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            785                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          785                       # number of overall misses
system.cpu.icache.overall_misses::total           785                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54817461                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54817461                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54817461                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54817461                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54817461                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54817461                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     41849984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     41849984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     41849984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     41849984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     41849984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     41849984                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69831.160510                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69831.160510                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 69831.160510                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69831.160510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 69831.160510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69831.160510                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          785                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          785                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          785                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          785                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          785                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          785                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     54294651                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54294651                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     54294651                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54294651                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     54294651                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54294651                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69165.160510                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69165.160510                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69165.160510                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69165.160510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69165.160510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69165.160510                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests        1323216                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       659241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops           653368                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops       653367                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  87475616487                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18194                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1273478                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            666770                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq             645782                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp            645782                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18194                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1715                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1985477                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1987192                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        50240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     83783488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 83833728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                           1281008                       # Total snoops (count)
system.l2bus.snoopTraffic                    40163328                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1944984                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.335926                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.472314                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1291614     66.41%     66.41% # Request fanout histogram
system.l2bus.snoop_fanout::1                   653369     33.59%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1944984                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            870817644                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              784215                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           662527809                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  87475616487                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements              1281008                       # number of replacements
system.l2cache.tags.tagsinuse             2045.082337                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27023                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs              1283056                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.021061                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                69597                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks   922.848165                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst     1.575792                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  1120.658380                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.450609                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.000769                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.547196                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.998575                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          635                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1223                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             11868776                       # Number of tag accesses
system.l2cache.tags.data_accesses            11868776                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  87475616487                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks       645926                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       645926                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data         18374                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            18374                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst                6                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            18374                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               18380                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst               6                       # number of overall hits
system.l2cache.overall_hits::cpu.data           18374                       # number of overall hits
system.l2cache.overall_hits::total              18380                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data       627408                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         627408                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          779                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data        17409                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        18188                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            779                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data         644817                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            645596                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           779                       # number of overall misses
system.l2cache.overall_misses::cpu.data        644817                       # number of overall misses
system.l2cache.overall_misses::total           645596                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data  44892706689                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  44892706689                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     53467812                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data   1432821744                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1486289556                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     53467812                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data  46325528433                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  46378996245                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     53467812                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data  46325528433                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  46378996245                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks       645926                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       645926                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data       645782                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       645782                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          785                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        17409                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18194                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          785                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data       663191                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          663976                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          785                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data       663191                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         663976                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.971548                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.971548                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.992357                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.999670                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.992357                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.972295                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.972318                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.992357                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.972295                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.972318                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 71552.652642                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 71552.652642                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 68636.472401                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 82303.506462                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 81718.141412                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 68636.472401                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 71842.908039                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 71839.039035                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 68636.472401                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 71842.908039                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 71839.039035                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks          627552                       # number of writebacks
system.l2cache.writebacks::total               627552                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks        13136                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        13136                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data       627408                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       627408                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          779                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data        17409                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        18188                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          779                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data       644817                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       645596                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          779                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data       644817                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       645596                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data  40714169409                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  40714169409                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     48279672                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   1316877804                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1365157476                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     48279672                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data  42031047213                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  42079326885                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     48279672                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data  42031047213                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  42079326885                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.971548                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.971548                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.992357                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999670                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.992357                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.972295                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.972318                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.992357                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.972295                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.972318                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64892.652642                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64892.652642                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 61976.472401                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75643.506462                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 75058.141412                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61976.472401                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 65182.908039                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 65179.039035                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61976.472401                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 65182.908039                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 65179.039035                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1286372                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       640777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  87475616487                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18188                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       627552                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13224                       # Transaction distribution
system.membus.trans_dist::ReadExReq            627408                       # Transaction distribution
system.membus.trans_dist::ReadExResp           627408                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18188                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctr1.port      1931968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total      1931968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1931968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctr1.port     81481472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     81481472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81481472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            645596                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  645596    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              645596                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1264261140                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy         1202706562                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
