Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Jul 13 07:01:59 2024
| Host             : DESKTOP-Q5FQ0UQ running 64-bit major release  (build 9200)
| Command          : report_power -file TDCsystem_wrapper_power_routed.rpt -pb TDCsystem_wrapper_power_summary_routed.pb -rpx TDCsystem_wrapper_power_routed.rpx
| Design           : TDCsystem_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.715        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.599        |
| Device Static (W)        | 0.116        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.2         |
| Junction Temperature (C) | 44.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.039 |        6 |       --- |             --- |
| Slice Logic             |     0.013 |     7969 |       --- |             --- |
|   LUT as Logic          |     0.011 |     2432 |     17600 |           13.82 |
|   Register              |     0.001 |     4167 |     35200 |           11.84 |
|   CARRY4                |    <0.001 |      192 |      4400 |            4.36 |
|   F7/F8 Muxes           |    <0.001 |       59 |     17600 |            0.34 |
|   LUT as Shift Register |    <0.001 |      140 |      6000 |            2.33 |
|   Others                |     0.000 |      392 |       --- |             --- |
| Signals                 |     0.016 |     5939 |       --- |             --- |
| Block RAM               |     0.010 |        8 |        60 |           13.33 |
| MMCM                    |     0.123 |        1 |         2 |           50.00 |
| I/O                     |    <0.001 |        4 |       100 |            4.00 |
| PS7                     |     1.396 |        1 |       --- |             --- |
| Static Power            |     0.116 |          |           |                 |
| Total                   |     1.715 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.087 |       0.079 |      0.007 |
| Vccaux    |       1.800 |     0.076 |       0.068 |      0.008 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.753 |       0.723 |      0.031 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------+--------------------------------------------------------------+-----------------+
| Clock                          | Domain                                                       | Constraint (ns) |
+--------------------------------+--------------------------------------------------------------+-----------------+
| clk_fpga_0                     | TDCsystem_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                     | TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_TDCsystem_clk_wiz_0_0 | TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0    |             2.9 |
| clkfbout_TDCsystem_clk_wiz_0_0 | TDCsystem_i/clk_wiz_0/inst/clkfbout_TDCsystem_clk_wiz_0_0    |            20.0 |
+--------------------------------+--------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------+-----------+
| Name                                                                            | Power (W) |
+---------------------------------------------------------------------------------+-----------+
| TDCsystem_wrapper                                                               |     1.599 |
|   TDCsystem_i                                                                   |     1.599 |
|     AXITDC_0                                                                    |     0.030 |
|       U0                                                                        |     0.030 |
|         AXI_control                                                             |    <0.001 |
|           U0                                                                    |    <0.001 |
|             AXI_LITE_IPIF_I                                                     |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                |    <0.001 |
|                 I_DECODER                                                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|             gpio_core_1                                                         |    <0.001 |
|               Dual.INPUT_DOUBLE_REGS4                                           |    <0.001 |
|         AXI_memory                                                              |     0.002 |
|           U0                                                                    |     0.002 |
|             gext_inst.abcv4_0_ext_inst                                          |     0.002 |
|               GEN_AXI4.I_FULL_AXI                                               |     0.002 |
|                 GEN_ARB.I_SNG_PORT                                              |    <0.001 |
|                 I_RD_CHNL                                                       |     0.002 |
|                   I_WRAP_BRST                                                   |    <0.001 |
|                 I_WR_CHNL                                                       |    <0.001 |
|                   BID_FIFO                                                      |    <0.001 |
|                   I_WRAP_BRST                                                   |    <0.001 |
|         BRAM                                                                    |     0.005 |
|           U0                                                                    |     0.005 |
|             inst_blk_mem_gen                                                    |     0.005 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen             |     0.005 |
|                 valid.cstr                                                      |     0.005 |
|                   ramloop[0].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                             |     0.001 |
|                   ramloop[1].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                             |     0.001 |
|                   ramloop[2].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                             |     0.001 |
|                   ramloop[3].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                             |     0.001 |
|         TDC                                                                     |     0.022 |
|           Delay_line                                                            |     0.008 |
|             RED                                                                 |    <0.001 |
|           control                                                               |     0.003 |
|           counter                                                               |    <0.001 |
|           encoder                                                               |     0.010 |
|             Adder_tree                                                          |     0.009 |
|               RECURSE.NEXT_LEVEL                                                |     0.006 |
|                 RECURSE.NEXT_LEVEL                                              |     0.004 |
|                   RECURSE.NEXT_LEVEL                                            |     0.002 |
|                     RECURSE.NEXT_LEVEL                                          |    <0.001 |
|         sync_0                                                                  |    <0.001 |
|         sync_1                                                                  |    <0.001 |
|         sync_2                                                                  |    <0.001 |
|         sync_3                                                                  |    <0.001 |
|     AXITDC_1                                                                    |     0.030 |
|       U0                                                                        |     0.030 |
|         AXI_control                                                             |    <0.001 |
|           U0                                                                    |    <0.001 |
|             AXI_LITE_IPIF_I                                                     |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                |    <0.001 |
|                 I_DECODER                                                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|             gpio_core_1                                                         |    <0.001 |
|               Dual.INPUT_DOUBLE_REGS4                                           |    <0.001 |
|         AXI_memory                                                              |     0.002 |
|           U0                                                                    |     0.002 |
|             gext_inst.abcv4_0_ext_inst                                          |     0.002 |
|               GEN_AXI4.I_FULL_AXI                                               |     0.002 |
|                 GEN_ARB.I_SNG_PORT                                              |    <0.001 |
|                 I_RD_CHNL                                                       |     0.001 |
|                   I_WRAP_BRST                                                   |    <0.001 |
|                 I_WR_CHNL                                                       |    <0.001 |
|                   BID_FIFO                                                      |    <0.001 |
|                   I_WRAP_BRST                                                   |    <0.001 |
|         BRAM                                                                    |     0.005 |
|           U0                                                                    |     0.005 |
|             inst_blk_mem_gen                                                    |     0.005 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen             |     0.005 |
|                 valid.cstr                                                      |     0.005 |
|                   ramloop[0].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                             |     0.001 |
|                   ramloop[1].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                             |     0.001 |
|                   ramloop[2].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                             |     0.001 |
|                   ramloop[3].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                             |     0.001 |
|         TDC                                                                     |     0.022 |
|           Delay_line                                                            |     0.008 |
|             RED                                                                 |    <0.001 |
|           control                                                               |     0.003 |
|           counter                                                               |    <0.001 |
|           encoder                                                               |     0.010 |
|             Adder_tree                                                          |     0.009 |
|               RECURSE.NEXT_LEVEL                                                |     0.006 |
|                 RECURSE.NEXT_LEVEL                                              |     0.003 |
|                   RECURSE.NEXT_LEVEL                                            |     0.002 |
|                     RECURSE.NEXT_LEVEL                                          |    <0.001 |
|         sync_0                                                                  |    <0.001 |
|         sync_1                                                                  |    <0.001 |
|         sync_2                                                                  |    <0.001 |
|         sync_3                                                                  |    <0.001 |
|     clk_wiz_0                                                                   |     0.123 |
|       inst                                                                      |     0.123 |
|     processing_system7_0                                                        |     1.397 |
|       inst                                                                      |     1.397 |
|     ps7_0_axi_periph                                                            |     0.017 |
|       m00_couplers                                                              |     0.005 |
|         auto_pc                                                                 |     0.005 |
|           inst                                                                  |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                |     0.005 |
|               RD.ar_channel_0                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               RD.r_channel_0                                                    |    <0.001 |
|                 rd_data_fifo_0                                                  |    <0.001 |
|                 transaction_fifo_0                                              |    <0.001 |
|               SI_REG                                                            |     0.002 |
|                 ar.ar_pipe                                                      |    <0.001 |
|                 aw.aw_pipe                                                      |    <0.001 |
|                 b.b_pipe                                                        |    <0.001 |
|                 r.r_pipe                                                        |    <0.001 |
|               WR.aw_channel_0                                                   |     0.001 |
|                 aw_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               WR.b_channel_0                                                    |    <0.001 |
|                 bid_fifo_0                                                      |    <0.001 |
|                 bresp_fifo_0                                                    |    <0.001 |
|       m02_couplers                                                              |     0.005 |
|         auto_pc                                                                 |     0.005 |
|           inst                                                                  |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                |     0.005 |
|               RD.ar_channel_0                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               RD.r_channel_0                                                    |    <0.001 |
|                 rd_data_fifo_0                                                  |    <0.001 |
|                 transaction_fifo_0                                              |    <0.001 |
|               SI_REG                                                            |     0.002 |
|                 ar.ar_pipe                                                      |    <0.001 |
|                 aw.aw_pipe                                                      |    <0.001 |
|                 b.b_pipe                                                        |    <0.001 |
|                 r.r_pipe                                                        |    <0.001 |
|               WR.aw_channel_0                                                   |     0.001 |
|                 aw_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               WR.b_channel_0                                                    |    <0.001 |
|                 bid_fifo_0                                                      |    <0.001 |
|                 bresp_fifo_0                                                    |    <0.001 |
|       s00_couplers                                                              |     0.000 |
|         auto_pc                                                                 |     0.000 |
|           inst                                                                  |     0.000 |
|       xbar                                                                      |     0.008 |
|         inst                                                                    |     0.008 |
|           gen_samd.crossbar_samd                                                |     0.008 |
|             addr_arbiter_ar                                                     |    <0.001 |
|             addr_arbiter_aw                                                     |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                  |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                    |    <0.001 |
|               b.b_pipe                                                          |    <0.001 |
|               r.r_pipe                                                          |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                    |    <0.001 |
|               b.b_pipe                                                          |    <0.001 |
|               r.r_pipe                                                          |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                    |    <0.001 |
|               b.b_pipe                                                          |    <0.001 |
|               r.r_pipe                                                          |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                    |    <0.001 |
|               b.b_pipe                                                          |    <0.001 |
|               r.r_pipe                                                          |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                    |    <0.001 |
|               b.b_pipe                                                          |    <0.001 |
|               r.r_pipe                                                          |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                     |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                    |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                      |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                      |    <0.001 |
|               wrouter_aw_fifo                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                  |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                  |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                  |    <0.001 |
|             splitter_aw_mi                                                      |    <0.001 |
|     rst_ps7_0_100M                                                              |    <0.001 |
|       U0                                                                        |    <0.001 |
|         EXT_LPF                                                                 |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                             |    <0.001 |
|         SEQ                                                                     |    <0.001 |
|           SEQ_COUNTER                                                           |    <0.001 |
|     xlconstant_0                                                                |     0.000 |
+---------------------------------------------------------------------------------+-----------+


