cpu {
	speed = max		# max | real
	timer_step = 0	 	# one of: 0 (disabled), 2, 4, 8, 10, 20, 40, 80 [ms]
	mod_17bit = true
	mod_sint = true
}

memory {
	os_segments = 2		# 1 or 2
	module 0 = elwro:8
	module 1 = mega:16
	module 2 = mega:16
	module 3 = mega:16
	module 4 = mega:16
	module 5 = mega:16
	module 6 = mega:16
	module 7 = mega:16
	module 8 = mega:16
	module 9 = mega:16
	module 10 = mega:16
	module 11 = mega:16
	module 12 = mega:16
	module 13 = mega:16
	module 14 = mega:16
	module 15 = mega:5
}

channel 0 = mem {
	unit 0 = mera9425: /home/amo/disk1.img, /home/amo/disk2.img
}

channel 1 = char {
	unit 0 = term_cons
	unit 1 = term_tcp: 23400
	unit 2 = term_serial: /dev/ttyS0, 9600, 8, N, 1
}

channel 2 = plix {
	unit 0 = winchester: /home/amo/winchester1.img
	unit 1 = winchester: /home/amo/winchester2.img
}

channel 3 = multix {
	unit 0 = term_tcp: 23402
}


