INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:55:55 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.125ns period=4.250ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.125ns period=4.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.250ns  (clk rise@4.250ns - clk rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.351ns (31.468%)  route 2.942ns (68.532%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.733 - 4.250 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1711, unset)         0.508     0.508    mem_controller2/read_arbiter/data/clk
    SLICE_X8Y143         FDRE                                         r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=106, routed)         0.785     1.547    mem_controller2/read_arbiter/data/sel_prev
    SLICE_X12Y136        LUT5 (Prop_lut5_I2_O)        0.048     1.595 f  mem_controller2/read_arbiter/data/data_tehb/newY_c1[4]_i_2/O
                         net (fo=9, routed)           0.611     2.206    mem_controller2/read_arbiter/data/load5_dataOut[3]
    SLICE_X11Y139        LUT6 (Prop_lut6_I1_O)        0.132     2.338 r  mem_controller2/read_arbiter/data/sXsYExnXY_c1[2]_i_7/O
                         net (fo=1, routed)           0.299     2.637    mem_controller2/read_arbiter/data/sXsYExnXY_c1[2]_i_7_n_0
    SLICE_X11Y142        LUT4 (Prop_lut4_I3_O)        0.043     2.680 r  mem_controller2/read_arbiter/data/sXsYExnXY_c1[2]_i_2/O
                         net (fo=4, routed)           0.306     2.985    mem_controller2/read_arbiter/data/addf0/ieee2nfloat_0/eqOp__21
    SLICE_X9Y142         LUT6 (Prop_lut6_I1_O)        0.043     3.028 r  mem_controller2/read_arbiter/data/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.292     3.321    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X8Y142         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     3.508 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.508    addf0/operator/ltOp_carry__2_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     3.630 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.338     3.967    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X9Y143         LUT6 (Prop_lut6_I0_O)        0.127     4.094 r  mem_controller2/read_arbiter/data/i__carry_i_3/O
                         net (fo=1, routed)           0.312     4.406    addf0/operator/expDiff_c1_reg[3]_0[1]
    SLICE_X7Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.648 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.648    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     4.801 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     4.801    addf0/operator/expDiff_c0[5]
    SLICE_X7Y144         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.250     4.250 r  
                                                      0.000     4.250 r  clk (IN)
                         net (fo=1711, unset)         0.483     4.733    addf0/operator/clk
    SLICE_X7Y144         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     4.733    
                         clock uncertainty           -0.035     4.697    
    SLICE_X7Y144         FDRE (Setup_fdre_C_D)        0.048     4.745    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.745    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                 -0.056    




