# Yosys

<https://github.com/cliffordwolf/yosys>

Most of Verilog 2005.

Output: TODO check: Verilog 2005 containing only gate level primitives or cell library components.

TODO no GDSII output?

TODO: what do the following do:

    fsm
	memory
