Info: constrained 'led[0]' to bel 'X13/Y9/io1'
Info: constrained 'led[1]' to bel 'X13/Y11/io0'
Info: constrained 'clk_osc' to bel 'X0/Y8/io1'
Info: constrained 'dvi_p[2]' to bel 'X13/Y3/io1'
Info: constrained 'dvi_n[2]' to bel 'X13/Y4/io0'
Info: constrained 'dvi_p[0]' to bel 'X13/Y4/io1'
Info: constrained 'dvi_n[0]' to bel 'X13/Y6/io0'
Info: constrained 'dvi_p[1]' to bel 'X13/Y6/io1'
Info: constrained 'dvi_n[1]' to bel 'X13/Y7/io0'
Info: constrained 'dvi_p[3]' to bel 'X13/Y7/io1'
Info: constrained 'dvi_n[3]' to bel 'X13/Y8/io0'
Info: constraining clock net 'clk_bit' to 126.00 MHz
Info: constraining clock net 'clk_pix' to 25.20 MHz

Info: Packing constants..
Info: Packing IOs..
Info: dvi_n[3] feeds SB_IO inst_smoldvi_top.ser_ck.ddrn.buffer, removing $nextpnr_obuf dvi_n[3].
Info: dvi_p[3] feeds SB_IO inst_smoldvi_top.ser_ck.ddrp.buffer, removing $nextpnr_obuf dvi_p[3].
Info: dvi_n[0] feeds SB_IO inst_smoldvi_top.ser_d0.ddrn.buffer, removing $nextpnr_obuf dvi_n[0].
Info: dvi_p[0] feeds SB_IO inst_smoldvi_top.ser_d0.ddrp.buffer, removing $nextpnr_obuf dvi_p[0].
Info: dvi_n[1] feeds SB_IO inst_smoldvi_top.ser_d1.ddrn.buffer, removing $nextpnr_obuf dvi_n[1].
Info: dvi_p[1] feeds SB_IO inst_smoldvi_top.ser_d1.ddrp.buffer, removing $nextpnr_obuf dvi_p[1].
Info: dvi_n[2] feeds SB_IO inst_smoldvi_top.ser_d2.ddrn.buffer, removing $nextpnr_obuf dvi_n[2].
Info: dvi_p[2] feeds SB_IO inst_smoldvi_top.ser_d2.ddrp.buffer, removing $nextpnr_obuf dvi_p[2].
Info: Packing LUT-FFs..
Info:      394 LCs used as LUT4 only
Info:      198 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      103 LCs used as DFF only
Info: Packing carries..
Info:       32 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_bit.pll_core.uut' to X6/Y0/pll_3
Info: Packing special functions..
Info:   PLL 'pll_bit.pll_core.uut' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'pll_bit.locked_SB_LUT4_I3_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting bit_pix_div[0] (fanout 259)
Info: promoting inst_smoldvi_top.dvi.inst_dvi_timing.rst_n_SB_LUT4_I3_O [reset] (fanout 171)
Info: promoting clk_bit (fanout 50)
Info: promoting inst_smoldvi_top.rst_n_bit_SB_LUT4_I3_O [reset] (fanout 37)
Info: Constraining chains...
Info:       31 LCs used to legalise carry chains.
Info: Checksum: 0x1ce4cc77

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xe3b8728c

Info: Device utilisation:
Info: 	         ICESTORM_LC:   761/ 1280    59%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:    11/  112     9%
Info: 	               SB_GB:     4/    8    50%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 13 cells based on constraints.
Info: Creating initial placement for remaining 764 cells.
Info:   initial placement placed 500/764 cells
Info:   initial placement placed 764/764 cells
Info: Initial placement time 0.12s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 124, wirelen = 10791
Info:   at iteration #5: temp = 0.112500, timing cost = 148, wirelen = 10480
Info:   at iteration #10: temp = 0.073811, timing cost = 137, wirelen = 10207
Info:   at iteration #15: temp = 0.053958, timing cost = 170, wirelen = 10078
Info:   at iteration #20: temp = 0.043949, timing cost = 150, wirelen = 9936
Info:   at iteration #25: temp = 0.037681, timing cost = 129, wirelen = 9807
Info:   at iteration #30: temp = 0.032307, timing cost = 109, wirelen = 9470
Info:   at iteration #35: temp = 0.024998, timing cost = 111, wirelen = 9514
Info:   at iteration #40: temp = 0.020361, timing cost = 131, wirelen = 9347
Info:   at iteration #45: temp = 0.017457, timing cost = 144, wirelen = 9146
Info:   at iteration #50: temp = 0.014219, timing cost = 130, wirelen = 9089
Info:   at iteration #55: temp = 0.011002, timing cost = 113, wirelen = 9082
Info:   at iteration #60: temp = 0.008962, timing cost = 151, wirelen = 9278
Info:   at iteration #65: temp = 0.006934, timing cost = 114, wirelen = 9294
Info:   at iteration #70: temp = 0.005648, timing cost = 149, wirelen = 8842
Info:   at iteration #75: temp = 0.004370, timing cost = 102, wirelen = 8972
Info:   at iteration #80: temp = 0.003560, timing cost = 107, wirelen = 8687
Info:   at iteration #85: temp = 0.002899, timing cost = 92, wirelen = 8822
Info:   at iteration #90: temp = 0.002362, timing cost = 112, wirelen = 8806
Info:   at iteration #95: temp = 0.001827, timing cost = 139, wirelen = 8580
Info:   at iteration #100: temp = 0.001649, timing cost = 115, wirelen = 8489
Info:   at iteration #105: temp = 0.001414, timing cost = 113, wirelen = 8035
Info:   at iteration #110: temp = 0.001212, timing cost = 102, wirelen = 7664
Info:   at iteration #115: temp = 0.001094, timing cost = 98, wirelen = 7529
Info:   at iteration #120: temp = 0.000938, timing cost = 74, wirelen = 7312
Info:   at iteration #125: temp = 0.000804, timing cost = 88, wirelen = 7390
Info:   at iteration #130: temp = 0.000726, timing cost = 55, wirelen = 6458
Info:   at iteration #135: temp = 0.000655, timing cost = 68, wirelen = 6628
Info:   at iteration #140: temp = 0.000622, timing cost = 65, wirelen = 6160
Info:   at iteration #145: temp = 0.000591, timing cost = 70, wirelen = 5835
Info:   at iteration #150: temp = 0.000562, timing cost = 59, wirelen = 5612
Info: Legalising relative constraints...
Info:     moved 37 cells, 24 unplaced (after legalising chains)
Info:        average distance 1.006558
Info:        maximum distance 1.414214
Info:     moved 61 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 1.969521
Info:        maximum distance 9.219544
Info:   at iteration #155: temp = 0.000507, timing cost = 57, wirelen = 5065
Info:   at iteration #160: temp = 0.000507, timing cost = 50, wirelen = 4415
Info:   at iteration #165: temp = 0.000507, timing cost = 62, wirelen = 4091
Info:   at iteration #170: temp = 0.000482, timing cost = 53, wirelen = 3921
Info:   at iteration #175: temp = 0.000482, timing cost = 47, wirelen = 3697
Info:   at iteration #180: temp = 0.000482, timing cost = 62, wirelen = 3413
Info:   at iteration #185: temp = 0.000435, timing cost = 53, wirelen = 3249
Info:   at iteration #190: temp = 0.000413, timing cost = 57, wirelen = 3034
Info:   at iteration #195: temp = 0.000413, timing cost = 55, wirelen = 2753
Info:   at iteration #200: temp = 0.000392, timing cost = 56, wirelen = 2658
Info:   at iteration #205: temp = 0.000392, timing cost = 54, wirelen = 2303
Info:   at iteration #210: temp = 0.000373, timing cost = 47, wirelen = 2264
Info:   at iteration #215: temp = 0.000354, timing cost = 48, wirelen = 2171
Info:   at iteration #220: temp = 0.000336, timing cost = 48, wirelen = 1999
Info:   at iteration #225: temp = 0.000336, timing cost = 47, wirelen = 1881
Info:   at iteration #230: temp = 0.000303, timing cost = 46, wirelen = 1805
Info:   at iteration #235: temp = 0.000274, timing cost = 46, wirelen = 1727
Info:   at iteration #240: temp = 0.000219, timing cost = 45, wirelen = 1637
Info:   at iteration #245: temp = 0.000219, timing cost = 44, wirelen = 1455
Info:   at iteration #250: temp = 0.000140, timing cost = 45, wirelen = 1429
Info:   at iteration #255: temp = 0.000140, timing cost = 45, wirelen = 1323
Info:   at iteration #260: temp = 0.000090, timing cost = 44, wirelen = 1285
Info:   at iteration #265: temp = 0.000046, timing cost = 43, wirelen = 1261
Info:   at iteration #270: temp = 0.000019, timing cost = 43, wirelen = 1245
Info:   at iteration #275: temp = 0.000006, timing cost = 43, wirelen = 1245
Info:   at iteration #280: temp = 0.000002, timing cost = 43, wirelen = 1242
Info:   at iteration #285: temp = 0.000001, timing cost = 43, wirelen = 1236
Info:   at iteration #290: temp = 0.000000, timing cost = 43, wirelen = 1232
Info:   at iteration #295: temp = 0.000000, timing cost = 43, wirelen = 1232
Info:   at iteration #300: temp = 0.000000, timing cost = 43, wirelen = 1229
Info:   at iteration #304: temp = 0.000000, timing cost = 43, wirelen = 1230 
Info: SA placement time 13.05s

Info: Max frequency for clock 'bit_pix_div[0]_$glb_clk': 89.73 MHz (PASS at 25.20 MHz)
Info: Max frequency for clock        'clk_bit_$glb_clk': 203.79 MHz (PASS at 126.01 MHz)

Info: Max delay posedge bit_pix_div[0]_$glb_clk -> <async>                        : 2.02 ns
Info: Max delay posedge bit_pix_div[0]_$glb_clk -> posedge clk_bit_$glb_clk       : 4.11 ns
Info: Max delay posedge clk_bit_$glb_clk        -> posedge bit_pix_div[0]_$glb_clk: 2.76 ns

Info: Slack histogram:
Info:  legend: * represents 6 endpoint(s)
Info:          + represents [1,6) endpoint(s)
Info: [  2760,   6688) |*************************+
Info: [  6688,  10616) | 
Info: [ 10616,  14544) | 
Info: [ 14544,  18472) | 
Info: [ 18472,  22400) | 
Info: [ 22400,  26328) | 
Info: [ 26328,  30256) |****+
Info: [ 30256,  34184) |*****************************************+
Info: [ 34184,  38112) |************************************************************ 
Info: [ 38112,  42040) |********************+
Info: [ 42040,  45968) | 
Info: [ 45968,  49896) | 
Info: [ 49896,  53824) | 
Info: [ 53824,  57752) | 
Info: [ 57752,  61680) | 
Info: [ 61680,  65608) | 
Info: [ 65608,  69536) | 
Info: [ 69536,  73464) | 
Info: [ 73464,  77392) | 
Info: [ 77392,  81320) |+
Info: Checksum: 0x82fa56c5

Info: Routing..
Info: Setting up routing queue.
Info: Routing 2220 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       21        978 |   21   978 |      1248|       0.07       0.07|
Info:       2000 |       88       1911 |   67   933 |       334|       0.13       0.21|
Info:       2348 |       96       2252 |    8   341 |         0|       0.05       0.26|
Info: Routing complete.
Info: Router1 time 0.26s
Info: Checksum: 0x603159bc

Info: Critical path report for clock 'bit_pix_div[0]_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_3_D_SB_LUT4_O_LC.O
Info:  1.0  1.5    Net inst_smoldvi_top.dvi.tmds0_encoder.q_m[5] budget 0.000000 ns (8,12) -> (8,10)
Info:                Sink inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  0.4  1.9  Source inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6  2.5    Net inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_2_I1_SB_LUT4_O_I0 budget 0.000000 ns (8,10) -> (8,10)
Info:                Sink inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_2_I1_SB_LUT4_O_LC.I0
Info:  0.4  2.9  Source inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_2_I1_SB_LUT4_O_LC.O
Info:  0.6  3.5    Net inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_2_I1 budget 0.000000 ns (8,10) -> (7,10)
Info:                Sink inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_2_LC.I1
Info:  0.3  3.8  Source inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_2_LC.COUT
Info:  0.3  4.0    Net inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_2_I1_SB_CARRY_I0_CO[1] budget 0.260000 ns (7,10) -> (7,10)
Info:                Sink inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_1_LC.I3
Info:  0.3  4.4  Source inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_1_LC.O
Info:  1.3  5.7    Net inst_smoldvi_top.dvi.tmds0_encoder.q_m_count[1] budget 2.283000 ns (7,10) -> (6,6)
Info:                Sink inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.3  6.0  Source inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6  6.6    Net inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1 budget 2.223000 ns (6,6) -> (6,6)
Info:                Sink inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.3  6.9  Source inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.3  8.2    Net inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 budget 2.507000 ns (6,6) -> (4,8)
Info:                Sink inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  0.3  8.4  Source inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.0  8.4    Net inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I0_SB_CARRY_I0_CO[2] budget 0.000000 ns (4,8) -> (4,8)
Info:                Sink inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:  0.1  8.6  Source inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.3  8.8    Net inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I0_SB_CARRY_I0_CO[3] budget 0.260000 ns (4,8) -> (4,8)
Info:                Sink inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.3  9.1  Source inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6  9.7    Net inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1 budget 3.278000 ns (4,8) -> (5,8)
Info:                Sink inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  0.4 10.1  Source inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.0 11.1    Net inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1 budget 3.161000 ns (5,8) -> (5,7)
Info:                Sink inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_LC.I1
Info:  0.4 11.5  Setup inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_LC.I1
Info: 4.1 ns logic, 7.4 ns routing

Info: Critical path report for clock 'clk_bit_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_2_D_SB_LUT4_O_LC.O
Info:  1.3  1.8    Net inst_smoldvi_top.ser_d0.gearbox_u.out_ptr[1] budget 0.778000 ns (9,15) -> (11,14)
Info:                Sink inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.3  2.1  Source inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6  2.7    Net inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 0.840000 ns (11,14) -> (11,15)
Info:                Sink inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  0.4  3.1  Source inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.9  4.0    Net inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2 budget 1.053000 ns (11,15) -> (9,15)
Info:                Sink inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_LC.I2
Info:  0.4  4.4  Setup inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_LC.I2
Info: 1.7 ns logic, 2.8 ns routing

Info: Critical path report for cross-domain path 'posedge bit_pix_div[0]_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source blink.blink_r_SB_LUT4_I3_LC.O
Info:  1.6  2.1    Net led[0]$SB_IO_OUT budget 82.792999 ns (7,8) -> (13,9)
Info:                Sink led[0]$sb_io.D_OUT_0
Info: 0.5 ns logic, 1.6 ns routing

Info: Critical path report for cross-domain path 'posedge bit_pix_div[0]_$glb_clk' -> 'posedge clk_bit_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_18_DFFLC.O
Info:  0.6  1.1    Net inst_smoldvi_top.ser_d1.gearbox_u.storage[1] budget 0.849000 ns (5,15) -> (5,15)
Info:                Sink inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  0.4  1.5  Source inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6  2.1    Net inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 1.058000 ns (5,15) -> (5,15)
Info:                Sink inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  0.4  2.6  Source inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.0  3.5    Net inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1 budget 0.888000 ns (5,15) -> (6,15)
Info:                Sink inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_LC.I1
Info:  0.4  3.9  Setup inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_LC.I1
Info: 1.8 ns logic, 2.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk_bit_$glb_clk' -> 'posedge bit_pix_div[0]_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source rstgen.stage1_out_SB_DFFR_Q_DFFLC.O
Info:  1.0  1.5    Net rst_n_osc budget 2.671000 ns (1,3) -> (1,6)
Info:                Sink rstgen.stage1_out_SB_LUT4_I3_LC.I3
Info:  0.3  1.8  Source rstgen.stage1_out_SB_LUT4_I3_LC.O
Info:  0.8  2.6    Net rstgen.stage1_out_SB_LUT4_I3_O budget 18.375000 ns (1,6) -> (2,6)
Info:                Sink inst_smoldvi_top.dvi.inst_dvi_timing.rst_n_SB_DFFR_Q_DFFLC.SR
Info:  0.1  2.7  Setup inst_smoldvi_top.dvi.inst_dvi_timing.rst_n_SB_DFFR_Q_DFFLC.SR
Info: 1.0 ns logic, 1.8 ns routing

Info: Max frequency for clock 'bit_pix_div[0]_$glb_clk': 86.95 MHz (PASS at 25.20 MHz)
Info: Max frequency for clock        'clk_bit_$glb_clk': 226.04 MHz (PASS at 126.01 MHz)

Info: Max delay posedge bit_pix_div[0]_$glb_clk -> <async>                        : 2.13 ns
Info: Max delay posedge bit_pix_div[0]_$glb_clk -> posedge clk_bit_$glb_clk       : 3.94 ns
Info: Max delay posedge clk_bit_$glb_clk        -> posedge bit_pix_div[0]_$glb_clk: 2.70 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [  2074,   6031) |***************+
Info: [  6031,   9988) |****+
Info: [  9988,  13945) | 
Info: [ 13945,  17902) | 
Info: [ 17902,  21859) | 
Info: [ 21859,  25816) | 
Info: [ 25816,  29773) |***+
Info: [ 29773,  33730) |**********+
Info: [ 33730,  37687) |************************************************************ 
Info: [ 37687,  41644) |****************************+
Info: [ 41644,  45601) | 
Info: [ 45601,  49558) | 
Info: [ 49558,  53515) | 
Info: [ 53515,  57472) | 
Info: [ 57472,  61429) | 
Info: [ 61429,  65386) | 
Info: [ 65386,  69343) | 
Info: [ 69343,  73300) | 
Info: [ 73300,  77257) | 
Info: [ 77257,  81214) |+
