// Filename:     comparator_structural_sefunmi.v
// Author:       S. Ashiru
// Date Created: 27 January 2022
// Version:      1 (Date Last Modified: 27 January 2022) 
// Description:  The circuit accepts two 3-bit inputs representing 
// 		 unsigned binary numbers and provides six outputs 
//		 that represent the various results from comparing the two values.

// DELETE THESE COMMENTS AFTER YOU RENAME YOUR FILE AND ADD IT TO THE PROJECT
// Insert your Virginia Tech PID into part of the module name labeled YOURPID.
// - Your Virginia Tech PID is the part of your e-mail address preceding "@vt.edu".
// Save your file with the complete name of your module, then add the re-named file to the project.
// - Right-click in the Project Window, choose Add to Project > Existing File, then Browse for the file.
// Remove the original file from the Project. You don't have to delete the file from your disk.
// - Right-click the file name in the Project Window, and choose Remove from Project.

module comparator_structural_sefunmi(valA, valB, aGTb, aGEb, aLTb, aLEb, aEQb, aNEb);
   input  [2:0] valA, valB;
   output       aGTb, aGEb, aLTb, aLEb, aEQb, aNEb;

   // Your module MUST consist solely of primitive logic gates.
   // Declare additional wires as needed.
   
   // A == B --- (A0'B0' + A0B0)(A1'B1' + A1B1)(A2'B2' + A2B2)
   assign aEQb = (~(valA[0]|valB[0])|(valA[0]&valB[0]))&(~(valA[1]|valB[1])|(valA[1]&valB[1]))&(~(valA[2]|valB[2])|(valA[2]&valB[2]));
   // A != B --- (A == B)'
   assign aNEb = ~aEQb;
   // A < B --- A2'B2 + [(A2'B2' + A2B2) * A1'B1] + [(A2'B2' + A2B2) *[(A1'B' + A1B1) * A0'B0]
   assign aLTb = ((~valA[2])&valB[2]) | ((~(valA[2]|valB[2]) + (valA[2]&valB[2]))&((~valA[1])&valB[1])) | ((~(valA[2]|valB[2]) | (valA[2]&valB[2])) & ((~(valA[1]|valB[1]) | (valA[1]&valB[1]))&((~valA[0])&valB[0])));
   // A <= B --- A < B + A == B
   assign aLEb = aLTb | aEQb; 
   // A > B --- (A>B + A==B)'
   assign aGTb = ~(aLTb | aEQb);
   // A >= B --- A > B + A == B
   assign aGEb = aGTb | aEQb;
endmodule
