
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tarafdar' on host 'localhost' (Linux_x86_64 version 4.4.0-159-generic) on Fri Jun 05 00:05:15 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5'
Sourcing Tcl script './synth.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer5'.
INFO: [HLS 200-10] Creating and opening solution '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer5/solution1'.
WARNING: [HLS 200-483] The 'config_rtl -prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_prefix' as its replacement.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [HLS 200-10] Adding design file '/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../srcs/pooling2d_cl.cpp' to the project
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../srcs/pooling2d_cl.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense.h:140:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: /home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense.h:152:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: /home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: /home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:474:24
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../kernel_headers/_pooling2d_cl.hpp:23:2
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file /home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../srcs/pooling2d_cl.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 826.637 ; gain = 128.000 ; free physical = 38697 ; free virtual = 100424
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 826.637 ; gain = 128.000 ; free physical = 38697 ; free virtual = 100424
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 826.637 ; gain = 128.000 ; free physical = 38691 ; free virtual = 100419
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_uint<8>, 9>' into 'nnet::pool_op<ap_uint<8>, 9, (nnet::Pool_Op)0>' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_pooling.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_uint<8>, 9, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_uint<8>, ap_uint<8>, config5>' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_pooling.h:243) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 826.637 ; gain = 128.000 ; free physical = 38687 ; free virtual = 100416
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift<ap_uint<8>, ap_uint<8>, config5>' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:235).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshiftzero<ap_uint<8>, ap_uint<8>, config5>' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:262).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small<ap_uint<8>, ap_uint<8>, config5>' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:100).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:105) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_pooling.h:235) in function 'nnet::pooling2d_cl<ap_uint<8>, ap_uint<8>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_pooling.h:239) in function 'nnet::pooling2d_cl<ap_uint<8>, ap_uint<8>, config5>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:246) in function 'nnet::cnnshift<ap_uint<8>, ap_uint<8>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:250) in function 'nnet::cnnshift<ap_uint<8>, ap_uint<8>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:272) in function 'nnet::cnnshiftzero<ap_uint<8>, ap_uint<8>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:276) in function 'nnet::cnnshiftzero<ap_uint<8>, ap_uint<8>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:105) in function 'nnet::shift_right_small<ap_uint<8>, ap_uint<8>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:107) in function 'nnet::shift_right_small<ap_uint<8>, ap_uint<8>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:108) in function 'nnet::shift_right_small<ap_uint<8>, ap_uint<8>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:114) in function 'nnet::shift_right_small<ap_uint<8>, ap_uint<8>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:116) in function 'nnet::shift_right_small<ap_uint<8>, ap_uint<8>, config5>' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'pool.V' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_pooling.h:237) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:243) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:269) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:243) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:269) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input.V.V' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../srcs/pooling2d_cl.cpp:7) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output.V.V' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../srcs/pooling2d_cl.cpp:8) .
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input.V.V' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../srcs/pooling2d_cl.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output.V.V' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../srcs/pooling2d_cl.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_uint<8>, 9>' into 'nnet::pool_op<ap_uint<8>, 9, (nnet::Pool_Op)0>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function '_pooling2d_cl<ap_uint<8>, ap_uint<8>, config5, 65, 65>', detected/extracted 1 process function(s): 
	 '_pooling2d_cl<ap_uint<8>, ap_uint<8>, config5, 65, 65>_Block__proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'pooling2d_cl', detected/extracted 1 process function(s): 
	 '_pooling2d_cl<ap_uint<8>, ap_uint<8>, config5, 65, 65>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:22 ; elapsed = 00:02:23 . Memory (MB): peak = 890.637 ; gain = 192.000 ; free physical = 38651 ; free virtual = 100382
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_small<ap_uint<8>, ap_uint<8>, config5>.1' to 'shift_right_small' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:117:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<ap_uint<8>, ap_uint<8>, config5>' to 'pooling2d_cl.1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_pooling.h:217:33)
WARNING: [XFORM 203-631] Renaming function 'nnet::pool_op<ap_uint<8>, 9, (nnet::Pool_Op)0>' to 'pool_op' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_pooling.h:12:25)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshiftzero<ap_uint<8>, ap_uint<8>, config5>' to 'cnnshiftzero' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:265:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift<ap_uint<8>, ap_uint<8>, config5>' to 'cnnshift' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:239:1)
WARNING: [XFORM 203-631] Renaming function '_pooling2d_cl<ap_uint<8>, ap_uint<8>, config5, 65, 65>_Block__proc' to '_pooling2d_cl_Block_' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../kernel_headers/_pooling2d_cl.hpp:23:5)
WARNING: [XFORM 203-631] Renaming function '_pooling2d_cl<ap_uint<8>, ap_uint<8>, config5, 65, 65>' to '_pooling2d_cl' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer5/../../kernel_headers/_pooling2d_cl.hpp:15:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:44 ; elapsed = 00:02:46 . Memory (MB): peak = 890.637 ; gain = 192.000 ; free physical = 38598 ; free virtual = 100330
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pooling2d_cl' ...
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl.1' to 'pooling2d_cl_1'.
WARNING: [SYN 201-103] Legalizing function name '_pooling2d_cl_Block_' to 'p_pooling2d_cl_Block_s'.
WARNING: [SYN 201-103] Legalizing function name '_pooling2d_cl' to 'p_pooling2d_cl'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_small' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_small'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 165.85 seconds; current allocated memory: 216.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 218.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshiftzero' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshiftzero'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 218.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 219.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 220.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 222.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 222.905 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 223.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 226.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 233.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_pooling2d_cl_Block_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.74 seconds; current allocated memory: 234.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 236.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_pooling2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 237.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 239.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 240.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 242.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_small' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_small'.
INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 246.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshiftzero' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnnshiftzero' is 5888 from HDL expression: (ap_start == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshiftzero'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 253.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnnshift' is 5953 from HDL expression: (~((data_26_V_V_TVALID == 1'b0) | (data_25_V_V_TVALID == 1'b0) | (data_24_V_V_TVALID == 1'b0) | (data_23_V_V_TVALID == 1'b0) | (data_22_V_V_TVALID == 1'b0) | (data_21_V_V_TVALID == 1'b0) | (data_20_V_V_TVALID == 1'b0) | (data_19_V_V_TVALID == 1'b0) | (data_18_V_V_TVALID == 1'b0) | (data_17_V_V_TVALID == 1'b0) | (data_16_V_V_TVALID == 1'b0) | (data_15_V_V_TVALID == 1'b0) | (data_14_V_V_TVALID == 1'b0) | (ap_start == 1'b0) | (data_13_V_V_TVALID == 1'b0) | (data_12_V_V_TVALID == 1'b0) | (data_11_V_V_TVALID == 1'b0) | (data_10_V_V_TVALID == 1'b0) | (data_9_V_V_TVALID == 1'b0) | (data_8_V_V_TVALID == 1'b0) | (data_7_V_V_TVALID == 1'b0) | (data_6_V_V_TVALID == 1'b0) | (data_5_V_V_TVALID == 1'b0) | (data_4_V_V_TVALID == 1'b0) | (data_3_V_V_TVALID == 1'b0) | (data_2_V_V_TVALID == 1'b0) | (data_1_V_V_TVALID == 1'b0) | (data_64_V_V_TVALID == 1'b0) | (data_63_V_V_TVALID == 1'b0) | (data_62_V_V_TVALID == 1'b0) | (data_61_V_V_TVALID == 1'b0) | (data_60_V_V_TVALID == 1'b0) | (data_59_V_V_TVALID == 1'b0) | (data_58_V_V_TVALID == 1'b0) | (data_57_V_V_TVALID == 1'b0) | (data_56_V_V_TVALID == 1'b0) | (data_55_V_V_TVALID == 1'b0) | (data_54_V_V_TVALID == 1'b0) | (data_53_V_V_TVALID == 1'b0) | (data_52_V_V_TVALID == 1'b0) | (data_51_V_V_TVALID == 1'b0) | (data_50_V_V_TVALID == 1'b0) | (data_49_V_V_TVALID == 1'b0) | (data_48_V_V_TVALID == 1'b0) | (data_47_V_V_TVALID == 1'b0) | (data_46_V_V_TVALID == 1'b0) | (data_45_V_V_TVALID == 1'b0) | (data_44_V_V_TVALID == 1'b0) | (data_43_V_V_TVALID == 1'b0) | (data_42_V_V_TVALID == 1'b0) | (data_41_V_V_TVALID == 1'b0) | (data_40_V_V_TVALID == 1'b0) | (data_39_V_V_TVALID == 1'b0) | (data_38_V_V_TVALID == 1'b0) | (data_37_V_V_TVALID == 1'b0) | (data_36_V_V_TVALID == 1'b0) | (data_35_V_V_TVALID == 1'b0) | (data_34_V_V_TVALID == 1'b0) | (data_33_V_V_TVALID == 1'b0) | (data_32_V_V_TVALID == 1'b0) | (data_31_V_V_TVALID == 1'b0) | (data_30_V_V_TVALID == 1'b0) | (data_29_V_V_TVALID == 1'b0) | (data_28_V_V_TVALID == 1'b0) | (data_27_V_V_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 261.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_op'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 266.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pPass' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_1'.
INFO: [HLS 200-111]  Elapsed time: 7.08 seconds; current allocated memory: 295.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_pooling2d_cl_Block_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_pooling2d_cl_Block_s'.
INFO: [HLS 200-111]  Elapsed time: 6.7 seconds; current allocated memory: 330.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_pooling2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for _pooling2d_cl
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_pooling2d_cl'.
INFO: [HLS 200-111]  Elapsed time: 4.29 seconds; current allocated memory: 338.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_0_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_4_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_5_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_6_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_7_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_8_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_9_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_10_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_11_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_12_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_13_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_14_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_15_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_16_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_17_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_18_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_19_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_20_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_21_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_22_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_23_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_24_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_25_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_26_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_27_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_28_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_29_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_30_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_31_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_32_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_33_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_34_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_35_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_36_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_37_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_38_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_39_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_40_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_41_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_42_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_43_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_44_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_45_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_46_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_47_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_48_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_49_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_50_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_51_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_52_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_53_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_54_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_55_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_56_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_57_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_58_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_59_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_60_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_61_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_62_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_63_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/input_64_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_4_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_5_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_6_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_7_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_8_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_9_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_10_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_11_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_12_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_13_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_14_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_15_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_16_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_17_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_18_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_19_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_20_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_21_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_22_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_23_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_24_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_25_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_26_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_27_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_28_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_29_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_30_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_31_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_32_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_33_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_34_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_35_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_36_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_37_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_38_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_39_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_40_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_41_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_42_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_43_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_44_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_45_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_46_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_47_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_48_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_49_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_50_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_51_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_52_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_53_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_54_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_55_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_56_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_57_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_58_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_59_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_60_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_61_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_62_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_63_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling2d_cl/output_64_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'pooling2d_cl' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for pooling2d_cl
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl'.
INFO: [HLS 200-111]  Elapsed time: 2.89 seconds; current allocated memory: 343.443 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:23 ; elapsed = 00:03:33 . Memory (MB): peak = 1018.637 ; gain = 320.000 ; free physical = 38367 ; free virtual = 100169
INFO: [VHDL 208-304] Generating VHDL RTL for pooling2d_cl with prefix layer5_.
INFO: [VLOG 209-307] Generating Verilog RTL for pooling2d_cl with prefix layer5_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Jun  5 00:09:04 2020...
INFO: [HLS 200-112] Total elapsed time: 229.1 seconds; peak allocated memory: 343.443 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Jun  5 00:09:04 2020...
