

================================================================
== Vitis HLS Report for 'insert_sort'
================================================================
* Date:           Thu May 22 09:26:21 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        insert_sort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.124 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_insert_sort_Pipeline_VITIS_LOOP_7_2_fu_69  |insert_sort_Pipeline_VITIS_LOOP_7_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_4_1  |        ?|        ?|         ?|          -|          -|  10239|        no|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       49|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      183|      233|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|      145|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      328|      390|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_insert_sort_Pipeline_VITIS_LOOP_7_2_fu_69  |insert_sort_Pipeline_VITIS_LOOP_7_2  |        0|   0|  183|  233|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        0|   0|  183|  233|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln4_fu_99_p2    |         +|   0|  0|  21|          14|           1|
    |icmp_ln4_fu_88_p2   |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln7_fu_118_p2  |      icmp|   0|  0|  16|          23|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  49|          51|          16|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |A_address0  |  20|          4|   14|         56|
    |A_ce0       |  14|          3|    1|          3|
    |A_d0        |  14|          3|   32|         96|
    |A_we0       |  14|          3|    1|          3|
    |ap_NS_fsm   |  37|          7|    1|          7|
    |j_fu_40     |   9|          2|   14|         28|
    +------------+----+-----------+-----+-----------+
    |Total       | 108|         22|   63|        193|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |A_load_reg_162                                              |  32|   0|   32|          0|
    |ap_CS_fsm                                                   |   6|   0|    6|          0|
    |grp_insert_sort_Pipeline_VITIS_LOOP_7_2_fu_69_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_149                                                   |  14|   0|   14|          0|
    |icmp_ln7_reg_173                                            |   1|   0|    1|          0|
    |item_reg_178                                                |  32|   0|   32|          0|
    |j_1_loc_fu_44                                               |  14|   0|   14|          0|
    |j_fu_40                                                     |  14|   0|   14|          0|
    |trunc_ln5_reg_168                                           |  31|   0|   31|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 145|   0|  145|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|   insert_sort|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|   insert_sort|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|   insert_sort|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|   insert_sort|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|   insert_sort|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|   insert_sort|  return value|
|A_address0  |  out|   14|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_we0       |  out|    1|   ap_memory|             A|         array|
|A_d0        |  out|   32|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
+------------+-----+-----+------------+--------------+--------------+

