{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 27 13:41:25 2020 " "Info: Processing started: Thu Aug 27 13:41:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Exp01Task04 -c Exp01Task04 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Exp01Task04 -c Exp01Task04" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[2\] S\[3\] 11.600 ns Longest " "Info: Longest tpd from source pin \"A\[2\]\" to destination pin \"S\[3\]\" is 11.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns A\[2\] 1 PIN PIN_20 2 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_20; Fanout = 2; PIN Node = 'A\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 5.700 ns fulladder:Y2\|Add0~268 2 COMB LC5_D14 2 " "Info: 2: + IC(1.800 ns) + CELL(1.100 ns) = 5.700 ns; Loc. = LC5_D14; Fanout = 2; COMB Node = 'fulladder:Y2\|Add0~268'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { A[2] fulladder:Y2|Add0~268 } "NODE_NAME" } } { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 6.900 ns fulladder:Y3\|Add0~86 3 COMB LC1_D14 1 " "Info: 3: + IC(0.100 ns) + CELL(1.100 ns) = 6.900 ns; Loc. = LC1_D14; Fanout = 1; COMB Node = 'fulladder:Y3\|Add0~86'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { fulladder:Y2|Add0~268 fulladder:Y3|Add0~86 } "NODE_NAME" } } { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(3.800 ns) 11.600 ns S\[3\] 4 PIN PIN_92 0 " "Info: 4: + IC(0.900 ns) + CELL(3.800 ns) = 11.600 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'S\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { fulladder:Y3|Add0~86 S[3] } "NODE_NAME" } } { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.800 ns ( 75.86 % ) " "Info: Total cell delay = 8.800 ns ( 75.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 24.14 % ) " "Info: Total interconnect delay = 2.800 ns ( 24.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { A[2] fulladder:Y2|Add0~268 fulladder:Y3|Add0~86 S[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { A[2] {} A[2]~out {} fulladder:Y2|Add0~268 {} fulladder:Y3|Add0~86 {} S[3] {} } { 0.000ns 0.000ns 1.800ns 0.100ns 0.900ns } { 0.000ns 2.800ns 1.100ns 1.100ns 3.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 27 13:41:25 2020 " "Info: Processing ended: Thu Aug 27 13:41:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
