// Seed: 1154198616
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input uwire id_2,
    input wor id_3,
    output uwire id_4,
    output uwire id_5,
    input wor id_6,
    input tri id_7,
    output tri id_8,
    input supply1 id_9,
    output wire id_10,
    input supply0 id_11,
    output wire id_12,
    input tri1 id_13,
    output supply1 id_14,
    output tri1 id_15,
    output tri id_16,
    input tri id_17,
    output wand id_18,
    input wire id_19,
    input wor id_20,
    input supply0 id_21,
    input supply1 id_22,
    input wand id_23,
    input supply1 id_24,
    input supply0 id_25,
    output supply1 id_26,
    output tri id_27,
    input wor id_28,
    input tri1 id_29
);
  assign id_27 = {id_19, 1'd0};
  assign id_10 = 1;
  wire id_31;
  wire id_32;
  assign id_5 = id_2;
  assign id_5 = id_2;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wor id_4,
    input tri id_5,
    input uwire id_6,
    input tri0 id_7,
    input wor id_8,
    output wire id_9,
    input supply0 id_10,
    input wor id_11,
    output tri0 id_12,
    output tri1 id_13,
    input tri0 id_14,
    input wire id_15,
    input supply0 id_16,
    output tri1 id_17,
    output wand id_18
);
  integer id_20, id_21;
  tri0 id_22 = id_7;
  module_0(
      id_9,
      id_9,
      id_8,
      id_2,
      id_9,
      id_0,
      id_4,
      id_11,
      id_17,
      id_11,
      id_9,
      id_8,
      id_22,
      id_5,
      id_0,
      id_22,
      id_22,
      id_10,
      id_1,
      id_6,
      id_4,
      id_16,
      id_15,
      id_7,
      id_16,
      id_8,
      id_0,
      id_0,
      id_5,
      id_11
  );
  wire id_23;
endmodule
