// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="SMM_CIF_0_1_SMM_CIF_0_1,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=12.592000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=25,HLS_SYN_DSP=0,HLS_SYN_FF=4080,HLS_SYN_LUT=8355,HLS_VERSION=2023_2}" *)

module SMM_CIF_0_1 (
        ap_clk,
        ap_rst_n,
        in_stream_a_TDATA,
        in_stream_a_TVALID,
        in_stream_a_TREADY,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TREADY
);

parameter    ap_ST_fsm_state1 = 27'd1;
parameter    ap_ST_fsm_state2 = 27'd2;
parameter    ap_ST_fsm_state3 = 27'd4;
parameter    ap_ST_fsm_state4 = 27'd8;
parameter    ap_ST_fsm_state5 = 27'd16;
parameter    ap_ST_fsm_state6 = 27'd32;
parameter    ap_ST_fsm_state7 = 27'd64;
parameter    ap_ST_fsm_state8 = 27'd128;
parameter    ap_ST_fsm_state9 = 27'd256;
parameter    ap_ST_fsm_state10 = 27'd512;
parameter    ap_ST_fsm_state11 = 27'd1024;
parameter    ap_ST_fsm_state12 = 27'd2048;
parameter    ap_ST_fsm_state13 = 27'd4096;
parameter    ap_ST_fsm_state14 = 27'd8192;
parameter    ap_ST_fsm_state15 = 27'd16384;
parameter    ap_ST_fsm_state16 = 27'd32768;
parameter    ap_ST_fsm_state17 = 27'd65536;
parameter    ap_ST_fsm_state18 = 27'd131072;
parameter    ap_ST_fsm_state19 = 27'd262144;
parameter    ap_ST_fsm_state20 = 27'd524288;
parameter    ap_ST_fsm_state21 = 27'd1048576;
parameter    ap_ST_fsm_state22 = 27'd2097152;
parameter    ap_ST_fsm_state23 = 27'd4194304;
parameter    ap_ST_fsm_state24 = 27'd8388608;
parameter    ap_ST_fsm_state25 = 27'd16777216;
parameter    ap_ST_fsm_state26 = 27'd33554432;
parameter    ap_ST_fsm_state27 = 27'd67108864;

input   ap_clk;
input   ap_rst_n;
input  [63:0] in_stream_a_TDATA;
input   in_stream_a_TVALID;
output   in_stream_a_TREADY;
output  [63:0] out_stream_TDATA;
output   out_stream_TVALID;
input   out_stream_TREADY;

 reg    ap_rst_n_inv;
reg   [31:0] B_COL;
reg   [31:0] B_ROW;
reg   [31:0] OFMDim_current;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0;
wire   [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_q0;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1;
reg    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0;
wire   [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_q0;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1;
reg    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1;
reg    in_stream_a_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    out_stream_TDATA_blk_n;
wire    ap_CS_fsm_state9;
reg    ap_block_state1;
reg    ap_block_state2;
reg    ap_block_state3;
reg    ap_block_state4;
reg    ap_block_state5;
reg    ap_block_state6;
reg    ap_block_state7;
reg    ap_block_state8;
wire   [31:0] grp_fu_455_p2;
reg   [31:0] reg_468;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state21;
wire   [31:0] grp_fu_473_p2;
reg   [31:0] reg_480;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state22;
wire   [31:0] valIn_a_data_fu_485_p1;
reg   [31:0] valIn_a_data_reg_725;
wire   [31:0] valIn_a_data_1_fu_489_p1;
reg   [31:0] valIn_a_data_1_reg_729;
wire  signed [31:0] valIn_a_data_2_fu_493_p1;
reg  signed [31:0] valIn_a_data_2_reg_735;
wire  signed [31:0] valIn_a_data_3_fu_497_p1;
reg  signed [31:0] valIn_a_data_3_reg_743;
wire  signed [31:0] valIn_a_data_4_fu_501_p1;
reg   [31:0] valIn_a_data_4_reg_749;
wire   [31:0] valIn_a_data_5_fu_505_p1;
reg   [31:0] valIn_a_data_5_reg_757;
wire  signed [31:0] KER_size_0_fu_540_p2;
reg  signed [31:0] KER_size_0_reg_789;
wire    ap_CS_fsm_state11;
wire   [31:0] sub151_fu_561_p2;
reg   [31:0] sub151_reg_807;
wire   [31:0] sub154_fu_567_p2;
reg   [31:0] sub154_reg_812;
wire   [33:0] bound4_fu_584_p2;
reg   [33:0] bound4_reg_818;
wire   [63:0] grp_fu_451_p2;
reg   [63:0] bound11_reg_823;
wire   [0:0] or_ln168_fu_670_p2;
reg   [0:0] or_ln168_reg_831;
wire    ap_CS_fsm_state13;
wire  signed [31:0] grp_fu_459_p2;
reg  signed [31:0] mul_ln101_reg_836;
wire    ap_CS_fsm_state19;
wire   [31:0] sub_fu_711_p2;
reg   [31:0] sub_reg_841;
wire  signed [31:0] KER_size_1_fu_717_p2;
reg  signed [31:0] KER_size_1_reg_846;
wire    ap_CS_fsm_state24;
wire   [31:0] KER_bound_fu_721_p2;
reg   [31:0] KER_bound_reg_851;
wire    ap_CS_fsm_state25;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_done;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_idle;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_ready;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_in_stream_a_TREADY;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_done;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_idle;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_ready;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TREADY;
wire   [63:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TDATA;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TVALID;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0;
wire   [1:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0;
wire    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_done;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_idle;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_ready;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TREADY;
wire   [63:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TDATA;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TVALID;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_in_stream_a_TREADY;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1;
wire   [6:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1;
wire   [15:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_done;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_idle;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_ready;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TREADY;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_in_stream_a_TREADY;
wire   [63:0] grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TDATA;
wire    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TVALID;
reg    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg   [31:0] B_ROW_load_load_fu_553_p1;
reg    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start_reg;
wire    ap_CS_fsm_state16;
reg   [26:0] ap_NS_fsm;
wire    ap_NS_fsm_state17;
wire    ap_CS_fsm_state18;
reg    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start_reg;
wire    ap_CS_fsm_state23;
reg    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start_reg;
wire    ap_CS_fsm_state26;
reg    ap_predicate_pred1250_state9;
reg    ap_predicate_pred1252_state9;
reg   [30:0] iter_fu_188;
wire   [30:0] iter_3_fu_682_p3;
reg    ap_predicate_op174_call_state13;
reg    ap_block_state13_on_subcall_done;
wire   [0:0] icmp_ln128_fu_606_p2;
reg   [31:0] num_imag_fu_192;
wire   [31:0] select_ln128_2_fu_656_p3;
reg   [63:0] indvar_flatten13_fu_196;
wire   [63:0] add_ln128_fu_611_p2;
wire   [31:0] grp_fu_451_p0;
wire   [31:0] grp_fu_451_p1;
reg  signed [31:0] grp_fu_455_p0;
reg  signed [31:0] grp_fu_455_p1;
wire    ap_CS_fsm_state20;
wire   [33:0] p_shl1_fu_576_p3;
wire   [33:0] cast2_fu_572_p1;
wire   [31:0] zext_ln136_fu_596_p1;
wire   [31:0] num_imag_2_fu_620_p2;
wire   [0:0] icmp_ln136_fu_600_p2;
wire   [0:0] cmp155_not27_fu_631_p2;
wire   [0:0] cmp155_not_mid1_fu_626_p2;
wire   [30:0] select_ln128_1_fu_644_p3;
wire   [31:0] zext_ln128_fu_652_p1;
wire   [0:0] icmp_ln168_fu_664_p2;
wire   [0:0] select_ln128_fu_636_p3;
wire   [30:0] add_ln136_fu_676_p2;
reg    grp_fu_455_ce;
reg    grp_fu_459_ce;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_predicate_pred1254_state9;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    regslice_both_out_stream_U_apdone_blk;
wire    ap_CS_fsm_state27;
wire    regslice_both_in_stream_a_U_apdone_blk;
wire   [63:0] in_stream_a_TDATA_int_regslice;
wire    in_stream_a_TVALID_int_regslice;
reg    in_stream_a_TREADY_int_regslice;
wire    regslice_both_in_stream_a_U_ack_in;
reg   [63:0] out_stream_TDATA_int_regslice;
reg    out_stream_TVALID_int_regslice;
wire    out_stream_TREADY_int_regslice;
wire    regslice_both_out_stream_U_vld_out;
wire   [63:0] grp_fu_451_p00;
wire   [63:0] grp_fu_451_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 B_COL = 32'd32;
#0 B_ROW = 32'd75;
#0 OFMDim_current = 32'd0;
#0 ap_CS_fsm = 27'd1;
#0 grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start_reg = 1'b0;
#0 grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start_reg = 1'b0;
#0 grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start_reg = 1'b0;
#0 grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start_reg = 1'b0;
#0 iter_fu_188 = 31'd0;
#0 num_imag_fu_192 = 32'd0;
#0 indvar_flatten13_fu_196 = 64'd0;
end

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address0),
    .ce0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0),
    .q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address1),
    .ce1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1),
    .we1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address0),
    .ce0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0),
    .q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_q0),
    .address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address1),
    .ce1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1),
    .we1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1),
    .d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start),
    .ap_done(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_done),
    .ap_idle(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_idle),
    .ap_ready(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_ready),
    .in_stream_a_TVALID(in_stream_a_TVALID_int_regslice),
    .in_stream_a_TDATA(in_stream_a_TDATA_int_regslice),
    .in_stream_a_TREADY(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_in_stream_a_TREADY),
    .B_ROW_load(B_ROW_load_load_fu_553_p1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_L2_L3 grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start),
    .ap_done(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_done),
    .ap_idle(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_idle),
    .ap_ready(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_ready),
    .out_stream_TREADY(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TREADY),
    .bound4(bound4_reg_818),
    .out_stream_TDATA(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TDATA),
    .out_stream_TVALID(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TVALID),
    .sub151(sub151_reg_807),
    .or_ln168(or_ln168_reg_831),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_q0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_q0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0)
);

SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start),
    .ap_done(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_done),
    .ap_idle(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_idle),
    .ap_ready(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_ready),
    .in_stream_a_TVALID(in_stream_a_TVALID_int_regslice),
    .out_stream_TREADY(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TREADY),
    .sub47(reg_480),
    .out_stream_TDATA(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TDATA),
    .out_stream_TVALID(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TVALID),
    .in_stream_a_TDATA(in_stream_a_TDATA_int_regslice),
    .in_stream_a_TREADY(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_in_stream_a_TREADY),
    .sub(sub_reg_841),
    .empty(valIn_a_data_4_reg_749),
    .mul_ln101_1(reg_468),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1),
    .SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1),
    .p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1)
);

SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7 grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start),
    .ap_done(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_done),
    .ap_idle(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_idle),
    .ap_ready(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_ready),
    .in_stream_a_TVALID(in_stream_a_TVALID_int_regslice),
    .out_stream_TREADY(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TREADY),
    .KER_bound(KER_bound_reg_851),
    .in_stream_a_TDATA(in_stream_a_TDATA_int_regslice),
    .in_stream_a_TREADY(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_in_stream_a_TREADY),
    .out_stream_TDATA(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TDATA),
    .out_stream_TVALID(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TVALID)
);

SMM_CIF_0_1_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U148(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_451_p0),
    .din1(grp_fu_451_p1),
    .ce(1'b1),
    .dout(grp_fu_451_p2)
);

SMM_CIF_0_1_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U149(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_455_p0),
    .din1(grp_fu_455_p1),
    .ce(grp_fu_455_ce),
    .dout(grp_fu_455_p2)
);

SMM_CIF_0_1_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U150(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(valIn_a_data_2_reg_735),
    .din1(valIn_a_data_3_reg_743),
    .ce(grp_fu_459_ce),
    .dout(grp_fu_459_p2)
);

SMM_CIF_0_1_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U151(
    .din0(valIn_a_data_4_reg_749),
    .din1(valIn_a_data_2_reg_735),
    .dout(KER_size_0_fu_540_p2)
);

SMM_CIF_0_1_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U152(
    .din0(KER_size_0_reg_789),
    .din1(valIn_a_data_2_reg_735),
    .dout(KER_size_1_fu_717_p2)
);

SMM_CIF_0_1_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U153(
    .din0(KER_size_1_reg_846),
    .din1(valIn_a_data_3_reg_743),
    .dout(KER_bound_fu_721_p2)
);

SMM_CIF_0_1_regslice_both #(
    .DataWidth( 64 ))
regslice_both_in_stream_a_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_a_TDATA),
    .vld_in(in_stream_a_TVALID),
    .ack_in(regslice_both_in_stream_a_U_ack_in),
    .data_out(in_stream_a_TDATA_int_regslice),
    .vld_out(in_stream_a_TVALID_int_regslice),
    .ack_out(in_stream_a_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_a_U_apdone_blk)
);

SMM_CIF_0_1_regslice_both #(
    .DataWidth( 64 ))
regslice_both_out_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TDATA_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(out_stream_TREADY_int_regslice),
    .data_out(out_stream_TDATA),
    .vld_out(regslice_both_out_stream_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state17) & (1'b1 == ap_CS_fsm_state16))) begin
            grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start_reg <= 1'b1;
        end else if ((grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_ready == 1'b1)) begin
            grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start_reg <= 1'b1;
        end else if ((grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_ready == 1'b1)) begin
            grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start_reg <= 1'b1;
        end else if ((grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_ready == 1'b1)) begin
            grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start_reg <= 1'b1;
        end else if ((grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_ready == 1'b1)) begin
            grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1) & (ap_predicate_pred1252_state9 == 1'b1))) begin
        indvar_flatten13_fu_196 <= 64'd0;
    end else if (((valIn_a_data_reg_725 == 32'd0) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln128_fu_606_p2 == 1'd0) & (1'b0 == ap_block_state13_on_subcall_done))) begin
        indvar_flatten13_fu_196 <= add_ln128_fu_611_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1) & (ap_predicate_pred1252_state9 == 1'b1))) begin
        iter_fu_188 <= 31'd0;
    end else if (((valIn_a_data_reg_725 == 32'd0) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln128_fu_606_p2 == 1'd0) & (1'b0 == ap_block_state13_on_subcall_done))) begin
        iter_fu_188 <= iter_3_fu_682_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1) & (ap_predicate_pred1252_state9 == 1'b1))) begin
        num_imag_fu_192 <= 32'd0;
    end else if (((valIn_a_data_reg_725 == 32'd0) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln128_fu_606_p2 == 1'd0) & (1'b0 == ap_block_state13_on_subcall_done))) begin
        num_imag_fu_192 <= select_ln128_2_fu_656_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1) & (ap_predicate_pred1250_state9 == 1'b1))) begin
        B_COL <= valIn_a_data_4_reg_749;
        OFMDim_current <= valIn_a_data_5_reg_757;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        B_ROW <= grp_fu_455_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        B_ROW_load_load_fu_553_p1 <= B_ROW;
        bound11_reg_823 <= grp_fu_451_p2;
        bound4_reg_818 <= bound4_fu_584_p2;
        sub151_reg_807 <= sub151_fu_561_p2;
        sub154_reg_812 <= sub154_fu_567_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        KER_bound_reg_851 <= KER_bound_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        KER_size_0_reg_789 <= KER_size_0_fu_540_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        KER_size_1_reg_846 <= KER_size_1_fu_717_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state8) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_predicate_pred1250_state9 <= (valIn_a_data_reg_725 == 32'd1);
        ap_predicate_pred1252_state9 <= (valIn_a_data_reg_725 == 32'd0);
        ap_predicate_pred1254_state9 <= (~(valIn_a_data_reg_725 == 32'd0) & ~(valIn_a_data_reg_725 == 32'd1));
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        mul_ln101_reg_836 <= grp_fu_459_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        or_ln168_reg_831 <= or_ln168_fu_670_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_468 <= grp_fu_455_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_480 <= grp_fu_473_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        sub_reg_841 <= sub_fu_711_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        valIn_a_data_1_reg_729 <= valIn_a_data_1_fu_489_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        valIn_a_data_2_reg_735 <= valIn_a_data_2_fu_493_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        valIn_a_data_3_reg_743 <= valIn_a_data_3_fu_497_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        valIn_a_data_4_reg_749 <= valIn_a_data_4_fu_501_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        valIn_a_data_5_reg_757 <= valIn_a_data_5_fu_505_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        valIn_a_data_reg_725 <= valIn_a_data_fu_485_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state13_on_subcall_done)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state1) | (out_stream_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((regslice_both_out_stream_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state2) | (out_stream_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state3) | (out_stream_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state4) | (out_stream_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state5) | (out_stream_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state6) | (out_stream_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state7) | (out_stream_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state8) | (out_stream_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((out_stream_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1)))) begin
        grp_fu_455_ce = 1'b1;
    end else begin
        grp_fu_455_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_455_p0 = mul_ln101_reg_836;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_455_p0 = OFMDim_current;
    end else begin
        grp_fu_455_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_455_p1 = valIn_a_data_2_reg_735;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_455_p1 = OFMDim_current;
    end else begin
        grp_fu_455_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1)))) begin
        grp_fu_459_ce = 1'b1;
    end else begin
        grp_fu_459_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        in_stream_a_TDATA_blk_n = in_stream_a_TVALID_int_regslice;
    end else begin
        in_stream_a_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state8) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((1'b1 == ap_block_state7) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((1'b1 == ap_block_state6) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((1'b1 == ap_block_state5) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((1'b1 == ap_block_state4) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((1'b1 == ap_block_state3) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((1'b1 == ap_block_state2) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((1'b1 == ap_block_state1) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_stream_a_TREADY_int_regslice = 1'b1;
    end else if ((~(valIn_a_data_reg_725 == 32'd0) & ~(valIn_a_data_reg_725 == 32'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        in_stream_a_TREADY_int_regslice = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_in_stream_a_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        in_stream_a_TREADY_int_regslice = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_in_stream_a_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        in_stream_a_TREADY_int_regslice = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_in_stream_a_TREADY;
    end else begin
        in_stream_a_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY_int_regslice;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7)) | ((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6)) | ((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5)) | ((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4)) | ((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3)) | ((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2)) | ((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1)))) begin
        out_stream_TDATA_int_regslice = in_stream_a_TDATA_int_regslice;
    end else if ((~(valIn_a_data_reg_725 == 32'd0) & ~(valIn_a_data_reg_725 == 32'd1) & (1'b1 == ap_CS_fsm_state13) & (grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TVALID == 1'b1))) begin
        out_stream_TDATA_int_regslice = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TDATA;
    end else if (((1'b1 == ap_CS_fsm_state23) & (grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TVALID == 1'b1))) begin
        out_stream_TDATA_int_regslice = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TDATA;
    end else if (((grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        out_stream_TDATA_int_regslice = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TDATA;
    end else begin
        out_stream_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state8) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((1'b1 == ap_block_state7) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((1'b1 == ap_block_state6) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((1'b1 == ap_block_state5) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((1'b1 == ap_block_state4) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((1'b1 == ap_block_state3) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((1'b1 == ap_block_state2) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((1'b1 == ap_block_state1) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        out_stream_TVALID_int_regslice = 1'b1;
    end else if ((~(valIn_a_data_reg_725 == 32'd0) & ~(valIn_a_data_reg_725 == 32'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        out_stream_TVALID_int_regslice = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TVALID;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out_stream_TVALID_int_regslice = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TVALID;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        out_stream_TVALID_int_regslice = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TVALID;
    end else begin
        out_stream_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1 = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b1 == ap_block_state1) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b1 == ap_block_state2) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((1'b1 == ap_block_state3) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((1'b1 == ap_block_state4) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((1'b1 == ap_block_state5) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((1'b1 == ap_block_state6) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((1'b1 == ap_block_state7) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((1'b1 == ap_block_state8) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1) & (ap_predicate_pred1254_state9 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else if (((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1) & (ap_predicate_pred1250_state9 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1) & (ap_predicate_pred1252_state9 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_block_state13_on_subcall_done) & ((~(valIn_a_data_reg_725 == 32'd0) & ~(valIn_a_data_reg_725 == 32'd1)) | (~(valIn_a_data_reg_725 == 32'd1) & (icmp_ln128_fu_606_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if (((valIn_a_data_reg_725 == 32'd0) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln128_fu_606_p2 == 1'd0) & (1'b0 == ap_block_state13_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & (grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (regslice_both_out_stream_U_apdone_blk == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln128_fu_611_p2 = (indvar_flatten13_fu_196 + 64'd1);

assign add_ln136_fu_676_p2 = (iter_fu_188 + 31'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state17 = ap_NS_fsm[32'd16];

always @ (*) begin
    ap_block_state1 = ((out_stream_TREADY_int_regslice == 1'b0) | (in_stream_a_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state13_on_subcall_done = ((ap_predicate_op174_call_state13 == 1'b1) & (grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((out_stream_TREADY_int_regslice == 1'b0) | (in_stream_a_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((out_stream_TREADY_int_regslice == 1'b0) | (in_stream_a_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((out_stream_TREADY_int_regslice == 1'b0) | (in_stream_a_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((out_stream_TREADY_int_regslice == 1'b0) | (in_stream_a_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((out_stream_TREADY_int_regslice == 1'b0) | (in_stream_a_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((out_stream_TREADY_int_regslice == 1'b0) | (in_stream_a_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((out_stream_TREADY_int_regslice == 1'b0) | (in_stream_a_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_predicate_op174_call_state13 = (~(valIn_a_data_reg_725 == 32'd0) & ~(valIn_a_data_reg_725 == 32'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bound4_fu_584_p2 = (p_shl1_fu_576_p3 - cast2_fu_572_p1);

assign cast2_fu_572_p1 = B_COL;

assign cmp155_not27_fu_631_p2 = ((num_imag_fu_192 != sub154_reg_812) ? 1'b1 : 1'b0);

assign cmp155_not_mid1_fu_626_p2 = ((num_imag_2_fu_620_p2 != sub154_reg_812) ? 1'b1 : 1'b0);

assign grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start = grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start_reg;

assign grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TREADY = (out_stream_TREADY_int_regslice & ap_CS_fsm_state18);

assign grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start_reg;

assign grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TREADY = (out_stream_TREADY_int_regslice & ap_CS_fsm_state23);

assign grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start_reg;

assign grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start = grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start_reg;

assign grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TREADY = (out_stream_TREADY_int_regslice & ap_CS_fsm_state13);

assign grp_fu_451_p0 = grp_fu_451_p00;

assign grp_fu_451_p00 = valIn_a_data_1_reg_729;

assign grp_fu_451_p1 = grp_fu_451_p10;

assign grp_fu_451_p10 = reg_468;

assign grp_fu_473_p2 = ($signed(reg_468) + $signed(32'd4294967295));

assign icmp_ln128_fu_606_p2 = ((indvar_flatten13_fu_196 == bound11_reg_823) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_600_p2 = (($signed(zext_ln136_fu_596_p1) < $signed(reg_468)) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_664_p2 = ((zext_ln128_fu_652_p1 != reg_480) ? 1'b1 : 1'b0);

assign in_stream_a_TREADY = regslice_both_in_stream_a_U_ack_in;

assign iter_3_fu_682_p3 = ((icmp_ln136_fu_600_p2[0:0] == 1'b1) ? add_ln136_fu_676_p2 : 31'd1);

assign num_imag_2_fu_620_p2 = (num_imag_fu_192 + 32'd1);

assign or_ln168_fu_670_p2 = (select_ln128_fu_636_p3 | icmp_ln168_fu_664_p2);

assign out_stream_TVALID = regslice_both_out_stream_U_vld_out;

assign p_shl1_fu_576_p3 = {{B_COL}, {2'd0}};

assign select_ln128_1_fu_644_p3 = ((icmp_ln136_fu_600_p2[0:0] == 1'b1) ? iter_fu_188 : 31'd0);

assign select_ln128_2_fu_656_p3 = ((icmp_ln136_fu_600_p2[0:0] == 1'b1) ? num_imag_fu_192 : num_imag_2_fu_620_p2);

assign select_ln128_fu_636_p3 = ((icmp_ln136_fu_600_p2[0:0] == 1'b1) ? cmp155_not27_fu_631_p2 : cmp155_not_mid1_fu_626_p2);

assign sub151_fu_561_p2 = ($signed(B_COL) + $signed(32'd4294967295));

assign sub154_fu_567_p2 = ($signed(valIn_a_data_1_reg_729) + $signed(32'd4294967295));

assign sub_fu_711_p2 = ($signed(valIn_a_data_4_reg_749) + $signed(32'd4294967295));

assign valIn_a_data_1_fu_489_p1 = in_stream_a_TDATA_int_regslice[31:0];

assign valIn_a_data_2_fu_493_p1 = in_stream_a_TDATA_int_regslice[31:0];

assign valIn_a_data_3_fu_497_p1 = in_stream_a_TDATA_int_regslice[31:0];

assign valIn_a_data_4_fu_501_p1 = in_stream_a_TDATA_int_regslice[31:0];

assign valIn_a_data_5_fu_505_p1 = in_stream_a_TDATA_int_regslice[31:0];

assign valIn_a_data_fu_485_p1 = in_stream_a_TDATA_int_regslice[31:0];

assign zext_ln128_fu_652_p1 = select_ln128_1_fu_644_p3;

assign zext_ln136_fu_596_p1 = iter_fu_188;


reg find_kernel_block = 0;
// synthesis translate_off
`include "SMM_CIF_0_1_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //SMM_CIF_0_1

