Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Sep  1 17:14:25 2022
| Host         : DESKTOP-7O83OJ9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CNN_top_control_sets_placed.rpt
| Design       : CNN_top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   129 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             104 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1881 |          564 |
| Yes          | No                    | No                     |              20 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             618 |          193 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                     Enable Signal                     |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                       | u_fully_connected_top/u_fc_processing_element/output_pixel1         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                       | u_conv_top/u_conv_line_buffer/row[4]                                |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_conv_top/u_conv_line_buffer/col[4]_i_2_n_0          | u_conv_top/u_conv_line_buffer/col[4]_i_1_n_0                        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | u_max_pooling_top/u_mp_max/E[0]                       | u_max_pooling_top/u_mp_max/done_reg_0[0]                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_max_pooling_top/input_pixel_addr[9]_i_2__1_n_0      | u_max_pooling_top/input_pixel_addr[9]_i_1__0_n_0                    |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG |                                                       | u_fully_connected_top/u_fc_processing_element/counter[9]_i_1__0_n_0 |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | u_conv_top/u_conv_processing_element/E[0]             | u_conv_top/u_conv_processing_element/done_reg[0]                    |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | u_conv_top/input_pixel_addr[9]_i_2__0_n_0             | u_conv_top/input_pixel_addr[9]_i_1__1_n_0                           |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG |                                                       | u_conv_top/counter[9]_i_1__3_n_0                                    |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG |                                                       | u_max_pooling_top/counter[9]_i_1__2_n_0                             |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG |                                                       | u_max_pooling_top/u_mp_line_buffer/counter[9]_i_1__1_n_0            |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG |                                                       | u_fully_connected_top/counter[9]_i_1_n_0                            |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG |                                                       | u_fully_connected_top/u_fc_weights_memory/ready_i_1_n_0             |               11 |             15 |         1.36 |
|  clk_IBUF_BUFG |                                                       | u_fully_connected_top/u_fc_processing_element/output_pixel0         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                       | u_fully_connected_top/u_fc_input_buffer/x[15]_i_1_n_0               |               12 |             17 |         1.42 |
|  clk_IBUF_BUFG | u_conv_top/u_conv_weights_memory/p_0_in               |                                                                     |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG |                                                       | u_fully_connected_top/u_fc_weights_memory/b[31]_i_1_n_0             |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG |                                                       | u_conv_top/u_conv_processing_element/output_pixel0                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG |                                                       | u_max_pooling_top/u_mp_max/output_pixel0                            |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG |                                                       | u_conv_top/u_conv_processing_element/relu[32]_i_1_n_0               |                6 |             33 |         5.50 |
|  clk_IBUF_BUFG |                                                       | u_max_pooling_top/u_mp_line_buffer/SR[0]                            |                6 |             33 |         5.50 |
|  clk_IBUF_BUFG |                                                       | u_conv_top/u_conv_processing_element/adder0                         |               10 |             34 |         3.40 |
|  clk_IBUF_BUFG |                                                       | u_fully_connected_top/u_fc_input_buffer/adder0                      |               14 |             44 |         3.14 |
|  clk_IBUF_BUFG |                                                       | u_fully_connected_top/input_pixel_addr[9]_i_1_n_0                   |               23 |             54 |         2.35 |
|  clk_IBUF_BUFG | u_max_pooling_top/u_mp_line_buffer/x3[15]_i_2_n_0     | u_max_pooling_top/u_mp_line_buffer/x00                              |               13 |             64 |         4.92 |
|  clk_IBUF_BUFG |                                                       | u_conv_top/u_conv_processing_element/adder_start30                  |               19 |             67 |         3.53 |
|  clk_IBUF_BUFG |                                                       | u_max_pooling_top/u_mp_line_buffer/output_start0                    |               25 |             87 |         3.48 |
|  clk_IBUF_BUFG | u_fully_connected_top/u_fc_processing_element/counter | u_fully_connected_top/delay1                                        |               52 |            111 |         2.13 |
|  clk_IBUF_BUFG |                                                       | u_conv_top/u_conv_weights_memory/w0[4]_i_1_n_0                      |               47 |            117 |         2.49 |
|  clk_IBUF_BUFG |                                                       | u_conv_top/u_conv_processing_element/adder_start20                  |               35 |            133 |         3.80 |
|  clk_IBUF_BUFG |                                                       |                                                                     |               36 |            184 |         5.11 |
|  clk_IBUF_BUFG |                                                       | u_conv_top/u_conv_processing_element/adder_start10                  |               65 |            232 |         3.57 |
|  clk_IBUF_BUFG | u_conv_top/u_conv_line_buffer/x0[15]_i_1_n_0          | u_conv_top/u_conv_line_buffer/row[0]_i_1_n_0                        |              113 |            400 |         3.54 |
|  clk_IBUF_BUFG |                                                       | u_conv_top/u_conv_line_buffer/row[0]_i_1_n_0                        |              124 |            425 |         3.43 |
|  clk_IBUF_BUFG |                                                       | u_conv_top/u_conv_line_buffer/SR[0]                                 |              118 |            430 |         3.64 |
+----------------+-------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+


