[2025-09-18 04:17:59] START suite=qualcomm_srv trace=srv353_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv353_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2583764 heartbeat IPC: 3.87 cumulative IPC: 3.87 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5004701 heartbeat IPC: 4.131 cumulative IPC: 3.996 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5004701 cumulative IPC: 3.996 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5004701 cumulative IPC: 3.996 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13305939 heartbeat IPC: 1.205 cumulative IPC: 1.205 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 21570540 heartbeat IPC: 1.21 cumulative IPC: 1.207 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 29837113 heartbeat IPC: 1.21 cumulative IPC: 1.208 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 38093687 heartbeat IPC: 1.211 cumulative IPC: 1.209 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 46351538 heartbeat IPC: 1.211 cumulative IPC: 1.209 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 80000005 cycles: 54596011 heartbeat IPC: 1.213 cumulative IPC: 1.21 (Simulation time: 00 hr 08 min 02 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv353_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000005 cycles: 62882505 heartbeat IPC: 1.207 cumulative IPC: 1.209 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000005 cycles: 71171731 heartbeat IPC: 1.206 cumulative IPC: 1.209 (Simulation time: 00 hr 10 min 10 sec)
Heartbeat CPU 0 instructions: 110000006 cycles: 79433409 heartbeat IPC: 1.21 cumulative IPC: 1.209 (Simulation time: 00 hr 11 min 17 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 82677978 cumulative IPC: 1.21 (Simulation time: 00 hr 12 min 23 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 82677978 cumulative IPC: 1.21 (Simulation time: 00 hr 12 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv353_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.21 instructions: 100000002 cycles: 82677978
CPU 0 Branch Prediction Accuracy: 92.76% MPKI: 12.86 Average ROB Occupancy at Mispredict: 31.09
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08501
BRANCH_INDIRECT: 0.3694
BRANCH_CONDITIONAL: 11.04
BRANCH_DIRECT_CALL: 0.4193
BRANCH_INDIRECT_CALL: 0.5431
BRANCH_RETURN: 0.4047


====Backend Stall Breakdown====
ROB_STALL: 31384
LQ_STALL: 0
SQ_STALL: 37791


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 72
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 6.039481

== Total ==
ADDR_TRANS: 144
REPLAY_LOAD: 34
NON_REPLAY_LOAD: 31206

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 5167

cpu0->cpu0_STLB TOTAL        ACCESS:    2106805 HIT:    2106088 MISS:        717 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2106805 HIT:    2106088 MISS:        717 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 126.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9595108 HIT:    8702689 MISS:     892419 MSHR_MERGE:      39478
cpu0->cpu0_L2C LOAD         ACCESS:    7703107 HIT:    6934572 MISS:     768535 MSHR_MERGE:        410
cpu0->cpu0_L2C RFO          ACCESS:     579093 HIT:     533892 MISS:      45201 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     169334 HIT:     107349 MISS:      61985 MSHR_MERGE:      39068
cpu0->cpu0_L2C WRITE        ACCESS:    1142277 HIT:    1126466 MISS:      15811 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1297 HIT:        410 MISS:        887 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     117306 ISSUED:     109019 USEFUL:       1685 USELESS:       6381
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.54 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15869300 HIT:    7775230 MISS:    8094070 MSHR_MERGE:    2019660
cpu0->cpu0_L1I LOAD         ACCESS:   15869300 HIT:    7775230 MISS:    8094070 MSHR_MERGE:    2019660
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.04 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30813223 HIT:   26846653 MISS:    3966570 MSHR_MERGE:    1697102
cpu0->cpu0_L1D LOAD         ACCESS:   16612508 HIT:   14491779 MISS:    2120729 MSHR_MERGE:     492031
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     346699 HIT:     248660 MISS:      98039 MSHR_MERGE:      37660
cpu0->cpu0_L1D WRITE        ACCESS:   13852563 HIT:   12106084 MISS:    1746479 MSHR_MERGE:    1167385
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1453 HIT:        130 MISS:       1323 MSHR_MERGE:         26
cpu0->cpu0_L1D PREFETCH REQUESTED:     545332 ISSUED:     346699 USEFUL:      11497 USELESS:      41203
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.97 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13016165 HIT:   10730768 MISS:    2285397 MSHR_MERGE:    1159417
cpu0->cpu0_ITLB LOAD         ACCESS:   13016165 HIT:   10730768 MISS:    2285397 MSHR_MERGE:    1159417
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.013 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28973997 HIT:   27655227 MISS:    1318770 MSHR_MERGE:     337944
cpu0->cpu0_DTLB LOAD         ACCESS:   28973997 HIT:   27655227 MISS:    1318770 MSHR_MERGE:     337944
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.094 cycles
cpu0->LLC TOTAL        ACCESS:     950301 HIT:     939561 MISS:      10740 MSHR_MERGE:        262
cpu0->LLC LOAD         ACCESS:     768125 HIT:     760222 MISS:       7903 MSHR_MERGE:         44
cpu0->LLC RFO          ACCESS:      45201 HIT:      45194 MISS:          7 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      22917 HIT:      20295 MISS:       2622 MSHR_MERGE:        218
cpu0->LLC WRITE        ACCESS:     113171 HIT:     113169 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        887 HIT:        681 MISS:        206 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         24
  ROW_BUFFER_MISS:      10452
  AVG DBUS CONGESTED CYCLE: 2.988
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         13
  FULL:          0
Channel 0 REFRESHES ISSUED:       6889

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       524579       523232        82367          566
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           59           68           18
  STLB miss resolved @ L2C                0           32          167          267           32
  STLB miss resolved @ LLC                0           46          191          424           49
  STLB miss resolved @ MEM                0            0           62          148           93

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195120        48001      1523417       144997            1
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            6            8            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0           11           24           52            1
  STLB miss resolved @ MEM                0            0            6           15            0
[2025-09-18 04:30:23] END   suite=qualcomm_srv trace=srv353_ap (rc=0)
