# sv_practice
Projects to work on as practice for writing SystemVerilog HDL!
## [7Seg](7Seg)
Implementing a module to use the 7 Segment Display from [1BitSQuared](https://1bitsquared.com/products/pmod-7-segment-display) on an Arty A7-35T.
