
CORDIC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ca0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001260  08008e80  08008e80  00009e80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0e0  0800a0e0  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a0e0  0800a0e0  0000b0e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0e8  0800a0e8  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0e8  0800a0e8  0000b0e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0ec  0800a0ec  0000b0ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a0f0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000081c  200001d4  0800a2c4  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009f0  0800a2c4  0000c9f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016150  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b37  00000000  00000000  00022354  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011a0  00000000  00000000  00024e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d88  00000000  00000000  00026030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fbd2  00000000  00000000  00026db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014028  00000000  00000000  0004698a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb878  00000000  00000000  0005a9b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000bc  00000000  00000000  0012622a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f2c  00000000  00000000  001262e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  0012c214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  0012c268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  0012c362  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008e68 	.word	0x08008e68

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08008e68 	.word	0x08008e68

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b96a 	b.w	8000f84 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	460c      	mov	r4, r1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d14e      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	458c      	cmp	ip, r1
 8000cd8:	4686      	mov	lr, r0
 8000cda:	fab2 f282 	clz	r2, r2
 8000cde:	d962      	bls.n	8000da6 <__udivmoddi4+0xde>
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0320 	rsb	r3, r2, #32
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	4319      	orrs	r1, r3
 8000cf2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfa:	fa1f f68c 	uxth.w	r6, ip
 8000cfe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d06:	fb07 1114 	mls	r1, r7, r4, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb04 f106 	mul.w	r1, r4, r6
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d1e:	f080 8112 	bcs.w	8000f46 <__udivmoddi4+0x27e>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 810f 	bls.w	8000f46 <__udivmoddi4+0x27e>
 8000d28:	3c02      	subs	r4, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a59      	subs	r1, r3, r1
 8000d2e:	fa1f f38e 	uxth.w	r3, lr
 8000d32:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d36:	fb07 1110 	mls	r1, r7, r0, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb00 f606 	mul.w	r6, r0, r6
 8000d42:	429e      	cmp	r6, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x94>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000d4e:	f080 80fc 	bcs.w	8000f4a <__udivmoddi4+0x282>
 8000d52:	429e      	cmp	r6, r3
 8000d54:	f240 80f9 	bls.w	8000f4a <__udivmoddi4+0x282>
 8000d58:	4463      	add	r3, ip
 8000d5a:	3802      	subs	r0, #2
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d62:	2100      	movs	r1, #0
 8000d64:	b11d      	cbz	r5, 8000d6e <__udivmoddi4+0xa6>
 8000d66:	40d3      	lsrs	r3, r2
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d905      	bls.n	8000d82 <__udivmoddi4+0xba>
 8000d76:	b10d      	cbz	r5, 8000d7c <__udivmoddi4+0xb4>
 8000d78:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e7f5      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000d82:	fab3 f183 	clz	r1, r3
 8000d86:	2900      	cmp	r1, #0
 8000d88:	d146      	bne.n	8000e18 <__udivmoddi4+0x150>
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	d302      	bcc.n	8000d94 <__udivmoddi4+0xcc>
 8000d8e:	4290      	cmp	r0, r2
 8000d90:	f0c0 80f0 	bcc.w	8000f74 <__udivmoddi4+0x2ac>
 8000d94:	1a86      	subs	r6, r0, r2
 8000d96:	eb64 0303 	sbc.w	r3, r4, r3
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	2d00      	cmp	r5, #0
 8000d9e:	d0e6      	beq.n	8000d6e <__udivmoddi4+0xa6>
 8000da0:	e9c5 6300 	strd	r6, r3, [r5]
 8000da4:	e7e3      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	f040 8090 	bne.w	8000ecc <__udivmoddi4+0x204>
 8000dac:	eba1 040c 	sub.w	r4, r1, ip
 8000db0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db4:	fa1f f78c 	uxth.w	r7, ip
 8000db8:	2101      	movs	r1, #1
 8000dba:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dbe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dc2:	fb08 4416 	mls	r4, r8, r6, r4
 8000dc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dca:	fb07 f006 	mul.w	r0, r7, r6
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x11c>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x11a>
 8000ddc:	4298      	cmp	r0, r3
 8000dde:	f200 80cd 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000de2:	4626      	mov	r6, r4
 8000de4:	1a1c      	subs	r4, r3, r0
 8000de6:	fa1f f38e 	uxth.w	r3, lr
 8000dea:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dee:	fb08 4410 	mls	r4, r8, r0, r4
 8000df2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df6:	fb00 f707 	mul.w	r7, r0, r7
 8000dfa:	429f      	cmp	r7, r3
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0x148>
 8000dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000e02:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000e06:	d202      	bcs.n	8000e0e <__udivmoddi4+0x146>
 8000e08:	429f      	cmp	r7, r3
 8000e0a:	f200 80b0 	bhi.w	8000f6e <__udivmoddi4+0x2a6>
 8000e0e:	4620      	mov	r0, r4
 8000e10:	1bdb      	subs	r3, r3, r7
 8000e12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e16:	e7a5      	b.n	8000d64 <__udivmoddi4+0x9c>
 8000e18:	f1c1 0620 	rsb	r6, r1, #32
 8000e1c:	408b      	lsls	r3, r1
 8000e1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e22:	431f      	orrs	r7, r3
 8000e24:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e28:	fa04 f301 	lsl.w	r3, r4, r1
 8000e2c:	ea43 030c 	orr.w	r3, r3, ip
 8000e30:	40f4      	lsrs	r4, r6
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	0c38      	lsrs	r0, r7, #16
 8000e38:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e3c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e40:	fa1f fc87 	uxth.w	ip, r7
 8000e44:	fb00 441e 	mls	r4, r0, lr, r4
 8000e48:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e4c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e50:	45a1      	cmp	r9, r4
 8000e52:	fa02 f201 	lsl.w	r2, r2, r1
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1a6>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e5e:	f080 8084 	bcs.w	8000f6a <__udivmoddi4+0x2a2>
 8000e62:	45a1      	cmp	r9, r4
 8000e64:	f240 8081 	bls.w	8000f6a <__udivmoddi4+0x2a2>
 8000e68:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e6c:	443c      	add	r4, r7
 8000e6e:	eba4 0409 	sub.w	r4, r4, r9
 8000e72:	fa1f f983 	uxth.w	r9, r3
 8000e76:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e7a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e7e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e82:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e86:	45a4      	cmp	ip, r4
 8000e88:	d907      	bls.n	8000e9a <__udivmoddi4+0x1d2>
 8000e8a:	193c      	adds	r4, r7, r4
 8000e8c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e90:	d267      	bcs.n	8000f62 <__udivmoddi4+0x29a>
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d965      	bls.n	8000f62 <__udivmoddi4+0x29a>
 8000e96:	3b02      	subs	r3, #2
 8000e98:	443c      	add	r4, r7
 8000e9a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9e:	fba0 9302 	umull	r9, r3, r0, r2
 8000ea2:	eba4 040c 	sub.w	r4, r4, ip
 8000ea6:	429c      	cmp	r4, r3
 8000ea8:	46ce      	mov	lr, r9
 8000eaa:	469c      	mov	ip, r3
 8000eac:	d351      	bcc.n	8000f52 <__udivmoddi4+0x28a>
 8000eae:	d04e      	beq.n	8000f4e <__udivmoddi4+0x286>
 8000eb0:	b155      	cbz	r5, 8000ec8 <__udivmoddi4+0x200>
 8000eb2:	ebb8 030e 	subs.w	r3, r8, lr
 8000eb6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eba:	fa04 f606 	lsl.w	r6, r4, r6
 8000ebe:	40cb      	lsrs	r3, r1
 8000ec0:	431e      	orrs	r6, r3
 8000ec2:	40cc      	lsrs	r4, r1
 8000ec4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	e750      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000ecc:	f1c2 0320 	rsb	r3, r2, #32
 8000ed0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed8:	fa24 f303 	lsr.w	r3, r4, r3
 8000edc:	4094      	lsls	r4, r2
 8000ede:	430c      	orrs	r4, r1
 8000ee0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee8:	fa1f f78c 	uxth.w	r7, ip
 8000eec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ef0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef4:	0c23      	lsrs	r3, r4, #16
 8000ef6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efa:	fb00 f107 	mul.w	r1, r0, r7
 8000efe:	4299      	cmp	r1, r3
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x24c>
 8000f02:	eb1c 0303 	adds.w	r3, ip, r3
 8000f06:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000f0a:	d22c      	bcs.n	8000f66 <__udivmoddi4+0x29e>
 8000f0c:	4299      	cmp	r1, r3
 8000f0e:	d92a      	bls.n	8000f66 <__udivmoddi4+0x29e>
 8000f10:	3802      	subs	r0, #2
 8000f12:	4463      	add	r3, ip
 8000f14:	1a5b      	subs	r3, r3, r1
 8000f16:	b2a4      	uxth	r4, r4
 8000f18:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f1c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f24:	fb01 f307 	mul.w	r3, r1, r7
 8000f28:	42a3      	cmp	r3, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x276>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f34:	d213      	bcs.n	8000f5e <__udivmoddi4+0x296>
 8000f36:	42a3      	cmp	r3, r4
 8000f38:	d911      	bls.n	8000f5e <__udivmoddi4+0x296>
 8000f3a:	3902      	subs	r1, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	1ae4      	subs	r4, r4, r3
 8000f40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f44:	e739      	b.n	8000dba <__udivmoddi4+0xf2>
 8000f46:	4604      	mov	r4, r0
 8000f48:	e6f0      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e706      	b.n	8000d5c <__udivmoddi4+0x94>
 8000f4e:	45c8      	cmp	r8, r9
 8000f50:	d2ae      	bcs.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f52:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f56:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f5a:	3801      	subs	r0, #1
 8000f5c:	e7a8      	b.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f5e:	4631      	mov	r1, r6
 8000f60:	e7ed      	b.n	8000f3e <__udivmoddi4+0x276>
 8000f62:	4603      	mov	r3, r0
 8000f64:	e799      	b.n	8000e9a <__udivmoddi4+0x1d2>
 8000f66:	4630      	mov	r0, r6
 8000f68:	e7d4      	b.n	8000f14 <__udivmoddi4+0x24c>
 8000f6a:	46d6      	mov	lr, sl
 8000f6c:	e77f      	b.n	8000e6e <__udivmoddi4+0x1a6>
 8000f6e:	4463      	add	r3, ip
 8000f70:	3802      	subs	r0, #2
 8000f72:	e74d      	b.n	8000e10 <__udivmoddi4+0x148>
 8000f74:	4606      	mov	r6, r0
 8000f76:	4623      	mov	r3, r4
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e70f      	b.n	8000d9c <__udivmoddi4+0xd4>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	e730      	b.n	8000de4 <__udivmoddi4+0x11c>
 8000f82:	bf00      	nop

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f90:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f94:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000f98:	f003 0301 	and.w	r3, r3, #1
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d013      	beq.n	8000fc8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000fa0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fa4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000fa8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d00b      	beq.n	8000fc8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000fb0:	e000      	b.n	8000fb4 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000fb2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000fb4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d0f9      	beq.n	8000fb2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000fbe:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	b2d2      	uxtb	r2, r2
 8000fc6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000fc8:	687b      	ldr	r3, [r7, #4]
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr

08000fd6 <_write>:

extern UART_HandleTypeDef huart1;

#ifdef SWV_CONSOLE
	int _write(int file, char *ptr, int len)
	{
 8000fd6:	b580      	push	{r7, lr}
 8000fd8:	b086      	sub	sp, #24
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	60f8      	str	r0, [r7, #12]
 8000fde:	60b9      	str	r1, [r7, #8]
 8000fe0:	607a      	str	r2, [r7, #4]
		(void)file;
		int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	617b      	str	r3, [r7, #20]
 8000fe6:	e009      	b.n	8000ffc <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	1c5a      	adds	r2, r3, #1
 8000fec:	60ba      	str	r2, [r7, #8]
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff ffc9 	bl	8000f88 <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	617b      	str	r3, [r7, #20]
 8000ffc:	697a      	ldr	r2, [r7, #20]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	429a      	cmp	r2, r3
 8001002:	dbf1      	blt.n	8000fe8 <_write+0x12>
		}
		return len;
 8001004:	687b      	ldr	r3, [r7, #4]
	}
 8001006:	4618      	mov	r0, r3
 8001008:	3718      	adds	r7, #24
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
	...

08001010 <f32_to_q31>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static inline int f32_to_q31(double input) {
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	ed87 0b00 	vstr	d0, [r7]
	const float Q3_MAX_F = 0x0.FFFFFFp0F;
 800101a:	4b17      	ldr	r3, [pc, #92]	@ (8001078 <f32_to_q31+0x68>)
 800101c:	60fb      	str	r3, [r7, #12]
	const float Q3_MIN_F = -1.0F;
 800101e:	4b17      	ldr	r3, [pc, #92]	@ (800107c <f32_to_q31+0x6c>)
 8001020:	60bb      	str	r3, [r7, #8]
	return (int)roundf(scalbnf(fmaxf(fminf(input, Q3_MAX_F), Q3_MIN_F), 31));
 8001022:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001026:	f7ff fde7 	bl	8000bf8 <__aeabi_d2f>
 800102a:	4603      	mov	r3, r0
 800102c:	ee00 3a90 	vmov	s1, r3
 8001030:	ed97 0a03 	vldr	s0, [r7, #12]
 8001034:	f006 f9c7 	bl	80073c6 <fminf>
 8001038:	eef0 7a40 	vmov.f32	s15, s0
 800103c:	eef0 0a67 	vmov.f32	s1, s15
 8001040:	ed97 0a02 	vldr	s0, [r7, #8]
 8001044:	f006 f9a2 	bl	800738c <fmaxf>
 8001048:	eef0 7a40 	vmov.f32	s15, s0
 800104c:	201f      	movs	r0, #31
 800104e:	eeb0 0a67 	vmov.f32	s0, s15
 8001052:	f004 fa53 	bl	80054fc <scalbnf>
 8001056:	eef0 7a40 	vmov.f32	s15, s0
 800105a:	eeb0 0a67 	vmov.f32	s0, s15
 800105e:	f006 f9eb 	bl	8007438 <roundf>
 8001062:	eef0 7a40 	vmov.f32	s15, s0
 8001066:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800106a:	ee17 3a90 	vmov	r3, s15
}
 800106e:	4618      	mov	r0, r3
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	3f7fffff 	.word	0x3f7fffff
 800107c:	bf800000 	.word	0xbf800000

08001080 <cordic_q31_sin_init>:

#define q31_to_f32(x) ldexp((int32_t)x, -31)


void cordic_q31_sin_init() {
 8001080:	b580      	push	{r7, lr}
 8001082:	b088      	sub	sp, #32
 8001084:	af00      	add	r7, sp, #0
	CORDIC_ConfigTypeDef sConfig;

	sConfig.Function = CORDIC_FUNCTION_SINE;
 8001086:	2301      	movs	r3, #1
 8001088:	607b      	str	r3, [r7, #4]
	sConfig.Precision = CORDIC_PRECISION_6CYCLES;
 800108a:	2360      	movs	r3, #96	@ 0x60
 800108c:	61fb      	str	r3, [r7, #28]
	sConfig.Scale = CORDIC_SCALE_0;
 800108e:	2300      	movs	r3, #0
 8001090:	60bb      	str	r3, [r7, #8]
	sConfig.NbWrite = CORDIC_NBWRITE_1;
 8001092:	2300      	movs	r3, #0
 8001094:	617b      	str	r3, [r7, #20]
	sConfig.NbRead =  CORDIC_NBREAD_1;
 8001096:	2300      	movs	r3, #0
 8001098:	61bb      	str	r3, [r7, #24]
	sConfig.InSize = CORDIC_INSIZE_32BITS;
 800109a:	2300      	movs	r3, #0
 800109c:	60fb      	str	r3, [r7, #12]
	sConfig.OutSize = CORDIC_OUTSIZE_32BITS;
 800109e:	2300      	movs	r3, #0
 80010a0:	613b      	str	r3, [r7, #16]

	HAL_CORDIC_Configure(&hcordic, &sConfig);
 80010a2:	1d3b      	adds	r3, r7, #4
 80010a4:	4619      	mov	r1, r3
 80010a6:	4803      	ldr	r0, [pc, #12]	@ (80010b4 <cordic_q31_sin_init+0x34>)
 80010a8:	f000 fee0 	bl	8001e6c <HAL_CORDIC_Configure>
}
 80010ac:	bf00      	nop
 80010ae:	3720      	adds	r7, #32
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	200001f0 	.word	0x200001f0

080010b8 <cordic_q31_sin>:


float cordic_q31_sin(float x) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b086      	sub	sp, #24
 80010bc:	af02      	add	r7, sp, #8
 80010be:	ed87 0a01 	vstr	s0, [r7, #4]
	int32_t input_q31 = f32_to_q31(fmod(x, 3.0f * M_PI) / (2.0f * M_PI)) << 1;
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f7ff fa68 	bl	8000598 <__aeabi_f2d>
 80010c8:	4602      	mov	r2, r0
 80010ca:	460b      	mov	r3, r1
 80010cc:	ed9f 1b1e 	vldr	d1, [pc, #120]	@ 8001148 <cordic_q31_sin+0x90>
 80010d0:	ec43 2b10 	vmov	d0, r2, r3
 80010d4:	f006 f892 	bl	80071fc <fmod>
 80010d8:	ec51 0b10 	vmov	r0, r1, d0
 80010dc:	a31d      	add	r3, pc, #116	@ (adr r3, 8001154 <cordic_q31_sin+0x9c>)
 80010de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e2:	f7ff fbdb 	bl	800089c <__aeabi_ddiv>
 80010e6:	4602      	mov	r2, r0
 80010e8:	460b      	mov	r3, r1
 80010ea:	ec43 2b17 	vmov	d7, r2, r3
 80010ee:	eeb0 0a47 	vmov.f32	s0, s14
 80010f2:	eef0 0a67 	vmov.f32	s1, s15
 80010f6:	f7ff ff8b 	bl	8001010 <f32_to_q31>
 80010fa:	4603      	mov	r3, r0
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	60fb      	str	r3, [r7, #12]
	int32_t output_q31;

	HAL_CORDIC_Calculate(&hcordic, &input_q31, &output_q31, 1, 0);
 8001100:	f107 0208 	add.w	r2, r7, #8
 8001104:	f107 010c 	add.w	r1, r7, #12
 8001108:	2300      	movs	r3, #0
 800110a:	9300      	str	r3, [sp, #0]
 800110c:	2301      	movs	r3, #1
 800110e:	4810      	ldr	r0, [pc, #64]	@ (8001150 <cordic_q31_sin+0x98>)
 8001110:	f000 fee8 	bl	8001ee4 <HAL_CORDIC_Calculate>

	return q31_to_f32(output_q31);
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff fa2c 	bl	8000574 <__aeabi_i2d>
 800111c:	4602      	mov	r2, r0
 800111e:	460b      	mov	r3, r1
 8001120:	f06f 001e 	mvn.w	r0, #30
 8001124:	ec43 2b10 	vmov	d0, r2, r3
 8001128:	f004 f935 	bl	8005396 <ldexp>
 800112c:	ec53 2b10 	vmov	r2, r3, d0
 8001130:	4610      	mov	r0, r2
 8001132:	4619      	mov	r1, r3
 8001134:	f7ff fd60 	bl	8000bf8 <__aeabi_d2f>
 8001138:	4603      	mov	r3, r0
 800113a:	ee07 3a90 	vmov	s15, r3
}
 800113e:	eeb0 0a67 	vmov.f32	s0, s15
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	7f3321d2 	.word	0x7f3321d2
 800114c:	4022d97c 	.word	0x4022d97c
 8001150:	200001f0 	.word	0x200001f0
 8001154:	54442d18 	.word	0x54442d18
 8001158:	401921fb 	.word	0x401921fb
 800115c:	00000000 	.word	0x00000000

08001160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001164:	f6ad 3d74 	subw	sp, sp, #2932	@ 0xb74
 8001168:	af06      	add	r7, sp, #24

  /* USER CODE BEGIN 1 */

	double radian = 0.0f;
 800116a:	f04f 0200 	mov.w	r2, #0
 800116e:	f04f 0300 	mov.w	r3, #0
 8001172:	f607 3148 	addw	r1, r7, #2888	@ 0xb48
 8001176:	e9c1 2300 	strd	r2, r3, [r1]
	uint16_t x;
	uint32_t TimeStop = 0;
 800117a:	2300      	movs	r3, #0
 800117c:	f8c7 3b44 	str.w	r3, [r7, #2884]	@ 0xb44
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001180:	f000 fdd1 	bl	8001d26 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001184:	f000 fa96 	bl	80016b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001188:	f000 fb74 	bl	8001874 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800118c:	f000 fb26 	bl	80017dc <MX_USART1_UART_Init>
  MX_CORDIC_Init();
 8001190:	f000 fada 	bl	8001748 <MX_CORDIC_Init>
  MX_TIM6_Init();
 8001194:	f000 faec 	bl	8001770 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim6);
 8001198:	48a5      	ldr	r0, [pc, #660]	@ (8001430 <main+0x2d0>)
 800119a:	f002 fa17 	bl	80035cc <HAL_TIM_Base_Start>


  /////////////////////////////
  // SIN math.h
  /////////////////////////////
  printf ("\r\nMATH (sin) Start \r\n");
 800119e:	48a5      	ldr	r0, [pc, #660]	@ (8001434 <main+0x2d4>)
 80011a0:	f003 ff9a 	bl	80050d8 <puts>

  htim6.Instance->CNT = 0;
 80011a4:	4ba2      	ldr	r3, [pc, #648]	@ (8001430 <main+0x2d0>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2200      	movs	r2, #0
 80011aa:	625a      	str	r2, [r3, #36]	@ 0x24
  for (x=0; x < 360; x++) {
 80011ac:	2300      	movs	r3, #0
 80011ae:	f8a7 3b56 	strh.w	r3, [r7, #2902]	@ 0xb56
 80011b2:	e033      	b.n	800121c <main+0xbc>
	  radian = (double) (x * 2.0f * M_PI) / 360.0;
 80011b4:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 80011b8:	ee07 3a90 	vmov	s15, r3
 80011bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011c0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80011c4:	ee17 0a90 	vmov	r0, s15
 80011c8:	f7ff f9e6 	bl	8000598 <__aeabi_f2d>
 80011cc:	a396      	add	r3, pc, #600	@ (adr r3, 8001428 <main+0x2c8>)
 80011ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d2:	f7ff fa39 	bl	8000648 <__aeabi_dmul>
 80011d6:	4602      	mov	r2, r0
 80011d8:	460b      	mov	r3, r1
 80011da:	4610      	mov	r0, r2
 80011dc:	4619      	mov	r1, r3
 80011de:	f04f 0200 	mov.w	r2, #0
 80011e2:	4b95      	ldr	r3, [pc, #596]	@ (8001438 <main+0x2d8>)
 80011e4:	f7ff fb5a 	bl	800089c <__aeabi_ddiv>
 80011e8:	4602      	mov	r2, r0
 80011ea:	460b      	mov	r3, r1
 80011ec:	f607 3148 	addw	r1, r7, #2888	@ 0xb48
 80011f0:	e9c1 2300 	strd	r2, r3, [r1]
	  sin_result = sin(radian);
 80011f4:	f607 3348 	addw	r3, r7, #2888	@ 0xb48
 80011f8:	ed93 0b00 	vldr	d0, [r3]
 80011fc:	f006 f82c 	bl	8007258 <sin>
 8001200:	ec53 2b10 	vmov	r2, r3, d0
 8001204:	4610      	mov	r0, r2
 8001206:	4619      	mov	r1, r3
 8001208:	f7ff fcf6 	bl	8000bf8 <__aeabi_d2f>
 800120c:	4603      	mov	r3, r0
 800120e:	4a8b      	ldr	r2, [pc, #556]	@ (800143c <main+0x2dc>)
 8001210:	6013      	str	r3, [r2, #0]
  for (x=0; x < 360; x++) {
 8001212:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 8001216:	3301      	adds	r3, #1
 8001218:	f8a7 3b56 	strh.w	r3, [r7, #2902]	@ 0xb56
 800121c:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 8001220:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001224:	d3c6      	bcc.n	80011b4 <main+0x54>
	  //printf ("%f\r\n", sin_result);
  }
  TimeStop = htim6.Instance->CNT;
 8001226:	4b82      	ldr	r3, [pc, #520]	@ (8001430 <main+0x2d0>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800122c:	f8c7 3b44 	str.w	r3, [r7, #2884]	@ 0xb44

  printf ("Done. Ticks: %ld\r\n", TimeStop);
 8001230:	f8d7 1b44 	ldr.w	r1, [r7, #2884]	@ 0xb44
 8001234:	4882      	ldr	r0, [pc, #520]	@ (8001440 <main+0x2e0>)
 8001236:	f003 fee7 	bl	8005008 <iprintf>


  /////////////////////////////
  // SINF math.h
  /////////////////////////////
  printf ("\r\nMATH (sinf) Start \r\n");
 800123a:	4882      	ldr	r0, [pc, #520]	@ (8001444 <main+0x2e4>)
 800123c:	f003 ff4c 	bl	80050d8 <puts>

  htim6.Instance->CNT = 0;
 8001240:	4b7b      	ldr	r3, [pc, #492]	@ (8001430 <main+0x2d0>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2200      	movs	r2, #0
 8001246:	625a      	str	r2, [r3, #36]	@ 0x24
  for (x=0; x < 360; x++) {
 8001248:	2300      	movs	r3, #0
 800124a:	f8a7 3b56 	strh.w	r3, [r7, #2902]	@ 0xb56
 800124e:	e034      	b.n	80012ba <main+0x15a>
	  radian = (double) (x * 2.0f * M_PI) / 360.0;
 8001250:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 8001254:	ee07 3a90 	vmov	s15, r3
 8001258:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800125c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001260:	ee17 0a90 	vmov	r0, s15
 8001264:	f7ff f998 	bl	8000598 <__aeabi_f2d>
 8001268:	a36f      	add	r3, pc, #444	@ (adr r3, 8001428 <main+0x2c8>)
 800126a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800126e:	f7ff f9eb 	bl	8000648 <__aeabi_dmul>
 8001272:	4602      	mov	r2, r0
 8001274:	460b      	mov	r3, r1
 8001276:	4610      	mov	r0, r2
 8001278:	4619      	mov	r1, r3
 800127a:	f04f 0200 	mov.w	r2, #0
 800127e:	4b6e      	ldr	r3, [pc, #440]	@ (8001438 <main+0x2d8>)
 8001280:	f7ff fb0c 	bl	800089c <__aeabi_ddiv>
 8001284:	4602      	mov	r2, r0
 8001286:	460b      	mov	r3, r1
 8001288:	f607 3148 	addw	r1, r7, #2888	@ 0xb48
 800128c:	e9c1 2300 	strd	r2, r3, [r1]
	  sin_result = sinf(radian);
 8001290:	f607 3348 	addw	r3, r7, #2888	@ 0xb48
 8001294:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001298:	f7ff fcae 	bl	8000bf8 <__aeabi_d2f>
 800129c:	4603      	mov	r3, r0
 800129e:	ee00 3a10 	vmov	s0, r3
 80012a2:	f006 f82d 	bl	8007300 <sinf>
 80012a6:	eef0 7a40 	vmov.f32	s15, s0
 80012aa:	4b64      	ldr	r3, [pc, #400]	@ (800143c <main+0x2dc>)
 80012ac:	edc3 7a00 	vstr	s15, [r3]
  for (x=0; x < 360; x++) {
 80012b0:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 80012b4:	3301      	adds	r3, #1
 80012b6:	f8a7 3b56 	strh.w	r3, [r7, #2902]	@ 0xb56
 80012ba:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 80012be:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 80012c2:	d3c5      	bcc.n	8001250 <main+0xf0>
	  //printf ("%f\r\n", sin_result);
  }
  TimeStop = htim6.Instance->CNT;
 80012c4:	4b5a      	ldr	r3, [pc, #360]	@ (8001430 <main+0x2d0>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ca:	f8c7 3b44 	str.w	r3, [r7, #2884]	@ 0xb44

  printf ("Done. Ticks: %ld\r\n", TimeStop);
 80012ce:	f8d7 1b44 	ldr.w	r1, [r7, #2884]	@ 0xb44
 80012d2:	485b      	ldr	r0, [pc, #364]	@ (8001440 <main+0x2e0>)
 80012d4:	f003 fe98 	bl	8005008 <iprintf>


  /////////////////////////////
  // SIN arm_math.h
  /////////////////////////////
  printf ("\r\nARM_MATH Start \r\n");
 80012d8:	485b      	ldr	r0, [pc, #364]	@ (8001448 <main+0x2e8>)
 80012da:	f003 fefd 	bl	80050d8 <puts>

  htim6.Instance->CNT = 0;
 80012de:	4b54      	ldr	r3, [pc, #336]	@ (8001430 <main+0x2d0>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2200      	movs	r2, #0
 80012e4:	625a      	str	r2, [r3, #36]	@ 0x24
  for (x=0; x < 360; x++) {
 80012e6:	2300      	movs	r3, #0
 80012e8:	f8a7 3b56 	strh.w	r3, [r7, #2902]	@ 0xb56
 80012ec:	e034      	b.n	8001358 <main+0x1f8>
	  radian = (double) (x * 2.0f * M_PI) / 360.0;
 80012ee:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 80012f2:	ee07 3a90 	vmov	s15, r3
 80012f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012fa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012fe:	ee17 0a90 	vmov	r0, s15
 8001302:	f7ff f949 	bl	8000598 <__aeabi_f2d>
 8001306:	a348      	add	r3, pc, #288	@ (adr r3, 8001428 <main+0x2c8>)
 8001308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130c:	f7ff f99c 	bl	8000648 <__aeabi_dmul>
 8001310:	4602      	mov	r2, r0
 8001312:	460b      	mov	r3, r1
 8001314:	4610      	mov	r0, r2
 8001316:	4619      	mov	r1, r3
 8001318:	f04f 0200 	mov.w	r2, #0
 800131c:	4b46      	ldr	r3, [pc, #280]	@ (8001438 <main+0x2d8>)
 800131e:	f7ff fabd 	bl	800089c <__aeabi_ddiv>
 8001322:	4602      	mov	r2, r0
 8001324:	460b      	mov	r3, r1
 8001326:	f607 3148 	addw	r1, r7, #2888	@ 0xb48
 800132a:	e9c1 2300 	strd	r2, r3, [r1]
	  sin_result = arm_sin_f32(radian);
 800132e:	f607 3348 	addw	r3, r7, #2888	@ 0xb48
 8001332:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001336:	f7ff fc5f 	bl	8000bf8 <__aeabi_d2f>
 800133a:	4603      	mov	r3, r0
 800133c:	ee00 3a10 	vmov	s0, r3
 8001340:	f003 f902 	bl	8004548 <arm_sin_f32>
 8001344:	eef0 7a40 	vmov.f32	s15, s0
 8001348:	4b3c      	ldr	r3, [pc, #240]	@ (800143c <main+0x2dc>)
 800134a:	edc3 7a00 	vstr	s15, [r3]
  for (x=0; x < 360; x++) {
 800134e:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 8001352:	3301      	adds	r3, #1
 8001354:	f8a7 3b56 	strh.w	r3, [r7, #2902]	@ 0xb56
 8001358:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 800135c:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001360:	d3c5      	bcc.n	80012ee <main+0x18e>
	  //printf ("%f\r\n", sin_result);
  }
  TimeStop = htim6.Instance->CNT;
 8001362:	4b33      	ldr	r3, [pc, #204]	@ (8001430 <main+0x2d0>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001368:	f8c7 3b44 	str.w	r3, [r7, #2884]	@ 0xb44

  printf ("Done. Ticks: %ld\r\n", TimeStop);
 800136c:	f8d7 1b44 	ldr.w	r1, [r7, #2884]	@ 0xb44
 8001370:	4833      	ldr	r0, [pc, #204]	@ (8001440 <main+0x2e0>)
 8001372:	f003 fe49 	bl	8005008 <iprintf>


  /////////////////////////////
  // CORDIC SIN
  /////////////////////////////
  printf ("\r\nCORDIC Start \r\n");
 8001376:	4835      	ldr	r0, [pc, #212]	@ (800144c <main+0x2ec>)
 8001378:	f003 feae 	bl	80050d8 <puts>
  cordic_q31_sin_init();
 800137c:	f7ff fe80 	bl	8001080 <cordic_q31_sin_init>

  htim6.Instance->CNT = 0;
 8001380:	4b2b      	ldr	r3, [pc, #172]	@ (8001430 <main+0x2d0>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2200      	movs	r2, #0
 8001386:	625a      	str	r2, [r3, #36]	@ 0x24
  for (x=0; x < 360; x++) {
 8001388:	2300      	movs	r3, #0
 800138a:	f8a7 3b56 	strh.w	r3, [r7, #2902]	@ 0xb56
 800138e:	e034      	b.n	80013fa <main+0x29a>
	  radian = (double) (x * 2.0f * M_PI) / 360.0;
 8001390:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 8001394:	ee07 3a90 	vmov	s15, r3
 8001398:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800139c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80013a0:	ee17 0a90 	vmov	r0, s15
 80013a4:	f7ff f8f8 	bl	8000598 <__aeabi_f2d>
 80013a8:	a31f      	add	r3, pc, #124	@ (adr r3, 8001428 <main+0x2c8>)
 80013aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ae:	f7ff f94b 	bl	8000648 <__aeabi_dmul>
 80013b2:	4602      	mov	r2, r0
 80013b4:	460b      	mov	r3, r1
 80013b6:	4610      	mov	r0, r2
 80013b8:	4619      	mov	r1, r3
 80013ba:	f04f 0200 	mov.w	r2, #0
 80013be:	4b1e      	ldr	r3, [pc, #120]	@ (8001438 <main+0x2d8>)
 80013c0:	f7ff fa6c 	bl	800089c <__aeabi_ddiv>
 80013c4:	4602      	mov	r2, r0
 80013c6:	460b      	mov	r3, r1
 80013c8:	f607 3148 	addw	r1, r7, #2888	@ 0xb48
 80013cc:	e9c1 2300 	strd	r2, r3, [r1]
	  sin_result = cordic_q31_sin(radian);
 80013d0:	f607 3348 	addw	r3, r7, #2888	@ 0xb48
 80013d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013d8:	f7ff fc0e 	bl	8000bf8 <__aeabi_d2f>
 80013dc:	4603      	mov	r3, r0
 80013de:	ee00 3a10 	vmov	s0, r3
 80013e2:	f7ff fe69 	bl	80010b8 <cordic_q31_sin>
 80013e6:	eef0 7a40 	vmov.f32	s15, s0
 80013ea:	4b14      	ldr	r3, [pc, #80]	@ (800143c <main+0x2dc>)
 80013ec:	edc3 7a00 	vstr	s15, [r3]
  for (x=0; x < 360; x++) {
 80013f0:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 80013f4:	3301      	adds	r3, #1
 80013f6:	f8a7 3b56 	strh.w	r3, [r7, #2902]	@ 0xb56
 80013fa:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 80013fe:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001402:	d3c5      	bcc.n	8001390 <main+0x230>
	  //printf ("%f\r\n", sin_result);
  }
  TimeStop = htim6.Instance->CNT;
 8001404:	4b0a      	ldr	r3, [pc, #40]	@ (8001430 <main+0x2d0>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800140a:	f8c7 3b44 	str.w	r3, [r7, #2884]	@ 0xb44

  printf ("CORDIC Done. Ticks: %ld\r\n", TimeStop);
 800140e:	f8d7 1b44 	ldr.w	r1, [r7, #2884]	@ 0xb44
 8001412:	480f      	ldr	r0, [pc, #60]	@ (8001450 <main+0x2f0>)
 8001414:	f003 fdf8 	bl	8005008 <iprintf>
  /////////////////////////////

  int32_t input_q31[360];
  int32_t output_q31[360];

  printf ("\r\nCORDIC Start (True way) \r\n");
 8001418:	480e      	ldr	r0, [pc, #56]	@ (8001454 <main+0x2f4>)
 800141a:	f003 fe5d 	bl	80050d8 <puts>

  //htim6.Instance->CNT = 0;
  // Prepare input array
  for (x=0; x < 360; x++) {
 800141e:	2300      	movs	r3, #0
 8001420:	f8a7 3b56 	strh.w	r3, [r7, #2902]	@ 0xb56
 8001424:	e060      	b.n	80014e8 <main+0x388>
 8001426:	bf00      	nop
 8001428:	54442d18 	.word	0x54442d18
 800142c:	400921fb 	.word	0x400921fb
 8001430:	20000218 	.word	0x20000218
 8001434:	08008e80 	.word	0x08008e80
 8001438:	40768000 	.word	0x40768000
 800143c:	200002f8 	.word	0x200002f8
 8001440:	08008e98 	.word	0x08008e98
 8001444:	08008eac 	.word	0x08008eac
 8001448:	08008ec4 	.word	0x08008ec4
 800144c:	08008ed8 	.word	0x08008ed8
 8001450:	08008eec 	.word	0x08008eec
 8001454:	08008f08 	.word	0x08008f08
	  radian = (double) (x * 2.0f * M_PI) / 360.0;
 8001458:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 800145c:	ee07 3a90 	vmov	s15, r3
 8001460:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001464:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001468:	ee17 0a90 	vmov	r0, s15
 800146c:	f7ff f894 	bl	8000598 <__aeabi_f2d>
 8001470:	a387      	add	r3, pc, #540	@ (adr r3, 8001690 <main+0x530>)
 8001472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001476:	f7ff f8e7 	bl	8000648 <__aeabi_dmul>
 800147a:	4602      	mov	r2, r0
 800147c:	460b      	mov	r3, r1
 800147e:	4610      	mov	r0, r2
 8001480:	4619      	mov	r1, r3
 8001482:	f04f 0200 	mov.w	r2, #0
 8001486:	4b84      	ldr	r3, [pc, #528]	@ (8001698 <main+0x538>)
 8001488:	f7ff fa08 	bl	800089c <__aeabi_ddiv>
 800148c:	4602      	mov	r2, r0
 800148e:	460b      	mov	r3, r1
 8001490:	f607 3148 	addw	r1, r7, #2888	@ 0xb48
 8001494:	e9c1 2300 	strd	r2, r3, [r1]
	  input_q31[x] = f32_to_q31(fmod(radian, 3.0f * M_PI) / (2.0f * M_PI)) << 1;
 8001498:	ed9f 1b79 	vldr	d1, [pc, #484]	@ 8001680 <main+0x520>
 800149c:	f607 3348 	addw	r3, r7, #2888	@ 0xb48
 80014a0:	ed93 0b00 	vldr	d0, [r3]
 80014a4:	f005 feaa 	bl	80071fc <fmod>
 80014a8:	ec51 0b10 	vmov	r0, r1, d0
 80014ac:	a376      	add	r3, pc, #472	@ (adr r3, 8001688 <main+0x528>)
 80014ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b2:	f7ff f9f3 	bl	800089c <__aeabi_ddiv>
 80014b6:	4602      	mov	r2, r0
 80014b8:	460b      	mov	r3, r1
 80014ba:	ec43 2b17 	vmov	d7, r2, r3
 80014be:	eeb0 0a47 	vmov.f32	s0, s14
 80014c2:	eef0 0a67 	vmov.f32	s1, s15
 80014c6:	f7ff fda3 	bl	8001010 <f32_to_q31>
 80014ca:	4603      	mov	r3, r0
 80014cc:	f8b7 2b56 	ldrh.w	r2, [r7, #2902]	@ 0xb56
 80014d0:	0059      	lsls	r1, r3, #1
 80014d2:	f607 3358 	addw	r3, r7, #2904	@ 0xb58
 80014d6:	f2a3 53b4 	subw	r3, r3, #1460	@ 0x5b4
 80014da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (x=0; x < 360; x++) {
 80014de:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 80014e2:	3301      	adds	r3, #1
 80014e4:	f8a7 3b56 	strh.w	r3, [r7, #2902]	@ 0xb56
 80014e8:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 80014ec:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 80014f0:	d3b2      	bcc.n	8001458 <main+0x2f8>
  }

  htim6.Instance->CNT = 0;
 80014f2:	4b6a      	ldr	r3, [pc, #424]	@ (800169c <main+0x53c>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	2200      	movs	r2, #0
 80014f8:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_CORDIC_Calculate(&hcordic, (int32_t *)&input_q31, (int32_t *)&output_q31, 360, 100);
 80014fa:	1d3a      	adds	r2, r7, #4
 80014fc:	f207 51a4 	addw	r1, r7, #1444	@ 0x5a4
 8001500:	2364      	movs	r3, #100	@ 0x64
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8001508:	4865      	ldr	r0, [pc, #404]	@ (80016a0 <main+0x540>)
 800150a:	f000 fceb 	bl	8001ee4 <HAL_CORDIC_Calculate>
  TimeStop = htim6.Instance->CNT;
 800150e:	4b63      	ldr	r3, [pc, #396]	@ (800169c <main+0x53c>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001514:	f8c7 3b44 	str.w	r3, [r7, #2884]	@ 0xb44

  // Convert result to float
  for (x=0; x < 360; x++) {
 8001518:	2300      	movs	r3, #0
 800151a:	f8a7 3b56 	strh.w	r3, [r7, #2902]	@ 0xb56
 800151e:	e024      	b.n	800156a <main+0x40a>
	  cordic_result[x] = q31_to_f32(output_q31[x]);
 8001520:	f8b7 2b56 	ldrh.w	r2, [r7, #2902]	@ 0xb56
 8001524:	f607 3358 	addw	r3, r7, #2904	@ 0xb58
 8001528:	f6a3 3354 	subw	r3, r3, #2900	@ 0xb54
 800152c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff f81f 	bl	8000574 <__aeabi_i2d>
 8001536:	4602      	mov	r2, r0
 8001538:	460b      	mov	r3, r1
 800153a:	f06f 001e 	mvn.w	r0, #30
 800153e:	ec43 2b10 	vmov	d0, r2, r3
 8001542:	f003 ff28 	bl	8005396 <ldexp>
 8001546:	ec53 2b10 	vmov	r2, r3, d0
 800154a:	f8b7 4b56 	ldrh.w	r4, [r7, #2902]	@ 0xb56
 800154e:	4610      	mov	r0, r2
 8001550:	4619      	mov	r1, r3
 8001552:	f7ff fb51 	bl	8000bf8 <__aeabi_d2f>
 8001556:	4602      	mov	r2, r0
 8001558:	4952      	ldr	r1, [pc, #328]	@ (80016a4 <main+0x544>)
 800155a:	00a3      	lsls	r3, r4, #2
 800155c:	440b      	add	r3, r1
 800155e:	601a      	str	r2, [r3, #0]
  for (x=0; x < 360; x++) {
 8001560:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 8001564:	3301      	adds	r3, #1
 8001566:	f8a7 3b56 	strh.w	r3, [r7, #2902]	@ 0xb56
 800156a:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 800156e:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001572:	d3d5      	bcc.n	8001520 <main+0x3c0>
  }
  //TimeStop = htim6.Instance->CNT;

  printf ("CORDIC Done. Ticks: %ld\r\n", TimeStop);
 8001574:	f8d7 1b44 	ldr.w	r1, [r7, #2884]	@ 0xb44
 8001578:	484b      	ldr	r0, [pc, #300]	@ (80016a8 <main+0x548>)
 800157a:	f003 fd45 	bl	8005008 <iprintf>


  /////////////////////////////
  // Comparison of results
  /////////////////////////////
  printf ("\r\nComparison of results \r\n");
 800157e:	484b      	ldr	r0, [pc, #300]	@ (80016ac <main+0x54c>)
 8001580:	f003 fdaa 	bl	80050d8 <puts>
  for (x=0; x < 360; x+=20) {
 8001584:	2300      	movs	r3, #0
 8001586:	f8a7 3b56 	strh.w	r3, [r7, #2902]	@ 0xb56
 800158a:	e070      	b.n	800166e <main+0x50e>
	  radian = (double) (x * 2.0f * M_PI) / 360.0;
 800158c:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 8001590:	ee07 3a90 	vmov	s15, r3
 8001594:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001598:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800159c:	ee17 0a90 	vmov	r0, s15
 80015a0:	f7fe fffa 	bl	8000598 <__aeabi_f2d>
 80015a4:	a33a      	add	r3, pc, #232	@ (adr r3, 8001690 <main+0x530>)
 80015a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015aa:	f7ff f84d 	bl	8000648 <__aeabi_dmul>
 80015ae:	4602      	mov	r2, r0
 80015b0:	460b      	mov	r3, r1
 80015b2:	4610      	mov	r0, r2
 80015b4:	4619      	mov	r1, r3
 80015b6:	f04f 0200 	mov.w	r2, #0
 80015ba:	4b37      	ldr	r3, [pc, #220]	@ (8001698 <main+0x538>)
 80015bc:	f7ff f96e 	bl	800089c <__aeabi_ddiv>
 80015c0:	4602      	mov	r2, r0
 80015c2:	460b      	mov	r3, r1
 80015c4:	f607 3148 	addw	r1, r7, #2888	@ 0xb48
 80015c8:	e9c1 2300 	strd	r2, r3, [r1]
	  printf ("x:%d  sin:%f sinf:%f arm_sin:%f cordic_sin:%f\r\n", x, sin(radian), sinf(radian), arm_sin_f32(radian), cordic_q31_sin(radian));
 80015cc:	f8b7 6b56 	ldrh.w	r6, [r7, #2902]	@ 0xb56
 80015d0:	f607 3348 	addw	r3, r7, #2888	@ 0xb48
 80015d4:	ed93 0b00 	vldr	d0, [r3]
 80015d8:	f005 fe3e 	bl	8007258 <sin>
 80015dc:	ec5b ab10 	vmov	sl, fp, d0
 80015e0:	f607 3348 	addw	r3, r7, #2888	@ 0xb48
 80015e4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015e8:	f7ff fb06 	bl	8000bf8 <__aeabi_d2f>
 80015ec:	4603      	mov	r3, r0
 80015ee:	ee00 3a10 	vmov	s0, r3
 80015f2:	f005 fe85 	bl	8007300 <sinf>
 80015f6:	ee10 3a10 	vmov	r3, s0
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7fe ffcc 	bl	8000598 <__aeabi_f2d>
 8001600:	4604      	mov	r4, r0
 8001602:	460d      	mov	r5, r1
 8001604:	f607 3348 	addw	r3, r7, #2888	@ 0xb48
 8001608:	e9d3 0100 	ldrd	r0, r1, [r3]
 800160c:	f7ff faf4 	bl	8000bf8 <__aeabi_d2f>
 8001610:	4603      	mov	r3, r0
 8001612:	ee00 3a10 	vmov	s0, r3
 8001616:	f002 ff97 	bl	8004548 <arm_sin_f32>
 800161a:	ee10 3a10 	vmov	r3, s0
 800161e:	4618      	mov	r0, r3
 8001620:	f7fe ffba 	bl	8000598 <__aeabi_f2d>
 8001624:	4680      	mov	r8, r0
 8001626:	4689      	mov	r9, r1
 8001628:	f607 3348 	addw	r3, r7, #2888	@ 0xb48
 800162c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001630:	f7ff fae2 	bl	8000bf8 <__aeabi_d2f>
 8001634:	4603      	mov	r3, r0
 8001636:	ee00 3a10 	vmov	s0, r3
 800163a:	f7ff fd3d 	bl	80010b8 <cordic_q31_sin>
 800163e:	ee10 3a10 	vmov	r3, s0
 8001642:	4618      	mov	r0, r3
 8001644:	f7fe ffa8 	bl	8000598 <__aeabi_f2d>
 8001648:	4602      	mov	r2, r0
 800164a:	460b      	mov	r3, r1
 800164c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001650:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001654:	e9cd 4500 	strd	r4, r5, [sp]
 8001658:	4652      	mov	r2, sl
 800165a:	465b      	mov	r3, fp
 800165c:	4631      	mov	r1, r6
 800165e:	4814      	ldr	r0, [pc, #80]	@ (80016b0 <main+0x550>)
 8001660:	f003 fcd2 	bl	8005008 <iprintf>
  for (x=0; x < 360; x+=20) {
 8001664:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 8001668:	3314      	adds	r3, #20
 800166a:	f8a7 3b56 	strh.w	r3, [r7, #2902]	@ 0xb56
 800166e:	f8b7 3b56 	ldrh.w	r3, [r7, #2902]	@ 0xb56
 8001672:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001676:	d389      	bcc.n	800158c <main+0x42c>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <main+0x518>
 800167c:	f3af 8000 	nop.w
 8001680:	7f3321d2 	.word	0x7f3321d2
 8001684:	4022d97c 	.word	0x4022d97c
 8001688:	54442d18 	.word	0x54442d18
 800168c:	401921fb 	.word	0x401921fb
 8001690:	54442d18 	.word	0x54442d18
 8001694:	400921fb 	.word	0x400921fb
 8001698:	40768000 	.word	0x40768000
 800169c:	20000218 	.word	0x20000218
 80016a0:	200001f0 	.word	0x200001f0
 80016a4:	200002fc 	.word	0x200002fc
 80016a8:	08008eec 	.word	0x08008eec
 80016ac:	08008f24 	.word	0x08008f24
 80016b0:	08008f40 	.word	0x08008f40

080016b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b094      	sub	sp, #80	@ 0x50
 80016b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016ba:	f107 0318 	add.w	r3, r7, #24
 80016be:	2238      	movs	r2, #56	@ 0x38
 80016c0:	2100      	movs	r1, #0
 80016c2:	4618      	mov	r0, r3
 80016c4:	f003 fde8 	bl	8005298 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016c8:	1d3b      	adds	r3, r7, #4
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
 80016ce:	605a      	str	r2, [r3, #4]
 80016d0:	609a      	str	r2, [r3, #8]
 80016d2:	60da      	str	r2, [r3, #12]
 80016d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80016d6:	2000      	movs	r0, #0
 80016d8:	f000 ff4e 	bl	8002578 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016dc:	2301      	movs	r3, #1
 80016de:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016e4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016e6:	2302      	movs	r3, #2
 80016e8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016ea:	2303      	movs	r3, #3
 80016ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80016ee:	2302      	movs	r3, #2
 80016f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80016f2:	2355      	movs	r3, #85	@ 0x55
 80016f4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016f6:	2302      	movs	r3, #2
 80016f8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80016fa:	2302      	movs	r3, #2
 80016fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80016fe:	2302      	movs	r3, #2
 8001700:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001702:	f107 0318 	add.w	r3, r7, #24
 8001706:	4618      	mov	r0, r3
 8001708:	f000 ffea 	bl	80026e0 <HAL_RCC_OscConfig>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001712:	f000 f913 	bl	800193c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001716:	230f      	movs	r3, #15
 8001718:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800171a:	2303      	movs	r3, #3
 800171c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800171e:	2300      	movs	r3, #0
 8001720:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001722:	2300      	movs	r3, #0
 8001724:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001726:	2300      	movs	r3, #0
 8001728:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800172a:	1d3b      	adds	r3, r7, #4
 800172c:	2104      	movs	r1, #4
 800172e:	4618      	mov	r0, r3
 8001730:	f001 fae8 	bl	8002d04 <HAL_RCC_ClockConfig>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800173a:	f000 f8ff 	bl	800193c <Error_Handler>
  }
}
 800173e:	bf00      	nop
 8001740:	3750      	adds	r7, #80	@ 0x50
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
	...

08001748 <MX_CORDIC_Init>:
  * @brief CORDIC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CORDIC_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 800174c:	4b06      	ldr	r3, [pc, #24]	@ (8001768 <MX_CORDIC_Init+0x20>)
 800174e:	4a07      	ldr	r2, [pc, #28]	@ (800176c <MX_CORDIC_Init+0x24>)
 8001750:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8001752:	4805      	ldr	r0, [pc, #20]	@ (8001768 <MX_CORDIC_Init+0x20>)
 8001754:	f000 fb58 	bl	8001e08 <HAL_CORDIC_Init>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 800175e:	f000 f8ed 	bl	800193c <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	200001f0 	.word	0x200001f0
 800176c:	40020c00 	.word	0x40020c00

08001770 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001776:	1d3b      	adds	r3, r7, #4
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	605a      	str	r2, [r3, #4]
 800177e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001780:	4b14      	ldr	r3, [pc, #80]	@ (80017d4 <MX_TIM6_Init+0x64>)
 8001782:	4a15      	ldr	r2, [pc, #84]	@ (80017d8 <MX_TIM6_Init+0x68>)
 8001784:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 170-1;
 8001786:	4b13      	ldr	r3, [pc, #76]	@ (80017d4 <MX_TIM6_Init+0x64>)
 8001788:	22a9      	movs	r2, #169	@ 0xa9
 800178a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178c:	4b11      	ldr	r3, [pc, #68]	@ (80017d4 <MX_TIM6_Init+0x64>)
 800178e:	2200      	movs	r2, #0
 8001790:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001792:	4b10      	ldr	r3, [pc, #64]	@ (80017d4 <MX_TIM6_Init+0x64>)
 8001794:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001798:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800179a:	4b0e      	ldr	r3, [pc, #56]	@ (80017d4 <MX_TIM6_Init+0x64>)
 800179c:	2200      	movs	r2, #0
 800179e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80017a0:	480c      	ldr	r0, [pc, #48]	@ (80017d4 <MX_TIM6_Init+0x64>)
 80017a2:	f001 febb 	bl	800351c <HAL_TIM_Base_Init>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80017ac:	f000 f8c6 	bl	800193c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017b0:	2300      	movs	r3, #0
 80017b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017b4:	2300      	movs	r3, #0
 80017b6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80017b8:	1d3b      	adds	r3, r7, #4
 80017ba:	4619      	mov	r1, r3
 80017bc:	4805      	ldr	r0, [pc, #20]	@ (80017d4 <MX_TIM6_Init+0x64>)
 80017be:	f002 f803 	bl	80037c8 <HAL_TIMEx_MasterConfigSynchronization>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80017c8:	f000 f8b8 	bl	800193c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80017cc:	bf00      	nop
 80017ce:	3710      	adds	r7, #16
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	20000218 	.word	0x20000218
 80017d8:	40001000 	.word	0x40001000

080017dc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017e0:	4b22      	ldr	r3, [pc, #136]	@ (800186c <MX_USART1_UART_Init+0x90>)
 80017e2:	4a23      	ldr	r2, [pc, #140]	@ (8001870 <MX_USART1_UART_Init+0x94>)
 80017e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017e6:	4b21      	ldr	r3, [pc, #132]	@ (800186c <MX_USART1_UART_Init+0x90>)
 80017e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017ee:	4b1f      	ldr	r3, [pc, #124]	@ (800186c <MX_USART1_UART_Init+0x90>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017f4:	4b1d      	ldr	r3, [pc, #116]	@ (800186c <MX_USART1_UART_Init+0x90>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017fa:	4b1c      	ldr	r3, [pc, #112]	@ (800186c <MX_USART1_UART_Init+0x90>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001800:	4b1a      	ldr	r3, [pc, #104]	@ (800186c <MX_USART1_UART_Init+0x90>)
 8001802:	220c      	movs	r2, #12
 8001804:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001806:	4b19      	ldr	r3, [pc, #100]	@ (800186c <MX_USART1_UART_Init+0x90>)
 8001808:	2200      	movs	r2, #0
 800180a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800180c:	4b17      	ldr	r3, [pc, #92]	@ (800186c <MX_USART1_UART_Init+0x90>)
 800180e:	2200      	movs	r2, #0
 8001810:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001812:	4b16      	ldr	r3, [pc, #88]	@ (800186c <MX_USART1_UART_Init+0x90>)
 8001814:	2200      	movs	r2, #0
 8001816:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001818:	4b14      	ldr	r3, [pc, #80]	@ (800186c <MX_USART1_UART_Init+0x90>)
 800181a:	2200      	movs	r2, #0
 800181c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800181e:	4b13      	ldr	r3, [pc, #76]	@ (800186c <MX_USART1_UART_Init+0x90>)
 8001820:	2200      	movs	r2, #0
 8001822:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001824:	4811      	ldr	r0, [pc, #68]	@ (800186c <MX_USART1_UART_Init+0x90>)
 8001826:	f002 f851 	bl	80038cc <HAL_UART_Init>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001830:	f000 f884 	bl	800193c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001834:	2100      	movs	r1, #0
 8001836:	480d      	ldr	r0, [pc, #52]	@ (800186c <MX_USART1_UART_Init+0x90>)
 8001838:	f002 fdbc 	bl	80043b4 <HAL_UARTEx_SetTxFifoThreshold>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001842:	f000 f87b 	bl	800193c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001846:	2100      	movs	r1, #0
 8001848:	4808      	ldr	r0, [pc, #32]	@ (800186c <MX_USART1_UART_Init+0x90>)
 800184a:	f002 fdf1 	bl	8004430 <HAL_UARTEx_SetRxFifoThreshold>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001854:	f000 f872 	bl	800193c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001858:	4804      	ldr	r0, [pc, #16]	@ (800186c <MX_USART1_UART_Init+0x90>)
 800185a:	f002 fd72 	bl	8004342 <HAL_UARTEx_DisableFifoMode>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001864:	f000 f86a 	bl	800193c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001868:	bf00      	nop
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000264 	.word	0x20000264
 8001870:	40013800 	.word	0x40013800

08001874 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b08a      	sub	sp, #40	@ 0x28
 8001878:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800187a:	f107 0314 	add.w	r3, r7, #20
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	605a      	str	r2, [r3, #4]
 8001884:	609a      	str	r2, [r3, #8]
 8001886:	60da      	str	r2, [r3, #12]
 8001888:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800188a:	4b2a      	ldr	r3, [pc, #168]	@ (8001934 <MX_GPIO_Init+0xc0>)
 800188c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800188e:	4a29      	ldr	r2, [pc, #164]	@ (8001934 <MX_GPIO_Init+0xc0>)
 8001890:	f043 0304 	orr.w	r3, r3, #4
 8001894:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001896:	4b27      	ldr	r3, [pc, #156]	@ (8001934 <MX_GPIO_Init+0xc0>)
 8001898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800189a:	f003 0304 	and.w	r3, r3, #4
 800189e:	613b      	str	r3, [r7, #16]
 80018a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018a2:	4b24      	ldr	r3, [pc, #144]	@ (8001934 <MX_GPIO_Init+0xc0>)
 80018a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a6:	4a23      	ldr	r2, [pc, #140]	@ (8001934 <MX_GPIO_Init+0xc0>)
 80018a8:	f043 0320 	orr.w	r3, r3, #32
 80018ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018ae:	4b21      	ldr	r3, [pc, #132]	@ (8001934 <MX_GPIO_Init+0xc0>)
 80018b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b2:	f003 0320 	and.w	r3, r3, #32
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001934 <MX_GPIO_Init+0xc0>)
 80018bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018be:	4a1d      	ldr	r2, [pc, #116]	@ (8001934 <MX_GPIO_Init+0xc0>)
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001934 <MX_GPIO_Init+0xc0>)
 80018c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	60bb      	str	r3, [r7, #8]
 80018d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d2:	4b18      	ldr	r3, [pc, #96]	@ (8001934 <MX_GPIO_Init+0xc0>)
 80018d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d6:	4a17      	ldr	r2, [pc, #92]	@ (8001934 <MX_GPIO_Init+0xc0>)
 80018d8:	f043 0302 	orr.w	r3, r3, #2
 80018dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018de:	4b15      	ldr	r3, [pc, #84]	@ (8001934 <MX_GPIO_Init+0xc0>)
 80018e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018e2:	f003 0302 	and.w	r3, r3, #2
 80018e6:	607b      	str	r3, [r7, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80018ea:	2200      	movs	r2, #0
 80018ec:	2140      	movs	r1, #64	@ 0x40
 80018ee:	4812      	ldr	r0, [pc, #72]	@ (8001938 <MX_GPIO_Init+0xc4>)
 80018f0:	f000 fe2a 	bl	8002548 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 80018f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018fe:	2302      	movs	r3, #2
 8001900:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8001902:	f107 0314 	add.w	r3, r7, #20
 8001906:	4619      	mov	r1, r3
 8001908:	480b      	ldr	r0, [pc, #44]	@ (8001938 <MX_GPIO_Init+0xc4>)
 800190a:	f000 fc9b 	bl	8002244 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800190e:	2340      	movs	r3, #64	@ 0x40
 8001910:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001912:	2301      	movs	r3, #1
 8001914:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001916:	2300      	movs	r3, #0
 8001918:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191a:	2300      	movs	r3, #0
 800191c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800191e:	f107 0314 	add.w	r3, r7, #20
 8001922:	4619      	mov	r1, r3
 8001924:	4804      	ldr	r0, [pc, #16]	@ (8001938 <MX_GPIO_Init+0xc4>)
 8001926:	f000 fc8d 	bl	8002244 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800192a:	bf00      	nop
 800192c:	3728      	adds	r7, #40	@ 0x28
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40021000 	.word	0x40021000
 8001938:	48000800 	.word	0x48000800

0800193c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001940:	b672      	cpsid	i
}
 8001942:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001944:	bf00      	nop
 8001946:	e7fd      	b.n	8001944 <Error_Handler+0x8>

08001948 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800194e:	4b0f      	ldr	r3, [pc, #60]	@ (800198c <HAL_MspInit+0x44>)
 8001950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001952:	4a0e      	ldr	r2, [pc, #56]	@ (800198c <HAL_MspInit+0x44>)
 8001954:	f043 0301 	orr.w	r3, r3, #1
 8001958:	6613      	str	r3, [r2, #96]	@ 0x60
 800195a:	4b0c      	ldr	r3, [pc, #48]	@ (800198c <HAL_MspInit+0x44>)
 800195c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	607b      	str	r3, [r7, #4]
 8001964:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001966:	4b09      	ldr	r3, [pc, #36]	@ (800198c <HAL_MspInit+0x44>)
 8001968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800196a:	4a08      	ldr	r2, [pc, #32]	@ (800198c <HAL_MspInit+0x44>)
 800196c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001970:	6593      	str	r3, [r2, #88]	@ 0x58
 8001972:	4b06      	ldr	r3, [pc, #24]	@ (800198c <HAL_MspInit+0x44>)
 8001974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800197a:	603b      	str	r3, [r7, #0]
 800197c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800197e:	f000 fe9f 	bl	80026c0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001982:	bf00      	nop
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	40021000 	.word	0x40021000

08001990 <HAL_CORDIC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcordic: CORDIC handle pointer
  * @retval None
  */
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  if(hcordic->Instance==CORDIC)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a0a      	ldr	r2, [pc, #40]	@ (80019c8 <HAL_CORDIC_MspInit+0x38>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d10b      	bne.n	80019ba <HAL_CORDIC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CORDIC_MspInit 0 */

    /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 80019a2:	4b0a      	ldr	r3, [pc, #40]	@ (80019cc <HAL_CORDIC_MspInit+0x3c>)
 80019a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019a6:	4a09      	ldr	r2, [pc, #36]	@ (80019cc <HAL_CORDIC_MspInit+0x3c>)
 80019a8:	f043 0308 	orr.w	r3, r3, #8
 80019ac:	6493      	str	r3, [r2, #72]	@ 0x48
 80019ae:	4b07      	ldr	r3, [pc, #28]	@ (80019cc <HAL_CORDIC_MspInit+0x3c>)
 80019b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019b2:	f003 0308 	and.w	r3, r3, #8
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CORDIC_MspInit 1 */

  }

}
 80019ba:	bf00      	nop
 80019bc:	3714      	adds	r7, #20
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	40020c00 	.word	0x40020c00
 80019cc:	40021000 	.word	0x40021000

080019d0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001a08 <HAL_TIM_Base_MspInit+0x38>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d10b      	bne.n	80019fa <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80019e2:	4b0a      	ldr	r3, [pc, #40]	@ (8001a0c <HAL_TIM_Base_MspInit+0x3c>)
 80019e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019e6:	4a09      	ldr	r2, [pc, #36]	@ (8001a0c <HAL_TIM_Base_MspInit+0x3c>)
 80019e8:	f043 0310 	orr.w	r3, r3, #16
 80019ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80019ee:	4b07      	ldr	r3, [pc, #28]	@ (8001a0c <HAL_TIM_Base_MspInit+0x3c>)
 80019f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f2:	f003 0310 	and.w	r3, r3, #16
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 80019fa:	bf00      	nop
 80019fc:	3714      	adds	r7, #20
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	40001000 	.word	0x40001000
 8001a0c:	40021000 	.word	0x40021000

08001a10 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b09c      	sub	sp, #112	@ 0x70
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a18:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	605a      	str	r2, [r3, #4]
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	60da      	str	r2, [r3, #12]
 8001a26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a28:	f107 0318 	add.w	r3, r7, #24
 8001a2c:	2244      	movs	r2, #68	@ 0x44
 8001a2e:	2100      	movs	r1, #0
 8001a30:	4618      	mov	r0, r3
 8001a32:	f003 fc31 	bl	8005298 <memset>
  if(huart->Instance==USART1)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a2d      	ldr	r2, [pc, #180]	@ (8001af0 <HAL_UART_MspInit+0xe0>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d153      	bne.n	8001ae8 <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001a40:	2301      	movs	r3, #1
 8001a42:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001a44:	2300      	movs	r3, #0
 8001a46:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a48:	f107 0318 	add.w	r3, r7, #24
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f001 fb75 	bl	800313c <HAL_RCCEx_PeriphCLKConfig>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a58:	f7ff ff70 	bl	800193c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a5c:	4b25      	ldr	r3, [pc, #148]	@ (8001af4 <HAL_UART_MspInit+0xe4>)
 8001a5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a60:	4a24      	ldr	r2, [pc, #144]	@ (8001af4 <HAL_UART_MspInit+0xe4>)
 8001a62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a66:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a68:	4b22      	ldr	r3, [pc, #136]	@ (8001af4 <HAL_UART_MspInit+0xe4>)
 8001a6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a70:	617b      	str	r3, [r7, #20]
 8001a72:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a74:	4b1f      	ldr	r3, [pc, #124]	@ (8001af4 <HAL_UART_MspInit+0xe4>)
 8001a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a78:	4a1e      	ldr	r2, [pc, #120]	@ (8001af4 <HAL_UART_MspInit+0xe4>)
 8001a7a:	f043 0304 	orr.w	r3, r3, #4
 8001a7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a80:	4b1c      	ldr	r3, [pc, #112]	@ (8001af4 <HAL_UART_MspInit+0xe4>)
 8001a82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	613b      	str	r3, [r7, #16]
 8001a8a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8c:	4b19      	ldr	r3, [pc, #100]	@ (8001af4 <HAL_UART_MspInit+0xe4>)
 8001a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a90:	4a18      	ldr	r2, [pc, #96]	@ (8001af4 <HAL_UART_MspInit+0xe4>)
 8001a92:	f043 0301 	orr.w	r3, r3, #1
 8001a96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a98:	4b16      	ldr	r3, [pc, #88]	@ (8001af4 <HAL_UART_MspInit+0xe4>)
 8001a9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a9c:	f003 0301 	and.w	r3, r3, #1
 8001aa0:	60fb      	str	r3, [r7, #12]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001aa4:	2310      	movs	r3, #16
 8001aa6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ab4:	2307      	movs	r3, #7
 8001ab6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ab8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001abc:	4619      	mov	r1, r3
 8001abe:	480e      	ldr	r0, [pc, #56]	@ (8001af8 <HAL_UART_MspInit+0xe8>)
 8001ac0:	f000 fbc0 	bl	8002244 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ac4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ac8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aca:	2302      	movs	r3, #2
 8001acc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ad6:	2307      	movs	r3, #7
 8001ad8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ada:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001ade:	4619      	mov	r1, r3
 8001ae0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ae4:	f000 fbae 	bl	8002244 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001ae8:	bf00      	nop
 8001aea:	3770      	adds	r7, #112	@ 0x70
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	40013800 	.word	0x40013800
 8001af4:	40021000 	.word	0x40021000
 8001af8:	48000800 	.word	0x48000800

08001afc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b00:	bf00      	nop
 8001b02:	e7fd      	b.n	8001b00 <NMI_Handler+0x4>

08001b04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <HardFault_Handler+0x4>

08001b0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <MemManage_Handler+0x4>

08001b14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b18:	bf00      	nop
 8001b1a:	e7fd      	b.n	8001b18 <BusFault_Handler+0x4>

08001b1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b20:	bf00      	nop
 8001b22:	e7fd      	b.n	8001b20 <UsageFault_Handler+0x4>

08001b24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b32:	b480      	push	{r7}
 8001b34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr

08001b4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b52:	f000 f93b 	bl	8001dcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}

08001b5a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	af00      	add	r7, sp, #0
  return 1;
 8001b5e:	2301      	movs	r3, #1
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr

08001b6a <_kill>:

int _kill(int pid, int sig)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b082      	sub	sp, #8
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6078      	str	r0, [r7, #4]
 8001b72:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b74:	f003 fbe2 	bl	800533c <__errno>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2216      	movs	r2, #22
 8001b7c:	601a      	str	r2, [r3, #0]
  return -1;
 8001b7e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}

08001b8a <_exit>:

void _exit (int status)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b082      	sub	sp, #8
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b92:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f7ff ffe7 	bl	8001b6a <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b9c:	bf00      	nop
 8001b9e:	e7fd      	b.n	8001b9c <_exit+0x12>

08001ba0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]
 8001bb0:	e00a      	b.n	8001bc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bb2:	f3af 8000 	nop.w
 8001bb6:	4601      	mov	r1, r0
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	1c5a      	adds	r2, r3, #1
 8001bbc:	60ba      	str	r2, [r7, #8]
 8001bbe:	b2ca      	uxtb	r2, r1
 8001bc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	617b      	str	r3, [r7, #20]
 8001bc8:	697a      	ldr	r2, [r7, #20]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	dbf0      	blt.n	8001bb2 <_read+0x12>
  }

  return len;
 8001bd0:	687b      	ldr	r3, [r7, #4]
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3718      	adds	r7, #24
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <_close>:
  }
  return len;
}

int _close(int file)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	b083      	sub	sp, #12
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001be2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr

08001bf2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	b083      	sub	sp, #12
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
 8001bfa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c02:	605a      	str	r2, [r3, #4]
  return 0;
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <_isatty>:

int _isatty(int file)
{
 8001c12:	b480      	push	{r7}
 8001c14:	b083      	sub	sp, #12
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c1a:	2301      	movs	r3, #1
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	60b9      	str	r1, [r7, #8]
 8001c32:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3714      	adds	r7, #20
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
	...

08001c44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c4c:	4a14      	ldr	r2, [pc, #80]	@ (8001ca0 <_sbrk+0x5c>)
 8001c4e:	4b15      	ldr	r3, [pc, #84]	@ (8001ca4 <_sbrk+0x60>)
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c58:	4b13      	ldr	r3, [pc, #76]	@ (8001ca8 <_sbrk+0x64>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d102      	bne.n	8001c66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c60:	4b11      	ldr	r3, [pc, #68]	@ (8001ca8 <_sbrk+0x64>)
 8001c62:	4a12      	ldr	r2, [pc, #72]	@ (8001cac <_sbrk+0x68>)
 8001c64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c66:	4b10      	ldr	r3, [pc, #64]	@ (8001ca8 <_sbrk+0x64>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d207      	bcs.n	8001c84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c74:	f003 fb62 	bl	800533c <__errno>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	220c      	movs	r2, #12
 8001c7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c7e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c82:	e009      	b.n	8001c98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c84:	4b08      	ldr	r3, [pc, #32]	@ (8001ca8 <_sbrk+0x64>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c8a:	4b07      	ldr	r3, [pc, #28]	@ (8001ca8 <_sbrk+0x64>)
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4413      	add	r3, r2
 8001c92:	4a05      	ldr	r2, [pc, #20]	@ (8001ca8 <_sbrk+0x64>)
 8001c94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c96:	68fb      	ldr	r3, [r7, #12]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3718      	adds	r7, #24
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	20008000 	.word	0x20008000
 8001ca4:	00000400 	.word	0x00000400
 8001ca8:	2000089c 	.word	0x2000089c
 8001cac:	200009f0 	.word	0x200009f0

08001cb0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001cb4:	4b06      	ldr	r3, [pc, #24]	@ (8001cd0 <SystemInit+0x20>)
 8001cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cba:	4a05      	ldr	r2, [pc, #20]	@ (8001cd0 <SystemInit+0x20>)
 8001cbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cc4:	bf00      	nop
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	e000ed00 	.word	0xe000ed00

08001cd4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001cd4:	480d      	ldr	r0, [pc, #52]	@ (8001d0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001cd6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001cd8:	f7ff ffea 	bl	8001cb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cdc:	480c      	ldr	r0, [pc, #48]	@ (8001d10 <LoopForever+0x6>)
  ldr r1, =_edata
 8001cde:	490d      	ldr	r1, [pc, #52]	@ (8001d14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8001d18 <LoopForever+0xe>)
  movs r3, #0
 8001ce2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001ce4:	e002      	b.n	8001cec <LoopCopyDataInit>

08001ce6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ce6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ce8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cea:	3304      	adds	r3, #4

08001cec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cf0:	d3f9      	bcc.n	8001ce6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cf2:	4a0a      	ldr	r2, [pc, #40]	@ (8001d1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cf4:	4c0a      	ldr	r4, [pc, #40]	@ (8001d20 <LoopForever+0x16>)
  movs r3, #0
 8001cf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cf8:	e001      	b.n	8001cfe <LoopFillZerobss>

08001cfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cfc:	3204      	adds	r2, #4

08001cfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d00:	d3fb      	bcc.n	8001cfa <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001d02:	f003 fb21 	bl	8005348 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d06:	f7ff fa2b 	bl	8001160 <main>

08001d0a <LoopForever>:

LoopForever:
    b LoopForever
 8001d0a:	e7fe      	b.n	8001d0a <LoopForever>
  ldr   r0, =_estack
 8001d0c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001d10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d14:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001d18:	0800a0f0 	.word	0x0800a0f0
  ldr r2, =_sbss
 8001d1c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001d20:	200009f0 	.word	0x200009f0

08001d24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d24:	e7fe      	b.n	8001d24 <ADC1_2_IRQHandler>

08001d26 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b082      	sub	sp, #8
 8001d2a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d30:	2003      	movs	r0, #3
 8001d32:	f000 fa55 	bl	80021e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d36:	200f      	movs	r0, #15
 8001d38:	f000 f80e 	bl	8001d58 <HAL_InitTick>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d002      	beq.n	8001d48 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	71fb      	strb	r3, [r7, #7]
 8001d46:	e001      	b.n	8001d4c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d48:	f7ff fdfe 	bl	8001948 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d4c:	79fb      	ldrb	r3, [r7, #7]

}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
	...

08001d58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d60:	2300      	movs	r3, #0
 8001d62:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001d64:	4b16      	ldr	r3, [pc, #88]	@ (8001dc0 <HAL_InitTick+0x68>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d022      	beq.n	8001db2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001d6c:	4b15      	ldr	r3, [pc, #84]	@ (8001dc4 <HAL_InitTick+0x6c>)
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	4b13      	ldr	r3, [pc, #76]	@ (8001dc0 <HAL_InitTick+0x68>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001d78:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d80:	4618      	mov	r0, r3
 8001d82:	f000 fa52 	bl	800222a <HAL_SYSTICK_Config>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d10f      	bne.n	8001dac <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2b0f      	cmp	r3, #15
 8001d90:	d809      	bhi.n	8001da6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d92:	2200      	movs	r2, #0
 8001d94:	6879      	ldr	r1, [r7, #4]
 8001d96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d9a:	f000 fa2c 	bl	80021f6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc8 <HAL_InitTick+0x70>)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6013      	str	r3, [r2, #0]
 8001da4:	e007      	b.n	8001db6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	73fb      	strb	r3, [r7, #15]
 8001daa:	e004      	b.n	8001db6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	73fb      	strb	r3, [r7, #15]
 8001db0:	e001      	b.n	8001db6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001db6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3710      	adds	r7, #16
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	20000008 	.word	0x20000008
 8001dc4:	20000000 	.word	0x20000000
 8001dc8:	20000004 	.word	0x20000004

08001dcc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dd0:	4b05      	ldr	r3, [pc, #20]	@ (8001de8 <HAL_IncTick+0x1c>)
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	4b05      	ldr	r3, [pc, #20]	@ (8001dec <HAL_IncTick+0x20>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4413      	add	r3, r2
 8001dda:	4a03      	ldr	r2, [pc, #12]	@ (8001de8 <HAL_IncTick+0x1c>)
 8001ddc:	6013      	str	r3, [r2, #0]
}
 8001dde:	bf00      	nop
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	200008a0 	.word	0x200008a0
 8001dec:	20000008 	.word	0x20000008

08001df0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  return uwTick;
 8001df4:	4b03      	ldr	r3, [pc, #12]	@ (8001e04 <HAL_GetTick+0x14>)
 8001df6:	681b      	ldr	r3, [r3, #0]
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	200008a0 	.word	0x200008a0

08001e08 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d101      	bne.n	8001e1a <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e023      	b.n	8001e62 <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d106      	bne.n	8001e34 <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f7ff fdae 	bl	8001990 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2200      	movs	r2, #0
 8001e38:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2200      	movs	r2, #0
 8001e44:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
	...

08001e6c <HAL_CORDIC_Configure>:
  * @param  sConfig pointer to a CORDIC_ConfigTypeDef structure that
  *         contains the CORDIC configuration information.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Configure(CORDIC_HandleTypeDef *hcordic, const CORDIC_ConfigTypeDef *sConfig)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e76:	2300      	movs	r3, #0
 8001e78:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_CORDIC_NBREAD(sConfig->NbRead));
  assert_param(IS_CORDIC_INSIZE(sConfig->InSize));
  assert_param(IS_CORDIC_OUTSIZE(sConfig->OutSize));

  /* Check handle state is ready */
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d11d      	bne.n	8001ec2 <HAL_CORDIC_Configure+0x56>
  {
    /* Apply all configuration parameters in CORDIC control register */
    MODIFY_REG(hcordic->Instance->CSR,                                                         \
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	4b14      	ldr	r3, [pc, #80]	@ (8001ee0 <HAL_CORDIC_Configure+0x74>)
 8001e8e:	4013      	ands	r3, r2
 8001e90:	683a      	ldr	r2, [r7, #0]
 8001e92:	6811      	ldr	r1, [r2, #0]
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	6992      	ldr	r2, [r2, #24]
 8001e98:	4311      	orrs	r1, r2
 8001e9a:	683a      	ldr	r2, [r7, #0]
 8001e9c:	6852      	ldr	r2, [r2, #4]
 8001e9e:	4311      	orrs	r1, r2
 8001ea0:	683a      	ldr	r2, [r7, #0]
 8001ea2:	6912      	ldr	r2, [r2, #16]
 8001ea4:	4311      	orrs	r1, r2
 8001ea6:	683a      	ldr	r2, [r7, #0]
 8001ea8:	6952      	ldr	r2, [r2, #20]
 8001eaa:	4311      	orrs	r1, r2
 8001eac:	683a      	ldr	r2, [r7, #0]
 8001eae:	6892      	ldr	r2, [r2, #8]
 8001eb0:	4311      	orrs	r1, r2
 8001eb2:	683a      	ldr	r2, [r7, #0]
 8001eb4:	68d2      	ldr	r2, [r2, #12]
 8001eb6:	4311      	orrs	r1, r2
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	6812      	ldr	r2, [r2, #0]
 8001ebc:	430b      	orrs	r3, r1
 8001ebe:	6013      	str	r3, [r2, #0]
 8001ec0:	e007      	b.n	8001ed2 <HAL_CORDIC_Configure+0x66>
                sConfig->NbWrite | sConfig->NbRead | sConfig->InSize | sConfig->OutSize));
  }
  else
  {
    /* Set CORDIC error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec6:	f043 0202 	orr.w	r2, r3, #2
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3714      	adds	r7, #20
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	ff87f800 	.word	0xff87f800

08001ee4 <HAL_CORDIC_Calculate>:
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Calculate(CORDIC_HandleTypeDef *hcordic, const int32_t *pInBuff, int32_t *pOutBuff,
                                       uint32_t NbCalc, uint32_t Timeout)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b088      	sub	sp, #32
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]
 8001ef0:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t index;
  const int32_t *p_tmp_in_buff = pInBuff;
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	617b      	str	r3, [r7, #20]
  int32_t *p_tmp_out_buff = pOutBuff;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	613b      	str	r3, [r7, #16]

  /* Check parameters setting */
  if ((pInBuff == NULL) || (pOutBuff == NULL) || (NbCalc == 0U))
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d005      	beq.n	8001f0c <HAL_CORDIC_Calculate+0x28>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d002      	beq.n	8001f0c <HAL_CORDIC_Calculate+0x28>
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d107      	bne.n	8001f1c <HAL_CORDIC_Calculate+0x38>
  {
    /* Update the error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_PARAM;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f10:	f043 0201 	orr.w	r2, r3, #1
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e058      	b.n	8001fce <HAL_CORDIC_Calculate+0xea>
  }

  /* Check handle state is ready */
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d14b      	bne.n	8001fc0 <HAL_CORDIC_Calculate+0xdc>
  {
    /* Reset CORDIC error code */
    hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Change the CORDIC state */
    hcordic->State = HAL_CORDIC_STATE_BUSY;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2202      	movs	r2, #2
 8001f32:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Get tick */
    tickstart = HAL_GetTick();
 8001f36:	f7ff ff5b 	bl	8001df0 <HAL_GetTick>
 8001f3a:	61b8      	str	r0, [r7, #24]

    /* Write of input data in Write Data register, and increment input buffer pointer */
    CORDIC_WriteInDataIncrementPtr(hcordic, &p_tmp_in_buff);
 8001f3c:	f107 0314 	add.w	r3, r7, #20
 8001f40:	4619      	mov	r1, r3
 8001f42:	68f8      	ldr	r0, [r7, #12]
 8001f44:	f000 f847 	bl	8001fd6 <CORDIC_WriteInDataIncrementPtr>

    /* Calculation is started.
       Provide next set of input data, until number of calculation is achieved */
    for (index = (NbCalc - 1U); index > 0U; index--)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	3b01      	subs	r3, #1
 8001f4c:	61fb      	str	r3, [r7, #28]
 8001f4e:	e028      	b.n	8001fa2 <HAL_CORDIC_Calculate+0xbe>
    {
      /* Write of input data in Write Data register, and increment input buffer pointer */
      CORDIC_WriteInDataIncrementPtr(hcordic, &p_tmp_in_buff);
 8001f50:	f107 0314 	add.w	r3, r7, #20
 8001f54:	4619      	mov	r1, r3
 8001f56:	68f8      	ldr	r0, [r7, #12]
 8001f58:	f000 f83d 	bl	8001fd6 <CORDIC_WriteInDataIncrementPtr>

      /* Wait for RRDY flag to be raised */
      do
      {
        /* Check for the Timeout */
        if (Timeout != HAL_MAX_DELAY)
 8001f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f5e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f62:	d010      	beq.n	8001f86 <HAL_CORDIC_Calculate+0xa2>
        {
          if ((HAL_GetTick() - tickstart) > Timeout)
 8001f64:	f7ff ff44 	bl	8001df0 <HAL_GetTick>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d208      	bcs.n	8001f86 <HAL_CORDIC_Calculate+0xa2>
          {
            /* Set CORDIC error code */
            hcordic->ErrorCode = HAL_CORDIC_ERROR_TIMEOUT;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2204      	movs	r2, #4
 8001f78:	625a      	str	r2, [r3, #36]	@ 0x24

            /* Change the CORDIC state */
            hcordic->State = HAL_CORDIC_STATE_READY;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

            /* Return function status */
            return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e023      	b.n	8001fce <HAL_CORDIC_Calculate+0xea>
          }
        }
      } while (HAL_IS_BIT_CLR(hcordic->Instance->CSR, CORDIC_CSR_RRDY));
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	dae5      	bge.n	8001f5c <HAL_CORDIC_Calculate+0x78>

      /* Read output data from Read Data register, and increment output buffer pointer */
      CORDIC_ReadOutDataIncrementPtr(hcordic, &p_tmp_out_buff);
 8001f90:	f107 0310 	add.w	r3, r7, #16
 8001f94:	4619      	mov	r1, r3
 8001f96:	68f8      	ldr	r0, [r7, #12]
 8001f98:	f000 f846 	bl	8002028 <CORDIC_ReadOutDataIncrementPtr>
    for (index = (NbCalc - 1U); index > 0U; index--)
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	61fb      	str	r3, [r7, #28]
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d1d3      	bne.n	8001f50 <HAL_CORDIC_Calculate+0x6c>
    }

    /* Read output data from Read Data register, and increment output buffer pointer */
    CORDIC_ReadOutDataIncrementPtr(hcordic, &p_tmp_out_buff);
 8001fa8:	f107 0310 	add.w	r3, r7, #16
 8001fac:	4619      	mov	r1, r3
 8001fae:	68f8      	ldr	r0, [r7, #12]
 8001fb0:	f000 f83a 	bl	8002028 <CORDIC_ReadOutDataIncrementPtr>

    /* Change the CORDIC state */
    hcordic->State = HAL_CORDIC_STATE_READY;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Return function status */
    return HAL_OK;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	e006      	b.n	8001fce <HAL_CORDIC_Calculate+0xea>
  }
  else
  {
    /* Set CORDIC error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc4:	f043 0202 	orr.w	r2, r3, #2
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
  }
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3720      	adds	r7, #32
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <CORDIC_WriteInDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppInBuff Pointer to pointer to input buffer.
  * @retval none
  */
static void CORDIC_WriteInDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, const int32_t **ppInBuff)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	b083      	sub	sp, #12
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
 8001fde:	6039      	str	r1, [r7, #0]
  /* First write of input data in the Write Data register */
  WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	605a      	str	r2, [r3, #4]

  /* Increment input data pointer */
  (*ppInBuff)++;
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	1d1a      	adds	r2, r3, #4
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	601a      	str	r2, [r3, #0]

  /* Check if second write of input data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NARGS))
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002000:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002004:	d10a      	bne.n	800201c <CORDIC_WriteInDataIncrementPtr+0x46>
  {
    /* Second write of input data in the Write Data register */
    WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]

    /* Increment input data pointer */
    (*ppInBuff)++;
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	1d1a      	adds	r2, r3, #4
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	601a      	str	r2, [r3, #0]
  }
}
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <CORDIC_ReadOutDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppOutBuff Pointer to pointer to output buffer.
  * @retval none
  */
static void CORDIC_ReadOutDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, int32_t **ppOutBuff)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	6039      	str	r1, [r7, #0]
  /* First read of output data from the Read Data register */
  **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	689a      	ldr	r2, [r3, #8]
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	601a      	str	r2, [r3, #0]

  /* Increment output data pointer */
  (*ppOutBuff)++;
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	1d1a      	adds	r2, r3, #4
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	601a      	str	r2, [r3, #0]

  /* Check if second read of output data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NRES))
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002052:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002056:	d10a      	bne.n	800206e <CORDIC_ReadOutDataIncrementPtr+0x46>
  {
    /* Second read of output data from the Read Data register */
    **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	689a      	ldr	r2, [r3, #8]
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	601a      	str	r2, [r3, #0]

    /* Increment output data pointer */
    (*ppOutBuff)++;
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	1d1a      	adds	r2, r3, #4
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	601a      	str	r2, [r3, #0]
  }
}
 800206e:	bf00      	nop
 8002070:	370c      	adds	r7, #12
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
	...

0800207c <__NVIC_SetPriorityGrouping>:
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f003 0307 	and.w	r3, r3, #7
 800208a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800208c:	4b0c      	ldr	r3, [pc, #48]	@ (80020c0 <__NVIC_SetPriorityGrouping+0x44>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002092:	68ba      	ldr	r2, [r7, #8]
 8002094:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002098:	4013      	ands	r3, r2
 800209a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ae:	4a04      	ldr	r2, [pc, #16]	@ (80020c0 <__NVIC_SetPriorityGrouping+0x44>)
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	60d3      	str	r3, [r2, #12]
}
 80020b4:	bf00      	nop
 80020b6:	3714      	adds	r7, #20
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr
 80020c0:	e000ed00 	.word	0xe000ed00

080020c4 <__NVIC_GetPriorityGrouping>:
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020c8:	4b04      	ldr	r3, [pc, #16]	@ (80020dc <__NVIC_GetPriorityGrouping+0x18>)
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	0a1b      	lsrs	r3, r3, #8
 80020ce:	f003 0307 	and.w	r3, r3, #7
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <__NVIC_SetPriority>:
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	6039      	str	r1, [r7, #0]
 80020ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	db0a      	blt.n	800210a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	b2da      	uxtb	r2, r3
 80020f8:	490c      	ldr	r1, [pc, #48]	@ (800212c <__NVIC_SetPriority+0x4c>)
 80020fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fe:	0112      	lsls	r2, r2, #4
 8002100:	b2d2      	uxtb	r2, r2
 8002102:	440b      	add	r3, r1
 8002104:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002108:	e00a      	b.n	8002120 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	b2da      	uxtb	r2, r3
 800210e:	4908      	ldr	r1, [pc, #32]	@ (8002130 <__NVIC_SetPriority+0x50>)
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	f003 030f 	and.w	r3, r3, #15
 8002116:	3b04      	subs	r3, #4
 8002118:	0112      	lsls	r2, r2, #4
 800211a:	b2d2      	uxtb	r2, r2
 800211c:	440b      	add	r3, r1
 800211e:	761a      	strb	r2, [r3, #24]
}
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	e000e100 	.word	0xe000e100
 8002130:	e000ed00 	.word	0xe000ed00

08002134 <NVIC_EncodePriority>:
{
 8002134:	b480      	push	{r7}
 8002136:	b089      	sub	sp, #36	@ 0x24
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	f1c3 0307 	rsb	r3, r3, #7
 800214e:	2b04      	cmp	r3, #4
 8002150:	bf28      	it	cs
 8002152:	2304      	movcs	r3, #4
 8002154:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	3304      	adds	r3, #4
 800215a:	2b06      	cmp	r3, #6
 800215c:	d902      	bls.n	8002164 <NVIC_EncodePriority+0x30>
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	3b03      	subs	r3, #3
 8002162:	e000      	b.n	8002166 <NVIC_EncodePriority+0x32>
 8002164:	2300      	movs	r3, #0
 8002166:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002168:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	43da      	mvns	r2, r3
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	401a      	ands	r2, r3
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800217c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	fa01 f303 	lsl.w	r3, r1, r3
 8002186:	43d9      	mvns	r1, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800218c:	4313      	orrs	r3, r2
}
 800218e:	4618      	mov	r0, r3
 8002190:	3724      	adds	r7, #36	@ 0x24
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
	...

0800219c <SysTick_Config>:
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	3b01      	subs	r3, #1
 80021a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021ac:	d301      	bcc.n	80021b2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80021ae:	2301      	movs	r3, #1
 80021b0:	e00f      	b.n	80021d2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021b2:	4a0a      	ldr	r2, [pc, #40]	@ (80021dc <SysTick_Config+0x40>)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	3b01      	subs	r3, #1
 80021b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021ba:	210f      	movs	r1, #15
 80021bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80021c0:	f7ff ff8e 	bl	80020e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021c4:	4b05      	ldr	r3, [pc, #20]	@ (80021dc <SysTick_Config+0x40>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021ca:	4b04      	ldr	r3, [pc, #16]	@ (80021dc <SysTick_Config+0x40>)
 80021cc:	2207      	movs	r2, #7
 80021ce:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	e000e010 	.word	0xe000e010

080021e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f7ff ff47 	bl	800207c <__NVIC_SetPriorityGrouping>
}
 80021ee:	bf00      	nop
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}

080021f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021f6:	b580      	push	{r7, lr}
 80021f8:	b086      	sub	sp, #24
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	4603      	mov	r3, r0
 80021fe:	60b9      	str	r1, [r7, #8]
 8002200:	607a      	str	r2, [r7, #4]
 8002202:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002204:	f7ff ff5e 	bl	80020c4 <__NVIC_GetPriorityGrouping>
 8002208:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	68b9      	ldr	r1, [r7, #8]
 800220e:	6978      	ldr	r0, [r7, #20]
 8002210:	f7ff ff90 	bl	8002134 <NVIC_EncodePriority>
 8002214:	4602      	mov	r2, r0
 8002216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800221a:	4611      	mov	r1, r2
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff ff5f 	bl	80020e0 <__NVIC_SetPriority>
}
 8002222:	bf00      	nop
 8002224:	3718      	adds	r7, #24
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}

0800222a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	b082      	sub	sp, #8
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7ff ffb2 	bl	800219c <SysTick_Config>
 8002238:	4603      	mov	r3, r0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
	...

08002244 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002244:	b480      	push	{r7}
 8002246:	b087      	sub	sp, #28
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800224e:	2300      	movs	r3, #0
 8002250:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002252:	e15a      	b.n	800250a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	2101      	movs	r1, #1
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	fa01 f303 	lsl.w	r3, r1, r3
 8002260:	4013      	ands	r3, r2
 8002262:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2b00      	cmp	r3, #0
 8002268:	f000 814c 	beq.w	8002504 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f003 0303 	and.w	r3, r3, #3
 8002274:	2b01      	cmp	r3, #1
 8002276:	d005      	beq.n	8002284 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002280:	2b02      	cmp	r3, #2
 8002282:	d130      	bne.n	80022e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	2203      	movs	r2, #3
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	43db      	mvns	r3, r3
 8002296:	693a      	ldr	r2, [r7, #16]
 8002298:	4013      	ands	r3, r2
 800229a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	68da      	ldr	r2, [r3, #12]
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	fa02 f303 	lsl.w	r3, r2, r3
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	693a      	ldr	r2, [r7, #16]
 80022b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80022ba:	2201      	movs	r2, #1
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	43db      	mvns	r3, r3
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	4013      	ands	r3, r2
 80022c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	091b      	lsrs	r3, r3, #4
 80022d0:	f003 0201 	and.w	r2, r3, #1
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	693a      	ldr	r2, [r7, #16]
 80022dc:	4313      	orrs	r3, r2
 80022de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f003 0303 	and.w	r3, r3, #3
 80022ee:	2b03      	cmp	r3, #3
 80022f0:	d017      	beq.n	8002322 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	005b      	lsls	r3, r3, #1
 80022fc:	2203      	movs	r2, #3
 80022fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002302:	43db      	mvns	r3, r3
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	4013      	ands	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	689a      	ldr	r2, [r3, #8]
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	005b      	lsls	r3, r3, #1
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	693a      	ldr	r2, [r7, #16]
 8002318:	4313      	orrs	r3, r2
 800231a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f003 0303 	and.w	r3, r3, #3
 800232a:	2b02      	cmp	r3, #2
 800232c:	d123      	bne.n	8002376 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	08da      	lsrs	r2, r3, #3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	3208      	adds	r2, #8
 8002336:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800233a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	f003 0307 	and.w	r3, r3, #7
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	220f      	movs	r2, #15
 8002346:	fa02 f303 	lsl.w	r3, r2, r3
 800234a:	43db      	mvns	r3, r3
 800234c:	693a      	ldr	r2, [r7, #16]
 800234e:	4013      	ands	r3, r2
 8002350:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	691a      	ldr	r2, [r3, #16]
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	f003 0307 	and.w	r3, r3, #7
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	fa02 f303 	lsl.w	r3, r2, r3
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	4313      	orrs	r3, r2
 8002366:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	08da      	lsrs	r2, r3, #3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	3208      	adds	r2, #8
 8002370:	6939      	ldr	r1, [r7, #16]
 8002372:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	2203      	movs	r2, #3
 8002382:	fa02 f303 	lsl.w	r3, r2, r3
 8002386:	43db      	mvns	r3, r3
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	4013      	ands	r3, r2
 800238c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f003 0203 	and.w	r2, r3, #3
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	fa02 f303 	lsl.w	r3, r2, r3
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	693a      	ldr	r2, [r7, #16]
 80023a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	f000 80a6 	beq.w	8002504 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023b8:	4b5b      	ldr	r3, [pc, #364]	@ (8002528 <HAL_GPIO_Init+0x2e4>)
 80023ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023bc:	4a5a      	ldr	r2, [pc, #360]	@ (8002528 <HAL_GPIO_Init+0x2e4>)
 80023be:	f043 0301 	orr.w	r3, r3, #1
 80023c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80023c4:	4b58      	ldr	r3, [pc, #352]	@ (8002528 <HAL_GPIO_Init+0x2e4>)
 80023c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023c8:	f003 0301 	and.w	r3, r3, #1
 80023cc:	60bb      	str	r3, [r7, #8]
 80023ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023d0:	4a56      	ldr	r2, [pc, #344]	@ (800252c <HAL_GPIO_Init+0x2e8>)
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	089b      	lsrs	r3, r3, #2
 80023d6:	3302      	adds	r3, #2
 80023d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	f003 0303 	and.w	r3, r3, #3
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	220f      	movs	r2, #15
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	43db      	mvns	r3, r3
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	4013      	ands	r3, r2
 80023f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80023fa:	d01f      	beq.n	800243c <HAL_GPIO_Init+0x1f8>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	4a4c      	ldr	r2, [pc, #304]	@ (8002530 <HAL_GPIO_Init+0x2ec>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d019      	beq.n	8002438 <HAL_GPIO_Init+0x1f4>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a4b      	ldr	r2, [pc, #300]	@ (8002534 <HAL_GPIO_Init+0x2f0>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d013      	beq.n	8002434 <HAL_GPIO_Init+0x1f0>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a4a      	ldr	r2, [pc, #296]	@ (8002538 <HAL_GPIO_Init+0x2f4>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d00d      	beq.n	8002430 <HAL_GPIO_Init+0x1ec>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	4a49      	ldr	r2, [pc, #292]	@ (800253c <HAL_GPIO_Init+0x2f8>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d007      	beq.n	800242c <HAL_GPIO_Init+0x1e8>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a48      	ldr	r2, [pc, #288]	@ (8002540 <HAL_GPIO_Init+0x2fc>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d101      	bne.n	8002428 <HAL_GPIO_Init+0x1e4>
 8002424:	2305      	movs	r3, #5
 8002426:	e00a      	b.n	800243e <HAL_GPIO_Init+0x1fa>
 8002428:	2306      	movs	r3, #6
 800242a:	e008      	b.n	800243e <HAL_GPIO_Init+0x1fa>
 800242c:	2304      	movs	r3, #4
 800242e:	e006      	b.n	800243e <HAL_GPIO_Init+0x1fa>
 8002430:	2303      	movs	r3, #3
 8002432:	e004      	b.n	800243e <HAL_GPIO_Init+0x1fa>
 8002434:	2302      	movs	r3, #2
 8002436:	e002      	b.n	800243e <HAL_GPIO_Init+0x1fa>
 8002438:	2301      	movs	r3, #1
 800243a:	e000      	b.n	800243e <HAL_GPIO_Init+0x1fa>
 800243c:	2300      	movs	r3, #0
 800243e:	697a      	ldr	r2, [r7, #20]
 8002440:	f002 0203 	and.w	r2, r2, #3
 8002444:	0092      	lsls	r2, r2, #2
 8002446:	4093      	lsls	r3, r2
 8002448:	693a      	ldr	r2, [r7, #16]
 800244a:	4313      	orrs	r3, r2
 800244c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800244e:	4937      	ldr	r1, [pc, #220]	@ (800252c <HAL_GPIO_Init+0x2e8>)
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	089b      	lsrs	r3, r3, #2
 8002454:	3302      	adds	r3, #2
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800245c:	4b39      	ldr	r3, [pc, #228]	@ (8002544 <HAL_GPIO_Init+0x300>)
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	43db      	mvns	r3, r3
 8002466:	693a      	ldr	r2, [r7, #16]
 8002468:	4013      	ands	r3, r2
 800246a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002474:	2b00      	cmp	r3, #0
 8002476:	d003      	beq.n	8002480 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	4313      	orrs	r3, r2
 800247e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002480:	4a30      	ldr	r2, [pc, #192]	@ (8002544 <HAL_GPIO_Init+0x300>)
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002486:	4b2f      	ldr	r3, [pc, #188]	@ (8002544 <HAL_GPIO_Init+0x300>)
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	43db      	mvns	r3, r3
 8002490:	693a      	ldr	r2, [r7, #16]
 8002492:	4013      	ands	r3, r2
 8002494:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d003      	beq.n	80024aa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80024aa:	4a26      	ldr	r2, [pc, #152]	@ (8002544 <HAL_GPIO_Init+0x300>)
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80024b0:	4b24      	ldr	r3, [pc, #144]	@ (8002544 <HAL_GPIO_Init+0x300>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	43db      	mvns	r3, r3
 80024ba:	693a      	ldr	r2, [r7, #16]
 80024bc:	4013      	ands	r3, r2
 80024be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d003      	beq.n	80024d4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80024cc:	693a      	ldr	r2, [r7, #16]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80024d4:	4a1b      	ldr	r2, [pc, #108]	@ (8002544 <HAL_GPIO_Init+0x300>)
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80024da:	4b1a      	ldr	r3, [pc, #104]	@ (8002544 <HAL_GPIO_Init+0x300>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	43db      	mvns	r3, r3
 80024e4:	693a      	ldr	r2, [r7, #16]
 80024e6:	4013      	ands	r3, r2
 80024e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d003      	beq.n	80024fe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80024f6:	693a      	ldr	r2, [r7, #16]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80024fe:	4a11      	ldr	r2, [pc, #68]	@ (8002544 <HAL_GPIO_Init+0x300>)
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	3301      	adds	r3, #1
 8002508:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	fa22 f303 	lsr.w	r3, r2, r3
 8002514:	2b00      	cmp	r3, #0
 8002516:	f47f ae9d 	bne.w	8002254 <HAL_GPIO_Init+0x10>
  }
}
 800251a:	bf00      	nop
 800251c:	bf00      	nop
 800251e:	371c      	adds	r7, #28
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	40021000 	.word	0x40021000
 800252c:	40010000 	.word	0x40010000
 8002530:	48000400 	.word	0x48000400
 8002534:	48000800 	.word	0x48000800
 8002538:	48000c00 	.word	0x48000c00
 800253c:	48001000 	.word	0x48001000
 8002540:	48001400 	.word	0x48001400
 8002544:	40010400 	.word	0x40010400

08002548 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	460b      	mov	r3, r1
 8002552:	807b      	strh	r3, [r7, #2]
 8002554:	4613      	mov	r3, r2
 8002556:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002558:	787b      	ldrb	r3, [r7, #1]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d003      	beq.n	8002566 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800255e:	887a      	ldrh	r2, [r7, #2]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002564:	e002      	b.n	800256c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002566:	887a      	ldrh	r2, [r7, #2]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002578:	b480      	push	{r7}
 800257a:	b085      	sub	sp, #20
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d141      	bne.n	800260a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002586:	4b4b      	ldr	r3, [pc, #300]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800258e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002592:	d131      	bne.n	80025f8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002594:	4b47      	ldr	r3, [pc, #284]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002596:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800259a:	4a46      	ldr	r2, [pc, #280]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800259c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80025a4:	4b43      	ldr	r3, [pc, #268]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80025ac:	4a41      	ldr	r2, [pc, #260]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80025b4:	4b40      	ldr	r3, [pc, #256]	@ (80026b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2232      	movs	r2, #50	@ 0x32
 80025ba:	fb02 f303 	mul.w	r3, r2, r3
 80025be:	4a3f      	ldr	r2, [pc, #252]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80025c0:	fba2 2303 	umull	r2, r3, r2, r3
 80025c4:	0c9b      	lsrs	r3, r3, #18
 80025c6:	3301      	adds	r3, #1
 80025c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025ca:	e002      	b.n	80025d2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	3b01      	subs	r3, #1
 80025d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025d2:	4b38      	ldr	r3, [pc, #224]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025d4:	695b      	ldr	r3, [r3, #20]
 80025d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025de:	d102      	bne.n	80025e6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d1f2      	bne.n	80025cc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025e6:	4b33      	ldr	r3, [pc, #204]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025e8:	695b      	ldr	r3, [r3, #20]
 80025ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025f2:	d158      	bne.n	80026a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80025f4:	2303      	movs	r3, #3
 80025f6:	e057      	b.n	80026a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025f8:	4b2e      	ldr	r3, [pc, #184]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025fe:	4a2d      	ldr	r2, [pc, #180]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002600:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002604:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002608:	e04d      	b.n	80026a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002610:	d141      	bne.n	8002696 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002612:	4b28      	ldr	r3, [pc, #160]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800261a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800261e:	d131      	bne.n	8002684 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002620:	4b24      	ldr	r3, [pc, #144]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002622:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002626:	4a23      	ldr	r2, [pc, #140]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002628:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800262c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002630:	4b20      	ldr	r3, [pc, #128]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002638:	4a1e      	ldr	r2, [pc, #120]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800263a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800263e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002640:	4b1d      	ldr	r3, [pc, #116]	@ (80026b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2232      	movs	r2, #50	@ 0x32
 8002646:	fb02 f303 	mul.w	r3, r2, r3
 800264a:	4a1c      	ldr	r2, [pc, #112]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800264c:	fba2 2303 	umull	r2, r3, r2, r3
 8002650:	0c9b      	lsrs	r3, r3, #18
 8002652:	3301      	adds	r3, #1
 8002654:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002656:	e002      	b.n	800265e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	3b01      	subs	r3, #1
 800265c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800265e:	4b15      	ldr	r3, [pc, #84]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002660:	695b      	ldr	r3, [r3, #20]
 8002662:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002666:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800266a:	d102      	bne.n	8002672 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d1f2      	bne.n	8002658 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002672:	4b10      	ldr	r3, [pc, #64]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800267a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800267e:	d112      	bne.n	80026a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e011      	b.n	80026a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002684:	4b0b      	ldr	r3, [pc, #44]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002686:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800268a:	4a0a      	ldr	r2, [pc, #40]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800268c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002690:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002694:	e007      	b.n	80026a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002696:	4b07      	ldr	r3, [pc, #28]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800269e:	4a05      	ldr	r2, [pc, #20]	@ (80026b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026a4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80026a6:	2300      	movs	r3, #0
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3714      	adds	r7, #20
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	40007000 	.word	0x40007000
 80026b8:	20000000 	.word	0x20000000
 80026bc:	431bde83 	.word	0x431bde83

080026c0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80026c4:	4b05      	ldr	r3, [pc, #20]	@ (80026dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	4a04      	ldr	r2, [pc, #16]	@ (80026dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80026ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026ce:	6093      	str	r3, [r2, #8]
}
 80026d0:	bf00      	nop
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	40007000 	.word	0x40007000

080026e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b088      	sub	sp, #32
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d101      	bne.n	80026f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e2fe      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0301 	and.w	r3, r3, #1
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d075      	beq.n	80027ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026fe:	4b97      	ldr	r3, [pc, #604]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 030c 	and.w	r3, r3, #12
 8002706:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002708:	4b94      	ldr	r3, [pc, #592]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	f003 0303 	and.w	r3, r3, #3
 8002710:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	2b0c      	cmp	r3, #12
 8002716:	d102      	bne.n	800271e <HAL_RCC_OscConfig+0x3e>
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	2b03      	cmp	r3, #3
 800271c:	d002      	beq.n	8002724 <HAL_RCC_OscConfig+0x44>
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	2b08      	cmp	r3, #8
 8002722:	d10b      	bne.n	800273c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002724:	4b8d      	ldr	r3, [pc, #564]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d05b      	beq.n	80027e8 <HAL_RCC_OscConfig+0x108>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d157      	bne.n	80027e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e2d9      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002744:	d106      	bne.n	8002754 <HAL_RCC_OscConfig+0x74>
 8002746:	4b85      	ldr	r3, [pc, #532]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a84      	ldr	r2, [pc, #528]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 800274c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002750:	6013      	str	r3, [r2, #0]
 8002752:	e01d      	b.n	8002790 <HAL_RCC_OscConfig+0xb0>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800275c:	d10c      	bne.n	8002778 <HAL_RCC_OscConfig+0x98>
 800275e:	4b7f      	ldr	r3, [pc, #508]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a7e      	ldr	r2, [pc, #504]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 8002764:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002768:	6013      	str	r3, [r2, #0]
 800276a:	4b7c      	ldr	r3, [pc, #496]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a7b      	ldr	r2, [pc, #492]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 8002770:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002774:	6013      	str	r3, [r2, #0]
 8002776:	e00b      	b.n	8002790 <HAL_RCC_OscConfig+0xb0>
 8002778:	4b78      	ldr	r3, [pc, #480]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a77      	ldr	r2, [pc, #476]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 800277e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002782:	6013      	str	r3, [r2, #0]
 8002784:	4b75      	ldr	r3, [pc, #468]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a74      	ldr	r2, [pc, #464]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 800278a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800278e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d013      	beq.n	80027c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002798:	f7ff fb2a 	bl	8001df0 <HAL_GetTick>
 800279c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800279e:	e008      	b.n	80027b2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027a0:	f7ff fb26 	bl	8001df0 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b64      	cmp	r3, #100	@ 0x64
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e29e      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027b2:	4b6a      	ldr	r3, [pc, #424]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d0f0      	beq.n	80027a0 <HAL_RCC_OscConfig+0xc0>
 80027be:	e014      	b.n	80027ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c0:	f7ff fb16 	bl	8001df0 <HAL_GetTick>
 80027c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027c6:	e008      	b.n	80027da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027c8:	f7ff fb12 	bl	8001df0 <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	2b64      	cmp	r3, #100	@ 0x64
 80027d4:	d901      	bls.n	80027da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e28a      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027da:	4b60      	ldr	r3, [pc, #384]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d1f0      	bne.n	80027c8 <HAL_RCC_OscConfig+0xe8>
 80027e6:	e000      	b.n	80027ea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d075      	beq.n	80028e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027f6:	4b59      	ldr	r3, [pc, #356]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f003 030c 	and.w	r3, r3, #12
 80027fe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002800:	4b56      	ldr	r3, [pc, #344]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	f003 0303 	and.w	r3, r3, #3
 8002808:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800280a:	69bb      	ldr	r3, [r7, #24]
 800280c:	2b0c      	cmp	r3, #12
 800280e:	d102      	bne.n	8002816 <HAL_RCC_OscConfig+0x136>
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	2b02      	cmp	r3, #2
 8002814:	d002      	beq.n	800281c <HAL_RCC_OscConfig+0x13c>
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	2b04      	cmp	r3, #4
 800281a:	d11f      	bne.n	800285c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800281c:	4b4f      	ldr	r3, [pc, #316]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002824:	2b00      	cmp	r3, #0
 8002826:	d005      	beq.n	8002834 <HAL_RCC_OscConfig+0x154>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d101      	bne.n	8002834 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e25d      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002834:	4b49      	ldr	r3, [pc, #292]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	691b      	ldr	r3, [r3, #16]
 8002840:	061b      	lsls	r3, r3, #24
 8002842:	4946      	ldr	r1, [pc, #280]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 8002844:	4313      	orrs	r3, r2
 8002846:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002848:	4b45      	ldr	r3, [pc, #276]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4618      	mov	r0, r3
 800284e:	f7ff fa83 	bl	8001d58 <HAL_InitTick>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d043      	beq.n	80028e0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e249      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d023      	beq.n	80028ac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002864:	4b3d      	ldr	r3, [pc, #244]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a3c      	ldr	r2, [pc, #240]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 800286a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800286e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002870:	f7ff fabe 	bl	8001df0 <HAL_GetTick>
 8002874:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002876:	e008      	b.n	800288a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002878:	f7ff faba 	bl	8001df0 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b02      	cmp	r3, #2
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e232      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800288a:	4b34      	ldr	r3, [pc, #208]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002892:	2b00      	cmp	r3, #0
 8002894:	d0f0      	beq.n	8002878 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002896:	4b31      	ldr	r3, [pc, #196]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	061b      	lsls	r3, r3, #24
 80028a4:	492d      	ldr	r1, [pc, #180]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	604b      	str	r3, [r1, #4]
 80028aa:	e01a      	b.n	80028e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028ac:	4b2b      	ldr	r3, [pc, #172]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a2a      	ldr	r2, [pc, #168]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 80028b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b8:	f7ff fa9a 	bl	8001df0 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028be:	e008      	b.n	80028d2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028c0:	f7ff fa96 	bl	8001df0 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e20e      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028d2:	4b22      	ldr	r3, [pc, #136]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f0      	bne.n	80028c0 <HAL_RCC_OscConfig+0x1e0>
 80028de:	e000      	b.n	80028e2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028e0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0308 	and.w	r3, r3, #8
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d041      	beq.n	8002972 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	695b      	ldr	r3, [r3, #20]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d01c      	beq.n	8002930 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028f6:	4b19      	ldr	r3, [pc, #100]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 80028f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028fc:	4a17      	ldr	r2, [pc, #92]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 80028fe:	f043 0301 	orr.w	r3, r3, #1
 8002902:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002906:	f7ff fa73 	bl	8001df0 <HAL_GetTick>
 800290a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800290c:	e008      	b.n	8002920 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800290e:	f7ff fa6f 	bl	8001df0 <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	2b02      	cmp	r3, #2
 800291a:	d901      	bls.n	8002920 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	e1e7      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002920:	4b0e      	ldr	r3, [pc, #56]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 8002922:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002926:	f003 0302 	and.w	r3, r3, #2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d0ef      	beq.n	800290e <HAL_RCC_OscConfig+0x22e>
 800292e:	e020      	b.n	8002972 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002930:	4b0a      	ldr	r3, [pc, #40]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 8002932:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002936:	4a09      	ldr	r2, [pc, #36]	@ (800295c <HAL_RCC_OscConfig+0x27c>)
 8002938:	f023 0301 	bic.w	r3, r3, #1
 800293c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002940:	f7ff fa56 	bl	8001df0 <HAL_GetTick>
 8002944:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002946:	e00d      	b.n	8002964 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002948:	f7ff fa52 	bl	8001df0 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	2b02      	cmp	r3, #2
 8002954:	d906      	bls.n	8002964 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002956:	2303      	movs	r3, #3
 8002958:	e1ca      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
 800295a:	bf00      	nop
 800295c:	40021000 	.word	0x40021000
 8002960:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002964:	4b8c      	ldr	r3, [pc, #560]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002966:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800296a:	f003 0302 	and.w	r3, r3, #2
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1ea      	bne.n	8002948 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0304 	and.w	r3, r3, #4
 800297a:	2b00      	cmp	r3, #0
 800297c:	f000 80a6 	beq.w	8002acc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002980:	2300      	movs	r3, #0
 8002982:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002984:	4b84      	ldr	r3, [pc, #528]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002988:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d101      	bne.n	8002994 <HAL_RCC_OscConfig+0x2b4>
 8002990:	2301      	movs	r3, #1
 8002992:	e000      	b.n	8002996 <HAL_RCC_OscConfig+0x2b6>
 8002994:	2300      	movs	r3, #0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d00d      	beq.n	80029b6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800299a:	4b7f      	ldr	r3, [pc, #508]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 800299c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800299e:	4a7e      	ldr	r2, [pc, #504]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 80029a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80029a6:	4b7c      	ldr	r3, [pc, #496]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 80029a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029ae:	60fb      	str	r3, [r7, #12]
 80029b0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80029b2:	2301      	movs	r3, #1
 80029b4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029b6:	4b79      	ldr	r3, [pc, #484]	@ (8002b9c <HAL_RCC_OscConfig+0x4bc>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d118      	bne.n	80029f4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029c2:	4b76      	ldr	r3, [pc, #472]	@ (8002b9c <HAL_RCC_OscConfig+0x4bc>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a75      	ldr	r2, [pc, #468]	@ (8002b9c <HAL_RCC_OscConfig+0x4bc>)
 80029c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029ce:	f7ff fa0f 	bl	8001df0 <HAL_GetTick>
 80029d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029d4:	e008      	b.n	80029e8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029d6:	f7ff fa0b 	bl	8001df0 <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d901      	bls.n	80029e8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e183      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029e8:	4b6c      	ldr	r3, [pc, #432]	@ (8002b9c <HAL_RCC_OscConfig+0x4bc>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d0f0      	beq.n	80029d6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d108      	bne.n	8002a0e <HAL_RCC_OscConfig+0x32e>
 80029fc:	4b66      	ldr	r3, [pc, #408]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 80029fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a02:	4a65      	ldr	r2, [pc, #404]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002a04:	f043 0301 	orr.w	r3, r3, #1
 8002a08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a0c:	e024      	b.n	8002a58 <HAL_RCC_OscConfig+0x378>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	2b05      	cmp	r3, #5
 8002a14:	d110      	bne.n	8002a38 <HAL_RCC_OscConfig+0x358>
 8002a16:	4b60      	ldr	r3, [pc, #384]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a1c:	4a5e      	ldr	r2, [pc, #376]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002a1e:	f043 0304 	orr.w	r3, r3, #4
 8002a22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a26:	4b5c      	ldr	r3, [pc, #368]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a2c:	4a5a      	ldr	r2, [pc, #360]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002a2e:	f043 0301 	orr.w	r3, r3, #1
 8002a32:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a36:	e00f      	b.n	8002a58 <HAL_RCC_OscConfig+0x378>
 8002a38:	4b57      	ldr	r3, [pc, #348]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a3e:	4a56      	ldr	r2, [pc, #344]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002a40:	f023 0301 	bic.w	r3, r3, #1
 8002a44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a48:	4b53      	ldr	r3, [pc, #332]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a4e:	4a52      	ldr	r2, [pc, #328]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002a50:	f023 0304 	bic.w	r3, r3, #4
 8002a54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d016      	beq.n	8002a8e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a60:	f7ff f9c6 	bl	8001df0 <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a66:	e00a      	b.n	8002a7e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a68:	f7ff f9c2 	bl	8001df0 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d901      	bls.n	8002a7e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e138      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a7e:	4b46      	ldr	r3, [pc, #280]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a84:	f003 0302 	and.w	r3, r3, #2
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d0ed      	beq.n	8002a68 <HAL_RCC_OscConfig+0x388>
 8002a8c:	e015      	b.n	8002aba <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a8e:	f7ff f9af 	bl	8001df0 <HAL_GetTick>
 8002a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a94:	e00a      	b.n	8002aac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a96:	f7ff f9ab 	bl	8001df0 <HAL_GetTick>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e121      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002aac:	4b3a      	ldr	r3, [pc, #232]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1ed      	bne.n	8002a96 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002aba:	7ffb      	ldrb	r3, [r7, #31]
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d105      	bne.n	8002acc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ac0:	4b35      	ldr	r3, [pc, #212]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ac4:	4a34      	ldr	r2, [pc, #208]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002ac6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002aca:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0320 	and.w	r3, r3, #32
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d03c      	beq.n	8002b52 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d01c      	beq.n	8002b1a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ae0:	4b2d      	ldr	r3, [pc, #180]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002ae2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ae6:	4a2c      	ldr	r2, [pc, #176]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002ae8:	f043 0301 	orr.w	r3, r3, #1
 8002aec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002af0:	f7ff f97e 	bl	8001df0 <HAL_GetTick>
 8002af4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002af8:	f7ff f97a 	bl	8001df0 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e0f2      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002b0a:	4b23      	ldr	r3, [pc, #140]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002b0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b10:	f003 0302 	and.w	r3, r3, #2
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d0ef      	beq.n	8002af8 <HAL_RCC_OscConfig+0x418>
 8002b18:	e01b      	b.n	8002b52 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002b1a:	4b1f      	ldr	r3, [pc, #124]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002b1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b20:	4a1d      	ldr	r2, [pc, #116]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002b22:	f023 0301 	bic.w	r3, r3, #1
 8002b26:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b2a:	f7ff f961 	bl	8001df0 <HAL_GetTick>
 8002b2e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b30:	e008      	b.n	8002b44 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b32:	f7ff f95d 	bl	8001df0 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d901      	bls.n	8002b44 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e0d5      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b44:	4b14      	ldr	r3, [pc, #80]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002b46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1ef      	bne.n	8002b32 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	69db      	ldr	r3, [r3, #28]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f000 80c9 	beq.w	8002cee <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b5c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f003 030c 	and.w	r3, r3, #12
 8002b64:	2b0c      	cmp	r3, #12
 8002b66:	f000 8083 	beq.w	8002c70 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	69db      	ldr	r3, [r3, #28]
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d15e      	bne.n	8002c30 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b72:	4b09      	ldr	r3, [pc, #36]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a08      	ldr	r2, [pc, #32]	@ (8002b98 <HAL_RCC_OscConfig+0x4b8>)
 8002b78:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b7e:	f7ff f937 	bl	8001df0 <HAL_GetTick>
 8002b82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b84:	e00c      	b.n	8002ba0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b86:	f7ff f933 	bl	8001df0 <HAL_GetTick>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d905      	bls.n	8002ba0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002b94:	2303      	movs	r3, #3
 8002b96:	e0ab      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
 8002b98:	40021000 	.word	0x40021000
 8002b9c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ba0:	4b55      	ldr	r3, [pc, #340]	@ (8002cf8 <HAL_RCC_OscConfig+0x618>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d1ec      	bne.n	8002b86 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bac:	4b52      	ldr	r3, [pc, #328]	@ (8002cf8 <HAL_RCC_OscConfig+0x618>)
 8002bae:	68da      	ldr	r2, [r3, #12]
 8002bb0:	4b52      	ldr	r3, [pc, #328]	@ (8002cfc <HAL_RCC_OscConfig+0x61c>)
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	6a11      	ldr	r1, [r2, #32]
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002bbc:	3a01      	subs	r2, #1
 8002bbe:	0112      	lsls	r2, r2, #4
 8002bc0:	4311      	orrs	r1, r2
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002bc6:	0212      	lsls	r2, r2, #8
 8002bc8:	4311      	orrs	r1, r2
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002bce:	0852      	lsrs	r2, r2, #1
 8002bd0:	3a01      	subs	r2, #1
 8002bd2:	0552      	lsls	r2, r2, #21
 8002bd4:	4311      	orrs	r1, r2
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002bda:	0852      	lsrs	r2, r2, #1
 8002bdc:	3a01      	subs	r2, #1
 8002bde:	0652      	lsls	r2, r2, #25
 8002be0:	4311      	orrs	r1, r2
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002be6:	06d2      	lsls	r2, r2, #27
 8002be8:	430a      	orrs	r2, r1
 8002bea:	4943      	ldr	r1, [pc, #268]	@ (8002cf8 <HAL_RCC_OscConfig+0x618>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bf0:	4b41      	ldr	r3, [pc, #260]	@ (8002cf8 <HAL_RCC_OscConfig+0x618>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a40      	ldr	r2, [pc, #256]	@ (8002cf8 <HAL_RCC_OscConfig+0x618>)
 8002bf6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bfa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002bfc:	4b3e      	ldr	r3, [pc, #248]	@ (8002cf8 <HAL_RCC_OscConfig+0x618>)
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	4a3d      	ldr	r2, [pc, #244]	@ (8002cf8 <HAL_RCC_OscConfig+0x618>)
 8002c02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c06:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c08:	f7ff f8f2 	bl	8001df0 <HAL_GetTick>
 8002c0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c0e:	e008      	b.n	8002c22 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c10:	f7ff f8ee 	bl	8001df0 <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e066      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c22:	4b35      	ldr	r3, [pc, #212]	@ (8002cf8 <HAL_RCC_OscConfig+0x618>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d0f0      	beq.n	8002c10 <HAL_RCC_OscConfig+0x530>
 8002c2e:	e05e      	b.n	8002cee <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c30:	4b31      	ldr	r3, [pc, #196]	@ (8002cf8 <HAL_RCC_OscConfig+0x618>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a30      	ldr	r2, [pc, #192]	@ (8002cf8 <HAL_RCC_OscConfig+0x618>)
 8002c36:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c3c:	f7ff f8d8 	bl	8001df0 <HAL_GetTick>
 8002c40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c42:	e008      	b.n	8002c56 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c44:	f7ff f8d4 	bl	8001df0 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e04c      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c56:	4b28      	ldr	r3, [pc, #160]	@ (8002cf8 <HAL_RCC_OscConfig+0x618>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d1f0      	bne.n	8002c44 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002c62:	4b25      	ldr	r3, [pc, #148]	@ (8002cf8 <HAL_RCC_OscConfig+0x618>)
 8002c64:	68da      	ldr	r2, [r3, #12]
 8002c66:	4924      	ldr	r1, [pc, #144]	@ (8002cf8 <HAL_RCC_OscConfig+0x618>)
 8002c68:	4b25      	ldr	r3, [pc, #148]	@ (8002d00 <HAL_RCC_OscConfig+0x620>)
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	60cb      	str	r3, [r1, #12]
 8002c6e:	e03e      	b.n	8002cee <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	69db      	ldr	r3, [r3, #28]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d101      	bne.n	8002c7c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e039      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002c7c:	4b1e      	ldr	r3, [pc, #120]	@ (8002cf8 <HAL_RCC_OscConfig+0x618>)
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	f003 0203 	and.w	r2, r3, #3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6a1b      	ldr	r3, [r3, #32]
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d12c      	bne.n	8002cea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9a:	3b01      	subs	r3, #1
 8002c9c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d123      	bne.n	8002cea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cac:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d11b      	bne.n	8002cea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cbc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d113      	bne.n	8002cea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ccc:	085b      	lsrs	r3, r3, #1
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d109      	bne.n	8002cea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ce0:	085b      	lsrs	r3, r3, #1
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d001      	beq.n	8002cee <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e000      	b.n	8002cf0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3720      	adds	r7, #32
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	019f800c 	.word	0x019f800c
 8002d00:	feeefffc 	.word	0xfeeefffc

08002d04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b086      	sub	sp, #24
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e11e      	b.n	8002f5a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d1c:	4b91      	ldr	r3, [pc, #580]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 030f 	and.w	r3, r3, #15
 8002d24:	683a      	ldr	r2, [r7, #0]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d910      	bls.n	8002d4c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d2a:	4b8e      	ldr	r3, [pc, #568]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f023 020f 	bic.w	r2, r3, #15
 8002d32:	498c      	ldr	r1, [pc, #560]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d3a:	4b8a      	ldr	r3, [pc, #552]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 030f 	and.w	r3, r3, #15
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d001      	beq.n	8002d4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e106      	b.n	8002f5a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d073      	beq.n	8002e40 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	2b03      	cmp	r3, #3
 8002d5e:	d129      	bne.n	8002db4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d60:	4b81      	ldr	r3, [pc, #516]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d101      	bne.n	8002d70 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e0f4      	b.n	8002f5a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002d70:	f000 f99e 	bl	80030b0 <RCC_GetSysClockFreqFromPLLSource>
 8002d74:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	4a7c      	ldr	r2, [pc, #496]	@ (8002f6c <HAL_RCC_ClockConfig+0x268>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d93f      	bls.n	8002dfe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d7e:	4b7a      	ldr	r3, [pc, #488]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d009      	beq.n	8002d9e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d033      	beq.n	8002dfe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d12f      	bne.n	8002dfe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002d9e:	4b72      	ldr	r3, [pc, #456]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002da6:	4a70      	ldr	r2, [pc, #448]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002da8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002dac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002dae:	2380      	movs	r3, #128	@ 0x80
 8002db0:	617b      	str	r3, [r7, #20]
 8002db2:	e024      	b.n	8002dfe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	2b02      	cmp	r3, #2
 8002dba:	d107      	bne.n	8002dcc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dbc:	4b6a      	ldr	r3, [pc, #424]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d109      	bne.n	8002ddc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e0c6      	b.n	8002f5a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dcc:	4b66      	ldr	r3, [pc, #408]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d101      	bne.n	8002ddc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e0be      	b.n	8002f5a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002ddc:	f000 f8ce 	bl	8002f7c <HAL_RCC_GetSysClockFreq>
 8002de0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	4a61      	ldr	r2, [pc, #388]	@ (8002f6c <HAL_RCC_ClockConfig+0x268>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d909      	bls.n	8002dfe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002dea:	4b5f      	ldr	r3, [pc, #380]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002df2:	4a5d      	ldr	r2, [pc, #372]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002df4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002df8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002dfa:	2380      	movs	r3, #128	@ 0x80
 8002dfc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002dfe:	4b5a      	ldr	r3, [pc, #360]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f023 0203 	bic.w	r2, r3, #3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	4957      	ldr	r1, [pc, #348]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e10:	f7fe ffee 	bl	8001df0 <HAL_GetTick>
 8002e14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e16:	e00a      	b.n	8002e2e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e18:	f7fe ffea 	bl	8001df0 <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e095      	b.n	8002f5a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e2e:	4b4e      	ldr	r3, [pc, #312]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f003 020c 	and.w	r2, r3, #12
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d1eb      	bne.n	8002e18 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0302 	and.w	r3, r3, #2
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d023      	beq.n	8002e94 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0304 	and.w	r3, r3, #4
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d005      	beq.n	8002e64 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e58:	4b43      	ldr	r3, [pc, #268]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	4a42      	ldr	r2, [pc, #264]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002e5e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e62:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0308 	and.w	r3, r3, #8
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d007      	beq.n	8002e80 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002e70:	4b3d      	ldr	r3, [pc, #244]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002e78:	4a3b      	ldr	r2, [pc, #236]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002e7a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e7e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e80:	4b39      	ldr	r3, [pc, #228]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	4936      	ldr	r1, [pc, #216]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	608b      	str	r3, [r1, #8]
 8002e92:	e008      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	2b80      	cmp	r3, #128	@ 0x80
 8002e98:	d105      	bne.n	8002ea6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002e9a:	4b33      	ldr	r3, [pc, #204]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	4a32      	ldr	r2, [pc, #200]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002ea0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002ea4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ea6:	4b2f      	ldr	r3, [pc, #188]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 030f 	and.w	r3, r3, #15
 8002eae:	683a      	ldr	r2, [r7, #0]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d21d      	bcs.n	8002ef0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eb4:	4b2b      	ldr	r3, [pc, #172]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f023 020f 	bic.w	r2, r3, #15
 8002ebc:	4929      	ldr	r1, [pc, #164]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ec4:	f7fe ff94 	bl	8001df0 <HAL_GetTick>
 8002ec8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eca:	e00a      	b.n	8002ee2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ecc:	f7fe ff90 	bl	8001df0 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d901      	bls.n	8002ee2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e03b      	b.n	8002f5a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ee2:	4b20      	ldr	r3, [pc, #128]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 030f 	and.w	r3, r3, #15
 8002eea:	683a      	ldr	r2, [r7, #0]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d1ed      	bne.n	8002ecc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0304 	and.w	r3, r3, #4
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d008      	beq.n	8002f0e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002efc:	4b1a      	ldr	r3, [pc, #104]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	4917      	ldr	r1, [pc, #92]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0308 	and.w	r3, r3, #8
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d009      	beq.n	8002f2e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f1a:	4b13      	ldr	r3, [pc, #76]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	691b      	ldr	r3, [r3, #16]
 8002f26:	00db      	lsls	r3, r3, #3
 8002f28:	490f      	ldr	r1, [pc, #60]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f2e:	f000 f825 	bl	8002f7c <HAL_RCC_GetSysClockFreq>
 8002f32:	4602      	mov	r2, r0
 8002f34:	4b0c      	ldr	r3, [pc, #48]	@ (8002f68 <HAL_RCC_ClockConfig+0x264>)
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	091b      	lsrs	r3, r3, #4
 8002f3a:	f003 030f 	and.w	r3, r3, #15
 8002f3e:	490c      	ldr	r1, [pc, #48]	@ (8002f70 <HAL_RCC_ClockConfig+0x26c>)
 8002f40:	5ccb      	ldrb	r3, [r1, r3]
 8002f42:	f003 031f 	and.w	r3, r3, #31
 8002f46:	fa22 f303 	lsr.w	r3, r2, r3
 8002f4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f74 <HAL_RCC_ClockConfig+0x270>)
 8002f4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f78 <HAL_RCC_ClockConfig+0x274>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7fe ff00 	bl	8001d58 <HAL_InitTick>
 8002f58:	4603      	mov	r3, r0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3718      	adds	r7, #24
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	40022000 	.word	0x40022000
 8002f68:	40021000 	.word	0x40021000
 8002f6c:	04c4b400 	.word	0x04c4b400
 8002f70:	08008f70 	.word	0x08008f70
 8002f74:	20000000 	.word	0x20000000
 8002f78:	20000004 	.word	0x20000004

08002f7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b087      	sub	sp, #28
 8002f80:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002f82:	4b2c      	ldr	r3, [pc, #176]	@ (8003034 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f003 030c 	and.w	r3, r3, #12
 8002f8a:	2b04      	cmp	r3, #4
 8002f8c:	d102      	bne.n	8002f94 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002f8e:	4b2a      	ldr	r3, [pc, #168]	@ (8003038 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f90:	613b      	str	r3, [r7, #16]
 8002f92:	e047      	b.n	8003024 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002f94:	4b27      	ldr	r3, [pc, #156]	@ (8003034 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	f003 030c 	and.w	r3, r3, #12
 8002f9c:	2b08      	cmp	r3, #8
 8002f9e:	d102      	bne.n	8002fa6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002fa0:	4b26      	ldr	r3, [pc, #152]	@ (800303c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002fa2:	613b      	str	r3, [r7, #16]
 8002fa4:	e03e      	b.n	8003024 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002fa6:	4b23      	ldr	r3, [pc, #140]	@ (8003034 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f003 030c 	and.w	r3, r3, #12
 8002fae:	2b0c      	cmp	r3, #12
 8002fb0:	d136      	bne.n	8003020 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002fb2:	4b20      	ldr	r3, [pc, #128]	@ (8003034 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	f003 0303 	and.w	r3, r3, #3
 8002fba:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002fbc:	4b1d      	ldr	r3, [pc, #116]	@ (8003034 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	091b      	lsrs	r3, r3, #4
 8002fc2:	f003 030f 	and.w	r3, r3, #15
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2b03      	cmp	r3, #3
 8002fce:	d10c      	bne.n	8002fea <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002fd0:	4a1a      	ldr	r2, [pc, #104]	@ (800303c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd8:	4a16      	ldr	r2, [pc, #88]	@ (8003034 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fda:	68d2      	ldr	r2, [r2, #12]
 8002fdc:	0a12      	lsrs	r2, r2, #8
 8002fde:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002fe2:	fb02 f303 	mul.w	r3, r2, r3
 8002fe6:	617b      	str	r3, [r7, #20]
      break;
 8002fe8:	e00c      	b.n	8003004 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002fea:	4a13      	ldr	r2, [pc, #76]	@ (8003038 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ff2:	4a10      	ldr	r2, [pc, #64]	@ (8003034 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ff4:	68d2      	ldr	r2, [r2, #12]
 8002ff6:	0a12      	lsrs	r2, r2, #8
 8002ff8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002ffc:	fb02 f303 	mul.w	r3, r2, r3
 8003000:	617b      	str	r3, [r7, #20]
      break;
 8003002:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003004:	4b0b      	ldr	r3, [pc, #44]	@ (8003034 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	0e5b      	lsrs	r3, r3, #25
 800300a:	f003 0303 	and.w	r3, r3, #3
 800300e:	3301      	adds	r3, #1
 8003010:	005b      	lsls	r3, r3, #1
 8003012:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003014:	697a      	ldr	r2, [r7, #20]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	fbb2 f3f3 	udiv	r3, r2, r3
 800301c:	613b      	str	r3, [r7, #16]
 800301e:	e001      	b.n	8003024 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003020:	2300      	movs	r3, #0
 8003022:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003024:	693b      	ldr	r3, [r7, #16]
}
 8003026:	4618      	mov	r0, r3
 8003028:	371c      	adds	r7, #28
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	40021000 	.word	0x40021000
 8003038:	00f42400 	.word	0x00f42400
 800303c:	007a1200 	.word	0x007a1200

08003040 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003044:	4b03      	ldr	r3, [pc, #12]	@ (8003054 <HAL_RCC_GetHCLKFreq+0x14>)
 8003046:	681b      	ldr	r3, [r3, #0]
}
 8003048:	4618      	mov	r0, r3
 800304a:	46bd      	mov	sp, r7
 800304c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop
 8003054:	20000000 	.word	0x20000000

08003058 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800305c:	f7ff fff0 	bl	8003040 <HAL_RCC_GetHCLKFreq>
 8003060:	4602      	mov	r2, r0
 8003062:	4b06      	ldr	r3, [pc, #24]	@ (800307c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	0a1b      	lsrs	r3, r3, #8
 8003068:	f003 0307 	and.w	r3, r3, #7
 800306c:	4904      	ldr	r1, [pc, #16]	@ (8003080 <HAL_RCC_GetPCLK1Freq+0x28>)
 800306e:	5ccb      	ldrb	r3, [r1, r3]
 8003070:	f003 031f 	and.w	r3, r3, #31
 8003074:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003078:	4618      	mov	r0, r3
 800307a:	bd80      	pop	{r7, pc}
 800307c:	40021000 	.word	0x40021000
 8003080:	08008f80 	.word	0x08008f80

08003084 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003088:	f7ff ffda 	bl	8003040 <HAL_RCC_GetHCLKFreq>
 800308c:	4602      	mov	r2, r0
 800308e:	4b06      	ldr	r3, [pc, #24]	@ (80030a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	0adb      	lsrs	r3, r3, #11
 8003094:	f003 0307 	and.w	r3, r3, #7
 8003098:	4904      	ldr	r1, [pc, #16]	@ (80030ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800309a:	5ccb      	ldrb	r3, [r1, r3]
 800309c:	f003 031f 	and.w	r3, r3, #31
 80030a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	40021000 	.word	0x40021000
 80030ac:	08008f80 	.word	0x08008f80

080030b0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b087      	sub	sp, #28
 80030b4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80030b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030b8:	68db      	ldr	r3, [r3, #12]
 80030ba:	f003 0303 	and.w	r3, r3, #3
 80030be:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	091b      	lsrs	r3, r3, #4
 80030c6:	f003 030f 	and.w	r3, r3, #15
 80030ca:	3301      	adds	r3, #1
 80030cc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	2b03      	cmp	r3, #3
 80030d2:	d10c      	bne.n	80030ee <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80030d4:	4a17      	ldr	r2, [pc, #92]	@ (8003134 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030dc:	4a14      	ldr	r2, [pc, #80]	@ (8003130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030de:	68d2      	ldr	r2, [r2, #12]
 80030e0:	0a12      	lsrs	r2, r2, #8
 80030e2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80030e6:	fb02 f303 	mul.w	r3, r2, r3
 80030ea:	617b      	str	r3, [r7, #20]
    break;
 80030ec:	e00c      	b.n	8003108 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80030ee:	4a12      	ldr	r2, [pc, #72]	@ (8003138 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f6:	4a0e      	ldr	r2, [pc, #56]	@ (8003130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030f8:	68d2      	ldr	r2, [r2, #12]
 80030fa:	0a12      	lsrs	r2, r2, #8
 80030fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003100:	fb02 f303 	mul.w	r3, r2, r3
 8003104:	617b      	str	r3, [r7, #20]
    break;
 8003106:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003108:	4b09      	ldr	r3, [pc, #36]	@ (8003130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	0e5b      	lsrs	r3, r3, #25
 800310e:	f003 0303 	and.w	r3, r3, #3
 8003112:	3301      	adds	r3, #1
 8003114:	005b      	lsls	r3, r3, #1
 8003116:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003118:	697a      	ldr	r2, [r7, #20]
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003120:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003122:	687b      	ldr	r3, [r7, #4]
}
 8003124:	4618      	mov	r0, r3
 8003126:	371c      	adds	r7, #28
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr
 8003130:	40021000 	.word	0x40021000
 8003134:	007a1200 	.word	0x007a1200
 8003138:	00f42400 	.word	0x00f42400

0800313c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b086      	sub	sp, #24
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003144:	2300      	movs	r3, #0
 8003146:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003148:	2300      	movs	r3, #0
 800314a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003154:	2b00      	cmp	r3, #0
 8003156:	f000 8098 	beq.w	800328a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800315a:	2300      	movs	r3, #0
 800315c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800315e:	4b43      	ldr	r3, [pc, #268]	@ (800326c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003162:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d10d      	bne.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800316a:	4b40      	ldr	r3, [pc, #256]	@ (800326c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800316c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800316e:	4a3f      	ldr	r2, [pc, #252]	@ (800326c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003170:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003174:	6593      	str	r3, [r2, #88]	@ 0x58
 8003176:	4b3d      	ldr	r3, [pc, #244]	@ (800326c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800317a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800317e:	60bb      	str	r3, [r7, #8]
 8003180:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003182:	2301      	movs	r3, #1
 8003184:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003186:	4b3a      	ldr	r3, [pc, #232]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a39      	ldr	r2, [pc, #228]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800318c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003190:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003192:	f7fe fe2d 	bl	8001df0 <HAL_GetTick>
 8003196:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003198:	e009      	b.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800319a:	f7fe fe29 	bl	8001df0 <HAL_GetTick>
 800319e:	4602      	mov	r2, r0
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	d902      	bls.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80031a8:	2303      	movs	r3, #3
 80031aa:	74fb      	strb	r3, [r7, #19]
        break;
 80031ac:	e005      	b.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80031ae:	4b30      	ldr	r3, [pc, #192]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d0ef      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80031ba:	7cfb      	ldrb	r3, [r7, #19]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d159      	bne.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80031c0:	4b2a      	ldr	r3, [pc, #168]	@ (800326c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031ca:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d01e      	beq.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d019      	beq.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80031dc:	4b23      	ldr	r3, [pc, #140]	@ (800326c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80031e8:	4b20      	ldr	r3, [pc, #128]	@ (800326c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ee:	4a1f      	ldr	r2, [pc, #124]	@ (800326c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80031f8:	4b1c      	ldr	r3, [pc, #112]	@ (800326c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031fe:	4a1b      	ldr	r2, [pc, #108]	@ (800326c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003200:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003204:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003208:	4a18      	ldr	r2, [pc, #96]	@ (800326c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	2b00      	cmp	r3, #0
 8003218:	d016      	beq.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800321a:	f7fe fde9 	bl	8001df0 <HAL_GetTick>
 800321e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003220:	e00b      	b.n	800323a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003222:	f7fe fde5 	bl	8001df0 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003230:	4293      	cmp	r3, r2
 8003232:	d902      	bls.n	800323a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	74fb      	strb	r3, [r7, #19]
            break;
 8003238:	e006      	b.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800323a:	4b0c      	ldr	r3, [pc, #48]	@ (800326c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800323c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003240:	f003 0302 	and.w	r3, r3, #2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d0ec      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003248:	7cfb      	ldrb	r3, [r7, #19]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10b      	bne.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800324e:	4b07      	ldr	r3, [pc, #28]	@ (800326c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003250:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003254:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325c:	4903      	ldr	r1, [pc, #12]	@ (800326c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800325e:	4313      	orrs	r3, r2
 8003260:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003264:	e008      	b.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003266:	7cfb      	ldrb	r3, [r7, #19]
 8003268:	74bb      	strb	r3, [r7, #18]
 800326a:	e005      	b.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800326c:	40021000 	.word	0x40021000
 8003270:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003274:	7cfb      	ldrb	r3, [r7, #19]
 8003276:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003278:	7c7b      	ldrb	r3, [r7, #17]
 800327a:	2b01      	cmp	r3, #1
 800327c:	d105      	bne.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800327e:	4ba6      	ldr	r3, [pc, #664]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003282:	4aa5      	ldr	r2, [pc, #660]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003284:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003288:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	2b00      	cmp	r3, #0
 8003294:	d00a      	beq.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003296:	4ba0      	ldr	r3, [pc, #640]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003298:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800329c:	f023 0203 	bic.w	r2, r3, #3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	499c      	ldr	r1, [pc, #624]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0302 	and.w	r3, r3, #2
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d00a      	beq.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80032b8:	4b97      	ldr	r3, [pc, #604]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032be:	f023 020c 	bic.w	r2, r3, #12
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	4994      	ldr	r1, [pc, #592]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0304 	and.w	r3, r3, #4
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d00a      	beq.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80032da:	4b8f      	ldr	r3, [pc, #572]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032e0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	498b      	ldr	r1, [pc, #556]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032ea:	4313      	orrs	r3, r2
 80032ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0308 	and.w	r3, r3, #8
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d00a      	beq.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80032fc:	4b86      	ldr	r3, [pc, #536]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003302:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	4983      	ldr	r1, [pc, #524]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800330c:	4313      	orrs	r3, r2
 800330e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0320 	and.w	r3, r3, #32
 800331a:	2b00      	cmp	r3, #0
 800331c:	d00a      	beq.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800331e:	4b7e      	ldr	r3, [pc, #504]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003324:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	695b      	ldr	r3, [r3, #20]
 800332c:	497a      	ldr	r1, [pc, #488]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800332e:	4313      	orrs	r3, r2
 8003330:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800333c:	2b00      	cmp	r3, #0
 800333e:	d00a      	beq.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003340:	4b75      	ldr	r3, [pc, #468]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003346:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	4972      	ldr	r1, [pc, #456]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003350:	4313      	orrs	r3, r2
 8003352:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800335e:	2b00      	cmp	r3, #0
 8003360:	d00a      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003362:	4b6d      	ldr	r3, [pc, #436]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003368:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	69db      	ldr	r3, [r3, #28]
 8003370:	4969      	ldr	r1, [pc, #420]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003372:	4313      	orrs	r3, r2
 8003374:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003380:	2b00      	cmp	r3, #0
 8003382:	d00a      	beq.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003384:	4b64      	ldr	r3, [pc, #400]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800338a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a1b      	ldr	r3, [r3, #32]
 8003392:	4961      	ldr	r1, [pc, #388]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003394:	4313      	orrs	r3, r2
 8003396:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d00a      	beq.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033a6:	4b5c      	ldr	r3, [pc, #368]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b4:	4958      	ldr	r1, [pc, #352]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d015      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80033c8:	4b53      	ldr	r3, [pc, #332]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d6:	4950      	ldr	r1, [pc, #320]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033d8:	4313      	orrs	r3, r2
 80033da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033e6:	d105      	bne.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033e8:	4b4b      	ldr	r3, [pc, #300]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	4a4a      	ldr	r2, [pc, #296]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033f2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d015      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003400:	4b45      	ldr	r3, [pc, #276]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003406:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800340e:	4942      	ldr	r1, [pc, #264]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003410:	4313      	orrs	r3, r2
 8003412:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800341a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800341e:	d105      	bne.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003420:	4b3d      	ldr	r3, [pc, #244]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	4a3c      	ldr	r2, [pc, #240]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003426:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800342a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d015      	beq.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003438:	4b37      	ldr	r3, [pc, #220]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800343a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800343e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003446:	4934      	ldr	r1, [pc, #208]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003448:	4313      	orrs	r3, r2
 800344a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003452:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003456:	d105      	bne.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003458:	4b2f      	ldr	r3, [pc, #188]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	4a2e      	ldr	r2, [pc, #184]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800345e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003462:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d015      	beq.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003470:	4b29      	ldr	r3, [pc, #164]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003476:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800347e:	4926      	ldr	r1, [pc, #152]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003480:	4313      	orrs	r3, r2
 8003482:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800348a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800348e:	d105      	bne.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003490:	4b21      	ldr	r3, [pc, #132]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	4a20      	ldr	r2, [pc, #128]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003496:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800349a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d015      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80034a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034b6:	4918      	ldr	r1, [pc, #96]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034c6:	d105      	bne.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034c8:	4b13      	ldr	r3, [pc, #76]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	4a12      	ldr	r2, [pc, #72]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034d2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d015      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80034e0:	4b0d      	ldr	r3, [pc, #52]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034e6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034ee:	490a      	ldr	r1, [pc, #40]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034f0:	4313      	orrs	r3, r2
 80034f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034fe:	d105      	bne.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003500:	4b05      	ldr	r3, [pc, #20]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	4a04      	ldr	r2, [pc, #16]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003506:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800350a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800350c:	7cbb      	ldrb	r3, [r7, #18]
}
 800350e:	4618      	mov	r0, r3
 8003510:	3718      	adds	r7, #24
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	40021000 	.word	0x40021000

0800351c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d101      	bne.n	800352e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e049      	b.n	80035c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	d106      	bne.n	8003548 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2200      	movs	r2, #0
 800353e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f7fe fa44 	bl	80019d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2202      	movs	r2, #2
 800354c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	3304      	adds	r3, #4
 8003558:	4619      	mov	r1, r3
 800355a:	4610      	mov	r0, r2
 800355c:	f000 f898 	bl	8003690 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2201      	movs	r2, #1
 80035a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3708      	adds	r7, #8
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
	...

080035cc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d001      	beq.n	80035e4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e042      	b.n	800366a <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2202      	movs	r2, #2
 80035e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a21      	ldr	r2, [pc, #132]	@ (8003678 <HAL_TIM_Base_Start+0xac>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d018      	beq.n	8003628 <HAL_TIM_Base_Start+0x5c>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035fe:	d013      	beq.n	8003628 <HAL_TIM_Base_Start+0x5c>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a1d      	ldr	r2, [pc, #116]	@ (800367c <HAL_TIM_Base_Start+0xb0>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d00e      	beq.n	8003628 <HAL_TIM_Base_Start+0x5c>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a1c      	ldr	r2, [pc, #112]	@ (8003680 <HAL_TIM_Base_Start+0xb4>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d009      	beq.n	8003628 <HAL_TIM_Base_Start+0x5c>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a1a      	ldr	r2, [pc, #104]	@ (8003684 <HAL_TIM_Base_Start+0xb8>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d004      	beq.n	8003628 <HAL_TIM_Base_Start+0x5c>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a19      	ldr	r2, [pc, #100]	@ (8003688 <HAL_TIM_Base_Start+0xbc>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d115      	bne.n	8003654 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	689a      	ldr	r2, [r3, #8]
 800362e:	4b17      	ldr	r3, [pc, #92]	@ (800368c <HAL_TIM_Base_Start+0xc0>)
 8003630:	4013      	ands	r3, r2
 8003632:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2b06      	cmp	r3, #6
 8003638:	d015      	beq.n	8003666 <HAL_TIM_Base_Start+0x9a>
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003640:	d011      	beq.n	8003666 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f042 0201 	orr.w	r2, r2, #1
 8003650:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003652:	e008      	b.n	8003666 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f042 0201 	orr.w	r2, r2, #1
 8003662:	601a      	str	r2, [r3, #0]
 8003664:	e000      	b.n	8003668 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003666:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	3714      	adds	r7, #20
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	40012c00 	.word	0x40012c00
 800367c:	40000400 	.word	0x40000400
 8003680:	40000800 	.word	0x40000800
 8003684:	40013400 	.word	0x40013400
 8003688:	40014000 	.word	0x40014000
 800368c:	00010007 	.word	0x00010007

08003690 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003690:	b480      	push	{r7}
 8003692:	b085      	sub	sp, #20
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	4a42      	ldr	r2, [pc, #264]	@ (80037ac <TIM_Base_SetConfig+0x11c>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d00f      	beq.n	80036c8 <TIM_Base_SetConfig+0x38>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036ae:	d00b      	beq.n	80036c8 <TIM_Base_SetConfig+0x38>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	4a3f      	ldr	r2, [pc, #252]	@ (80037b0 <TIM_Base_SetConfig+0x120>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d007      	beq.n	80036c8 <TIM_Base_SetConfig+0x38>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	4a3e      	ldr	r2, [pc, #248]	@ (80037b4 <TIM_Base_SetConfig+0x124>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d003      	beq.n	80036c8 <TIM_Base_SetConfig+0x38>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	4a3d      	ldr	r2, [pc, #244]	@ (80037b8 <TIM_Base_SetConfig+0x128>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d108      	bne.n	80036da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	68fa      	ldr	r2, [r7, #12]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a33      	ldr	r2, [pc, #204]	@ (80037ac <TIM_Base_SetConfig+0x11c>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d01b      	beq.n	800371a <TIM_Base_SetConfig+0x8a>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036e8:	d017      	beq.n	800371a <TIM_Base_SetConfig+0x8a>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a30      	ldr	r2, [pc, #192]	@ (80037b0 <TIM_Base_SetConfig+0x120>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d013      	beq.n	800371a <TIM_Base_SetConfig+0x8a>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a2f      	ldr	r2, [pc, #188]	@ (80037b4 <TIM_Base_SetConfig+0x124>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d00f      	beq.n	800371a <TIM_Base_SetConfig+0x8a>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a2e      	ldr	r2, [pc, #184]	@ (80037b8 <TIM_Base_SetConfig+0x128>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d00b      	beq.n	800371a <TIM_Base_SetConfig+0x8a>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4a2d      	ldr	r2, [pc, #180]	@ (80037bc <TIM_Base_SetConfig+0x12c>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d007      	beq.n	800371a <TIM_Base_SetConfig+0x8a>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a2c      	ldr	r2, [pc, #176]	@ (80037c0 <TIM_Base_SetConfig+0x130>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d003      	beq.n	800371a <TIM_Base_SetConfig+0x8a>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a2b      	ldr	r2, [pc, #172]	@ (80037c4 <TIM_Base_SetConfig+0x134>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d108      	bne.n	800372c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003720:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	4313      	orrs	r3, r2
 800372a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	4313      	orrs	r3, r2
 8003738:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	689a      	ldr	r2, [r3, #8]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	4a16      	ldr	r2, [pc, #88]	@ (80037ac <TIM_Base_SetConfig+0x11c>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d00f      	beq.n	8003778 <TIM_Base_SetConfig+0xe8>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	4a17      	ldr	r2, [pc, #92]	@ (80037b8 <TIM_Base_SetConfig+0x128>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d00b      	beq.n	8003778 <TIM_Base_SetConfig+0xe8>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4a16      	ldr	r2, [pc, #88]	@ (80037bc <TIM_Base_SetConfig+0x12c>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d007      	beq.n	8003778 <TIM_Base_SetConfig+0xe8>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	4a15      	ldr	r2, [pc, #84]	@ (80037c0 <TIM_Base_SetConfig+0x130>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d003      	beq.n	8003778 <TIM_Base_SetConfig+0xe8>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	4a14      	ldr	r2, [pc, #80]	@ (80037c4 <TIM_Base_SetConfig+0x134>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d103      	bne.n	8003780 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	691a      	ldr	r2, [r3, #16]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	f003 0301 	and.w	r3, r3, #1
 800378e:	2b01      	cmp	r3, #1
 8003790:	d105      	bne.n	800379e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	f023 0201 	bic.w	r2, r3, #1
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	611a      	str	r2, [r3, #16]
  }
}
 800379e:	bf00      	nop
 80037a0:	3714      	adds	r7, #20
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	40012c00 	.word	0x40012c00
 80037b0:	40000400 	.word	0x40000400
 80037b4:	40000800 	.word	0x40000800
 80037b8:	40013400 	.word	0x40013400
 80037bc:	40014000 	.word	0x40014000
 80037c0:	40014400 	.word	0x40014400
 80037c4:	40014800 	.word	0x40014800

080037c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b085      	sub	sp, #20
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d101      	bne.n	80037e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037dc:	2302      	movs	r3, #2
 80037de:	e065      	b.n	80038ac <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2202      	movs	r2, #2
 80037ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a2c      	ldr	r2, [pc, #176]	@ (80038b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d004      	beq.n	8003814 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a2b      	ldr	r2, [pc, #172]	@ (80038bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d108      	bne.n	8003826 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800381a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	4313      	orrs	r3, r2
 8003824:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800382c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003830:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	4313      	orrs	r3, r2
 800383a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a1b      	ldr	r2, [pc, #108]	@ (80038b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d018      	beq.n	8003880 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003856:	d013      	beq.n	8003880 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a18      	ldr	r2, [pc, #96]	@ (80038c0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d00e      	beq.n	8003880 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a17      	ldr	r2, [pc, #92]	@ (80038c4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d009      	beq.n	8003880 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a12      	ldr	r2, [pc, #72]	@ (80038bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d004      	beq.n	8003880 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a13      	ldr	r2, [pc, #76]	@ (80038c8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d10c      	bne.n	800389a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003886:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	68ba      	ldr	r2, [r7, #8]
 800388e:	4313      	orrs	r3, r2
 8003890:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68ba      	ldr	r2, [r7, #8]
 8003898:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2201      	movs	r2, #1
 800389e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3714      	adds	r7, #20
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr
 80038b8:	40012c00 	.word	0x40012c00
 80038bc:	40013400 	.word	0x40013400
 80038c0:	40000400 	.word	0x40000400
 80038c4:	40000800 	.word	0x40000800
 80038c8:	40014000 	.word	0x40014000

080038cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d101      	bne.n	80038de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e042      	b.n	8003964 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d106      	bne.n	80038f6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f7fe f88d 	bl	8001a10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2224      	movs	r2, #36	@ 0x24
 80038fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f022 0201 	bic.w	r2, r2, #1
 800390c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003912:	2b00      	cmp	r3, #0
 8003914:	d002      	beq.n	800391c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f000 faf4 	bl	8003f04 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 f825 	bl	800396c <UART_SetConfig>
 8003922:	4603      	mov	r3, r0
 8003924:	2b01      	cmp	r3, #1
 8003926:	d101      	bne.n	800392c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e01b      	b.n	8003964 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	685a      	ldr	r2, [r3, #4]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800393a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	689a      	ldr	r2, [r3, #8]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800394a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f042 0201 	orr.w	r2, r2, #1
 800395a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f000 fb73 	bl	8004048 <UART_CheckIdleState>
 8003962:	4603      	mov	r3, r0
}
 8003964:	4618      	mov	r0, r3
 8003966:	3708      	adds	r7, #8
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800396c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003970:	b08c      	sub	sp, #48	@ 0x30
 8003972:	af00      	add	r7, sp, #0
 8003974:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003976:	2300      	movs	r3, #0
 8003978:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	689a      	ldr	r2, [r3, #8]
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	691b      	ldr	r3, [r3, #16]
 8003984:	431a      	orrs	r2, r3
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	431a      	orrs	r2, r3
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	69db      	ldr	r3, [r3, #28]
 8003990:	4313      	orrs	r3, r2
 8003992:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	4bab      	ldr	r3, [pc, #684]	@ (8003c48 <UART_SetConfig+0x2dc>)
 800399c:	4013      	ands	r3, r2
 800399e:	697a      	ldr	r2, [r7, #20]
 80039a0:	6812      	ldr	r2, [r2, #0]
 80039a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80039a4:	430b      	orrs	r3, r1
 80039a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	68da      	ldr	r2, [r3, #12]
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	430a      	orrs	r2, r1
 80039bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	699b      	ldr	r3, [r3, #24]
 80039c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4aa0      	ldr	r2, [pc, #640]	@ (8003c4c <UART_SetConfig+0x2e0>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d004      	beq.n	80039d8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039d4:	4313      	orrs	r3, r2
 80039d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80039e2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80039e6:	697a      	ldr	r2, [r7, #20]
 80039e8:	6812      	ldr	r2, [r2, #0]
 80039ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80039ec:	430b      	orrs	r3, r1
 80039ee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f6:	f023 010f 	bic.w	r1, r3, #15
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	430a      	orrs	r2, r1
 8003a04:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a91      	ldr	r2, [pc, #580]	@ (8003c50 <UART_SetConfig+0x2e4>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d125      	bne.n	8003a5c <UART_SetConfig+0xf0>
 8003a10:	4b90      	ldr	r3, [pc, #576]	@ (8003c54 <UART_SetConfig+0x2e8>)
 8003a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a16:	f003 0303 	and.w	r3, r3, #3
 8003a1a:	2b03      	cmp	r3, #3
 8003a1c:	d81a      	bhi.n	8003a54 <UART_SetConfig+0xe8>
 8003a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8003a24 <UART_SetConfig+0xb8>)
 8003a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a24:	08003a35 	.word	0x08003a35
 8003a28:	08003a45 	.word	0x08003a45
 8003a2c:	08003a3d 	.word	0x08003a3d
 8003a30:	08003a4d 	.word	0x08003a4d
 8003a34:	2301      	movs	r3, #1
 8003a36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a3a:	e0d6      	b.n	8003bea <UART_SetConfig+0x27e>
 8003a3c:	2302      	movs	r3, #2
 8003a3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a42:	e0d2      	b.n	8003bea <UART_SetConfig+0x27e>
 8003a44:	2304      	movs	r3, #4
 8003a46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a4a:	e0ce      	b.n	8003bea <UART_SetConfig+0x27e>
 8003a4c:	2308      	movs	r3, #8
 8003a4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a52:	e0ca      	b.n	8003bea <UART_SetConfig+0x27e>
 8003a54:	2310      	movs	r3, #16
 8003a56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a5a:	e0c6      	b.n	8003bea <UART_SetConfig+0x27e>
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a7d      	ldr	r2, [pc, #500]	@ (8003c58 <UART_SetConfig+0x2ec>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d138      	bne.n	8003ad8 <UART_SetConfig+0x16c>
 8003a66:	4b7b      	ldr	r3, [pc, #492]	@ (8003c54 <UART_SetConfig+0x2e8>)
 8003a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a6c:	f003 030c 	and.w	r3, r3, #12
 8003a70:	2b0c      	cmp	r3, #12
 8003a72:	d82d      	bhi.n	8003ad0 <UART_SetConfig+0x164>
 8003a74:	a201      	add	r2, pc, #4	@ (adr r2, 8003a7c <UART_SetConfig+0x110>)
 8003a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a7a:	bf00      	nop
 8003a7c:	08003ab1 	.word	0x08003ab1
 8003a80:	08003ad1 	.word	0x08003ad1
 8003a84:	08003ad1 	.word	0x08003ad1
 8003a88:	08003ad1 	.word	0x08003ad1
 8003a8c:	08003ac1 	.word	0x08003ac1
 8003a90:	08003ad1 	.word	0x08003ad1
 8003a94:	08003ad1 	.word	0x08003ad1
 8003a98:	08003ad1 	.word	0x08003ad1
 8003a9c:	08003ab9 	.word	0x08003ab9
 8003aa0:	08003ad1 	.word	0x08003ad1
 8003aa4:	08003ad1 	.word	0x08003ad1
 8003aa8:	08003ad1 	.word	0x08003ad1
 8003aac:	08003ac9 	.word	0x08003ac9
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ab6:	e098      	b.n	8003bea <UART_SetConfig+0x27e>
 8003ab8:	2302      	movs	r3, #2
 8003aba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003abe:	e094      	b.n	8003bea <UART_SetConfig+0x27e>
 8003ac0:	2304      	movs	r3, #4
 8003ac2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ac6:	e090      	b.n	8003bea <UART_SetConfig+0x27e>
 8003ac8:	2308      	movs	r3, #8
 8003aca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ace:	e08c      	b.n	8003bea <UART_SetConfig+0x27e>
 8003ad0:	2310      	movs	r3, #16
 8003ad2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ad6:	e088      	b.n	8003bea <UART_SetConfig+0x27e>
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a5f      	ldr	r2, [pc, #380]	@ (8003c5c <UART_SetConfig+0x2f0>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d125      	bne.n	8003b2e <UART_SetConfig+0x1c2>
 8003ae2:	4b5c      	ldr	r3, [pc, #368]	@ (8003c54 <UART_SetConfig+0x2e8>)
 8003ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ae8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003aec:	2b30      	cmp	r3, #48	@ 0x30
 8003aee:	d016      	beq.n	8003b1e <UART_SetConfig+0x1b2>
 8003af0:	2b30      	cmp	r3, #48	@ 0x30
 8003af2:	d818      	bhi.n	8003b26 <UART_SetConfig+0x1ba>
 8003af4:	2b20      	cmp	r3, #32
 8003af6:	d00a      	beq.n	8003b0e <UART_SetConfig+0x1a2>
 8003af8:	2b20      	cmp	r3, #32
 8003afa:	d814      	bhi.n	8003b26 <UART_SetConfig+0x1ba>
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d002      	beq.n	8003b06 <UART_SetConfig+0x19a>
 8003b00:	2b10      	cmp	r3, #16
 8003b02:	d008      	beq.n	8003b16 <UART_SetConfig+0x1aa>
 8003b04:	e00f      	b.n	8003b26 <UART_SetConfig+0x1ba>
 8003b06:	2300      	movs	r3, #0
 8003b08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b0c:	e06d      	b.n	8003bea <UART_SetConfig+0x27e>
 8003b0e:	2302      	movs	r3, #2
 8003b10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b14:	e069      	b.n	8003bea <UART_SetConfig+0x27e>
 8003b16:	2304      	movs	r3, #4
 8003b18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b1c:	e065      	b.n	8003bea <UART_SetConfig+0x27e>
 8003b1e:	2308      	movs	r3, #8
 8003b20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b24:	e061      	b.n	8003bea <UART_SetConfig+0x27e>
 8003b26:	2310      	movs	r3, #16
 8003b28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b2c:	e05d      	b.n	8003bea <UART_SetConfig+0x27e>
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a4b      	ldr	r2, [pc, #300]	@ (8003c60 <UART_SetConfig+0x2f4>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d125      	bne.n	8003b84 <UART_SetConfig+0x218>
 8003b38:	4b46      	ldr	r3, [pc, #280]	@ (8003c54 <UART_SetConfig+0x2e8>)
 8003b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b3e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003b42:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b44:	d016      	beq.n	8003b74 <UART_SetConfig+0x208>
 8003b46:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b48:	d818      	bhi.n	8003b7c <UART_SetConfig+0x210>
 8003b4a:	2b80      	cmp	r3, #128	@ 0x80
 8003b4c:	d00a      	beq.n	8003b64 <UART_SetConfig+0x1f8>
 8003b4e:	2b80      	cmp	r3, #128	@ 0x80
 8003b50:	d814      	bhi.n	8003b7c <UART_SetConfig+0x210>
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d002      	beq.n	8003b5c <UART_SetConfig+0x1f0>
 8003b56:	2b40      	cmp	r3, #64	@ 0x40
 8003b58:	d008      	beq.n	8003b6c <UART_SetConfig+0x200>
 8003b5a:	e00f      	b.n	8003b7c <UART_SetConfig+0x210>
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b62:	e042      	b.n	8003bea <UART_SetConfig+0x27e>
 8003b64:	2302      	movs	r3, #2
 8003b66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b6a:	e03e      	b.n	8003bea <UART_SetConfig+0x27e>
 8003b6c:	2304      	movs	r3, #4
 8003b6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b72:	e03a      	b.n	8003bea <UART_SetConfig+0x27e>
 8003b74:	2308      	movs	r3, #8
 8003b76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b7a:	e036      	b.n	8003bea <UART_SetConfig+0x27e>
 8003b7c:	2310      	movs	r3, #16
 8003b7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b82:	e032      	b.n	8003bea <UART_SetConfig+0x27e>
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a30      	ldr	r2, [pc, #192]	@ (8003c4c <UART_SetConfig+0x2e0>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d12a      	bne.n	8003be4 <UART_SetConfig+0x278>
 8003b8e:	4b31      	ldr	r3, [pc, #196]	@ (8003c54 <UART_SetConfig+0x2e8>)
 8003b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b94:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003b98:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003b9c:	d01a      	beq.n	8003bd4 <UART_SetConfig+0x268>
 8003b9e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ba2:	d81b      	bhi.n	8003bdc <UART_SetConfig+0x270>
 8003ba4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ba8:	d00c      	beq.n	8003bc4 <UART_SetConfig+0x258>
 8003baa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bae:	d815      	bhi.n	8003bdc <UART_SetConfig+0x270>
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d003      	beq.n	8003bbc <UART_SetConfig+0x250>
 8003bb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bb8:	d008      	beq.n	8003bcc <UART_SetConfig+0x260>
 8003bba:	e00f      	b.n	8003bdc <UART_SetConfig+0x270>
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bc2:	e012      	b.n	8003bea <UART_SetConfig+0x27e>
 8003bc4:	2302      	movs	r3, #2
 8003bc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bca:	e00e      	b.n	8003bea <UART_SetConfig+0x27e>
 8003bcc:	2304      	movs	r3, #4
 8003bce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bd2:	e00a      	b.n	8003bea <UART_SetConfig+0x27e>
 8003bd4:	2308      	movs	r3, #8
 8003bd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bda:	e006      	b.n	8003bea <UART_SetConfig+0x27e>
 8003bdc:	2310      	movs	r3, #16
 8003bde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003be2:	e002      	b.n	8003bea <UART_SetConfig+0x27e>
 8003be4:	2310      	movs	r3, #16
 8003be6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a17      	ldr	r2, [pc, #92]	@ (8003c4c <UART_SetConfig+0x2e0>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	f040 80a8 	bne.w	8003d46 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003bf6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003bfa:	2b08      	cmp	r3, #8
 8003bfc:	d834      	bhi.n	8003c68 <UART_SetConfig+0x2fc>
 8003bfe:	a201      	add	r2, pc, #4	@ (adr r2, 8003c04 <UART_SetConfig+0x298>)
 8003c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c04:	08003c29 	.word	0x08003c29
 8003c08:	08003c69 	.word	0x08003c69
 8003c0c:	08003c31 	.word	0x08003c31
 8003c10:	08003c69 	.word	0x08003c69
 8003c14:	08003c37 	.word	0x08003c37
 8003c18:	08003c69 	.word	0x08003c69
 8003c1c:	08003c69 	.word	0x08003c69
 8003c20:	08003c69 	.word	0x08003c69
 8003c24:	08003c3f 	.word	0x08003c3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c28:	f7ff fa16 	bl	8003058 <HAL_RCC_GetPCLK1Freq>
 8003c2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003c2e:	e021      	b.n	8003c74 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c30:	4b0c      	ldr	r3, [pc, #48]	@ (8003c64 <UART_SetConfig+0x2f8>)
 8003c32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003c34:	e01e      	b.n	8003c74 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c36:	f7ff f9a1 	bl	8002f7c <HAL_RCC_GetSysClockFreq>
 8003c3a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003c3c:	e01a      	b.n	8003c74 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003c44:	e016      	b.n	8003c74 <UART_SetConfig+0x308>
 8003c46:	bf00      	nop
 8003c48:	cfff69f3 	.word	0xcfff69f3
 8003c4c:	40008000 	.word	0x40008000
 8003c50:	40013800 	.word	0x40013800
 8003c54:	40021000 	.word	0x40021000
 8003c58:	40004400 	.word	0x40004400
 8003c5c:	40004800 	.word	0x40004800
 8003c60:	40004c00 	.word	0x40004c00
 8003c64:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003c72:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	f000 812a 	beq.w	8003ed0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c80:	4a9e      	ldr	r2, [pc, #632]	@ (8003efc <UART_SetConfig+0x590>)
 8003c82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003c86:	461a      	mov	r2, r3
 8003c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c8a:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c8e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	685a      	ldr	r2, [r3, #4]
 8003c94:	4613      	mov	r3, r2
 8003c96:	005b      	lsls	r3, r3, #1
 8003c98:	4413      	add	r3, r2
 8003c9a:	69ba      	ldr	r2, [r7, #24]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d305      	bcc.n	8003cac <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003ca6:	69ba      	ldr	r2, [r7, #24]
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d903      	bls.n	8003cb4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003cb2:	e10d      	b.n	8003ed0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	60bb      	str	r3, [r7, #8]
 8003cba:	60fa      	str	r2, [r7, #12]
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc0:	4a8e      	ldr	r2, [pc, #568]	@ (8003efc <UART_SetConfig+0x590>)
 8003cc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	2200      	movs	r2, #0
 8003cca:	603b      	str	r3, [r7, #0]
 8003ccc:	607a      	str	r2, [r7, #4]
 8003cce:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003cd2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003cd6:	f7fc ffdf 	bl	8000c98 <__aeabi_uldivmod>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	460b      	mov	r3, r1
 8003cde:	4610      	mov	r0, r2
 8003ce0:	4619      	mov	r1, r3
 8003ce2:	f04f 0200 	mov.w	r2, #0
 8003ce6:	f04f 0300 	mov.w	r3, #0
 8003cea:	020b      	lsls	r3, r1, #8
 8003cec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003cf0:	0202      	lsls	r2, r0, #8
 8003cf2:	6979      	ldr	r1, [r7, #20]
 8003cf4:	6849      	ldr	r1, [r1, #4]
 8003cf6:	0849      	lsrs	r1, r1, #1
 8003cf8:	2000      	movs	r0, #0
 8003cfa:	460c      	mov	r4, r1
 8003cfc:	4605      	mov	r5, r0
 8003cfe:	eb12 0804 	adds.w	r8, r2, r4
 8003d02:	eb43 0905 	adc.w	r9, r3, r5
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	469a      	mov	sl, r3
 8003d0e:	4693      	mov	fp, r2
 8003d10:	4652      	mov	r2, sl
 8003d12:	465b      	mov	r3, fp
 8003d14:	4640      	mov	r0, r8
 8003d16:	4649      	mov	r1, r9
 8003d18:	f7fc ffbe 	bl	8000c98 <__aeabi_uldivmod>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	460b      	mov	r3, r1
 8003d20:	4613      	mov	r3, r2
 8003d22:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003d24:	6a3b      	ldr	r3, [r7, #32]
 8003d26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d2a:	d308      	bcc.n	8003d3e <UART_SetConfig+0x3d2>
 8003d2c:	6a3b      	ldr	r3, [r7, #32]
 8003d2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d32:	d204      	bcs.n	8003d3e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	6a3a      	ldr	r2, [r7, #32]
 8003d3a:	60da      	str	r2, [r3, #12]
 8003d3c:	e0c8      	b.n	8003ed0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003d44:	e0c4      	b.n	8003ed0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	69db      	ldr	r3, [r3, #28]
 8003d4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d4e:	d167      	bne.n	8003e20 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003d50:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003d54:	2b08      	cmp	r3, #8
 8003d56:	d828      	bhi.n	8003daa <UART_SetConfig+0x43e>
 8003d58:	a201      	add	r2, pc, #4	@ (adr r2, 8003d60 <UART_SetConfig+0x3f4>)
 8003d5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d5e:	bf00      	nop
 8003d60:	08003d85 	.word	0x08003d85
 8003d64:	08003d8d 	.word	0x08003d8d
 8003d68:	08003d95 	.word	0x08003d95
 8003d6c:	08003dab 	.word	0x08003dab
 8003d70:	08003d9b 	.word	0x08003d9b
 8003d74:	08003dab 	.word	0x08003dab
 8003d78:	08003dab 	.word	0x08003dab
 8003d7c:	08003dab 	.word	0x08003dab
 8003d80:	08003da3 	.word	0x08003da3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d84:	f7ff f968 	bl	8003058 <HAL_RCC_GetPCLK1Freq>
 8003d88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003d8a:	e014      	b.n	8003db6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d8c:	f7ff f97a 	bl	8003084 <HAL_RCC_GetPCLK2Freq>
 8003d90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003d92:	e010      	b.n	8003db6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d94:	4b5a      	ldr	r3, [pc, #360]	@ (8003f00 <UART_SetConfig+0x594>)
 8003d96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003d98:	e00d      	b.n	8003db6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d9a:	f7ff f8ef 	bl	8002f7c <HAL_RCC_GetSysClockFreq>
 8003d9e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003da0:	e009      	b.n	8003db6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003da2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003da6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003da8:	e005      	b.n	8003db6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003daa:	2300      	movs	r3, #0
 8003dac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003db4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f000 8089 	beq.w	8003ed0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc2:	4a4e      	ldr	r2, [pc, #312]	@ (8003efc <UART_SetConfig+0x590>)
 8003dc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003dc8:	461a      	mov	r2, r3
 8003dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dcc:	fbb3 f3f2 	udiv	r3, r3, r2
 8003dd0:	005a      	lsls	r2, r3, #1
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	085b      	lsrs	r3, r3, #1
 8003dd8:	441a      	add	r2, r3
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8003de2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003de4:	6a3b      	ldr	r3, [r7, #32]
 8003de6:	2b0f      	cmp	r3, #15
 8003de8:	d916      	bls.n	8003e18 <UART_SetConfig+0x4ac>
 8003dea:	6a3b      	ldr	r3, [r7, #32]
 8003dec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003df0:	d212      	bcs.n	8003e18 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003df2:	6a3b      	ldr	r3, [r7, #32]
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	f023 030f 	bic.w	r3, r3, #15
 8003dfa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003dfc:	6a3b      	ldr	r3, [r7, #32]
 8003dfe:	085b      	lsrs	r3, r3, #1
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	f003 0307 	and.w	r3, r3, #7
 8003e06:	b29a      	uxth	r2, r3
 8003e08:	8bfb      	ldrh	r3, [r7, #30]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	8bfa      	ldrh	r2, [r7, #30]
 8003e14:	60da      	str	r2, [r3, #12]
 8003e16:	e05b      	b.n	8003ed0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003e1e:	e057      	b.n	8003ed0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003e20:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003e24:	2b08      	cmp	r3, #8
 8003e26:	d828      	bhi.n	8003e7a <UART_SetConfig+0x50e>
 8003e28:	a201      	add	r2, pc, #4	@ (adr r2, 8003e30 <UART_SetConfig+0x4c4>)
 8003e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e2e:	bf00      	nop
 8003e30:	08003e55 	.word	0x08003e55
 8003e34:	08003e5d 	.word	0x08003e5d
 8003e38:	08003e65 	.word	0x08003e65
 8003e3c:	08003e7b 	.word	0x08003e7b
 8003e40:	08003e6b 	.word	0x08003e6b
 8003e44:	08003e7b 	.word	0x08003e7b
 8003e48:	08003e7b 	.word	0x08003e7b
 8003e4c:	08003e7b 	.word	0x08003e7b
 8003e50:	08003e73 	.word	0x08003e73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e54:	f7ff f900 	bl	8003058 <HAL_RCC_GetPCLK1Freq>
 8003e58:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e5a:	e014      	b.n	8003e86 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e5c:	f7ff f912 	bl	8003084 <HAL_RCC_GetPCLK2Freq>
 8003e60:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e62:	e010      	b.n	8003e86 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e64:	4b26      	ldr	r3, [pc, #152]	@ (8003f00 <UART_SetConfig+0x594>)
 8003e66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003e68:	e00d      	b.n	8003e86 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e6a:	f7ff f887 	bl	8002f7c <HAL_RCC_GetSysClockFreq>
 8003e6e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e70:	e009      	b.n	8003e86 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e76:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003e78:	e005      	b.n	8003e86 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003e84:	bf00      	nop
    }

    if (pclk != 0U)
 8003e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d021      	beq.n	8003ed0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e90:	4a1a      	ldr	r2, [pc, #104]	@ (8003efc <UART_SetConfig+0x590>)
 8003e92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e96:	461a      	mov	r2, r3
 8003e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9a:	fbb3 f2f2 	udiv	r2, r3, r2
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	085b      	lsrs	r3, r3, #1
 8003ea4:	441a      	add	r2, r3
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003eb0:	6a3b      	ldr	r3, [r7, #32]
 8003eb2:	2b0f      	cmp	r3, #15
 8003eb4:	d909      	bls.n	8003eca <UART_SetConfig+0x55e>
 8003eb6:	6a3b      	ldr	r3, [r7, #32]
 8003eb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ebc:	d205      	bcs.n	8003eca <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003ebe:	6a3b      	ldr	r3, [r7, #32]
 8003ec0:	b29a      	uxth	r2, r3
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	60da      	str	r2, [r3, #12]
 8003ec8:	e002      	b.n	8003ed0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003eec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3730      	adds	r7, #48	@ 0x30
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003efa:	bf00      	nop
 8003efc:	08008f88 	.word	0x08008f88
 8003f00:	00f42400 	.word	0x00f42400

08003f04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f10:	f003 0308 	and.w	r3, r3, #8
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00a      	beq.n	8003f2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00a      	beq.n	8003f50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f54:	f003 0302 	and.w	r3, r3, #2
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d00a      	beq.n	8003f72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	430a      	orrs	r2, r1
 8003f70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f76:	f003 0304 	and.w	r3, r3, #4
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00a      	beq.n	8003f94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	430a      	orrs	r2, r1
 8003f92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f98:	f003 0310 	and.w	r3, r3, #16
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d00a      	beq.n	8003fb6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	430a      	orrs	r2, r1
 8003fb4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fba:	f003 0320 	and.w	r3, r3, #32
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d00a      	beq.n	8003fd8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d01a      	beq.n	800401a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	430a      	orrs	r2, r1
 8003ff8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ffe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004002:	d10a      	bne.n	800401a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	430a      	orrs	r2, r1
 8004018:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800401e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00a      	beq.n	800403c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	430a      	orrs	r2, r1
 800403a:	605a      	str	r2, [r3, #4]
  }
}
 800403c:	bf00      	nop
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr

08004048 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b098      	sub	sp, #96	@ 0x60
 800404c:	af02      	add	r7, sp, #8
 800404e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004058:	f7fd feca 	bl	8001df0 <HAL_GetTick>
 800405c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0308 	and.w	r3, r3, #8
 8004068:	2b08      	cmp	r3, #8
 800406a:	d12f      	bne.n	80040cc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800406c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004070:	9300      	str	r3, [sp, #0]
 8004072:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004074:	2200      	movs	r2, #0
 8004076:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 f88e 	bl	800419c <UART_WaitOnFlagUntilTimeout>
 8004080:	4603      	mov	r3, r0
 8004082:	2b00      	cmp	r3, #0
 8004084:	d022      	beq.n	80040cc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800408c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800408e:	e853 3f00 	ldrex	r3, [r3]
 8004092:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004094:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004096:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800409a:	653b      	str	r3, [r7, #80]	@ 0x50
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	461a      	mov	r2, r3
 80040a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80040a6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80040aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80040ac:	e841 2300 	strex	r3, r2, [r1]
 80040b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80040b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d1e6      	bne.n	8004086 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2220      	movs	r2, #32
 80040bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80040c8:	2303      	movs	r3, #3
 80040ca:	e063      	b.n	8004194 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0304 	and.w	r3, r3, #4
 80040d6:	2b04      	cmp	r3, #4
 80040d8:	d149      	bne.n	800416e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80040da:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80040de:	9300      	str	r3, [sp, #0]
 80040e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040e2:	2200      	movs	r2, #0
 80040e4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f000 f857 	bl	800419c <UART_WaitOnFlagUntilTimeout>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d03c      	beq.n	800416e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fc:	e853 3f00 	ldrex	r3, [r3]
 8004100:	623b      	str	r3, [r7, #32]
   return(result);
 8004102:	6a3b      	ldr	r3, [r7, #32]
 8004104:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004108:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	461a      	mov	r2, r3
 8004110:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004112:	633b      	str	r3, [r7, #48]	@ 0x30
 8004114:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004116:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004118:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800411a:	e841 2300 	strex	r3, r2, [r1]
 800411e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1e6      	bne.n	80040f4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	3308      	adds	r3, #8
 800412c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	e853 3f00 	ldrex	r3, [r3]
 8004134:	60fb      	str	r3, [r7, #12]
   return(result);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f023 0301 	bic.w	r3, r3, #1
 800413c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	3308      	adds	r3, #8
 8004144:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004146:	61fa      	str	r2, [r7, #28]
 8004148:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800414a:	69b9      	ldr	r1, [r7, #24]
 800414c:	69fa      	ldr	r2, [r7, #28]
 800414e:	e841 2300 	strex	r3, r2, [r1]
 8004152:	617b      	str	r3, [r7, #20]
   return(result);
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d1e5      	bne.n	8004126 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2220      	movs	r2, #32
 800415e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e012      	b.n	8004194 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2220      	movs	r2, #32
 8004172:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2220      	movs	r2, #32
 800417a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004192:	2300      	movs	r3, #0
}
 8004194:	4618      	mov	r0, r3
 8004196:	3758      	adds	r7, #88	@ 0x58
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}

0800419c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	60f8      	str	r0, [r7, #12]
 80041a4:	60b9      	str	r1, [r7, #8]
 80041a6:	603b      	str	r3, [r7, #0]
 80041a8:	4613      	mov	r3, r2
 80041aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041ac:	e04f      	b.n	800424e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041b4:	d04b      	beq.n	800424e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041b6:	f7fd fe1b 	bl	8001df0 <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	69ba      	ldr	r2, [r7, #24]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d302      	bcc.n	80041cc <UART_WaitOnFlagUntilTimeout+0x30>
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d101      	bne.n	80041d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80041cc:	2303      	movs	r3, #3
 80041ce:	e04e      	b.n	800426e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0304 	and.w	r3, r3, #4
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d037      	beq.n	800424e <UART_WaitOnFlagUntilTimeout+0xb2>
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	2b80      	cmp	r3, #128	@ 0x80
 80041e2:	d034      	beq.n	800424e <UART_WaitOnFlagUntilTimeout+0xb2>
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	2b40      	cmp	r3, #64	@ 0x40
 80041e8:	d031      	beq.n	800424e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	69db      	ldr	r3, [r3, #28]
 80041f0:	f003 0308 	and.w	r3, r3, #8
 80041f4:	2b08      	cmp	r3, #8
 80041f6:	d110      	bne.n	800421a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2208      	movs	r2, #8
 80041fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004200:	68f8      	ldr	r0, [r7, #12]
 8004202:	f000 f838 	bl	8004276 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2208      	movs	r2, #8
 800420a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e029      	b.n	800426e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	69db      	ldr	r3, [r3, #28]
 8004220:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004224:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004228:	d111      	bne.n	800424e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004232:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004234:	68f8      	ldr	r0, [r7, #12]
 8004236:	f000 f81e 	bl	8004276 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2220      	movs	r2, #32
 800423e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e00f      	b.n	800426e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	69da      	ldr	r2, [r3, #28]
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	4013      	ands	r3, r2
 8004258:	68ba      	ldr	r2, [r7, #8]
 800425a:	429a      	cmp	r2, r3
 800425c:	bf0c      	ite	eq
 800425e:	2301      	moveq	r3, #1
 8004260:	2300      	movne	r3, #0
 8004262:	b2db      	uxtb	r3, r3
 8004264:	461a      	mov	r2, r3
 8004266:	79fb      	ldrb	r3, [r7, #7]
 8004268:	429a      	cmp	r2, r3
 800426a:	d0a0      	beq.n	80041ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800426c:	2300      	movs	r3, #0
}
 800426e:	4618      	mov	r0, r3
 8004270:	3710      	adds	r7, #16
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004276:	b480      	push	{r7}
 8004278:	b095      	sub	sp, #84	@ 0x54
 800427a:	af00      	add	r7, sp, #0
 800427c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004284:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004286:	e853 3f00 	ldrex	r3, [r3]
 800428a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800428c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800428e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004292:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	461a      	mov	r2, r3
 800429a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800429c:	643b      	str	r3, [r7, #64]	@ 0x40
 800429e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80042a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80042a4:	e841 2300 	strex	r3, r2, [r1]
 80042a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80042aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d1e6      	bne.n	800427e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	3308      	adds	r3, #8
 80042b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b8:	6a3b      	ldr	r3, [r7, #32]
 80042ba:	e853 3f00 	ldrex	r3, [r3]
 80042be:	61fb      	str	r3, [r7, #28]
   return(result);
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042c6:	f023 0301 	bic.w	r3, r3, #1
 80042ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	3308      	adds	r3, #8
 80042d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042dc:	e841 2300 	strex	r3, r2, [r1]
 80042e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80042e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1e3      	bne.n	80042b0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d118      	bne.n	8004322 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	e853 3f00 	ldrex	r3, [r3]
 80042fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	f023 0310 	bic.w	r3, r3, #16
 8004304:	647b      	str	r3, [r7, #68]	@ 0x44
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	461a      	mov	r2, r3
 800430c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800430e:	61bb      	str	r3, [r7, #24]
 8004310:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004312:	6979      	ldr	r1, [r7, #20]
 8004314:	69ba      	ldr	r2, [r7, #24]
 8004316:	e841 2300 	strex	r3, r2, [r1]
 800431a:	613b      	str	r3, [r7, #16]
   return(result);
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1e6      	bne.n	80042f0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2220      	movs	r2, #32
 8004326:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004336:	bf00      	nop
 8004338:	3754      	adds	r7, #84	@ 0x54
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr

08004342 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004342:	b480      	push	{r7}
 8004344:	b085      	sub	sp, #20
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004350:	2b01      	cmp	r3, #1
 8004352:	d101      	bne.n	8004358 <HAL_UARTEx_DisableFifoMode+0x16>
 8004354:	2302      	movs	r3, #2
 8004356:	e027      	b.n	80043a8 <HAL_UARTEx_DisableFifoMode+0x66>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2224      	movs	r2, #36	@ 0x24
 8004364:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f022 0201 	bic.w	r2, r2, #1
 800437e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004386:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2200      	movs	r2, #0
 800438c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2220      	movs	r2, #32
 800439a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3714      	adds	r7, #20
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr

080043b4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b084      	sub	sp, #16
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d101      	bne.n	80043cc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80043c8:	2302      	movs	r3, #2
 80043ca:	e02d      	b.n	8004428 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2224      	movs	r2, #36	@ 0x24
 80043d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f022 0201 	bic.w	r2, r2, #1
 80043f2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	683a      	ldr	r2, [r7, #0]
 8004404:	430a      	orrs	r2, r1
 8004406:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f000 f84f 	bl	80044ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	68fa      	ldr	r2, [r7, #12]
 8004414:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2220      	movs	r2, #32
 800441a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
 8004438:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004440:	2b01      	cmp	r3, #1
 8004442:	d101      	bne.n	8004448 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004444:	2302      	movs	r3, #2
 8004446:	e02d      	b.n	80044a4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2224      	movs	r2, #36	@ 0x24
 8004454:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f022 0201 	bic.w	r2, r2, #1
 800446e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	683a      	ldr	r2, [r7, #0]
 8004480:	430a      	orrs	r2, r1
 8004482:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f000 f811 	bl	80044ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2220      	movs	r2, #32
 8004496:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80044a2:	2300      	movs	r3, #0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3710      	adds	r7, #16
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b085      	sub	sp, #20
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d108      	bne.n	80044ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80044cc:	e031      	b.n	8004532 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80044ce:	2308      	movs	r3, #8
 80044d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80044d2:	2308      	movs	r3, #8
 80044d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	0e5b      	lsrs	r3, r3, #25
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	f003 0307 	and.w	r3, r3, #7
 80044e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	0f5b      	lsrs	r3, r3, #29
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	f003 0307 	and.w	r3, r3, #7
 80044f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80044f6:	7bbb      	ldrb	r3, [r7, #14]
 80044f8:	7b3a      	ldrb	r2, [r7, #12]
 80044fa:	4911      	ldr	r1, [pc, #68]	@ (8004540 <UARTEx_SetNbDataToProcess+0x94>)
 80044fc:	5c8a      	ldrb	r2, [r1, r2]
 80044fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004502:	7b3a      	ldrb	r2, [r7, #12]
 8004504:	490f      	ldr	r1, [pc, #60]	@ (8004544 <UARTEx_SetNbDataToProcess+0x98>)
 8004506:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004508:	fb93 f3f2 	sdiv	r3, r3, r2
 800450c:	b29a      	uxth	r2, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004514:	7bfb      	ldrb	r3, [r7, #15]
 8004516:	7b7a      	ldrb	r2, [r7, #13]
 8004518:	4909      	ldr	r1, [pc, #36]	@ (8004540 <UARTEx_SetNbDataToProcess+0x94>)
 800451a:	5c8a      	ldrb	r2, [r1, r2]
 800451c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004520:	7b7a      	ldrb	r2, [r7, #13]
 8004522:	4908      	ldr	r1, [pc, #32]	@ (8004544 <UARTEx_SetNbDataToProcess+0x98>)
 8004524:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004526:	fb93 f3f2 	sdiv	r3, r3, r2
 800452a:	b29a      	uxth	r2, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004532:	bf00      	nop
 8004534:	3714      	adds	r7, #20
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr
 800453e:	bf00      	nop
 8004540:	08008fa0 	.word	0x08008fa0
 8004544:	08008fa8 	.word	0x08008fa8

08004548 <arm_sin_f32>:
 8004548:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 80045c8 <arm_sin_f32+0x80>
 800454c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004550:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004558:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800455c:	d504      	bpl.n	8004568 <arm_sin_f32+0x20>
 800455e:	ee17 3a90 	vmov	r3, s15
 8004562:	3b01      	subs	r3, #1
 8004564:	ee07 3a90 	vmov	s15, r3
 8004568:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800456c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80045cc <arm_sin_f32+0x84>
 8004570:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004574:	ee20 0a07 	vmul.f32	s0, s0, s14
 8004578:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800457c:	ee17 3a90 	vmov	r3, s15
 8004580:	b29b      	uxth	r3, r3
 8004582:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004586:	d21a      	bcs.n	80045be <arm_sin_f32+0x76>
 8004588:	ee07 3a90 	vmov	s15, r3
 800458c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004590:	1c59      	adds	r1, r3, #1
 8004592:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004596:	4a0e      	ldr	r2, [pc, #56]	@ (80045d0 <arm_sin_f32+0x88>)
 8004598:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800459c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80045a0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80045a4:	ed93 7a00 	vldr	s14, [r3]
 80045a8:	edd2 6a00 	vldr	s13, [r2]
 80045ac:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80045b0:	ee20 0a26 	vmul.f32	s0, s0, s13
 80045b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80045b8:	ee37 0a80 	vadd.f32	s0, s15, s0
 80045bc:	4770      	bx	lr
 80045be:	ee30 0a47 	vsub.f32	s0, s0, s14
 80045c2:	2101      	movs	r1, #1
 80045c4:	2300      	movs	r3, #0
 80045c6:	e7e6      	b.n	8004596 <arm_sin_f32+0x4e>
 80045c8:	3e22f983 	.word	0x3e22f983
 80045cc:	44000000 	.word	0x44000000
 80045d0:	08008fb0 	.word	0x08008fb0

080045d4 <__cvt>:
 80045d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045d8:	ec57 6b10 	vmov	r6, r7, d0
 80045dc:	2f00      	cmp	r7, #0
 80045de:	460c      	mov	r4, r1
 80045e0:	4619      	mov	r1, r3
 80045e2:	463b      	mov	r3, r7
 80045e4:	bfbb      	ittet	lt
 80045e6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80045ea:	461f      	movlt	r7, r3
 80045ec:	2300      	movge	r3, #0
 80045ee:	232d      	movlt	r3, #45	@ 0x2d
 80045f0:	700b      	strb	r3, [r1, #0]
 80045f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80045f4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80045f8:	4691      	mov	r9, r2
 80045fa:	f023 0820 	bic.w	r8, r3, #32
 80045fe:	bfbc      	itt	lt
 8004600:	4632      	movlt	r2, r6
 8004602:	4616      	movlt	r6, r2
 8004604:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004608:	d005      	beq.n	8004616 <__cvt+0x42>
 800460a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800460e:	d100      	bne.n	8004612 <__cvt+0x3e>
 8004610:	3401      	adds	r4, #1
 8004612:	2102      	movs	r1, #2
 8004614:	e000      	b.n	8004618 <__cvt+0x44>
 8004616:	2103      	movs	r1, #3
 8004618:	ab03      	add	r3, sp, #12
 800461a:	9301      	str	r3, [sp, #4]
 800461c:	ab02      	add	r3, sp, #8
 800461e:	9300      	str	r3, [sp, #0]
 8004620:	ec47 6b10 	vmov	d0, r6, r7
 8004624:	4653      	mov	r3, sl
 8004626:	4622      	mov	r2, r4
 8004628:	f001 f862 	bl	80056f0 <_dtoa_r>
 800462c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004630:	4605      	mov	r5, r0
 8004632:	d119      	bne.n	8004668 <__cvt+0x94>
 8004634:	f019 0f01 	tst.w	r9, #1
 8004638:	d00e      	beq.n	8004658 <__cvt+0x84>
 800463a:	eb00 0904 	add.w	r9, r0, r4
 800463e:	2200      	movs	r2, #0
 8004640:	2300      	movs	r3, #0
 8004642:	4630      	mov	r0, r6
 8004644:	4639      	mov	r1, r7
 8004646:	f7fc fa67 	bl	8000b18 <__aeabi_dcmpeq>
 800464a:	b108      	cbz	r0, 8004650 <__cvt+0x7c>
 800464c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004650:	2230      	movs	r2, #48	@ 0x30
 8004652:	9b03      	ldr	r3, [sp, #12]
 8004654:	454b      	cmp	r3, r9
 8004656:	d31e      	bcc.n	8004696 <__cvt+0xc2>
 8004658:	9b03      	ldr	r3, [sp, #12]
 800465a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800465c:	1b5b      	subs	r3, r3, r5
 800465e:	4628      	mov	r0, r5
 8004660:	6013      	str	r3, [r2, #0]
 8004662:	b004      	add	sp, #16
 8004664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004668:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800466c:	eb00 0904 	add.w	r9, r0, r4
 8004670:	d1e5      	bne.n	800463e <__cvt+0x6a>
 8004672:	7803      	ldrb	r3, [r0, #0]
 8004674:	2b30      	cmp	r3, #48	@ 0x30
 8004676:	d10a      	bne.n	800468e <__cvt+0xba>
 8004678:	2200      	movs	r2, #0
 800467a:	2300      	movs	r3, #0
 800467c:	4630      	mov	r0, r6
 800467e:	4639      	mov	r1, r7
 8004680:	f7fc fa4a 	bl	8000b18 <__aeabi_dcmpeq>
 8004684:	b918      	cbnz	r0, 800468e <__cvt+0xba>
 8004686:	f1c4 0401 	rsb	r4, r4, #1
 800468a:	f8ca 4000 	str.w	r4, [sl]
 800468e:	f8da 3000 	ldr.w	r3, [sl]
 8004692:	4499      	add	r9, r3
 8004694:	e7d3      	b.n	800463e <__cvt+0x6a>
 8004696:	1c59      	adds	r1, r3, #1
 8004698:	9103      	str	r1, [sp, #12]
 800469a:	701a      	strb	r2, [r3, #0]
 800469c:	e7d9      	b.n	8004652 <__cvt+0x7e>

0800469e <__exponent>:
 800469e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046a0:	2900      	cmp	r1, #0
 80046a2:	bfba      	itte	lt
 80046a4:	4249      	neglt	r1, r1
 80046a6:	232d      	movlt	r3, #45	@ 0x2d
 80046a8:	232b      	movge	r3, #43	@ 0x2b
 80046aa:	2909      	cmp	r1, #9
 80046ac:	7002      	strb	r2, [r0, #0]
 80046ae:	7043      	strb	r3, [r0, #1]
 80046b0:	dd29      	ble.n	8004706 <__exponent+0x68>
 80046b2:	f10d 0307 	add.w	r3, sp, #7
 80046b6:	461d      	mov	r5, r3
 80046b8:	270a      	movs	r7, #10
 80046ba:	461a      	mov	r2, r3
 80046bc:	fbb1 f6f7 	udiv	r6, r1, r7
 80046c0:	fb07 1416 	mls	r4, r7, r6, r1
 80046c4:	3430      	adds	r4, #48	@ 0x30
 80046c6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80046ca:	460c      	mov	r4, r1
 80046cc:	2c63      	cmp	r4, #99	@ 0x63
 80046ce:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80046d2:	4631      	mov	r1, r6
 80046d4:	dcf1      	bgt.n	80046ba <__exponent+0x1c>
 80046d6:	3130      	adds	r1, #48	@ 0x30
 80046d8:	1e94      	subs	r4, r2, #2
 80046da:	f803 1c01 	strb.w	r1, [r3, #-1]
 80046de:	1c41      	adds	r1, r0, #1
 80046e0:	4623      	mov	r3, r4
 80046e2:	42ab      	cmp	r3, r5
 80046e4:	d30a      	bcc.n	80046fc <__exponent+0x5e>
 80046e6:	f10d 0309 	add.w	r3, sp, #9
 80046ea:	1a9b      	subs	r3, r3, r2
 80046ec:	42ac      	cmp	r4, r5
 80046ee:	bf88      	it	hi
 80046f0:	2300      	movhi	r3, #0
 80046f2:	3302      	adds	r3, #2
 80046f4:	4403      	add	r3, r0
 80046f6:	1a18      	subs	r0, r3, r0
 80046f8:	b003      	add	sp, #12
 80046fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046fc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004700:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004704:	e7ed      	b.n	80046e2 <__exponent+0x44>
 8004706:	2330      	movs	r3, #48	@ 0x30
 8004708:	3130      	adds	r1, #48	@ 0x30
 800470a:	7083      	strb	r3, [r0, #2]
 800470c:	70c1      	strb	r1, [r0, #3]
 800470e:	1d03      	adds	r3, r0, #4
 8004710:	e7f1      	b.n	80046f6 <__exponent+0x58>
	...

08004714 <_printf_float>:
 8004714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004718:	b08d      	sub	sp, #52	@ 0x34
 800471a:	460c      	mov	r4, r1
 800471c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004720:	4616      	mov	r6, r2
 8004722:	461f      	mov	r7, r3
 8004724:	4605      	mov	r5, r0
 8004726:	f000 fdbf 	bl	80052a8 <_localeconv_r>
 800472a:	6803      	ldr	r3, [r0, #0]
 800472c:	9304      	str	r3, [sp, #16]
 800472e:	4618      	mov	r0, r3
 8004730:	f7fb fdc6 	bl	80002c0 <strlen>
 8004734:	2300      	movs	r3, #0
 8004736:	930a      	str	r3, [sp, #40]	@ 0x28
 8004738:	f8d8 3000 	ldr.w	r3, [r8]
 800473c:	9005      	str	r0, [sp, #20]
 800473e:	3307      	adds	r3, #7
 8004740:	f023 0307 	bic.w	r3, r3, #7
 8004744:	f103 0208 	add.w	r2, r3, #8
 8004748:	f894 a018 	ldrb.w	sl, [r4, #24]
 800474c:	f8d4 b000 	ldr.w	fp, [r4]
 8004750:	f8c8 2000 	str.w	r2, [r8]
 8004754:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004758:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800475c:	9307      	str	r3, [sp, #28]
 800475e:	f8cd 8018 	str.w	r8, [sp, #24]
 8004762:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004766:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800476a:	4b9c      	ldr	r3, [pc, #624]	@ (80049dc <_printf_float+0x2c8>)
 800476c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004770:	f7fc fa04 	bl	8000b7c <__aeabi_dcmpun>
 8004774:	bb70      	cbnz	r0, 80047d4 <_printf_float+0xc0>
 8004776:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800477a:	4b98      	ldr	r3, [pc, #608]	@ (80049dc <_printf_float+0x2c8>)
 800477c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004780:	f7fc f9de 	bl	8000b40 <__aeabi_dcmple>
 8004784:	bb30      	cbnz	r0, 80047d4 <_printf_float+0xc0>
 8004786:	2200      	movs	r2, #0
 8004788:	2300      	movs	r3, #0
 800478a:	4640      	mov	r0, r8
 800478c:	4649      	mov	r1, r9
 800478e:	f7fc f9cd 	bl	8000b2c <__aeabi_dcmplt>
 8004792:	b110      	cbz	r0, 800479a <_printf_float+0x86>
 8004794:	232d      	movs	r3, #45	@ 0x2d
 8004796:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800479a:	4a91      	ldr	r2, [pc, #580]	@ (80049e0 <_printf_float+0x2cc>)
 800479c:	4b91      	ldr	r3, [pc, #580]	@ (80049e4 <_printf_float+0x2d0>)
 800479e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80047a2:	bf94      	ite	ls
 80047a4:	4690      	movls	r8, r2
 80047a6:	4698      	movhi	r8, r3
 80047a8:	2303      	movs	r3, #3
 80047aa:	6123      	str	r3, [r4, #16]
 80047ac:	f02b 0304 	bic.w	r3, fp, #4
 80047b0:	6023      	str	r3, [r4, #0]
 80047b2:	f04f 0900 	mov.w	r9, #0
 80047b6:	9700      	str	r7, [sp, #0]
 80047b8:	4633      	mov	r3, r6
 80047ba:	aa0b      	add	r2, sp, #44	@ 0x2c
 80047bc:	4621      	mov	r1, r4
 80047be:	4628      	mov	r0, r5
 80047c0:	f000 f9d2 	bl	8004b68 <_printf_common>
 80047c4:	3001      	adds	r0, #1
 80047c6:	f040 808d 	bne.w	80048e4 <_printf_float+0x1d0>
 80047ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80047ce:	b00d      	add	sp, #52	@ 0x34
 80047d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047d4:	4642      	mov	r2, r8
 80047d6:	464b      	mov	r3, r9
 80047d8:	4640      	mov	r0, r8
 80047da:	4649      	mov	r1, r9
 80047dc:	f7fc f9ce 	bl	8000b7c <__aeabi_dcmpun>
 80047e0:	b140      	cbz	r0, 80047f4 <_printf_float+0xe0>
 80047e2:	464b      	mov	r3, r9
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	bfbc      	itt	lt
 80047e8:	232d      	movlt	r3, #45	@ 0x2d
 80047ea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80047ee:	4a7e      	ldr	r2, [pc, #504]	@ (80049e8 <_printf_float+0x2d4>)
 80047f0:	4b7e      	ldr	r3, [pc, #504]	@ (80049ec <_printf_float+0x2d8>)
 80047f2:	e7d4      	b.n	800479e <_printf_float+0x8a>
 80047f4:	6863      	ldr	r3, [r4, #4]
 80047f6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80047fa:	9206      	str	r2, [sp, #24]
 80047fc:	1c5a      	adds	r2, r3, #1
 80047fe:	d13b      	bne.n	8004878 <_printf_float+0x164>
 8004800:	2306      	movs	r3, #6
 8004802:	6063      	str	r3, [r4, #4]
 8004804:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004808:	2300      	movs	r3, #0
 800480a:	6022      	str	r2, [r4, #0]
 800480c:	9303      	str	r3, [sp, #12]
 800480e:	ab0a      	add	r3, sp, #40	@ 0x28
 8004810:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004814:	ab09      	add	r3, sp, #36	@ 0x24
 8004816:	9300      	str	r3, [sp, #0]
 8004818:	6861      	ldr	r1, [r4, #4]
 800481a:	ec49 8b10 	vmov	d0, r8, r9
 800481e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004822:	4628      	mov	r0, r5
 8004824:	f7ff fed6 	bl	80045d4 <__cvt>
 8004828:	9b06      	ldr	r3, [sp, #24]
 800482a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800482c:	2b47      	cmp	r3, #71	@ 0x47
 800482e:	4680      	mov	r8, r0
 8004830:	d129      	bne.n	8004886 <_printf_float+0x172>
 8004832:	1cc8      	adds	r0, r1, #3
 8004834:	db02      	blt.n	800483c <_printf_float+0x128>
 8004836:	6863      	ldr	r3, [r4, #4]
 8004838:	4299      	cmp	r1, r3
 800483a:	dd41      	ble.n	80048c0 <_printf_float+0x1ac>
 800483c:	f1aa 0a02 	sub.w	sl, sl, #2
 8004840:	fa5f fa8a 	uxtb.w	sl, sl
 8004844:	3901      	subs	r1, #1
 8004846:	4652      	mov	r2, sl
 8004848:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800484c:	9109      	str	r1, [sp, #36]	@ 0x24
 800484e:	f7ff ff26 	bl	800469e <__exponent>
 8004852:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004854:	1813      	adds	r3, r2, r0
 8004856:	2a01      	cmp	r2, #1
 8004858:	4681      	mov	r9, r0
 800485a:	6123      	str	r3, [r4, #16]
 800485c:	dc02      	bgt.n	8004864 <_printf_float+0x150>
 800485e:	6822      	ldr	r2, [r4, #0]
 8004860:	07d2      	lsls	r2, r2, #31
 8004862:	d501      	bpl.n	8004868 <_printf_float+0x154>
 8004864:	3301      	adds	r3, #1
 8004866:	6123      	str	r3, [r4, #16]
 8004868:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800486c:	2b00      	cmp	r3, #0
 800486e:	d0a2      	beq.n	80047b6 <_printf_float+0xa2>
 8004870:	232d      	movs	r3, #45	@ 0x2d
 8004872:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004876:	e79e      	b.n	80047b6 <_printf_float+0xa2>
 8004878:	9a06      	ldr	r2, [sp, #24]
 800487a:	2a47      	cmp	r2, #71	@ 0x47
 800487c:	d1c2      	bne.n	8004804 <_printf_float+0xf0>
 800487e:	2b00      	cmp	r3, #0
 8004880:	d1c0      	bne.n	8004804 <_printf_float+0xf0>
 8004882:	2301      	movs	r3, #1
 8004884:	e7bd      	b.n	8004802 <_printf_float+0xee>
 8004886:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800488a:	d9db      	bls.n	8004844 <_printf_float+0x130>
 800488c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004890:	d118      	bne.n	80048c4 <_printf_float+0x1b0>
 8004892:	2900      	cmp	r1, #0
 8004894:	6863      	ldr	r3, [r4, #4]
 8004896:	dd0b      	ble.n	80048b0 <_printf_float+0x19c>
 8004898:	6121      	str	r1, [r4, #16]
 800489a:	b913      	cbnz	r3, 80048a2 <_printf_float+0x18e>
 800489c:	6822      	ldr	r2, [r4, #0]
 800489e:	07d0      	lsls	r0, r2, #31
 80048a0:	d502      	bpl.n	80048a8 <_printf_float+0x194>
 80048a2:	3301      	adds	r3, #1
 80048a4:	440b      	add	r3, r1
 80048a6:	6123      	str	r3, [r4, #16]
 80048a8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80048aa:	f04f 0900 	mov.w	r9, #0
 80048ae:	e7db      	b.n	8004868 <_printf_float+0x154>
 80048b0:	b913      	cbnz	r3, 80048b8 <_printf_float+0x1a4>
 80048b2:	6822      	ldr	r2, [r4, #0]
 80048b4:	07d2      	lsls	r2, r2, #31
 80048b6:	d501      	bpl.n	80048bc <_printf_float+0x1a8>
 80048b8:	3302      	adds	r3, #2
 80048ba:	e7f4      	b.n	80048a6 <_printf_float+0x192>
 80048bc:	2301      	movs	r3, #1
 80048be:	e7f2      	b.n	80048a6 <_printf_float+0x192>
 80048c0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80048c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80048c6:	4299      	cmp	r1, r3
 80048c8:	db05      	blt.n	80048d6 <_printf_float+0x1c2>
 80048ca:	6823      	ldr	r3, [r4, #0]
 80048cc:	6121      	str	r1, [r4, #16]
 80048ce:	07d8      	lsls	r0, r3, #31
 80048d0:	d5ea      	bpl.n	80048a8 <_printf_float+0x194>
 80048d2:	1c4b      	adds	r3, r1, #1
 80048d4:	e7e7      	b.n	80048a6 <_printf_float+0x192>
 80048d6:	2900      	cmp	r1, #0
 80048d8:	bfd4      	ite	le
 80048da:	f1c1 0202 	rsble	r2, r1, #2
 80048de:	2201      	movgt	r2, #1
 80048e0:	4413      	add	r3, r2
 80048e2:	e7e0      	b.n	80048a6 <_printf_float+0x192>
 80048e4:	6823      	ldr	r3, [r4, #0]
 80048e6:	055a      	lsls	r2, r3, #21
 80048e8:	d407      	bmi.n	80048fa <_printf_float+0x1e6>
 80048ea:	6923      	ldr	r3, [r4, #16]
 80048ec:	4642      	mov	r2, r8
 80048ee:	4631      	mov	r1, r6
 80048f0:	4628      	mov	r0, r5
 80048f2:	47b8      	blx	r7
 80048f4:	3001      	adds	r0, #1
 80048f6:	d12b      	bne.n	8004950 <_printf_float+0x23c>
 80048f8:	e767      	b.n	80047ca <_printf_float+0xb6>
 80048fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80048fe:	f240 80dd 	bls.w	8004abc <_printf_float+0x3a8>
 8004902:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004906:	2200      	movs	r2, #0
 8004908:	2300      	movs	r3, #0
 800490a:	f7fc f905 	bl	8000b18 <__aeabi_dcmpeq>
 800490e:	2800      	cmp	r0, #0
 8004910:	d033      	beq.n	800497a <_printf_float+0x266>
 8004912:	4a37      	ldr	r2, [pc, #220]	@ (80049f0 <_printf_float+0x2dc>)
 8004914:	2301      	movs	r3, #1
 8004916:	4631      	mov	r1, r6
 8004918:	4628      	mov	r0, r5
 800491a:	47b8      	blx	r7
 800491c:	3001      	adds	r0, #1
 800491e:	f43f af54 	beq.w	80047ca <_printf_float+0xb6>
 8004922:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004926:	4543      	cmp	r3, r8
 8004928:	db02      	blt.n	8004930 <_printf_float+0x21c>
 800492a:	6823      	ldr	r3, [r4, #0]
 800492c:	07d8      	lsls	r0, r3, #31
 800492e:	d50f      	bpl.n	8004950 <_printf_float+0x23c>
 8004930:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004934:	4631      	mov	r1, r6
 8004936:	4628      	mov	r0, r5
 8004938:	47b8      	blx	r7
 800493a:	3001      	adds	r0, #1
 800493c:	f43f af45 	beq.w	80047ca <_printf_float+0xb6>
 8004940:	f04f 0900 	mov.w	r9, #0
 8004944:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004948:	f104 0a1a 	add.w	sl, r4, #26
 800494c:	45c8      	cmp	r8, r9
 800494e:	dc09      	bgt.n	8004964 <_printf_float+0x250>
 8004950:	6823      	ldr	r3, [r4, #0]
 8004952:	079b      	lsls	r3, r3, #30
 8004954:	f100 8103 	bmi.w	8004b5e <_printf_float+0x44a>
 8004958:	68e0      	ldr	r0, [r4, #12]
 800495a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800495c:	4298      	cmp	r0, r3
 800495e:	bfb8      	it	lt
 8004960:	4618      	movlt	r0, r3
 8004962:	e734      	b.n	80047ce <_printf_float+0xba>
 8004964:	2301      	movs	r3, #1
 8004966:	4652      	mov	r2, sl
 8004968:	4631      	mov	r1, r6
 800496a:	4628      	mov	r0, r5
 800496c:	47b8      	blx	r7
 800496e:	3001      	adds	r0, #1
 8004970:	f43f af2b 	beq.w	80047ca <_printf_float+0xb6>
 8004974:	f109 0901 	add.w	r9, r9, #1
 8004978:	e7e8      	b.n	800494c <_printf_float+0x238>
 800497a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800497c:	2b00      	cmp	r3, #0
 800497e:	dc39      	bgt.n	80049f4 <_printf_float+0x2e0>
 8004980:	4a1b      	ldr	r2, [pc, #108]	@ (80049f0 <_printf_float+0x2dc>)
 8004982:	2301      	movs	r3, #1
 8004984:	4631      	mov	r1, r6
 8004986:	4628      	mov	r0, r5
 8004988:	47b8      	blx	r7
 800498a:	3001      	adds	r0, #1
 800498c:	f43f af1d 	beq.w	80047ca <_printf_float+0xb6>
 8004990:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004994:	ea59 0303 	orrs.w	r3, r9, r3
 8004998:	d102      	bne.n	80049a0 <_printf_float+0x28c>
 800499a:	6823      	ldr	r3, [r4, #0]
 800499c:	07d9      	lsls	r1, r3, #31
 800499e:	d5d7      	bpl.n	8004950 <_printf_float+0x23c>
 80049a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049a4:	4631      	mov	r1, r6
 80049a6:	4628      	mov	r0, r5
 80049a8:	47b8      	blx	r7
 80049aa:	3001      	adds	r0, #1
 80049ac:	f43f af0d 	beq.w	80047ca <_printf_float+0xb6>
 80049b0:	f04f 0a00 	mov.w	sl, #0
 80049b4:	f104 0b1a 	add.w	fp, r4, #26
 80049b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049ba:	425b      	negs	r3, r3
 80049bc:	4553      	cmp	r3, sl
 80049be:	dc01      	bgt.n	80049c4 <_printf_float+0x2b0>
 80049c0:	464b      	mov	r3, r9
 80049c2:	e793      	b.n	80048ec <_printf_float+0x1d8>
 80049c4:	2301      	movs	r3, #1
 80049c6:	465a      	mov	r2, fp
 80049c8:	4631      	mov	r1, r6
 80049ca:	4628      	mov	r0, r5
 80049cc:	47b8      	blx	r7
 80049ce:	3001      	adds	r0, #1
 80049d0:	f43f aefb 	beq.w	80047ca <_printf_float+0xb6>
 80049d4:	f10a 0a01 	add.w	sl, sl, #1
 80049d8:	e7ee      	b.n	80049b8 <_printf_float+0x2a4>
 80049da:	bf00      	nop
 80049dc:	7fefffff 	.word	0x7fefffff
 80049e0:	080097b4 	.word	0x080097b4
 80049e4:	080097b8 	.word	0x080097b8
 80049e8:	080097bc 	.word	0x080097bc
 80049ec:	080097c0 	.word	0x080097c0
 80049f0:	080097c4 	.word	0x080097c4
 80049f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80049f6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80049fa:	4553      	cmp	r3, sl
 80049fc:	bfa8      	it	ge
 80049fe:	4653      	movge	r3, sl
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	4699      	mov	r9, r3
 8004a04:	dc36      	bgt.n	8004a74 <_printf_float+0x360>
 8004a06:	f04f 0b00 	mov.w	fp, #0
 8004a0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a0e:	f104 021a 	add.w	r2, r4, #26
 8004a12:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004a14:	9306      	str	r3, [sp, #24]
 8004a16:	eba3 0309 	sub.w	r3, r3, r9
 8004a1a:	455b      	cmp	r3, fp
 8004a1c:	dc31      	bgt.n	8004a82 <_printf_float+0x36e>
 8004a1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a20:	459a      	cmp	sl, r3
 8004a22:	dc3a      	bgt.n	8004a9a <_printf_float+0x386>
 8004a24:	6823      	ldr	r3, [r4, #0]
 8004a26:	07da      	lsls	r2, r3, #31
 8004a28:	d437      	bmi.n	8004a9a <_printf_float+0x386>
 8004a2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a2c:	ebaa 0903 	sub.w	r9, sl, r3
 8004a30:	9b06      	ldr	r3, [sp, #24]
 8004a32:	ebaa 0303 	sub.w	r3, sl, r3
 8004a36:	4599      	cmp	r9, r3
 8004a38:	bfa8      	it	ge
 8004a3a:	4699      	movge	r9, r3
 8004a3c:	f1b9 0f00 	cmp.w	r9, #0
 8004a40:	dc33      	bgt.n	8004aaa <_printf_float+0x396>
 8004a42:	f04f 0800 	mov.w	r8, #0
 8004a46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a4a:	f104 0b1a 	add.w	fp, r4, #26
 8004a4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a50:	ebaa 0303 	sub.w	r3, sl, r3
 8004a54:	eba3 0309 	sub.w	r3, r3, r9
 8004a58:	4543      	cmp	r3, r8
 8004a5a:	f77f af79 	ble.w	8004950 <_printf_float+0x23c>
 8004a5e:	2301      	movs	r3, #1
 8004a60:	465a      	mov	r2, fp
 8004a62:	4631      	mov	r1, r6
 8004a64:	4628      	mov	r0, r5
 8004a66:	47b8      	blx	r7
 8004a68:	3001      	adds	r0, #1
 8004a6a:	f43f aeae 	beq.w	80047ca <_printf_float+0xb6>
 8004a6e:	f108 0801 	add.w	r8, r8, #1
 8004a72:	e7ec      	b.n	8004a4e <_printf_float+0x33a>
 8004a74:	4642      	mov	r2, r8
 8004a76:	4631      	mov	r1, r6
 8004a78:	4628      	mov	r0, r5
 8004a7a:	47b8      	blx	r7
 8004a7c:	3001      	adds	r0, #1
 8004a7e:	d1c2      	bne.n	8004a06 <_printf_float+0x2f2>
 8004a80:	e6a3      	b.n	80047ca <_printf_float+0xb6>
 8004a82:	2301      	movs	r3, #1
 8004a84:	4631      	mov	r1, r6
 8004a86:	4628      	mov	r0, r5
 8004a88:	9206      	str	r2, [sp, #24]
 8004a8a:	47b8      	blx	r7
 8004a8c:	3001      	adds	r0, #1
 8004a8e:	f43f ae9c 	beq.w	80047ca <_printf_float+0xb6>
 8004a92:	9a06      	ldr	r2, [sp, #24]
 8004a94:	f10b 0b01 	add.w	fp, fp, #1
 8004a98:	e7bb      	b.n	8004a12 <_printf_float+0x2fe>
 8004a9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a9e:	4631      	mov	r1, r6
 8004aa0:	4628      	mov	r0, r5
 8004aa2:	47b8      	blx	r7
 8004aa4:	3001      	adds	r0, #1
 8004aa6:	d1c0      	bne.n	8004a2a <_printf_float+0x316>
 8004aa8:	e68f      	b.n	80047ca <_printf_float+0xb6>
 8004aaa:	9a06      	ldr	r2, [sp, #24]
 8004aac:	464b      	mov	r3, r9
 8004aae:	4442      	add	r2, r8
 8004ab0:	4631      	mov	r1, r6
 8004ab2:	4628      	mov	r0, r5
 8004ab4:	47b8      	blx	r7
 8004ab6:	3001      	adds	r0, #1
 8004ab8:	d1c3      	bne.n	8004a42 <_printf_float+0x32e>
 8004aba:	e686      	b.n	80047ca <_printf_float+0xb6>
 8004abc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004ac0:	f1ba 0f01 	cmp.w	sl, #1
 8004ac4:	dc01      	bgt.n	8004aca <_printf_float+0x3b6>
 8004ac6:	07db      	lsls	r3, r3, #31
 8004ac8:	d536      	bpl.n	8004b38 <_printf_float+0x424>
 8004aca:	2301      	movs	r3, #1
 8004acc:	4642      	mov	r2, r8
 8004ace:	4631      	mov	r1, r6
 8004ad0:	4628      	mov	r0, r5
 8004ad2:	47b8      	blx	r7
 8004ad4:	3001      	adds	r0, #1
 8004ad6:	f43f ae78 	beq.w	80047ca <_printf_float+0xb6>
 8004ada:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ade:	4631      	mov	r1, r6
 8004ae0:	4628      	mov	r0, r5
 8004ae2:	47b8      	blx	r7
 8004ae4:	3001      	adds	r0, #1
 8004ae6:	f43f ae70 	beq.w	80047ca <_printf_float+0xb6>
 8004aea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004aee:	2200      	movs	r2, #0
 8004af0:	2300      	movs	r3, #0
 8004af2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004af6:	f7fc f80f 	bl	8000b18 <__aeabi_dcmpeq>
 8004afa:	b9c0      	cbnz	r0, 8004b2e <_printf_float+0x41a>
 8004afc:	4653      	mov	r3, sl
 8004afe:	f108 0201 	add.w	r2, r8, #1
 8004b02:	4631      	mov	r1, r6
 8004b04:	4628      	mov	r0, r5
 8004b06:	47b8      	blx	r7
 8004b08:	3001      	adds	r0, #1
 8004b0a:	d10c      	bne.n	8004b26 <_printf_float+0x412>
 8004b0c:	e65d      	b.n	80047ca <_printf_float+0xb6>
 8004b0e:	2301      	movs	r3, #1
 8004b10:	465a      	mov	r2, fp
 8004b12:	4631      	mov	r1, r6
 8004b14:	4628      	mov	r0, r5
 8004b16:	47b8      	blx	r7
 8004b18:	3001      	adds	r0, #1
 8004b1a:	f43f ae56 	beq.w	80047ca <_printf_float+0xb6>
 8004b1e:	f108 0801 	add.w	r8, r8, #1
 8004b22:	45d0      	cmp	r8, sl
 8004b24:	dbf3      	blt.n	8004b0e <_printf_float+0x3fa>
 8004b26:	464b      	mov	r3, r9
 8004b28:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004b2c:	e6df      	b.n	80048ee <_printf_float+0x1da>
 8004b2e:	f04f 0800 	mov.w	r8, #0
 8004b32:	f104 0b1a 	add.w	fp, r4, #26
 8004b36:	e7f4      	b.n	8004b22 <_printf_float+0x40e>
 8004b38:	2301      	movs	r3, #1
 8004b3a:	4642      	mov	r2, r8
 8004b3c:	e7e1      	b.n	8004b02 <_printf_float+0x3ee>
 8004b3e:	2301      	movs	r3, #1
 8004b40:	464a      	mov	r2, r9
 8004b42:	4631      	mov	r1, r6
 8004b44:	4628      	mov	r0, r5
 8004b46:	47b8      	blx	r7
 8004b48:	3001      	adds	r0, #1
 8004b4a:	f43f ae3e 	beq.w	80047ca <_printf_float+0xb6>
 8004b4e:	f108 0801 	add.w	r8, r8, #1
 8004b52:	68e3      	ldr	r3, [r4, #12]
 8004b54:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004b56:	1a5b      	subs	r3, r3, r1
 8004b58:	4543      	cmp	r3, r8
 8004b5a:	dcf0      	bgt.n	8004b3e <_printf_float+0x42a>
 8004b5c:	e6fc      	b.n	8004958 <_printf_float+0x244>
 8004b5e:	f04f 0800 	mov.w	r8, #0
 8004b62:	f104 0919 	add.w	r9, r4, #25
 8004b66:	e7f4      	b.n	8004b52 <_printf_float+0x43e>

08004b68 <_printf_common>:
 8004b68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b6c:	4616      	mov	r6, r2
 8004b6e:	4698      	mov	r8, r3
 8004b70:	688a      	ldr	r2, [r1, #8]
 8004b72:	690b      	ldr	r3, [r1, #16]
 8004b74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	bfb8      	it	lt
 8004b7c:	4613      	movlt	r3, r2
 8004b7e:	6033      	str	r3, [r6, #0]
 8004b80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004b84:	4607      	mov	r7, r0
 8004b86:	460c      	mov	r4, r1
 8004b88:	b10a      	cbz	r2, 8004b8e <_printf_common+0x26>
 8004b8a:	3301      	adds	r3, #1
 8004b8c:	6033      	str	r3, [r6, #0]
 8004b8e:	6823      	ldr	r3, [r4, #0]
 8004b90:	0699      	lsls	r1, r3, #26
 8004b92:	bf42      	ittt	mi
 8004b94:	6833      	ldrmi	r3, [r6, #0]
 8004b96:	3302      	addmi	r3, #2
 8004b98:	6033      	strmi	r3, [r6, #0]
 8004b9a:	6825      	ldr	r5, [r4, #0]
 8004b9c:	f015 0506 	ands.w	r5, r5, #6
 8004ba0:	d106      	bne.n	8004bb0 <_printf_common+0x48>
 8004ba2:	f104 0a19 	add.w	sl, r4, #25
 8004ba6:	68e3      	ldr	r3, [r4, #12]
 8004ba8:	6832      	ldr	r2, [r6, #0]
 8004baa:	1a9b      	subs	r3, r3, r2
 8004bac:	42ab      	cmp	r3, r5
 8004bae:	dc26      	bgt.n	8004bfe <_printf_common+0x96>
 8004bb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004bb4:	6822      	ldr	r2, [r4, #0]
 8004bb6:	3b00      	subs	r3, #0
 8004bb8:	bf18      	it	ne
 8004bba:	2301      	movne	r3, #1
 8004bbc:	0692      	lsls	r2, r2, #26
 8004bbe:	d42b      	bmi.n	8004c18 <_printf_common+0xb0>
 8004bc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004bc4:	4641      	mov	r1, r8
 8004bc6:	4638      	mov	r0, r7
 8004bc8:	47c8      	blx	r9
 8004bca:	3001      	adds	r0, #1
 8004bcc:	d01e      	beq.n	8004c0c <_printf_common+0xa4>
 8004bce:	6823      	ldr	r3, [r4, #0]
 8004bd0:	6922      	ldr	r2, [r4, #16]
 8004bd2:	f003 0306 	and.w	r3, r3, #6
 8004bd6:	2b04      	cmp	r3, #4
 8004bd8:	bf02      	ittt	eq
 8004bda:	68e5      	ldreq	r5, [r4, #12]
 8004bdc:	6833      	ldreq	r3, [r6, #0]
 8004bde:	1aed      	subeq	r5, r5, r3
 8004be0:	68a3      	ldr	r3, [r4, #8]
 8004be2:	bf0c      	ite	eq
 8004be4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004be8:	2500      	movne	r5, #0
 8004bea:	4293      	cmp	r3, r2
 8004bec:	bfc4      	itt	gt
 8004bee:	1a9b      	subgt	r3, r3, r2
 8004bf0:	18ed      	addgt	r5, r5, r3
 8004bf2:	2600      	movs	r6, #0
 8004bf4:	341a      	adds	r4, #26
 8004bf6:	42b5      	cmp	r5, r6
 8004bf8:	d11a      	bne.n	8004c30 <_printf_common+0xc8>
 8004bfa:	2000      	movs	r0, #0
 8004bfc:	e008      	b.n	8004c10 <_printf_common+0xa8>
 8004bfe:	2301      	movs	r3, #1
 8004c00:	4652      	mov	r2, sl
 8004c02:	4641      	mov	r1, r8
 8004c04:	4638      	mov	r0, r7
 8004c06:	47c8      	blx	r9
 8004c08:	3001      	adds	r0, #1
 8004c0a:	d103      	bne.n	8004c14 <_printf_common+0xac>
 8004c0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c14:	3501      	adds	r5, #1
 8004c16:	e7c6      	b.n	8004ba6 <_printf_common+0x3e>
 8004c18:	18e1      	adds	r1, r4, r3
 8004c1a:	1c5a      	adds	r2, r3, #1
 8004c1c:	2030      	movs	r0, #48	@ 0x30
 8004c1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004c22:	4422      	add	r2, r4
 8004c24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004c28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004c2c:	3302      	adds	r3, #2
 8004c2e:	e7c7      	b.n	8004bc0 <_printf_common+0x58>
 8004c30:	2301      	movs	r3, #1
 8004c32:	4622      	mov	r2, r4
 8004c34:	4641      	mov	r1, r8
 8004c36:	4638      	mov	r0, r7
 8004c38:	47c8      	blx	r9
 8004c3a:	3001      	adds	r0, #1
 8004c3c:	d0e6      	beq.n	8004c0c <_printf_common+0xa4>
 8004c3e:	3601      	adds	r6, #1
 8004c40:	e7d9      	b.n	8004bf6 <_printf_common+0x8e>
	...

08004c44 <_printf_i>:
 8004c44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c48:	7e0f      	ldrb	r7, [r1, #24]
 8004c4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004c4c:	2f78      	cmp	r7, #120	@ 0x78
 8004c4e:	4691      	mov	r9, r2
 8004c50:	4680      	mov	r8, r0
 8004c52:	460c      	mov	r4, r1
 8004c54:	469a      	mov	sl, r3
 8004c56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004c5a:	d807      	bhi.n	8004c6c <_printf_i+0x28>
 8004c5c:	2f62      	cmp	r7, #98	@ 0x62
 8004c5e:	d80a      	bhi.n	8004c76 <_printf_i+0x32>
 8004c60:	2f00      	cmp	r7, #0
 8004c62:	f000 80d2 	beq.w	8004e0a <_printf_i+0x1c6>
 8004c66:	2f58      	cmp	r7, #88	@ 0x58
 8004c68:	f000 80b9 	beq.w	8004dde <_printf_i+0x19a>
 8004c6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004c74:	e03a      	b.n	8004cec <_printf_i+0xa8>
 8004c76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004c7a:	2b15      	cmp	r3, #21
 8004c7c:	d8f6      	bhi.n	8004c6c <_printf_i+0x28>
 8004c7e:	a101      	add	r1, pc, #4	@ (adr r1, 8004c84 <_printf_i+0x40>)
 8004c80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c84:	08004cdd 	.word	0x08004cdd
 8004c88:	08004cf1 	.word	0x08004cf1
 8004c8c:	08004c6d 	.word	0x08004c6d
 8004c90:	08004c6d 	.word	0x08004c6d
 8004c94:	08004c6d 	.word	0x08004c6d
 8004c98:	08004c6d 	.word	0x08004c6d
 8004c9c:	08004cf1 	.word	0x08004cf1
 8004ca0:	08004c6d 	.word	0x08004c6d
 8004ca4:	08004c6d 	.word	0x08004c6d
 8004ca8:	08004c6d 	.word	0x08004c6d
 8004cac:	08004c6d 	.word	0x08004c6d
 8004cb0:	08004df1 	.word	0x08004df1
 8004cb4:	08004d1b 	.word	0x08004d1b
 8004cb8:	08004dab 	.word	0x08004dab
 8004cbc:	08004c6d 	.word	0x08004c6d
 8004cc0:	08004c6d 	.word	0x08004c6d
 8004cc4:	08004e13 	.word	0x08004e13
 8004cc8:	08004c6d 	.word	0x08004c6d
 8004ccc:	08004d1b 	.word	0x08004d1b
 8004cd0:	08004c6d 	.word	0x08004c6d
 8004cd4:	08004c6d 	.word	0x08004c6d
 8004cd8:	08004db3 	.word	0x08004db3
 8004cdc:	6833      	ldr	r3, [r6, #0]
 8004cde:	1d1a      	adds	r2, r3, #4
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	6032      	str	r2, [r6, #0]
 8004ce4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ce8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004cec:	2301      	movs	r3, #1
 8004cee:	e09d      	b.n	8004e2c <_printf_i+0x1e8>
 8004cf0:	6833      	ldr	r3, [r6, #0]
 8004cf2:	6820      	ldr	r0, [r4, #0]
 8004cf4:	1d19      	adds	r1, r3, #4
 8004cf6:	6031      	str	r1, [r6, #0]
 8004cf8:	0606      	lsls	r6, r0, #24
 8004cfa:	d501      	bpl.n	8004d00 <_printf_i+0xbc>
 8004cfc:	681d      	ldr	r5, [r3, #0]
 8004cfe:	e003      	b.n	8004d08 <_printf_i+0xc4>
 8004d00:	0645      	lsls	r5, r0, #25
 8004d02:	d5fb      	bpl.n	8004cfc <_printf_i+0xb8>
 8004d04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004d08:	2d00      	cmp	r5, #0
 8004d0a:	da03      	bge.n	8004d14 <_printf_i+0xd0>
 8004d0c:	232d      	movs	r3, #45	@ 0x2d
 8004d0e:	426d      	negs	r5, r5
 8004d10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d14:	4859      	ldr	r0, [pc, #356]	@ (8004e7c <_printf_i+0x238>)
 8004d16:	230a      	movs	r3, #10
 8004d18:	e011      	b.n	8004d3e <_printf_i+0xfa>
 8004d1a:	6821      	ldr	r1, [r4, #0]
 8004d1c:	6833      	ldr	r3, [r6, #0]
 8004d1e:	0608      	lsls	r0, r1, #24
 8004d20:	f853 5b04 	ldr.w	r5, [r3], #4
 8004d24:	d402      	bmi.n	8004d2c <_printf_i+0xe8>
 8004d26:	0649      	lsls	r1, r1, #25
 8004d28:	bf48      	it	mi
 8004d2a:	b2ad      	uxthmi	r5, r5
 8004d2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8004d2e:	4853      	ldr	r0, [pc, #332]	@ (8004e7c <_printf_i+0x238>)
 8004d30:	6033      	str	r3, [r6, #0]
 8004d32:	bf14      	ite	ne
 8004d34:	230a      	movne	r3, #10
 8004d36:	2308      	moveq	r3, #8
 8004d38:	2100      	movs	r1, #0
 8004d3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004d3e:	6866      	ldr	r6, [r4, #4]
 8004d40:	60a6      	str	r6, [r4, #8]
 8004d42:	2e00      	cmp	r6, #0
 8004d44:	bfa2      	ittt	ge
 8004d46:	6821      	ldrge	r1, [r4, #0]
 8004d48:	f021 0104 	bicge.w	r1, r1, #4
 8004d4c:	6021      	strge	r1, [r4, #0]
 8004d4e:	b90d      	cbnz	r5, 8004d54 <_printf_i+0x110>
 8004d50:	2e00      	cmp	r6, #0
 8004d52:	d04b      	beq.n	8004dec <_printf_i+0x1a8>
 8004d54:	4616      	mov	r6, r2
 8004d56:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d5a:	fb03 5711 	mls	r7, r3, r1, r5
 8004d5e:	5dc7      	ldrb	r7, [r0, r7]
 8004d60:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d64:	462f      	mov	r7, r5
 8004d66:	42bb      	cmp	r3, r7
 8004d68:	460d      	mov	r5, r1
 8004d6a:	d9f4      	bls.n	8004d56 <_printf_i+0x112>
 8004d6c:	2b08      	cmp	r3, #8
 8004d6e:	d10b      	bne.n	8004d88 <_printf_i+0x144>
 8004d70:	6823      	ldr	r3, [r4, #0]
 8004d72:	07df      	lsls	r7, r3, #31
 8004d74:	d508      	bpl.n	8004d88 <_printf_i+0x144>
 8004d76:	6923      	ldr	r3, [r4, #16]
 8004d78:	6861      	ldr	r1, [r4, #4]
 8004d7a:	4299      	cmp	r1, r3
 8004d7c:	bfde      	ittt	le
 8004d7e:	2330      	movle	r3, #48	@ 0x30
 8004d80:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004d84:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004d88:	1b92      	subs	r2, r2, r6
 8004d8a:	6122      	str	r2, [r4, #16]
 8004d8c:	f8cd a000 	str.w	sl, [sp]
 8004d90:	464b      	mov	r3, r9
 8004d92:	aa03      	add	r2, sp, #12
 8004d94:	4621      	mov	r1, r4
 8004d96:	4640      	mov	r0, r8
 8004d98:	f7ff fee6 	bl	8004b68 <_printf_common>
 8004d9c:	3001      	adds	r0, #1
 8004d9e:	d14a      	bne.n	8004e36 <_printf_i+0x1f2>
 8004da0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004da4:	b004      	add	sp, #16
 8004da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004daa:	6823      	ldr	r3, [r4, #0]
 8004dac:	f043 0320 	orr.w	r3, r3, #32
 8004db0:	6023      	str	r3, [r4, #0]
 8004db2:	4833      	ldr	r0, [pc, #204]	@ (8004e80 <_printf_i+0x23c>)
 8004db4:	2778      	movs	r7, #120	@ 0x78
 8004db6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004dba:	6823      	ldr	r3, [r4, #0]
 8004dbc:	6831      	ldr	r1, [r6, #0]
 8004dbe:	061f      	lsls	r7, r3, #24
 8004dc0:	f851 5b04 	ldr.w	r5, [r1], #4
 8004dc4:	d402      	bmi.n	8004dcc <_printf_i+0x188>
 8004dc6:	065f      	lsls	r7, r3, #25
 8004dc8:	bf48      	it	mi
 8004dca:	b2ad      	uxthmi	r5, r5
 8004dcc:	6031      	str	r1, [r6, #0]
 8004dce:	07d9      	lsls	r1, r3, #31
 8004dd0:	bf44      	itt	mi
 8004dd2:	f043 0320 	orrmi.w	r3, r3, #32
 8004dd6:	6023      	strmi	r3, [r4, #0]
 8004dd8:	b11d      	cbz	r5, 8004de2 <_printf_i+0x19e>
 8004dda:	2310      	movs	r3, #16
 8004ddc:	e7ac      	b.n	8004d38 <_printf_i+0xf4>
 8004dde:	4827      	ldr	r0, [pc, #156]	@ (8004e7c <_printf_i+0x238>)
 8004de0:	e7e9      	b.n	8004db6 <_printf_i+0x172>
 8004de2:	6823      	ldr	r3, [r4, #0]
 8004de4:	f023 0320 	bic.w	r3, r3, #32
 8004de8:	6023      	str	r3, [r4, #0]
 8004dea:	e7f6      	b.n	8004dda <_printf_i+0x196>
 8004dec:	4616      	mov	r6, r2
 8004dee:	e7bd      	b.n	8004d6c <_printf_i+0x128>
 8004df0:	6833      	ldr	r3, [r6, #0]
 8004df2:	6825      	ldr	r5, [r4, #0]
 8004df4:	6961      	ldr	r1, [r4, #20]
 8004df6:	1d18      	adds	r0, r3, #4
 8004df8:	6030      	str	r0, [r6, #0]
 8004dfa:	062e      	lsls	r6, r5, #24
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	d501      	bpl.n	8004e04 <_printf_i+0x1c0>
 8004e00:	6019      	str	r1, [r3, #0]
 8004e02:	e002      	b.n	8004e0a <_printf_i+0x1c6>
 8004e04:	0668      	lsls	r0, r5, #25
 8004e06:	d5fb      	bpl.n	8004e00 <_printf_i+0x1bc>
 8004e08:	8019      	strh	r1, [r3, #0]
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	6123      	str	r3, [r4, #16]
 8004e0e:	4616      	mov	r6, r2
 8004e10:	e7bc      	b.n	8004d8c <_printf_i+0x148>
 8004e12:	6833      	ldr	r3, [r6, #0]
 8004e14:	1d1a      	adds	r2, r3, #4
 8004e16:	6032      	str	r2, [r6, #0]
 8004e18:	681e      	ldr	r6, [r3, #0]
 8004e1a:	6862      	ldr	r2, [r4, #4]
 8004e1c:	2100      	movs	r1, #0
 8004e1e:	4630      	mov	r0, r6
 8004e20:	f7fb f9fe 	bl	8000220 <memchr>
 8004e24:	b108      	cbz	r0, 8004e2a <_printf_i+0x1e6>
 8004e26:	1b80      	subs	r0, r0, r6
 8004e28:	6060      	str	r0, [r4, #4]
 8004e2a:	6863      	ldr	r3, [r4, #4]
 8004e2c:	6123      	str	r3, [r4, #16]
 8004e2e:	2300      	movs	r3, #0
 8004e30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e34:	e7aa      	b.n	8004d8c <_printf_i+0x148>
 8004e36:	6923      	ldr	r3, [r4, #16]
 8004e38:	4632      	mov	r2, r6
 8004e3a:	4649      	mov	r1, r9
 8004e3c:	4640      	mov	r0, r8
 8004e3e:	47d0      	blx	sl
 8004e40:	3001      	adds	r0, #1
 8004e42:	d0ad      	beq.n	8004da0 <_printf_i+0x15c>
 8004e44:	6823      	ldr	r3, [r4, #0]
 8004e46:	079b      	lsls	r3, r3, #30
 8004e48:	d413      	bmi.n	8004e72 <_printf_i+0x22e>
 8004e4a:	68e0      	ldr	r0, [r4, #12]
 8004e4c:	9b03      	ldr	r3, [sp, #12]
 8004e4e:	4298      	cmp	r0, r3
 8004e50:	bfb8      	it	lt
 8004e52:	4618      	movlt	r0, r3
 8004e54:	e7a6      	b.n	8004da4 <_printf_i+0x160>
 8004e56:	2301      	movs	r3, #1
 8004e58:	4632      	mov	r2, r6
 8004e5a:	4649      	mov	r1, r9
 8004e5c:	4640      	mov	r0, r8
 8004e5e:	47d0      	blx	sl
 8004e60:	3001      	adds	r0, #1
 8004e62:	d09d      	beq.n	8004da0 <_printf_i+0x15c>
 8004e64:	3501      	adds	r5, #1
 8004e66:	68e3      	ldr	r3, [r4, #12]
 8004e68:	9903      	ldr	r1, [sp, #12]
 8004e6a:	1a5b      	subs	r3, r3, r1
 8004e6c:	42ab      	cmp	r3, r5
 8004e6e:	dcf2      	bgt.n	8004e56 <_printf_i+0x212>
 8004e70:	e7eb      	b.n	8004e4a <_printf_i+0x206>
 8004e72:	2500      	movs	r5, #0
 8004e74:	f104 0619 	add.w	r6, r4, #25
 8004e78:	e7f5      	b.n	8004e66 <_printf_i+0x222>
 8004e7a:	bf00      	nop
 8004e7c:	080097c6 	.word	0x080097c6
 8004e80:	080097d7 	.word	0x080097d7

08004e84 <std>:
 8004e84:	2300      	movs	r3, #0
 8004e86:	b510      	push	{r4, lr}
 8004e88:	4604      	mov	r4, r0
 8004e8a:	e9c0 3300 	strd	r3, r3, [r0]
 8004e8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e92:	6083      	str	r3, [r0, #8]
 8004e94:	8181      	strh	r1, [r0, #12]
 8004e96:	6643      	str	r3, [r0, #100]	@ 0x64
 8004e98:	81c2      	strh	r2, [r0, #14]
 8004e9a:	6183      	str	r3, [r0, #24]
 8004e9c:	4619      	mov	r1, r3
 8004e9e:	2208      	movs	r2, #8
 8004ea0:	305c      	adds	r0, #92	@ 0x5c
 8004ea2:	f000 f9f9 	bl	8005298 <memset>
 8004ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8004edc <std+0x58>)
 8004ea8:	6263      	str	r3, [r4, #36]	@ 0x24
 8004eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8004ee0 <std+0x5c>)
 8004eac:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004eae:	4b0d      	ldr	r3, [pc, #52]	@ (8004ee4 <std+0x60>)
 8004eb0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8004ee8 <std+0x64>)
 8004eb4:	6323      	str	r3, [r4, #48]	@ 0x30
 8004eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8004eec <std+0x68>)
 8004eb8:	6224      	str	r4, [r4, #32]
 8004eba:	429c      	cmp	r4, r3
 8004ebc:	d006      	beq.n	8004ecc <std+0x48>
 8004ebe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004ec2:	4294      	cmp	r4, r2
 8004ec4:	d002      	beq.n	8004ecc <std+0x48>
 8004ec6:	33d0      	adds	r3, #208	@ 0xd0
 8004ec8:	429c      	cmp	r4, r3
 8004eca:	d105      	bne.n	8004ed8 <std+0x54>
 8004ecc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ed4:	f000 ba5c 	b.w	8005390 <__retarget_lock_init_recursive>
 8004ed8:	bd10      	pop	{r4, pc}
 8004eda:	bf00      	nop
 8004edc:	080050e9 	.word	0x080050e9
 8004ee0:	0800510b 	.word	0x0800510b
 8004ee4:	08005143 	.word	0x08005143
 8004ee8:	08005167 	.word	0x08005167
 8004eec:	200008a4 	.word	0x200008a4

08004ef0 <stdio_exit_handler>:
 8004ef0:	4a02      	ldr	r2, [pc, #8]	@ (8004efc <stdio_exit_handler+0xc>)
 8004ef2:	4903      	ldr	r1, [pc, #12]	@ (8004f00 <stdio_exit_handler+0x10>)
 8004ef4:	4803      	ldr	r0, [pc, #12]	@ (8004f04 <stdio_exit_handler+0x14>)
 8004ef6:	f000 b869 	b.w	8004fcc <_fwalk_sglue>
 8004efa:	bf00      	nop
 8004efc:	2000000c 	.word	0x2000000c
 8004f00:	08006f09 	.word	0x08006f09
 8004f04:	2000001c 	.word	0x2000001c

08004f08 <cleanup_stdio>:
 8004f08:	6841      	ldr	r1, [r0, #4]
 8004f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8004f3c <cleanup_stdio+0x34>)
 8004f0c:	4299      	cmp	r1, r3
 8004f0e:	b510      	push	{r4, lr}
 8004f10:	4604      	mov	r4, r0
 8004f12:	d001      	beq.n	8004f18 <cleanup_stdio+0x10>
 8004f14:	f001 fff8 	bl	8006f08 <_fflush_r>
 8004f18:	68a1      	ldr	r1, [r4, #8]
 8004f1a:	4b09      	ldr	r3, [pc, #36]	@ (8004f40 <cleanup_stdio+0x38>)
 8004f1c:	4299      	cmp	r1, r3
 8004f1e:	d002      	beq.n	8004f26 <cleanup_stdio+0x1e>
 8004f20:	4620      	mov	r0, r4
 8004f22:	f001 fff1 	bl	8006f08 <_fflush_r>
 8004f26:	68e1      	ldr	r1, [r4, #12]
 8004f28:	4b06      	ldr	r3, [pc, #24]	@ (8004f44 <cleanup_stdio+0x3c>)
 8004f2a:	4299      	cmp	r1, r3
 8004f2c:	d004      	beq.n	8004f38 <cleanup_stdio+0x30>
 8004f2e:	4620      	mov	r0, r4
 8004f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f34:	f001 bfe8 	b.w	8006f08 <_fflush_r>
 8004f38:	bd10      	pop	{r4, pc}
 8004f3a:	bf00      	nop
 8004f3c:	200008a4 	.word	0x200008a4
 8004f40:	2000090c 	.word	0x2000090c
 8004f44:	20000974 	.word	0x20000974

08004f48 <global_stdio_init.part.0>:
 8004f48:	b510      	push	{r4, lr}
 8004f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8004f78 <global_stdio_init.part.0+0x30>)
 8004f4c:	4c0b      	ldr	r4, [pc, #44]	@ (8004f7c <global_stdio_init.part.0+0x34>)
 8004f4e:	4a0c      	ldr	r2, [pc, #48]	@ (8004f80 <global_stdio_init.part.0+0x38>)
 8004f50:	601a      	str	r2, [r3, #0]
 8004f52:	4620      	mov	r0, r4
 8004f54:	2200      	movs	r2, #0
 8004f56:	2104      	movs	r1, #4
 8004f58:	f7ff ff94 	bl	8004e84 <std>
 8004f5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004f60:	2201      	movs	r2, #1
 8004f62:	2109      	movs	r1, #9
 8004f64:	f7ff ff8e 	bl	8004e84 <std>
 8004f68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004f6c:	2202      	movs	r2, #2
 8004f6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f72:	2112      	movs	r1, #18
 8004f74:	f7ff bf86 	b.w	8004e84 <std>
 8004f78:	200009dc 	.word	0x200009dc
 8004f7c:	200008a4 	.word	0x200008a4
 8004f80:	08004ef1 	.word	0x08004ef1

08004f84 <__sfp_lock_acquire>:
 8004f84:	4801      	ldr	r0, [pc, #4]	@ (8004f8c <__sfp_lock_acquire+0x8>)
 8004f86:	f000 ba04 	b.w	8005392 <__retarget_lock_acquire_recursive>
 8004f8a:	bf00      	nop
 8004f8c:	200009e5 	.word	0x200009e5

08004f90 <__sfp_lock_release>:
 8004f90:	4801      	ldr	r0, [pc, #4]	@ (8004f98 <__sfp_lock_release+0x8>)
 8004f92:	f000 b9ff 	b.w	8005394 <__retarget_lock_release_recursive>
 8004f96:	bf00      	nop
 8004f98:	200009e5 	.word	0x200009e5

08004f9c <__sinit>:
 8004f9c:	b510      	push	{r4, lr}
 8004f9e:	4604      	mov	r4, r0
 8004fa0:	f7ff fff0 	bl	8004f84 <__sfp_lock_acquire>
 8004fa4:	6a23      	ldr	r3, [r4, #32]
 8004fa6:	b11b      	cbz	r3, 8004fb0 <__sinit+0x14>
 8004fa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fac:	f7ff bff0 	b.w	8004f90 <__sfp_lock_release>
 8004fb0:	4b04      	ldr	r3, [pc, #16]	@ (8004fc4 <__sinit+0x28>)
 8004fb2:	6223      	str	r3, [r4, #32]
 8004fb4:	4b04      	ldr	r3, [pc, #16]	@ (8004fc8 <__sinit+0x2c>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d1f5      	bne.n	8004fa8 <__sinit+0xc>
 8004fbc:	f7ff ffc4 	bl	8004f48 <global_stdio_init.part.0>
 8004fc0:	e7f2      	b.n	8004fa8 <__sinit+0xc>
 8004fc2:	bf00      	nop
 8004fc4:	08004f09 	.word	0x08004f09
 8004fc8:	200009dc 	.word	0x200009dc

08004fcc <_fwalk_sglue>:
 8004fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fd0:	4607      	mov	r7, r0
 8004fd2:	4688      	mov	r8, r1
 8004fd4:	4614      	mov	r4, r2
 8004fd6:	2600      	movs	r6, #0
 8004fd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004fdc:	f1b9 0901 	subs.w	r9, r9, #1
 8004fe0:	d505      	bpl.n	8004fee <_fwalk_sglue+0x22>
 8004fe2:	6824      	ldr	r4, [r4, #0]
 8004fe4:	2c00      	cmp	r4, #0
 8004fe6:	d1f7      	bne.n	8004fd8 <_fwalk_sglue+0xc>
 8004fe8:	4630      	mov	r0, r6
 8004fea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fee:	89ab      	ldrh	r3, [r5, #12]
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d907      	bls.n	8005004 <_fwalk_sglue+0x38>
 8004ff4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ff8:	3301      	adds	r3, #1
 8004ffa:	d003      	beq.n	8005004 <_fwalk_sglue+0x38>
 8004ffc:	4629      	mov	r1, r5
 8004ffe:	4638      	mov	r0, r7
 8005000:	47c0      	blx	r8
 8005002:	4306      	orrs	r6, r0
 8005004:	3568      	adds	r5, #104	@ 0x68
 8005006:	e7e9      	b.n	8004fdc <_fwalk_sglue+0x10>

08005008 <iprintf>:
 8005008:	b40f      	push	{r0, r1, r2, r3}
 800500a:	b507      	push	{r0, r1, r2, lr}
 800500c:	4906      	ldr	r1, [pc, #24]	@ (8005028 <iprintf+0x20>)
 800500e:	ab04      	add	r3, sp, #16
 8005010:	6808      	ldr	r0, [r1, #0]
 8005012:	f853 2b04 	ldr.w	r2, [r3], #4
 8005016:	6881      	ldr	r1, [r0, #8]
 8005018:	9301      	str	r3, [sp, #4]
 800501a:	f001 fdd9 	bl	8006bd0 <_vfiprintf_r>
 800501e:	b003      	add	sp, #12
 8005020:	f85d eb04 	ldr.w	lr, [sp], #4
 8005024:	b004      	add	sp, #16
 8005026:	4770      	bx	lr
 8005028:	20000018 	.word	0x20000018

0800502c <_puts_r>:
 800502c:	6a03      	ldr	r3, [r0, #32]
 800502e:	b570      	push	{r4, r5, r6, lr}
 8005030:	6884      	ldr	r4, [r0, #8]
 8005032:	4605      	mov	r5, r0
 8005034:	460e      	mov	r6, r1
 8005036:	b90b      	cbnz	r3, 800503c <_puts_r+0x10>
 8005038:	f7ff ffb0 	bl	8004f9c <__sinit>
 800503c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800503e:	07db      	lsls	r3, r3, #31
 8005040:	d405      	bmi.n	800504e <_puts_r+0x22>
 8005042:	89a3      	ldrh	r3, [r4, #12]
 8005044:	0598      	lsls	r0, r3, #22
 8005046:	d402      	bmi.n	800504e <_puts_r+0x22>
 8005048:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800504a:	f000 f9a2 	bl	8005392 <__retarget_lock_acquire_recursive>
 800504e:	89a3      	ldrh	r3, [r4, #12]
 8005050:	0719      	lsls	r1, r3, #28
 8005052:	d502      	bpl.n	800505a <_puts_r+0x2e>
 8005054:	6923      	ldr	r3, [r4, #16]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d135      	bne.n	80050c6 <_puts_r+0x9a>
 800505a:	4621      	mov	r1, r4
 800505c:	4628      	mov	r0, r5
 800505e:	f000 f8c5 	bl	80051ec <__swsetup_r>
 8005062:	b380      	cbz	r0, 80050c6 <_puts_r+0x9a>
 8005064:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8005068:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800506a:	07da      	lsls	r2, r3, #31
 800506c:	d405      	bmi.n	800507a <_puts_r+0x4e>
 800506e:	89a3      	ldrh	r3, [r4, #12]
 8005070:	059b      	lsls	r3, r3, #22
 8005072:	d402      	bmi.n	800507a <_puts_r+0x4e>
 8005074:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005076:	f000 f98d 	bl	8005394 <__retarget_lock_release_recursive>
 800507a:	4628      	mov	r0, r5
 800507c:	bd70      	pop	{r4, r5, r6, pc}
 800507e:	2b00      	cmp	r3, #0
 8005080:	da04      	bge.n	800508c <_puts_r+0x60>
 8005082:	69a2      	ldr	r2, [r4, #24]
 8005084:	429a      	cmp	r2, r3
 8005086:	dc17      	bgt.n	80050b8 <_puts_r+0x8c>
 8005088:	290a      	cmp	r1, #10
 800508a:	d015      	beq.n	80050b8 <_puts_r+0x8c>
 800508c:	6823      	ldr	r3, [r4, #0]
 800508e:	1c5a      	adds	r2, r3, #1
 8005090:	6022      	str	r2, [r4, #0]
 8005092:	7019      	strb	r1, [r3, #0]
 8005094:	68a3      	ldr	r3, [r4, #8]
 8005096:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800509a:	3b01      	subs	r3, #1
 800509c:	60a3      	str	r3, [r4, #8]
 800509e:	2900      	cmp	r1, #0
 80050a0:	d1ed      	bne.n	800507e <_puts_r+0x52>
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	da11      	bge.n	80050ca <_puts_r+0x9e>
 80050a6:	4622      	mov	r2, r4
 80050a8:	210a      	movs	r1, #10
 80050aa:	4628      	mov	r0, r5
 80050ac:	f000 f85f 	bl	800516e <__swbuf_r>
 80050b0:	3001      	adds	r0, #1
 80050b2:	d0d7      	beq.n	8005064 <_puts_r+0x38>
 80050b4:	250a      	movs	r5, #10
 80050b6:	e7d7      	b.n	8005068 <_puts_r+0x3c>
 80050b8:	4622      	mov	r2, r4
 80050ba:	4628      	mov	r0, r5
 80050bc:	f000 f857 	bl	800516e <__swbuf_r>
 80050c0:	3001      	adds	r0, #1
 80050c2:	d1e7      	bne.n	8005094 <_puts_r+0x68>
 80050c4:	e7ce      	b.n	8005064 <_puts_r+0x38>
 80050c6:	3e01      	subs	r6, #1
 80050c8:	e7e4      	b.n	8005094 <_puts_r+0x68>
 80050ca:	6823      	ldr	r3, [r4, #0]
 80050cc:	1c5a      	adds	r2, r3, #1
 80050ce:	6022      	str	r2, [r4, #0]
 80050d0:	220a      	movs	r2, #10
 80050d2:	701a      	strb	r2, [r3, #0]
 80050d4:	e7ee      	b.n	80050b4 <_puts_r+0x88>
	...

080050d8 <puts>:
 80050d8:	4b02      	ldr	r3, [pc, #8]	@ (80050e4 <puts+0xc>)
 80050da:	4601      	mov	r1, r0
 80050dc:	6818      	ldr	r0, [r3, #0]
 80050de:	f7ff bfa5 	b.w	800502c <_puts_r>
 80050e2:	bf00      	nop
 80050e4:	20000018 	.word	0x20000018

080050e8 <__sread>:
 80050e8:	b510      	push	{r4, lr}
 80050ea:	460c      	mov	r4, r1
 80050ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050f0:	f000 f900 	bl	80052f4 <_read_r>
 80050f4:	2800      	cmp	r0, #0
 80050f6:	bfab      	itete	ge
 80050f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80050fa:	89a3      	ldrhlt	r3, [r4, #12]
 80050fc:	181b      	addge	r3, r3, r0
 80050fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005102:	bfac      	ite	ge
 8005104:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005106:	81a3      	strhlt	r3, [r4, #12]
 8005108:	bd10      	pop	{r4, pc}

0800510a <__swrite>:
 800510a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800510e:	461f      	mov	r7, r3
 8005110:	898b      	ldrh	r3, [r1, #12]
 8005112:	05db      	lsls	r3, r3, #23
 8005114:	4605      	mov	r5, r0
 8005116:	460c      	mov	r4, r1
 8005118:	4616      	mov	r6, r2
 800511a:	d505      	bpl.n	8005128 <__swrite+0x1e>
 800511c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005120:	2302      	movs	r3, #2
 8005122:	2200      	movs	r2, #0
 8005124:	f000 f8d4 	bl	80052d0 <_lseek_r>
 8005128:	89a3      	ldrh	r3, [r4, #12]
 800512a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800512e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005132:	81a3      	strh	r3, [r4, #12]
 8005134:	4632      	mov	r2, r6
 8005136:	463b      	mov	r3, r7
 8005138:	4628      	mov	r0, r5
 800513a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800513e:	f000 b8eb 	b.w	8005318 <_write_r>

08005142 <__sseek>:
 8005142:	b510      	push	{r4, lr}
 8005144:	460c      	mov	r4, r1
 8005146:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800514a:	f000 f8c1 	bl	80052d0 <_lseek_r>
 800514e:	1c43      	adds	r3, r0, #1
 8005150:	89a3      	ldrh	r3, [r4, #12]
 8005152:	bf15      	itete	ne
 8005154:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005156:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800515a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800515e:	81a3      	strheq	r3, [r4, #12]
 8005160:	bf18      	it	ne
 8005162:	81a3      	strhne	r3, [r4, #12]
 8005164:	bd10      	pop	{r4, pc}

08005166 <__sclose>:
 8005166:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800516a:	f000 b8a1 	b.w	80052b0 <_close_r>

0800516e <__swbuf_r>:
 800516e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005170:	460e      	mov	r6, r1
 8005172:	4614      	mov	r4, r2
 8005174:	4605      	mov	r5, r0
 8005176:	b118      	cbz	r0, 8005180 <__swbuf_r+0x12>
 8005178:	6a03      	ldr	r3, [r0, #32]
 800517a:	b90b      	cbnz	r3, 8005180 <__swbuf_r+0x12>
 800517c:	f7ff ff0e 	bl	8004f9c <__sinit>
 8005180:	69a3      	ldr	r3, [r4, #24]
 8005182:	60a3      	str	r3, [r4, #8]
 8005184:	89a3      	ldrh	r3, [r4, #12]
 8005186:	071a      	lsls	r2, r3, #28
 8005188:	d501      	bpl.n	800518e <__swbuf_r+0x20>
 800518a:	6923      	ldr	r3, [r4, #16]
 800518c:	b943      	cbnz	r3, 80051a0 <__swbuf_r+0x32>
 800518e:	4621      	mov	r1, r4
 8005190:	4628      	mov	r0, r5
 8005192:	f000 f82b 	bl	80051ec <__swsetup_r>
 8005196:	b118      	cbz	r0, 80051a0 <__swbuf_r+0x32>
 8005198:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800519c:	4638      	mov	r0, r7
 800519e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051a0:	6823      	ldr	r3, [r4, #0]
 80051a2:	6922      	ldr	r2, [r4, #16]
 80051a4:	1a98      	subs	r0, r3, r2
 80051a6:	6963      	ldr	r3, [r4, #20]
 80051a8:	b2f6      	uxtb	r6, r6
 80051aa:	4283      	cmp	r3, r0
 80051ac:	4637      	mov	r7, r6
 80051ae:	dc05      	bgt.n	80051bc <__swbuf_r+0x4e>
 80051b0:	4621      	mov	r1, r4
 80051b2:	4628      	mov	r0, r5
 80051b4:	f001 fea8 	bl	8006f08 <_fflush_r>
 80051b8:	2800      	cmp	r0, #0
 80051ba:	d1ed      	bne.n	8005198 <__swbuf_r+0x2a>
 80051bc:	68a3      	ldr	r3, [r4, #8]
 80051be:	3b01      	subs	r3, #1
 80051c0:	60a3      	str	r3, [r4, #8]
 80051c2:	6823      	ldr	r3, [r4, #0]
 80051c4:	1c5a      	adds	r2, r3, #1
 80051c6:	6022      	str	r2, [r4, #0]
 80051c8:	701e      	strb	r6, [r3, #0]
 80051ca:	6962      	ldr	r2, [r4, #20]
 80051cc:	1c43      	adds	r3, r0, #1
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d004      	beq.n	80051dc <__swbuf_r+0x6e>
 80051d2:	89a3      	ldrh	r3, [r4, #12]
 80051d4:	07db      	lsls	r3, r3, #31
 80051d6:	d5e1      	bpl.n	800519c <__swbuf_r+0x2e>
 80051d8:	2e0a      	cmp	r6, #10
 80051da:	d1df      	bne.n	800519c <__swbuf_r+0x2e>
 80051dc:	4621      	mov	r1, r4
 80051de:	4628      	mov	r0, r5
 80051e0:	f001 fe92 	bl	8006f08 <_fflush_r>
 80051e4:	2800      	cmp	r0, #0
 80051e6:	d0d9      	beq.n	800519c <__swbuf_r+0x2e>
 80051e8:	e7d6      	b.n	8005198 <__swbuf_r+0x2a>
	...

080051ec <__swsetup_r>:
 80051ec:	b538      	push	{r3, r4, r5, lr}
 80051ee:	4b29      	ldr	r3, [pc, #164]	@ (8005294 <__swsetup_r+0xa8>)
 80051f0:	4605      	mov	r5, r0
 80051f2:	6818      	ldr	r0, [r3, #0]
 80051f4:	460c      	mov	r4, r1
 80051f6:	b118      	cbz	r0, 8005200 <__swsetup_r+0x14>
 80051f8:	6a03      	ldr	r3, [r0, #32]
 80051fa:	b90b      	cbnz	r3, 8005200 <__swsetup_r+0x14>
 80051fc:	f7ff fece 	bl	8004f9c <__sinit>
 8005200:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005204:	0719      	lsls	r1, r3, #28
 8005206:	d422      	bmi.n	800524e <__swsetup_r+0x62>
 8005208:	06da      	lsls	r2, r3, #27
 800520a:	d407      	bmi.n	800521c <__swsetup_r+0x30>
 800520c:	2209      	movs	r2, #9
 800520e:	602a      	str	r2, [r5, #0]
 8005210:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005214:	81a3      	strh	r3, [r4, #12]
 8005216:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800521a:	e033      	b.n	8005284 <__swsetup_r+0x98>
 800521c:	0758      	lsls	r0, r3, #29
 800521e:	d512      	bpl.n	8005246 <__swsetup_r+0x5a>
 8005220:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005222:	b141      	cbz	r1, 8005236 <__swsetup_r+0x4a>
 8005224:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005228:	4299      	cmp	r1, r3
 800522a:	d002      	beq.n	8005232 <__swsetup_r+0x46>
 800522c:	4628      	mov	r0, r5
 800522e:	f001 f823 	bl	8006278 <_free_r>
 8005232:	2300      	movs	r3, #0
 8005234:	6363      	str	r3, [r4, #52]	@ 0x34
 8005236:	89a3      	ldrh	r3, [r4, #12]
 8005238:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800523c:	81a3      	strh	r3, [r4, #12]
 800523e:	2300      	movs	r3, #0
 8005240:	6063      	str	r3, [r4, #4]
 8005242:	6923      	ldr	r3, [r4, #16]
 8005244:	6023      	str	r3, [r4, #0]
 8005246:	89a3      	ldrh	r3, [r4, #12]
 8005248:	f043 0308 	orr.w	r3, r3, #8
 800524c:	81a3      	strh	r3, [r4, #12]
 800524e:	6923      	ldr	r3, [r4, #16]
 8005250:	b94b      	cbnz	r3, 8005266 <__swsetup_r+0x7a>
 8005252:	89a3      	ldrh	r3, [r4, #12]
 8005254:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005258:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800525c:	d003      	beq.n	8005266 <__swsetup_r+0x7a>
 800525e:	4621      	mov	r1, r4
 8005260:	4628      	mov	r0, r5
 8005262:	f001 fe9f 	bl	8006fa4 <__smakebuf_r>
 8005266:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800526a:	f013 0201 	ands.w	r2, r3, #1
 800526e:	d00a      	beq.n	8005286 <__swsetup_r+0x9a>
 8005270:	2200      	movs	r2, #0
 8005272:	60a2      	str	r2, [r4, #8]
 8005274:	6962      	ldr	r2, [r4, #20]
 8005276:	4252      	negs	r2, r2
 8005278:	61a2      	str	r2, [r4, #24]
 800527a:	6922      	ldr	r2, [r4, #16]
 800527c:	b942      	cbnz	r2, 8005290 <__swsetup_r+0xa4>
 800527e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005282:	d1c5      	bne.n	8005210 <__swsetup_r+0x24>
 8005284:	bd38      	pop	{r3, r4, r5, pc}
 8005286:	0799      	lsls	r1, r3, #30
 8005288:	bf58      	it	pl
 800528a:	6962      	ldrpl	r2, [r4, #20]
 800528c:	60a2      	str	r2, [r4, #8]
 800528e:	e7f4      	b.n	800527a <__swsetup_r+0x8e>
 8005290:	2000      	movs	r0, #0
 8005292:	e7f7      	b.n	8005284 <__swsetup_r+0x98>
 8005294:	20000018 	.word	0x20000018

08005298 <memset>:
 8005298:	4402      	add	r2, r0
 800529a:	4603      	mov	r3, r0
 800529c:	4293      	cmp	r3, r2
 800529e:	d100      	bne.n	80052a2 <memset+0xa>
 80052a0:	4770      	bx	lr
 80052a2:	f803 1b01 	strb.w	r1, [r3], #1
 80052a6:	e7f9      	b.n	800529c <memset+0x4>

080052a8 <_localeconv_r>:
 80052a8:	4800      	ldr	r0, [pc, #0]	@ (80052ac <_localeconv_r+0x4>)
 80052aa:	4770      	bx	lr
 80052ac:	20000158 	.word	0x20000158

080052b0 <_close_r>:
 80052b0:	b538      	push	{r3, r4, r5, lr}
 80052b2:	4d06      	ldr	r5, [pc, #24]	@ (80052cc <_close_r+0x1c>)
 80052b4:	2300      	movs	r3, #0
 80052b6:	4604      	mov	r4, r0
 80052b8:	4608      	mov	r0, r1
 80052ba:	602b      	str	r3, [r5, #0]
 80052bc:	f7fc fc8d 	bl	8001bda <_close>
 80052c0:	1c43      	adds	r3, r0, #1
 80052c2:	d102      	bne.n	80052ca <_close_r+0x1a>
 80052c4:	682b      	ldr	r3, [r5, #0]
 80052c6:	b103      	cbz	r3, 80052ca <_close_r+0x1a>
 80052c8:	6023      	str	r3, [r4, #0]
 80052ca:	bd38      	pop	{r3, r4, r5, pc}
 80052cc:	200009e0 	.word	0x200009e0

080052d0 <_lseek_r>:
 80052d0:	b538      	push	{r3, r4, r5, lr}
 80052d2:	4d07      	ldr	r5, [pc, #28]	@ (80052f0 <_lseek_r+0x20>)
 80052d4:	4604      	mov	r4, r0
 80052d6:	4608      	mov	r0, r1
 80052d8:	4611      	mov	r1, r2
 80052da:	2200      	movs	r2, #0
 80052dc:	602a      	str	r2, [r5, #0]
 80052de:	461a      	mov	r2, r3
 80052e0:	f7fc fca2 	bl	8001c28 <_lseek>
 80052e4:	1c43      	adds	r3, r0, #1
 80052e6:	d102      	bne.n	80052ee <_lseek_r+0x1e>
 80052e8:	682b      	ldr	r3, [r5, #0]
 80052ea:	b103      	cbz	r3, 80052ee <_lseek_r+0x1e>
 80052ec:	6023      	str	r3, [r4, #0]
 80052ee:	bd38      	pop	{r3, r4, r5, pc}
 80052f0:	200009e0 	.word	0x200009e0

080052f4 <_read_r>:
 80052f4:	b538      	push	{r3, r4, r5, lr}
 80052f6:	4d07      	ldr	r5, [pc, #28]	@ (8005314 <_read_r+0x20>)
 80052f8:	4604      	mov	r4, r0
 80052fa:	4608      	mov	r0, r1
 80052fc:	4611      	mov	r1, r2
 80052fe:	2200      	movs	r2, #0
 8005300:	602a      	str	r2, [r5, #0]
 8005302:	461a      	mov	r2, r3
 8005304:	f7fc fc4c 	bl	8001ba0 <_read>
 8005308:	1c43      	adds	r3, r0, #1
 800530a:	d102      	bne.n	8005312 <_read_r+0x1e>
 800530c:	682b      	ldr	r3, [r5, #0]
 800530e:	b103      	cbz	r3, 8005312 <_read_r+0x1e>
 8005310:	6023      	str	r3, [r4, #0]
 8005312:	bd38      	pop	{r3, r4, r5, pc}
 8005314:	200009e0 	.word	0x200009e0

08005318 <_write_r>:
 8005318:	b538      	push	{r3, r4, r5, lr}
 800531a:	4d07      	ldr	r5, [pc, #28]	@ (8005338 <_write_r+0x20>)
 800531c:	4604      	mov	r4, r0
 800531e:	4608      	mov	r0, r1
 8005320:	4611      	mov	r1, r2
 8005322:	2200      	movs	r2, #0
 8005324:	602a      	str	r2, [r5, #0]
 8005326:	461a      	mov	r2, r3
 8005328:	f7fb fe55 	bl	8000fd6 <_write>
 800532c:	1c43      	adds	r3, r0, #1
 800532e:	d102      	bne.n	8005336 <_write_r+0x1e>
 8005330:	682b      	ldr	r3, [r5, #0]
 8005332:	b103      	cbz	r3, 8005336 <_write_r+0x1e>
 8005334:	6023      	str	r3, [r4, #0]
 8005336:	bd38      	pop	{r3, r4, r5, pc}
 8005338:	200009e0 	.word	0x200009e0

0800533c <__errno>:
 800533c:	4b01      	ldr	r3, [pc, #4]	@ (8005344 <__errno+0x8>)
 800533e:	6818      	ldr	r0, [r3, #0]
 8005340:	4770      	bx	lr
 8005342:	bf00      	nop
 8005344:	20000018 	.word	0x20000018

08005348 <__libc_init_array>:
 8005348:	b570      	push	{r4, r5, r6, lr}
 800534a:	4d0d      	ldr	r5, [pc, #52]	@ (8005380 <__libc_init_array+0x38>)
 800534c:	4c0d      	ldr	r4, [pc, #52]	@ (8005384 <__libc_init_array+0x3c>)
 800534e:	1b64      	subs	r4, r4, r5
 8005350:	10a4      	asrs	r4, r4, #2
 8005352:	2600      	movs	r6, #0
 8005354:	42a6      	cmp	r6, r4
 8005356:	d109      	bne.n	800536c <__libc_init_array+0x24>
 8005358:	4d0b      	ldr	r5, [pc, #44]	@ (8005388 <__libc_init_array+0x40>)
 800535a:	4c0c      	ldr	r4, [pc, #48]	@ (800538c <__libc_init_array+0x44>)
 800535c:	f003 fd84 	bl	8008e68 <_init>
 8005360:	1b64      	subs	r4, r4, r5
 8005362:	10a4      	asrs	r4, r4, #2
 8005364:	2600      	movs	r6, #0
 8005366:	42a6      	cmp	r6, r4
 8005368:	d105      	bne.n	8005376 <__libc_init_array+0x2e>
 800536a:	bd70      	pop	{r4, r5, r6, pc}
 800536c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005370:	4798      	blx	r3
 8005372:	3601      	adds	r6, #1
 8005374:	e7ee      	b.n	8005354 <__libc_init_array+0xc>
 8005376:	f855 3b04 	ldr.w	r3, [r5], #4
 800537a:	4798      	blx	r3
 800537c:	3601      	adds	r6, #1
 800537e:	e7f2      	b.n	8005366 <__libc_init_array+0x1e>
 8005380:	0800a0e8 	.word	0x0800a0e8
 8005384:	0800a0e8 	.word	0x0800a0e8
 8005388:	0800a0e8 	.word	0x0800a0e8
 800538c:	0800a0ec 	.word	0x0800a0ec

08005390 <__retarget_lock_init_recursive>:
 8005390:	4770      	bx	lr

08005392 <__retarget_lock_acquire_recursive>:
 8005392:	4770      	bx	lr

08005394 <__retarget_lock_release_recursive>:
 8005394:	4770      	bx	lr

08005396 <ldexp>:
 8005396:	b510      	push	{r4, lr}
 8005398:	ed2d 8b02 	vpush	{d8}
 800539c:	eeb0 8a40 	vmov.f32	s16, s0
 80053a0:	eef0 8a60 	vmov.f32	s17, s1
 80053a4:	4604      	mov	r4, r0
 80053a6:	f000 f90f 	bl	80055c8 <finite>
 80053aa:	b1f8      	cbz	r0, 80053ec <ldexp+0x56>
 80053ac:	ec51 0b18 	vmov	r0, r1, d8
 80053b0:	2200      	movs	r2, #0
 80053b2:	2300      	movs	r3, #0
 80053b4:	f7fb fbb0 	bl	8000b18 <__aeabi_dcmpeq>
 80053b8:	b9c0      	cbnz	r0, 80053ec <ldexp+0x56>
 80053ba:	eeb0 0a48 	vmov.f32	s0, s16
 80053be:	eef0 0a68 	vmov.f32	s1, s17
 80053c2:	4620      	mov	r0, r4
 80053c4:	f000 f81c 	bl	8005400 <scalbn>
 80053c8:	eeb0 8a40 	vmov.f32	s16, s0
 80053cc:	eef0 8a60 	vmov.f32	s17, s1
 80053d0:	f000 f8fa 	bl	80055c8 <finite>
 80053d4:	b130      	cbz	r0, 80053e4 <ldexp+0x4e>
 80053d6:	ec51 0b18 	vmov	r0, r1, d8
 80053da:	2200      	movs	r2, #0
 80053dc:	2300      	movs	r3, #0
 80053de:	f7fb fb9b 	bl	8000b18 <__aeabi_dcmpeq>
 80053e2:	b118      	cbz	r0, 80053ec <ldexp+0x56>
 80053e4:	f7ff ffaa 	bl	800533c <__errno>
 80053e8:	2322      	movs	r3, #34	@ 0x22
 80053ea:	6003      	str	r3, [r0, #0]
 80053ec:	eeb0 0a48 	vmov.f32	s0, s16
 80053f0:	eef0 0a68 	vmov.f32	s1, s17
 80053f4:	ecbd 8b02 	vpop	{d8}
 80053f8:	bd10      	pop	{r4, pc}
 80053fa:	0000      	movs	r0, r0
 80053fc:	0000      	movs	r0, r0
	...

08005400 <scalbn>:
 8005400:	b570      	push	{r4, r5, r6, lr}
 8005402:	ec55 4b10 	vmov	r4, r5, d0
 8005406:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800540a:	4606      	mov	r6, r0
 800540c:	462b      	mov	r3, r5
 800540e:	b991      	cbnz	r1, 8005436 <scalbn+0x36>
 8005410:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8005414:	4323      	orrs	r3, r4
 8005416:	d03d      	beq.n	8005494 <scalbn+0x94>
 8005418:	4b35      	ldr	r3, [pc, #212]	@ (80054f0 <scalbn+0xf0>)
 800541a:	4620      	mov	r0, r4
 800541c:	4629      	mov	r1, r5
 800541e:	2200      	movs	r2, #0
 8005420:	f7fb f912 	bl	8000648 <__aeabi_dmul>
 8005424:	4b33      	ldr	r3, [pc, #204]	@ (80054f4 <scalbn+0xf4>)
 8005426:	429e      	cmp	r6, r3
 8005428:	4604      	mov	r4, r0
 800542a:	460d      	mov	r5, r1
 800542c:	da0f      	bge.n	800544e <scalbn+0x4e>
 800542e:	a328      	add	r3, pc, #160	@ (adr r3, 80054d0 <scalbn+0xd0>)
 8005430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005434:	e01e      	b.n	8005474 <scalbn+0x74>
 8005436:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800543a:	4291      	cmp	r1, r2
 800543c:	d10b      	bne.n	8005456 <scalbn+0x56>
 800543e:	4622      	mov	r2, r4
 8005440:	4620      	mov	r0, r4
 8005442:	4629      	mov	r1, r5
 8005444:	f7fa ff4a 	bl	80002dc <__adddf3>
 8005448:	4604      	mov	r4, r0
 800544a:	460d      	mov	r5, r1
 800544c:	e022      	b.n	8005494 <scalbn+0x94>
 800544e:	460b      	mov	r3, r1
 8005450:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8005454:	3936      	subs	r1, #54	@ 0x36
 8005456:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800545a:	4296      	cmp	r6, r2
 800545c:	dd0d      	ble.n	800547a <scalbn+0x7a>
 800545e:	2d00      	cmp	r5, #0
 8005460:	a11d      	add	r1, pc, #116	@ (adr r1, 80054d8 <scalbn+0xd8>)
 8005462:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005466:	da02      	bge.n	800546e <scalbn+0x6e>
 8005468:	a11d      	add	r1, pc, #116	@ (adr r1, 80054e0 <scalbn+0xe0>)
 800546a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800546e:	a31a      	add	r3, pc, #104	@ (adr r3, 80054d8 <scalbn+0xd8>)
 8005470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005474:	f7fb f8e8 	bl	8000648 <__aeabi_dmul>
 8005478:	e7e6      	b.n	8005448 <scalbn+0x48>
 800547a:	1872      	adds	r2, r6, r1
 800547c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8005480:	428a      	cmp	r2, r1
 8005482:	dcec      	bgt.n	800545e <scalbn+0x5e>
 8005484:	2a00      	cmp	r2, #0
 8005486:	dd08      	ble.n	800549a <scalbn+0x9a>
 8005488:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800548c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005490:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005494:	ec45 4b10 	vmov	d0, r4, r5
 8005498:	bd70      	pop	{r4, r5, r6, pc}
 800549a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800549e:	da08      	bge.n	80054b2 <scalbn+0xb2>
 80054a0:	2d00      	cmp	r5, #0
 80054a2:	a10b      	add	r1, pc, #44	@ (adr r1, 80054d0 <scalbn+0xd0>)
 80054a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80054a8:	dac1      	bge.n	800542e <scalbn+0x2e>
 80054aa:	a10f      	add	r1, pc, #60	@ (adr r1, 80054e8 <scalbn+0xe8>)
 80054ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80054b0:	e7bd      	b.n	800542e <scalbn+0x2e>
 80054b2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80054b6:	3236      	adds	r2, #54	@ 0x36
 80054b8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80054bc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80054c0:	4620      	mov	r0, r4
 80054c2:	4b0d      	ldr	r3, [pc, #52]	@ (80054f8 <scalbn+0xf8>)
 80054c4:	4629      	mov	r1, r5
 80054c6:	2200      	movs	r2, #0
 80054c8:	e7d4      	b.n	8005474 <scalbn+0x74>
 80054ca:	bf00      	nop
 80054cc:	f3af 8000 	nop.w
 80054d0:	c2f8f359 	.word	0xc2f8f359
 80054d4:	01a56e1f 	.word	0x01a56e1f
 80054d8:	8800759c 	.word	0x8800759c
 80054dc:	7e37e43c 	.word	0x7e37e43c
 80054e0:	8800759c 	.word	0x8800759c
 80054e4:	fe37e43c 	.word	0xfe37e43c
 80054e8:	c2f8f359 	.word	0xc2f8f359
 80054ec:	81a56e1f 	.word	0x81a56e1f
 80054f0:	43500000 	.word	0x43500000
 80054f4:	ffff3cb0 	.word	0xffff3cb0
 80054f8:	3c900000 	.word	0x3c900000

080054fc <scalbnf>:
 80054fc:	ee10 3a10 	vmov	r3, s0
 8005500:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8005504:	d02b      	beq.n	800555e <scalbnf+0x62>
 8005506:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800550a:	d302      	bcc.n	8005512 <scalbnf+0x16>
 800550c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005510:	4770      	bx	lr
 8005512:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8005516:	d123      	bne.n	8005560 <scalbnf+0x64>
 8005518:	4b24      	ldr	r3, [pc, #144]	@ (80055ac <scalbnf+0xb0>)
 800551a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80055b0 <scalbnf+0xb4>
 800551e:	4298      	cmp	r0, r3
 8005520:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005524:	db17      	blt.n	8005556 <scalbnf+0x5a>
 8005526:	ee10 3a10 	vmov	r3, s0
 800552a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800552e:	3a19      	subs	r2, #25
 8005530:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8005534:	4288      	cmp	r0, r1
 8005536:	dd15      	ble.n	8005564 <scalbnf+0x68>
 8005538:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80055b4 <scalbnf+0xb8>
 800553c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80055b8 <scalbnf+0xbc>
 8005540:	ee10 3a10 	vmov	r3, s0
 8005544:	eeb0 7a67 	vmov.f32	s14, s15
 8005548:	2b00      	cmp	r3, #0
 800554a:	bfb8      	it	lt
 800554c:	eef0 7a66 	vmovlt.f32	s15, s13
 8005550:	ee27 0a87 	vmul.f32	s0, s15, s14
 8005554:	4770      	bx	lr
 8005556:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80055bc <scalbnf+0xc0>
 800555a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800555e:	4770      	bx	lr
 8005560:	0dd2      	lsrs	r2, r2, #23
 8005562:	e7e5      	b.n	8005530 <scalbnf+0x34>
 8005564:	4410      	add	r0, r2
 8005566:	28fe      	cmp	r0, #254	@ 0xfe
 8005568:	dce6      	bgt.n	8005538 <scalbnf+0x3c>
 800556a:	2800      	cmp	r0, #0
 800556c:	dd06      	ble.n	800557c <scalbnf+0x80>
 800556e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005572:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005576:	ee00 3a10 	vmov	s0, r3
 800557a:	4770      	bx	lr
 800557c:	f110 0f16 	cmn.w	r0, #22
 8005580:	da09      	bge.n	8005596 <scalbnf+0x9a>
 8005582:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80055bc <scalbnf+0xc0>
 8005586:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80055c0 <scalbnf+0xc4>
 800558a:	ee10 3a10 	vmov	r3, s0
 800558e:	eeb0 7a67 	vmov.f32	s14, s15
 8005592:	2b00      	cmp	r3, #0
 8005594:	e7d9      	b.n	800554a <scalbnf+0x4e>
 8005596:	3019      	adds	r0, #25
 8005598:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800559c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80055a0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80055c4 <scalbnf+0xc8>
 80055a4:	ee07 3a90 	vmov	s15, r3
 80055a8:	e7d7      	b.n	800555a <scalbnf+0x5e>
 80055aa:	bf00      	nop
 80055ac:	ffff3cb0 	.word	0xffff3cb0
 80055b0:	4c000000 	.word	0x4c000000
 80055b4:	7149f2ca 	.word	0x7149f2ca
 80055b8:	f149f2ca 	.word	0xf149f2ca
 80055bc:	0da24260 	.word	0x0da24260
 80055c0:	8da24260 	.word	0x8da24260
 80055c4:	33000000 	.word	0x33000000

080055c8 <finite>:
 80055c8:	b082      	sub	sp, #8
 80055ca:	ed8d 0b00 	vstr	d0, [sp]
 80055ce:	9801      	ldr	r0, [sp, #4]
 80055d0:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80055d4:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80055d8:	0fc0      	lsrs	r0, r0, #31
 80055da:	b002      	add	sp, #8
 80055dc:	4770      	bx	lr

080055de <quorem>:
 80055de:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055e2:	6903      	ldr	r3, [r0, #16]
 80055e4:	690c      	ldr	r4, [r1, #16]
 80055e6:	42a3      	cmp	r3, r4
 80055e8:	4607      	mov	r7, r0
 80055ea:	db7e      	blt.n	80056ea <quorem+0x10c>
 80055ec:	3c01      	subs	r4, #1
 80055ee:	f101 0814 	add.w	r8, r1, #20
 80055f2:	00a3      	lsls	r3, r4, #2
 80055f4:	f100 0514 	add.w	r5, r0, #20
 80055f8:	9300      	str	r3, [sp, #0]
 80055fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055fe:	9301      	str	r3, [sp, #4]
 8005600:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005604:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005608:	3301      	adds	r3, #1
 800560a:	429a      	cmp	r2, r3
 800560c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005610:	fbb2 f6f3 	udiv	r6, r2, r3
 8005614:	d32e      	bcc.n	8005674 <quorem+0x96>
 8005616:	f04f 0a00 	mov.w	sl, #0
 800561a:	46c4      	mov	ip, r8
 800561c:	46ae      	mov	lr, r5
 800561e:	46d3      	mov	fp, sl
 8005620:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005624:	b298      	uxth	r0, r3
 8005626:	fb06 a000 	mla	r0, r6, r0, sl
 800562a:	0c02      	lsrs	r2, r0, #16
 800562c:	0c1b      	lsrs	r3, r3, #16
 800562e:	fb06 2303 	mla	r3, r6, r3, r2
 8005632:	f8de 2000 	ldr.w	r2, [lr]
 8005636:	b280      	uxth	r0, r0
 8005638:	b292      	uxth	r2, r2
 800563a:	1a12      	subs	r2, r2, r0
 800563c:	445a      	add	r2, fp
 800563e:	f8de 0000 	ldr.w	r0, [lr]
 8005642:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005646:	b29b      	uxth	r3, r3
 8005648:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800564c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005650:	b292      	uxth	r2, r2
 8005652:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005656:	45e1      	cmp	r9, ip
 8005658:	f84e 2b04 	str.w	r2, [lr], #4
 800565c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005660:	d2de      	bcs.n	8005620 <quorem+0x42>
 8005662:	9b00      	ldr	r3, [sp, #0]
 8005664:	58eb      	ldr	r3, [r5, r3]
 8005666:	b92b      	cbnz	r3, 8005674 <quorem+0x96>
 8005668:	9b01      	ldr	r3, [sp, #4]
 800566a:	3b04      	subs	r3, #4
 800566c:	429d      	cmp	r5, r3
 800566e:	461a      	mov	r2, r3
 8005670:	d32f      	bcc.n	80056d2 <quorem+0xf4>
 8005672:	613c      	str	r4, [r7, #16]
 8005674:	4638      	mov	r0, r7
 8005676:	f001 f979 	bl	800696c <__mcmp>
 800567a:	2800      	cmp	r0, #0
 800567c:	db25      	blt.n	80056ca <quorem+0xec>
 800567e:	4629      	mov	r1, r5
 8005680:	2000      	movs	r0, #0
 8005682:	f858 2b04 	ldr.w	r2, [r8], #4
 8005686:	f8d1 c000 	ldr.w	ip, [r1]
 800568a:	fa1f fe82 	uxth.w	lr, r2
 800568e:	fa1f f38c 	uxth.w	r3, ip
 8005692:	eba3 030e 	sub.w	r3, r3, lr
 8005696:	4403      	add	r3, r0
 8005698:	0c12      	lsrs	r2, r2, #16
 800569a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800569e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056a8:	45c1      	cmp	r9, r8
 80056aa:	f841 3b04 	str.w	r3, [r1], #4
 80056ae:	ea4f 4022 	mov.w	r0, r2, asr #16
 80056b2:	d2e6      	bcs.n	8005682 <quorem+0xa4>
 80056b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80056b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80056bc:	b922      	cbnz	r2, 80056c8 <quorem+0xea>
 80056be:	3b04      	subs	r3, #4
 80056c0:	429d      	cmp	r5, r3
 80056c2:	461a      	mov	r2, r3
 80056c4:	d30b      	bcc.n	80056de <quorem+0x100>
 80056c6:	613c      	str	r4, [r7, #16]
 80056c8:	3601      	adds	r6, #1
 80056ca:	4630      	mov	r0, r6
 80056cc:	b003      	add	sp, #12
 80056ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056d2:	6812      	ldr	r2, [r2, #0]
 80056d4:	3b04      	subs	r3, #4
 80056d6:	2a00      	cmp	r2, #0
 80056d8:	d1cb      	bne.n	8005672 <quorem+0x94>
 80056da:	3c01      	subs	r4, #1
 80056dc:	e7c6      	b.n	800566c <quorem+0x8e>
 80056de:	6812      	ldr	r2, [r2, #0]
 80056e0:	3b04      	subs	r3, #4
 80056e2:	2a00      	cmp	r2, #0
 80056e4:	d1ef      	bne.n	80056c6 <quorem+0xe8>
 80056e6:	3c01      	subs	r4, #1
 80056e8:	e7ea      	b.n	80056c0 <quorem+0xe2>
 80056ea:	2000      	movs	r0, #0
 80056ec:	e7ee      	b.n	80056cc <quorem+0xee>
	...

080056f0 <_dtoa_r>:
 80056f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056f4:	69c7      	ldr	r7, [r0, #28]
 80056f6:	b099      	sub	sp, #100	@ 0x64
 80056f8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80056fc:	ec55 4b10 	vmov	r4, r5, d0
 8005700:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005702:	9109      	str	r1, [sp, #36]	@ 0x24
 8005704:	4683      	mov	fp, r0
 8005706:	920e      	str	r2, [sp, #56]	@ 0x38
 8005708:	9313      	str	r3, [sp, #76]	@ 0x4c
 800570a:	b97f      	cbnz	r7, 800572c <_dtoa_r+0x3c>
 800570c:	2010      	movs	r0, #16
 800570e:	f000 fdfd 	bl	800630c <malloc>
 8005712:	4602      	mov	r2, r0
 8005714:	f8cb 001c 	str.w	r0, [fp, #28]
 8005718:	b920      	cbnz	r0, 8005724 <_dtoa_r+0x34>
 800571a:	4ba7      	ldr	r3, [pc, #668]	@ (80059b8 <_dtoa_r+0x2c8>)
 800571c:	21ef      	movs	r1, #239	@ 0xef
 800571e:	48a7      	ldr	r0, [pc, #668]	@ (80059bc <_dtoa_r+0x2cc>)
 8005720:	f001 fcbc 	bl	800709c <__assert_func>
 8005724:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005728:	6007      	str	r7, [r0, #0]
 800572a:	60c7      	str	r7, [r0, #12]
 800572c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005730:	6819      	ldr	r1, [r3, #0]
 8005732:	b159      	cbz	r1, 800574c <_dtoa_r+0x5c>
 8005734:	685a      	ldr	r2, [r3, #4]
 8005736:	604a      	str	r2, [r1, #4]
 8005738:	2301      	movs	r3, #1
 800573a:	4093      	lsls	r3, r2
 800573c:	608b      	str	r3, [r1, #8]
 800573e:	4658      	mov	r0, fp
 8005740:	f000 feda 	bl	80064f8 <_Bfree>
 8005744:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005748:	2200      	movs	r2, #0
 800574a:	601a      	str	r2, [r3, #0]
 800574c:	1e2b      	subs	r3, r5, #0
 800574e:	bfb9      	ittee	lt
 8005750:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005754:	9303      	strlt	r3, [sp, #12]
 8005756:	2300      	movge	r3, #0
 8005758:	6033      	strge	r3, [r6, #0]
 800575a:	9f03      	ldr	r7, [sp, #12]
 800575c:	4b98      	ldr	r3, [pc, #608]	@ (80059c0 <_dtoa_r+0x2d0>)
 800575e:	bfbc      	itt	lt
 8005760:	2201      	movlt	r2, #1
 8005762:	6032      	strlt	r2, [r6, #0]
 8005764:	43bb      	bics	r3, r7
 8005766:	d112      	bne.n	800578e <_dtoa_r+0x9e>
 8005768:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800576a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800576e:	6013      	str	r3, [r2, #0]
 8005770:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005774:	4323      	orrs	r3, r4
 8005776:	f000 854d 	beq.w	8006214 <_dtoa_r+0xb24>
 800577a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800577c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80059d4 <_dtoa_r+0x2e4>
 8005780:	2b00      	cmp	r3, #0
 8005782:	f000 854f 	beq.w	8006224 <_dtoa_r+0xb34>
 8005786:	f10a 0303 	add.w	r3, sl, #3
 800578a:	f000 bd49 	b.w	8006220 <_dtoa_r+0xb30>
 800578e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005792:	2200      	movs	r2, #0
 8005794:	ec51 0b17 	vmov	r0, r1, d7
 8005798:	2300      	movs	r3, #0
 800579a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800579e:	f7fb f9bb 	bl	8000b18 <__aeabi_dcmpeq>
 80057a2:	4680      	mov	r8, r0
 80057a4:	b158      	cbz	r0, 80057be <_dtoa_r+0xce>
 80057a6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80057a8:	2301      	movs	r3, #1
 80057aa:	6013      	str	r3, [r2, #0]
 80057ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80057ae:	b113      	cbz	r3, 80057b6 <_dtoa_r+0xc6>
 80057b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80057b2:	4b84      	ldr	r3, [pc, #528]	@ (80059c4 <_dtoa_r+0x2d4>)
 80057b4:	6013      	str	r3, [r2, #0]
 80057b6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80059d8 <_dtoa_r+0x2e8>
 80057ba:	f000 bd33 	b.w	8006224 <_dtoa_r+0xb34>
 80057be:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80057c2:	aa16      	add	r2, sp, #88	@ 0x58
 80057c4:	a917      	add	r1, sp, #92	@ 0x5c
 80057c6:	4658      	mov	r0, fp
 80057c8:	f001 f980 	bl	8006acc <__d2b>
 80057cc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80057d0:	4681      	mov	r9, r0
 80057d2:	2e00      	cmp	r6, #0
 80057d4:	d077      	beq.n	80058c6 <_dtoa_r+0x1d6>
 80057d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80057d8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80057dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80057e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057e4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80057e8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80057ec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80057f0:	4619      	mov	r1, r3
 80057f2:	2200      	movs	r2, #0
 80057f4:	4b74      	ldr	r3, [pc, #464]	@ (80059c8 <_dtoa_r+0x2d8>)
 80057f6:	f7fa fd6f 	bl	80002d8 <__aeabi_dsub>
 80057fa:	a369      	add	r3, pc, #420	@ (adr r3, 80059a0 <_dtoa_r+0x2b0>)
 80057fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005800:	f7fa ff22 	bl	8000648 <__aeabi_dmul>
 8005804:	a368      	add	r3, pc, #416	@ (adr r3, 80059a8 <_dtoa_r+0x2b8>)
 8005806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800580a:	f7fa fd67 	bl	80002dc <__adddf3>
 800580e:	4604      	mov	r4, r0
 8005810:	4630      	mov	r0, r6
 8005812:	460d      	mov	r5, r1
 8005814:	f7fa feae 	bl	8000574 <__aeabi_i2d>
 8005818:	a365      	add	r3, pc, #404	@ (adr r3, 80059b0 <_dtoa_r+0x2c0>)
 800581a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800581e:	f7fa ff13 	bl	8000648 <__aeabi_dmul>
 8005822:	4602      	mov	r2, r0
 8005824:	460b      	mov	r3, r1
 8005826:	4620      	mov	r0, r4
 8005828:	4629      	mov	r1, r5
 800582a:	f7fa fd57 	bl	80002dc <__adddf3>
 800582e:	4604      	mov	r4, r0
 8005830:	460d      	mov	r5, r1
 8005832:	f7fb f9b9 	bl	8000ba8 <__aeabi_d2iz>
 8005836:	2200      	movs	r2, #0
 8005838:	4607      	mov	r7, r0
 800583a:	2300      	movs	r3, #0
 800583c:	4620      	mov	r0, r4
 800583e:	4629      	mov	r1, r5
 8005840:	f7fb f974 	bl	8000b2c <__aeabi_dcmplt>
 8005844:	b140      	cbz	r0, 8005858 <_dtoa_r+0x168>
 8005846:	4638      	mov	r0, r7
 8005848:	f7fa fe94 	bl	8000574 <__aeabi_i2d>
 800584c:	4622      	mov	r2, r4
 800584e:	462b      	mov	r3, r5
 8005850:	f7fb f962 	bl	8000b18 <__aeabi_dcmpeq>
 8005854:	b900      	cbnz	r0, 8005858 <_dtoa_r+0x168>
 8005856:	3f01      	subs	r7, #1
 8005858:	2f16      	cmp	r7, #22
 800585a:	d851      	bhi.n	8005900 <_dtoa_r+0x210>
 800585c:	4b5b      	ldr	r3, [pc, #364]	@ (80059cc <_dtoa_r+0x2dc>)
 800585e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005866:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800586a:	f7fb f95f 	bl	8000b2c <__aeabi_dcmplt>
 800586e:	2800      	cmp	r0, #0
 8005870:	d048      	beq.n	8005904 <_dtoa_r+0x214>
 8005872:	3f01      	subs	r7, #1
 8005874:	2300      	movs	r3, #0
 8005876:	9312      	str	r3, [sp, #72]	@ 0x48
 8005878:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800587a:	1b9b      	subs	r3, r3, r6
 800587c:	1e5a      	subs	r2, r3, #1
 800587e:	bf44      	itt	mi
 8005880:	f1c3 0801 	rsbmi	r8, r3, #1
 8005884:	2300      	movmi	r3, #0
 8005886:	9208      	str	r2, [sp, #32]
 8005888:	bf54      	ite	pl
 800588a:	f04f 0800 	movpl.w	r8, #0
 800588e:	9308      	strmi	r3, [sp, #32]
 8005890:	2f00      	cmp	r7, #0
 8005892:	db39      	blt.n	8005908 <_dtoa_r+0x218>
 8005894:	9b08      	ldr	r3, [sp, #32]
 8005896:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005898:	443b      	add	r3, r7
 800589a:	9308      	str	r3, [sp, #32]
 800589c:	2300      	movs	r3, #0
 800589e:	930a      	str	r3, [sp, #40]	@ 0x28
 80058a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058a2:	2b09      	cmp	r3, #9
 80058a4:	d864      	bhi.n	8005970 <_dtoa_r+0x280>
 80058a6:	2b05      	cmp	r3, #5
 80058a8:	bfc4      	itt	gt
 80058aa:	3b04      	subgt	r3, #4
 80058ac:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80058ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058b0:	f1a3 0302 	sub.w	r3, r3, #2
 80058b4:	bfcc      	ite	gt
 80058b6:	2400      	movgt	r4, #0
 80058b8:	2401      	movle	r4, #1
 80058ba:	2b03      	cmp	r3, #3
 80058bc:	d863      	bhi.n	8005986 <_dtoa_r+0x296>
 80058be:	e8df f003 	tbb	[pc, r3]
 80058c2:	372a      	.short	0x372a
 80058c4:	5535      	.short	0x5535
 80058c6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80058ca:	441e      	add	r6, r3
 80058cc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80058d0:	2b20      	cmp	r3, #32
 80058d2:	bfc1      	itttt	gt
 80058d4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80058d8:	409f      	lslgt	r7, r3
 80058da:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80058de:	fa24 f303 	lsrgt.w	r3, r4, r3
 80058e2:	bfd6      	itet	le
 80058e4:	f1c3 0320 	rsble	r3, r3, #32
 80058e8:	ea47 0003 	orrgt.w	r0, r7, r3
 80058ec:	fa04 f003 	lslle.w	r0, r4, r3
 80058f0:	f7fa fe30 	bl	8000554 <__aeabi_ui2d>
 80058f4:	2201      	movs	r2, #1
 80058f6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80058fa:	3e01      	subs	r6, #1
 80058fc:	9214      	str	r2, [sp, #80]	@ 0x50
 80058fe:	e777      	b.n	80057f0 <_dtoa_r+0x100>
 8005900:	2301      	movs	r3, #1
 8005902:	e7b8      	b.n	8005876 <_dtoa_r+0x186>
 8005904:	9012      	str	r0, [sp, #72]	@ 0x48
 8005906:	e7b7      	b.n	8005878 <_dtoa_r+0x188>
 8005908:	427b      	negs	r3, r7
 800590a:	930a      	str	r3, [sp, #40]	@ 0x28
 800590c:	2300      	movs	r3, #0
 800590e:	eba8 0807 	sub.w	r8, r8, r7
 8005912:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005914:	e7c4      	b.n	80058a0 <_dtoa_r+0x1b0>
 8005916:	2300      	movs	r3, #0
 8005918:	930b      	str	r3, [sp, #44]	@ 0x2c
 800591a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800591c:	2b00      	cmp	r3, #0
 800591e:	dc35      	bgt.n	800598c <_dtoa_r+0x29c>
 8005920:	2301      	movs	r3, #1
 8005922:	9300      	str	r3, [sp, #0]
 8005924:	9307      	str	r3, [sp, #28]
 8005926:	461a      	mov	r2, r3
 8005928:	920e      	str	r2, [sp, #56]	@ 0x38
 800592a:	e00b      	b.n	8005944 <_dtoa_r+0x254>
 800592c:	2301      	movs	r3, #1
 800592e:	e7f3      	b.n	8005918 <_dtoa_r+0x228>
 8005930:	2300      	movs	r3, #0
 8005932:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005934:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005936:	18fb      	adds	r3, r7, r3
 8005938:	9300      	str	r3, [sp, #0]
 800593a:	3301      	adds	r3, #1
 800593c:	2b01      	cmp	r3, #1
 800593e:	9307      	str	r3, [sp, #28]
 8005940:	bfb8      	it	lt
 8005942:	2301      	movlt	r3, #1
 8005944:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005948:	2100      	movs	r1, #0
 800594a:	2204      	movs	r2, #4
 800594c:	f102 0514 	add.w	r5, r2, #20
 8005950:	429d      	cmp	r5, r3
 8005952:	d91f      	bls.n	8005994 <_dtoa_r+0x2a4>
 8005954:	6041      	str	r1, [r0, #4]
 8005956:	4658      	mov	r0, fp
 8005958:	f000 fd8e 	bl	8006478 <_Balloc>
 800595c:	4682      	mov	sl, r0
 800595e:	2800      	cmp	r0, #0
 8005960:	d13c      	bne.n	80059dc <_dtoa_r+0x2ec>
 8005962:	4b1b      	ldr	r3, [pc, #108]	@ (80059d0 <_dtoa_r+0x2e0>)
 8005964:	4602      	mov	r2, r0
 8005966:	f240 11af 	movw	r1, #431	@ 0x1af
 800596a:	e6d8      	b.n	800571e <_dtoa_r+0x2e>
 800596c:	2301      	movs	r3, #1
 800596e:	e7e0      	b.n	8005932 <_dtoa_r+0x242>
 8005970:	2401      	movs	r4, #1
 8005972:	2300      	movs	r3, #0
 8005974:	9309      	str	r3, [sp, #36]	@ 0x24
 8005976:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005978:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800597c:	9300      	str	r3, [sp, #0]
 800597e:	9307      	str	r3, [sp, #28]
 8005980:	2200      	movs	r2, #0
 8005982:	2312      	movs	r3, #18
 8005984:	e7d0      	b.n	8005928 <_dtoa_r+0x238>
 8005986:	2301      	movs	r3, #1
 8005988:	930b      	str	r3, [sp, #44]	@ 0x2c
 800598a:	e7f5      	b.n	8005978 <_dtoa_r+0x288>
 800598c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800598e:	9300      	str	r3, [sp, #0]
 8005990:	9307      	str	r3, [sp, #28]
 8005992:	e7d7      	b.n	8005944 <_dtoa_r+0x254>
 8005994:	3101      	adds	r1, #1
 8005996:	0052      	lsls	r2, r2, #1
 8005998:	e7d8      	b.n	800594c <_dtoa_r+0x25c>
 800599a:	bf00      	nop
 800599c:	f3af 8000 	nop.w
 80059a0:	636f4361 	.word	0x636f4361
 80059a4:	3fd287a7 	.word	0x3fd287a7
 80059a8:	8b60c8b3 	.word	0x8b60c8b3
 80059ac:	3fc68a28 	.word	0x3fc68a28
 80059b0:	509f79fb 	.word	0x509f79fb
 80059b4:	3fd34413 	.word	0x3fd34413
 80059b8:	080097f5 	.word	0x080097f5
 80059bc:	0800980c 	.word	0x0800980c
 80059c0:	7ff00000 	.word	0x7ff00000
 80059c4:	080097c5 	.word	0x080097c5
 80059c8:	3ff80000 	.word	0x3ff80000
 80059cc:	08009908 	.word	0x08009908
 80059d0:	08009864 	.word	0x08009864
 80059d4:	080097f1 	.word	0x080097f1
 80059d8:	080097c4 	.word	0x080097c4
 80059dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80059e0:	6018      	str	r0, [r3, #0]
 80059e2:	9b07      	ldr	r3, [sp, #28]
 80059e4:	2b0e      	cmp	r3, #14
 80059e6:	f200 80a4 	bhi.w	8005b32 <_dtoa_r+0x442>
 80059ea:	2c00      	cmp	r4, #0
 80059ec:	f000 80a1 	beq.w	8005b32 <_dtoa_r+0x442>
 80059f0:	2f00      	cmp	r7, #0
 80059f2:	dd33      	ble.n	8005a5c <_dtoa_r+0x36c>
 80059f4:	4bad      	ldr	r3, [pc, #692]	@ (8005cac <_dtoa_r+0x5bc>)
 80059f6:	f007 020f 	and.w	r2, r7, #15
 80059fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059fe:	ed93 7b00 	vldr	d7, [r3]
 8005a02:	05f8      	lsls	r0, r7, #23
 8005a04:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005a08:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005a0c:	d516      	bpl.n	8005a3c <_dtoa_r+0x34c>
 8005a0e:	4ba8      	ldr	r3, [pc, #672]	@ (8005cb0 <_dtoa_r+0x5c0>)
 8005a10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005a18:	f7fa ff40 	bl	800089c <__aeabi_ddiv>
 8005a1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a20:	f004 040f 	and.w	r4, r4, #15
 8005a24:	2603      	movs	r6, #3
 8005a26:	4da2      	ldr	r5, [pc, #648]	@ (8005cb0 <_dtoa_r+0x5c0>)
 8005a28:	b954      	cbnz	r4, 8005a40 <_dtoa_r+0x350>
 8005a2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a32:	f7fa ff33 	bl	800089c <__aeabi_ddiv>
 8005a36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a3a:	e028      	b.n	8005a8e <_dtoa_r+0x39e>
 8005a3c:	2602      	movs	r6, #2
 8005a3e:	e7f2      	b.n	8005a26 <_dtoa_r+0x336>
 8005a40:	07e1      	lsls	r1, r4, #31
 8005a42:	d508      	bpl.n	8005a56 <_dtoa_r+0x366>
 8005a44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a48:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005a4c:	f7fa fdfc 	bl	8000648 <__aeabi_dmul>
 8005a50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a54:	3601      	adds	r6, #1
 8005a56:	1064      	asrs	r4, r4, #1
 8005a58:	3508      	adds	r5, #8
 8005a5a:	e7e5      	b.n	8005a28 <_dtoa_r+0x338>
 8005a5c:	f000 80d2 	beq.w	8005c04 <_dtoa_r+0x514>
 8005a60:	427c      	negs	r4, r7
 8005a62:	4b92      	ldr	r3, [pc, #584]	@ (8005cac <_dtoa_r+0x5bc>)
 8005a64:	4d92      	ldr	r5, [pc, #584]	@ (8005cb0 <_dtoa_r+0x5c0>)
 8005a66:	f004 020f 	and.w	r2, r4, #15
 8005a6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a72:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a76:	f7fa fde7 	bl	8000648 <__aeabi_dmul>
 8005a7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a7e:	1124      	asrs	r4, r4, #4
 8005a80:	2300      	movs	r3, #0
 8005a82:	2602      	movs	r6, #2
 8005a84:	2c00      	cmp	r4, #0
 8005a86:	f040 80b2 	bne.w	8005bee <_dtoa_r+0x4fe>
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d1d3      	bne.n	8005a36 <_dtoa_r+0x346>
 8005a8e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005a90:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f000 80b7 	beq.w	8005c08 <_dtoa_r+0x518>
 8005a9a:	4b86      	ldr	r3, [pc, #536]	@ (8005cb4 <_dtoa_r+0x5c4>)
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	4629      	mov	r1, r5
 8005aa2:	f7fb f843 	bl	8000b2c <__aeabi_dcmplt>
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	f000 80ae 	beq.w	8005c08 <_dtoa_r+0x518>
 8005aac:	9b07      	ldr	r3, [sp, #28]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	f000 80aa 	beq.w	8005c08 <_dtoa_r+0x518>
 8005ab4:	9b00      	ldr	r3, [sp, #0]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	dd37      	ble.n	8005b2a <_dtoa_r+0x43a>
 8005aba:	1e7b      	subs	r3, r7, #1
 8005abc:	9304      	str	r3, [sp, #16]
 8005abe:	4620      	mov	r0, r4
 8005ac0:	4b7d      	ldr	r3, [pc, #500]	@ (8005cb8 <_dtoa_r+0x5c8>)
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	4629      	mov	r1, r5
 8005ac6:	f7fa fdbf 	bl	8000648 <__aeabi_dmul>
 8005aca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ace:	9c00      	ldr	r4, [sp, #0]
 8005ad0:	3601      	adds	r6, #1
 8005ad2:	4630      	mov	r0, r6
 8005ad4:	f7fa fd4e 	bl	8000574 <__aeabi_i2d>
 8005ad8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005adc:	f7fa fdb4 	bl	8000648 <__aeabi_dmul>
 8005ae0:	4b76      	ldr	r3, [pc, #472]	@ (8005cbc <_dtoa_r+0x5cc>)
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f7fa fbfa 	bl	80002dc <__adddf3>
 8005ae8:	4605      	mov	r5, r0
 8005aea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005aee:	2c00      	cmp	r4, #0
 8005af0:	f040 808d 	bne.w	8005c0e <_dtoa_r+0x51e>
 8005af4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005af8:	4b71      	ldr	r3, [pc, #452]	@ (8005cc0 <_dtoa_r+0x5d0>)
 8005afa:	2200      	movs	r2, #0
 8005afc:	f7fa fbec 	bl	80002d8 <__aeabi_dsub>
 8005b00:	4602      	mov	r2, r0
 8005b02:	460b      	mov	r3, r1
 8005b04:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005b08:	462a      	mov	r2, r5
 8005b0a:	4633      	mov	r3, r6
 8005b0c:	f7fb f82c 	bl	8000b68 <__aeabi_dcmpgt>
 8005b10:	2800      	cmp	r0, #0
 8005b12:	f040 828b 	bne.w	800602c <_dtoa_r+0x93c>
 8005b16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b1a:	462a      	mov	r2, r5
 8005b1c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005b20:	f7fb f804 	bl	8000b2c <__aeabi_dcmplt>
 8005b24:	2800      	cmp	r0, #0
 8005b26:	f040 8128 	bne.w	8005d7a <_dtoa_r+0x68a>
 8005b2a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005b2e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005b32:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	f2c0 815a 	blt.w	8005dee <_dtoa_r+0x6fe>
 8005b3a:	2f0e      	cmp	r7, #14
 8005b3c:	f300 8157 	bgt.w	8005dee <_dtoa_r+0x6fe>
 8005b40:	4b5a      	ldr	r3, [pc, #360]	@ (8005cac <_dtoa_r+0x5bc>)
 8005b42:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005b46:	ed93 7b00 	vldr	d7, [r3]
 8005b4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	ed8d 7b00 	vstr	d7, [sp]
 8005b52:	da03      	bge.n	8005b5c <_dtoa_r+0x46c>
 8005b54:	9b07      	ldr	r3, [sp, #28]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	f340 8101 	ble.w	8005d5e <_dtoa_r+0x66e>
 8005b5c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005b60:	4656      	mov	r6, sl
 8005b62:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b66:	4620      	mov	r0, r4
 8005b68:	4629      	mov	r1, r5
 8005b6a:	f7fa fe97 	bl	800089c <__aeabi_ddiv>
 8005b6e:	f7fb f81b 	bl	8000ba8 <__aeabi_d2iz>
 8005b72:	4680      	mov	r8, r0
 8005b74:	f7fa fcfe 	bl	8000574 <__aeabi_i2d>
 8005b78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b7c:	f7fa fd64 	bl	8000648 <__aeabi_dmul>
 8005b80:	4602      	mov	r2, r0
 8005b82:	460b      	mov	r3, r1
 8005b84:	4620      	mov	r0, r4
 8005b86:	4629      	mov	r1, r5
 8005b88:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005b8c:	f7fa fba4 	bl	80002d8 <__aeabi_dsub>
 8005b90:	f806 4b01 	strb.w	r4, [r6], #1
 8005b94:	9d07      	ldr	r5, [sp, #28]
 8005b96:	eba6 040a 	sub.w	r4, r6, sl
 8005b9a:	42a5      	cmp	r5, r4
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	460b      	mov	r3, r1
 8005ba0:	f040 8117 	bne.w	8005dd2 <_dtoa_r+0x6e2>
 8005ba4:	f7fa fb9a 	bl	80002dc <__adddf3>
 8005ba8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005bac:	4604      	mov	r4, r0
 8005bae:	460d      	mov	r5, r1
 8005bb0:	f7fa ffda 	bl	8000b68 <__aeabi_dcmpgt>
 8005bb4:	2800      	cmp	r0, #0
 8005bb6:	f040 80f9 	bne.w	8005dac <_dtoa_r+0x6bc>
 8005bba:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005bbe:	4620      	mov	r0, r4
 8005bc0:	4629      	mov	r1, r5
 8005bc2:	f7fa ffa9 	bl	8000b18 <__aeabi_dcmpeq>
 8005bc6:	b118      	cbz	r0, 8005bd0 <_dtoa_r+0x4e0>
 8005bc8:	f018 0f01 	tst.w	r8, #1
 8005bcc:	f040 80ee 	bne.w	8005dac <_dtoa_r+0x6bc>
 8005bd0:	4649      	mov	r1, r9
 8005bd2:	4658      	mov	r0, fp
 8005bd4:	f000 fc90 	bl	80064f8 <_Bfree>
 8005bd8:	2300      	movs	r3, #0
 8005bda:	7033      	strb	r3, [r6, #0]
 8005bdc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005bde:	3701      	adds	r7, #1
 8005be0:	601f      	str	r7, [r3, #0]
 8005be2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f000 831d 	beq.w	8006224 <_dtoa_r+0xb34>
 8005bea:	601e      	str	r6, [r3, #0]
 8005bec:	e31a      	b.n	8006224 <_dtoa_r+0xb34>
 8005bee:	07e2      	lsls	r2, r4, #31
 8005bf0:	d505      	bpl.n	8005bfe <_dtoa_r+0x50e>
 8005bf2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005bf6:	f7fa fd27 	bl	8000648 <__aeabi_dmul>
 8005bfa:	3601      	adds	r6, #1
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	1064      	asrs	r4, r4, #1
 8005c00:	3508      	adds	r5, #8
 8005c02:	e73f      	b.n	8005a84 <_dtoa_r+0x394>
 8005c04:	2602      	movs	r6, #2
 8005c06:	e742      	b.n	8005a8e <_dtoa_r+0x39e>
 8005c08:	9c07      	ldr	r4, [sp, #28]
 8005c0a:	9704      	str	r7, [sp, #16]
 8005c0c:	e761      	b.n	8005ad2 <_dtoa_r+0x3e2>
 8005c0e:	4b27      	ldr	r3, [pc, #156]	@ (8005cac <_dtoa_r+0x5bc>)
 8005c10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005c12:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005c16:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005c1a:	4454      	add	r4, sl
 8005c1c:	2900      	cmp	r1, #0
 8005c1e:	d053      	beq.n	8005cc8 <_dtoa_r+0x5d8>
 8005c20:	4928      	ldr	r1, [pc, #160]	@ (8005cc4 <_dtoa_r+0x5d4>)
 8005c22:	2000      	movs	r0, #0
 8005c24:	f7fa fe3a 	bl	800089c <__aeabi_ddiv>
 8005c28:	4633      	mov	r3, r6
 8005c2a:	462a      	mov	r2, r5
 8005c2c:	f7fa fb54 	bl	80002d8 <__aeabi_dsub>
 8005c30:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c34:	4656      	mov	r6, sl
 8005c36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c3a:	f7fa ffb5 	bl	8000ba8 <__aeabi_d2iz>
 8005c3e:	4605      	mov	r5, r0
 8005c40:	f7fa fc98 	bl	8000574 <__aeabi_i2d>
 8005c44:	4602      	mov	r2, r0
 8005c46:	460b      	mov	r3, r1
 8005c48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c4c:	f7fa fb44 	bl	80002d8 <__aeabi_dsub>
 8005c50:	3530      	adds	r5, #48	@ 0x30
 8005c52:	4602      	mov	r2, r0
 8005c54:	460b      	mov	r3, r1
 8005c56:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c5a:	f806 5b01 	strb.w	r5, [r6], #1
 8005c5e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c62:	f7fa ff63 	bl	8000b2c <__aeabi_dcmplt>
 8005c66:	2800      	cmp	r0, #0
 8005c68:	d171      	bne.n	8005d4e <_dtoa_r+0x65e>
 8005c6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c6e:	4911      	ldr	r1, [pc, #68]	@ (8005cb4 <_dtoa_r+0x5c4>)
 8005c70:	2000      	movs	r0, #0
 8005c72:	f7fa fb31 	bl	80002d8 <__aeabi_dsub>
 8005c76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c7a:	f7fa ff57 	bl	8000b2c <__aeabi_dcmplt>
 8005c7e:	2800      	cmp	r0, #0
 8005c80:	f040 8095 	bne.w	8005dae <_dtoa_r+0x6be>
 8005c84:	42a6      	cmp	r6, r4
 8005c86:	f43f af50 	beq.w	8005b2a <_dtoa_r+0x43a>
 8005c8a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8005cb8 <_dtoa_r+0x5c8>)
 8005c90:	2200      	movs	r2, #0
 8005c92:	f7fa fcd9 	bl	8000648 <__aeabi_dmul>
 8005c96:	4b08      	ldr	r3, [pc, #32]	@ (8005cb8 <_dtoa_r+0x5c8>)
 8005c98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ca2:	f7fa fcd1 	bl	8000648 <__aeabi_dmul>
 8005ca6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005caa:	e7c4      	b.n	8005c36 <_dtoa_r+0x546>
 8005cac:	08009908 	.word	0x08009908
 8005cb0:	080098e0 	.word	0x080098e0
 8005cb4:	3ff00000 	.word	0x3ff00000
 8005cb8:	40240000 	.word	0x40240000
 8005cbc:	401c0000 	.word	0x401c0000
 8005cc0:	40140000 	.word	0x40140000
 8005cc4:	3fe00000 	.word	0x3fe00000
 8005cc8:	4631      	mov	r1, r6
 8005cca:	4628      	mov	r0, r5
 8005ccc:	f7fa fcbc 	bl	8000648 <__aeabi_dmul>
 8005cd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005cd4:	9415      	str	r4, [sp, #84]	@ 0x54
 8005cd6:	4656      	mov	r6, sl
 8005cd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cdc:	f7fa ff64 	bl	8000ba8 <__aeabi_d2iz>
 8005ce0:	4605      	mov	r5, r0
 8005ce2:	f7fa fc47 	bl	8000574 <__aeabi_i2d>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	460b      	mov	r3, r1
 8005cea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cee:	f7fa faf3 	bl	80002d8 <__aeabi_dsub>
 8005cf2:	3530      	adds	r5, #48	@ 0x30
 8005cf4:	f806 5b01 	strb.w	r5, [r6], #1
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	42a6      	cmp	r6, r4
 8005cfe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005d02:	f04f 0200 	mov.w	r2, #0
 8005d06:	d124      	bne.n	8005d52 <_dtoa_r+0x662>
 8005d08:	4bac      	ldr	r3, [pc, #688]	@ (8005fbc <_dtoa_r+0x8cc>)
 8005d0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005d0e:	f7fa fae5 	bl	80002dc <__adddf3>
 8005d12:	4602      	mov	r2, r0
 8005d14:	460b      	mov	r3, r1
 8005d16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d1a:	f7fa ff25 	bl	8000b68 <__aeabi_dcmpgt>
 8005d1e:	2800      	cmp	r0, #0
 8005d20:	d145      	bne.n	8005dae <_dtoa_r+0x6be>
 8005d22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005d26:	49a5      	ldr	r1, [pc, #660]	@ (8005fbc <_dtoa_r+0x8cc>)
 8005d28:	2000      	movs	r0, #0
 8005d2a:	f7fa fad5 	bl	80002d8 <__aeabi_dsub>
 8005d2e:	4602      	mov	r2, r0
 8005d30:	460b      	mov	r3, r1
 8005d32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d36:	f7fa fef9 	bl	8000b2c <__aeabi_dcmplt>
 8005d3a:	2800      	cmp	r0, #0
 8005d3c:	f43f aef5 	beq.w	8005b2a <_dtoa_r+0x43a>
 8005d40:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005d42:	1e73      	subs	r3, r6, #1
 8005d44:	9315      	str	r3, [sp, #84]	@ 0x54
 8005d46:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005d4a:	2b30      	cmp	r3, #48	@ 0x30
 8005d4c:	d0f8      	beq.n	8005d40 <_dtoa_r+0x650>
 8005d4e:	9f04      	ldr	r7, [sp, #16]
 8005d50:	e73e      	b.n	8005bd0 <_dtoa_r+0x4e0>
 8005d52:	4b9b      	ldr	r3, [pc, #620]	@ (8005fc0 <_dtoa_r+0x8d0>)
 8005d54:	f7fa fc78 	bl	8000648 <__aeabi_dmul>
 8005d58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d5c:	e7bc      	b.n	8005cd8 <_dtoa_r+0x5e8>
 8005d5e:	d10c      	bne.n	8005d7a <_dtoa_r+0x68a>
 8005d60:	4b98      	ldr	r3, [pc, #608]	@ (8005fc4 <_dtoa_r+0x8d4>)
 8005d62:	2200      	movs	r2, #0
 8005d64:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d68:	f7fa fc6e 	bl	8000648 <__aeabi_dmul>
 8005d6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d70:	f7fa fef0 	bl	8000b54 <__aeabi_dcmpge>
 8005d74:	2800      	cmp	r0, #0
 8005d76:	f000 8157 	beq.w	8006028 <_dtoa_r+0x938>
 8005d7a:	2400      	movs	r4, #0
 8005d7c:	4625      	mov	r5, r4
 8005d7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d80:	43db      	mvns	r3, r3
 8005d82:	9304      	str	r3, [sp, #16]
 8005d84:	4656      	mov	r6, sl
 8005d86:	2700      	movs	r7, #0
 8005d88:	4621      	mov	r1, r4
 8005d8a:	4658      	mov	r0, fp
 8005d8c:	f000 fbb4 	bl	80064f8 <_Bfree>
 8005d90:	2d00      	cmp	r5, #0
 8005d92:	d0dc      	beq.n	8005d4e <_dtoa_r+0x65e>
 8005d94:	b12f      	cbz	r7, 8005da2 <_dtoa_r+0x6b2>
 8005d96:	42af      	cmp	r7, r5
 8005d98:	d003      	beq.n	8005da2 <_dtoa_r+0x6b2>
 8005d9a:	4639      	mov	r1, r7
 8005d9c:	4658      	mov	r0, fp
 8005d9e:	f000 fbab 	bl	80064f8 <_Bfree>
 8005da2:	4629      	mov	r1, r5
 8005da4:	4658      	mov	r0, fp
 8005da6:	f000 fba7 	bl	80064f8 <_Bfree>
 8005daa:	e7d0      	b.n	8005d4e <_dtoa_r+0x65e>
 8005dac:	9704      	str	r7, [sp, #16]
 8005dae:	4633      	mov	r3, r6
 8005db0:	461e      	mov	r6, r3
 8005db2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005db6:	2a39      	cmp	r2, #57	@ 0x39
 8005db8:	d107      	bne.n	8005dca <_dtoa_r+0x6da>
 8005dba:	459a      	cmp	sl, r3
 8005dbc:	d1f8      	bne.n	8005db0 <_dtoa_r+0x6c0>
 8005dbe:	9a04      	ldr	r2, [sp, #16]
 8005dc0:	3201      	adds	r2, #1
 8005dc2:	9204      	str	r2, [sp, #16]
 8005dc4:	2230      	movs	r2, #48	@ 0x30
 8005dc6:	f88a 2000 	strb.w	r2, [sl]
 8005dca:	781a      	ldrb	r2, [r3, #0]
 8005dcc:	3201      	adds	r2, #1
 8005dce:	701a      	strb	r2, [r3, #0]
 8005dd0:	e7bd      	b.n	8005d4e <_dtoa_r+0x65e>
 8005dd2:	4b7b      	ldr	r3, [pc, #492]	@ (8005fc0 <_dtoa_r+0x8d0>)
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f7fa fc37 	bl	8000648 <__aeabi_dmul>
 8005dda:	2200      	movs	r2, #0
 8005ddc:	2300      	movs	r3, #0
 8005dde:	4604      	mov	r4, r0
 8005de0:	460d      	mov	r5, r1
 8005de2:	f7fa fe99 	bl	8000b18 <__aeabi_dcmpeq>
 8005de6:	2800      	cmp	r0, #0
 8005de8:	f43f aebb 	beq.w	8005b62 <_dtoa_r+0x472>
 8005dec:	e6f0      	b.n	8005bd0 <_dtoa_r+0x4e0>
 8005dee:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005df0:	2a00      	cmp	r2, #0
 8005df2:	f000 80db 	beq.w	8005fac <_dtoa_r+0x8bc>
 8005df6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005df8:	2a01      	cmp	r2, #1
 8005dfa:	f300 80bf 	bgt.w	8005f7c <_dtoa_r+0x88c>
 8005dfe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005e00:	2a00      	cmp	r2, #0
 8005e02:	f000 80b7 	beq.w	8005f74 <_dtoa_r+0x884>
 8005e06:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005e0a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005e0c:	4646      	mov	r6, r8
 8005e0e:	9a08      	ldr	r2, [sp, #32]
 8005e10:	2101      	movs	r1, #1
 8005e12:	441a      	add	r2, r3
 8005e14:	4658      	mov	r0, fp
 8005e16:	4498      	add	r8, r3
 8005e18:	9208      	str	r2, [sp, #32]
 8005e1a:	f000 fc21 	bl	8006660 <__i2b>
 8005e1e:	4605      	mov	r5, r0
 8005e20:	b15e      	cbz	r6, 8005e3a <_dtoa_r+0x74a>
 8005e22:	9b08      	ldr	r3, [sp, #32]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	dd08      	ble.n	8005e3a <_dtoa_r+0x74a>
 8005e28:	42b3      	cmp	r3, r6
 8005e2a:	9a08      	ldr	r2, [sp, #32]
 8005e2c:	bfa8      	it	ge
 8005e2e:	4633      	movge	r3, r6
 8005e30:	eba8 0803 	sub.w	r8, r8, r3
 8005e34:	1af6      	subs	r6, r6, r3
 8005e36:	1ad3      	subs	r3, r2, r3
 8005e38:	9308      	str	r3, [sp, #32]
 8005e3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e3c:	b1f3      	cbz	r3, 8005e7c <_dtoa_r+0x78c>
 8005e3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f000 80b7 	beq.w	8005fb4 <_dtoa_r+0x8c4>
 8005e46:	b18c      	cbz	r4, 8005e6c <_dtoa_r+0x77c>
 8005e48:	4629      	mov	r1, r5
 8005e4a:	4622      	mov	r2, r4
 8005e4c:	4658      	mov	r0, fp
 8005e4e:	f000 fcc7 	bl	80067e0 <__pow5mult>
 8005e52:	464a      	mov	r2, r9
 8005e54:	4601      	mov	r1, r0
 8005e56:	4605      	mov	r5, r0
 8005e58:	4658      	mov	r0, fp
 8005e5a:	f000 fc17 	bl	800668c <__multiply>
 8005e5e:	4649      	mov	r1, r9
 8005e60:	9004      	str	r0, [sp, #16]
 8005e62:	4658      	mov	r0, fp
 8005e64:	f000 fb48 	bl	80064f8 <_Bfree>
 8005e68:	9b04      	ldr	r3, [sp, #16]
 8005e6a:	4699      	mov	r9, r3
 8005e6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e6e:	1b1a      	subs	r2, r3, r4
 8005e70:	d004      	beq.n	8005e7c <_dtoa_r+0x78c>
 8005e72:	4649      	mov	r1, r9
 8005e74:	4658      	mov	r0, fp
 8005e76:	f000 fcb3 	bl	80067e0 <__pow5mult>
 8005e7a:	4681      	mov	r9, r0
 8005e7c:	2101      	movs	r1, #1
 8005e7e:	4658      	mov	r0, fp
 8005e80:	f000 fbee 	bl	8006660 <__i2b>
 8005e84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e86:	4604      	mov	r4, r0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	f000 81cf 	beq.w	800622c <_dtoa_r+0xb3c>
 8005e8e:	461a      	mov	r2, r3
 8005e90:	4601      	mov	r1, r0
 8005e92:	4658      	mov	r0, fp
 8005e94:	f000 fca4 	bl	80067e0 <__pow5mult>
 8005e98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e9a:	2b01      	cmp	r3, #1
 8005e9c:	4604      	mov	r4, r0
 8005e9e:	f300 8095 	bgt.w	8005fcc <_dtoa_r+0x8dc>
 8005ea2:	9b02      	ldr	r3, [sp, #8]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	f040 8087 	bne.w	8005fb8 <_dtoa_r+0x8c8>
 8005eaa:	9b03      	ldr	r3, [sp, #12]
 8005eac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	f040 8089 	bne.w	8005fc8 <_dtoa_r+0x8d8>
 8005eb6:	9b03      	ldr	r3, [sp, #12]
 8005eb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005ebc:	0d1b      	lsrs	r3, r3, #20
 8005ebe:	051b      	lsls	r3, r3, #20
 8005ec0:	b12b      	cbz	r3, 8005ece <_dtoa_r+0x7de>
 8005ec2:	9b08      	ldr	r3, [sp, #32]
 8005ec4:	3301      	adds	r3, #1
 8005ec6:	9308      	str	r3, [sp, #32]
 8005ec8:	f108 0801 	add.w	r8, r8, #1
 8005ecc:	2301      	movs	r3, #1
 8005ece:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ed0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	f000 81b0 	beq.w	8006238 <_dtoa_r+0xb48>
 8005ed8:	6923      	ldr	r3, [r4, #16]
 8005eda:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005ede:	6918      	ldr	r0, [r3, #16]
 8005ee0:	f000 fb72 	bl	80065c8 <__hi0bits>
 8005ee4:	f1c0 0020 	rsb	r0, r0, #32
 8005ee8:	9b08      	ldr	r3, [sp, #32]
 8005eea:	4418      	add	r0, r3
 8005eec:	f010 001f 	ands.w	r0, r0, #31
 8005ef0:	d077      	beq.n	8005fe2 <_dtoa_r+0x8f2>
 8005ef2:	f1c0 0320 	rsb	r3, r0, #32
 8005ef6:	2b04      	cmp	r3, #4
 8005ef8:	dd6b      	ble.n	8005fd2 <_dtoa_r+0x8e2>
 8005efa:	9b08      	ldr	r3, [sp, #32]
 8005efc:	f1c0 001c 	rsb	r0, r0, #28
 8005f00:	4403      	add	r3, r0
 8005f02:	4480      	add	r8, r0
 8005f04:	4406      	add	r6, r0
 8005f06:	9308      	str	r3, [sp, #32]
 8005f08:	f1b8 0f00 	cmp.w	r8, #0
 8005f0c:	dd05      	ble.n	8005f1a <_dtoa_r+0x82a>
 8005f0e:	4649      	mov	r1, r9
 8005f10:	4642      	mov	r2, r8
 8005f12:	4658      	mov	r0, fp
 8005f14:	f000 fcbe 	bl	8006894 <__lshift>
 8005f18:	4681      	mov	r9, r0
 8005f1a:	9b08      	ldr	r3, [sp, #32]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	dd05      	ble.n	8005f2c <_dtoa_r+0x83c>
 8005f20:	4621      	mov	r1, r4
 8005f22:	461a      	mov	r2, r3
 8005f24:	4658      	mov	r0, fp
 8005f26:	f000 fcb5 	bl	8006894 <__lshift>
 8005f2a:	4604      	mov	r4, r0
 8005f2c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d059      	beq.n	8005fe6 <_dtoa_r+0x8f6>
 8005f32:	4621      	mov	r1, r4
 8005f34:	4648      	mov	r0, r9
 8005f36:	f000 fd19 	bl	800696c <__mcmp>
 8005f3a:	2800      	cmp	r0, #0
 8005f3c:	da53      	bge.n	8005fe6 <_dtoa_r+0x8f6>
 8005f3e:	1e7b      	subs	r3, r7, #1
 8005f40:	9304      	str	r3, [sp, #16]
 8005f42:	4649      	mov	r1, r9
 8005f44:	2300      	movs	r3, #0
 8005f46:	220a      	movs	r2, #10
 8005f48:	4658      	mov	r0, fp
 8005f4a:	f000 faf7 	bl	800653c <__multadd>
 8005f4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f50:	4681      	mov	r9, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	f000 8172 	beq.w	800623c <_dtoa_r+0xb4c>
 8005f58:	2300      	movs	r3, #0
 8005f5a:	4629      	mov	r1, r5
 8005f5c:	220a      	movs	r2, #10
 8005f5e:	4658      	mov	r0, fp
 8005f60:	f000 faec 	bl	800653c <__multadd>
 8005f64:	9b00      	ldr	r3, [sp, #0]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	4605      	mov	r5, r0
 8005f6a:	dc67      	bgt.n	800603c <_dtoa_r+0x94c>
 8005f6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	dc41      	bgt.n	8005ff6 <_dtoa_r+0x906>
 8005f72:	e063      	b.n	800603c <_dtoa_r+0x94c>
 8005f74:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005f76:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005f7a:	e746      	b.n	8005e0a <_dtoa_r+0x71a>
 8005f7c:	9b07      	ldr	r3, [sp, #28]
 8005f7e:	1e5c      	subs	r4, r3, #1
 8005f80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f82:	42a3      	cmp	r3, r4
 8005f84:	bfbf      	itttt	lt
 8005f86:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005f88:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005f8a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005f8c:	1ae3      	sublt	r3, r4, r3
 8005f8e:	bfb4      	ite	lt
 8005f90:	18d2      	addlt	r2, r2, r3
 8005f92:	1b1c      	subge	r4, r3, r4
 8005f94:	9b07      	ldr	r3, [sp, #28]
 8005f96:	bfbc      	itt	lt
 8005f98:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005f9a:	2400      	movlt	r4, #0
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	bfb5      	itete	lt
 8005fa0:	eba8 0603 	sublt.w	r6, r8, r3
 8005fa4:	9b07      	ldrge	r3, [sp, #28]
 8005fa6:	2300      	movlt	r3, #0
 8005fa8:	4646      	movge	r6, r8
 8005faa:	e730      	b.n	8005e0e <_dtoa_r+0x71e>
 8005fac:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005fae:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005fb0:	4646      	mov	r6, r8
 8005fb2:	e735      	b.n	8005e20 <_dtoa_r+0x730>
 8005fb4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005fb6:	e75c      	b.n	8005e72 <_dtoa_r+0x782>
 8005fb8:	2300      	movs	r3, #0
 8005fba:	e788      	b.n	8005ece <_dtoa_r+0x7de>
 8005fbc:	3fe00000 	.word	0x3fe00000
 8005fc0:	40240000 	.word	0x40240000
 8005fc4:	40140000 	.word	0x40140000
 8005fc8:	9b02      	ldr	r3, [sp, #8]
 8005fca:	e780      	b.n	8005ece <_dtoa_r+0x7de>
 8005fcc:	2300      	movs	r3, #0
 8005fce:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fd0:	e782      	b.n	8005ed8 <_dtoa_r+0x7e8>
 8005fd2:	d099      	beq.n	8005f08 <_dtoa_r+0x818>
 8005fd4:	9a08      	ldr	r2, [sp, #32]
 8005fd6:	331c      	adds	r3, #28
 8005fd8:	441a      	add	r2, r3
 8005fda:	4498      	add	r8, r3
 8005fdc:	441e      	add	r6, r3
 8005fde:	9208      	str	r2, [sp, #32]
 8005fe0:	e792      	b.n	8005f08 <_dtoa_r+0x818>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	e7f6      	b.n	8005fd4 <_dtoa_r+0x8e4>
 8005fe6:	9b07      	ldr	r3, [sp, #28]
 8005fe8:	9704      	str	r7, [sp, #16]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	dc20      	bgt.n	8006030 <_dtoa_r+0x940>
 8005fee:	9300      	str	r3, [sp, #0]
 8005ff0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ff2:	2b02      	cmp	r3, #2
 8005ff4:	dd1e      	ble.n	8006034 <_dtoa_r+0x944>
 8005ff6:	9b00      	ldr	r3, [sp, #0]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	f47f aec0 	bne.w	8005d7e <_dtoa_r+0x68e>
 8005ffe:	4621      	mov	r1, r4
 8006000:	2205      	movs	r2, #5
 8006002:	4658      	mov	r0, fp
 8006004:	f000 fa9a 	bl	800653c <__multadd>
 8006008:	4601      	mov	r1, r0
 800600a:	4604      	mov	r4, r0
 800600c:	4648      	mov	r0, r9
 800600e:	f000 fcad 	bl	800696c <__mcmp>
 8006012:	2800      	cmp	r0, #0
 8006014:	f77f aeb3 	ble.w	8005d7e <_dtoa_r+0x68e>
 8006018:	4656      	mov	r6, sl
 800601a:	2331      	movs	r3, #49	@ 0x31
 800601c:	f806 3b01 	strb.w	r3, [r6], #1
 8006020:	9b04      	ldr	r3, [sp, #16]
 8006022:	3301      	adds	r3, #1
 8006024:	9304      	str	r3, [sp, #16]
 8006026:	e6ae      	b.n	8005d86 <_dtoa_r+0x696>
 8006028:	9c07      	ldr	r4, [sp, #28]
 800602a:	9704      	str	r7, [sp, #16]
 800602c:	4625      	mov	r5, r4
 800602e:	e7f3      	b.n	8006018 <_dtoa_r+0x928>
 8006030:	9b07      	ldr	r3, [sp, #28]
 8006032:	9300      	str	r3, [sp, #0]
 8006034:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006036:	2b00      	cmp	r3, #0
 8006038:	f000 8104 	beq.w	8006244 <_dtoa_r+0xb54>
 800603c:	2e00      	cmp	r6, #0
 800603e:	dd05      	ble.n	800604c <_dtoa_r+0x95c>
 8006040:	4629      	mov	r1, r5
 8006042:	4632      	mov	r2, r6
 8006044:	4658      	mov	r0, fp
 8006046:	f000 fc25 	bl	8006894 <__lshift>
 800604a:	4605      	mov	r5, r0
 800604c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800604e:	2b00      	cmp	r3, #0
 8006050:	d05a      	beq.n	8006108 <_dtoa_r+0xa18>
 8006052:	6869      	ldr	r1, [r5, #4]
 8006054:	4658      	mov	r0, fp
 8006056:	f000 fa0f 	bl	8006478 <_Balloc>
 800605a:	4606      	mov	r6, r0
 800605c:	b928      	cbnz	r0, 800606a <_dtoa_r+0x97a>
 800605e:	4b84      	ldr	r3, [pc, #528]	@ (8006270 <_dtoa_r+0xb80>)
 8006060:	4602      	mov	r2, r0
 8006062:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006066:	f7ff bb5a 	b.w	800571e <_dtoa_r+0x2e>
 800606a:	692a      	ldr	r2, [r5, #16]
 800606c:	3202      	adds	r2, #2
 800606e:	0092      	lsls	r2, r2, #2
 8006070:	f105 010c 	add.w	r1, r5, #12
 8006074:	300c      	adds	r0, #12
 8006076:	f001 f803 	bl	8007080 <memcpy>
 800607a:	2201      	movs	r2, #1
 800607c:	4631      	mov	r1, r6
 800607e:	4658      	mov	r0, fp
 8006080:	f000 fc08 	bl	8006894 <__lshift>
 8006084:	f10a 0301 	add.w	r3, sl, #1
 8006088:	9307      	str	r3, [sp, #28]
 800608a:	9b00      	ldr	r3, [sp, #0]
 800608c:	4453      	add	r3, sl
 800608e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006090:	9b02      	ldr	r3, [sp, #8]
 8006092:	f003 0301 	and.w	r3, r3, #1
 8006096:	462f      	mov	r7, r5
 8006098:	930a      	str	r3, [sp, #40]	@ 0x28
 800609a:	4605      	mov	r5, r0
 800609c:	9b07      	ldr	r3, [sp, #28]
 800609e:	4621      	mov	r1, r4
 80060a0:	3b01      	subs	r3, #1
 80060a2:	4648      	mov	r0, r9
 80060a4:	9300      	str	r3, [sp, #0]
 80060a6:	f7ff fa9a 	bl	80055de <quorem>
 80060aa:	4639      	mov	r1, r7
 80060ac:	9002      	str	r0, [sp, #8]
 80060ae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80060b2:	4648      	mov	r0, r9
 80060b4:	f000 fc5a 	bl	800696c <__mcmp>
 80060b8:	462a      	mov	r2, r5
 80060ba:	9008      	str	r0, [sp, #32]
 80060bc:	4621      	mov	r1, r4
 80060be:	4658      	mov	r0, fp
 80060c0:	f000 fc70 	bl	80069a4 <__mdiff>
 80060c4:	68c2      	ldr	r2, [r0, #12]
 80060c6:	4606      	mov	r6, r0
 80060c8:	bb02      	cbnz	r2, 800610c <_dtoa_r+0xa1c>
 80060ca:	4601      	mov	r1, r0
 80060cc:	4648      	mov	r0, r9
 80060ce:	f000 fc4d 	bl	800696c <__mcmp>
 80060d2:	4602      	mov	r2, r0
 80060d4:	4631      	mov	r1, r6
 80060d6:	4658      	mov	r0, fp
 80060d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80060da:	f000 fa0d 	bl	80064f8 <_Bfree>
 80060de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80060e2:	9e07      	ldr	r6, [sp, #28]
 80060e4:	ea43 0102 	orr.w	r1, r3, r2
 80060e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060ea:	4319      	orrs	r1, r3
 80060ec:	d110      	bne.n	8006110 <_dtoa_r+0xa20>
 80060ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80060f2:	d029      	beq.n	8006148 <_dtoa_r+0xa58>
 80060f4:	9b08      	ldr	r3, [sp, #32]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	dd02      	ble.n	8006100 <_dtoa_r+0xa10>
 80060fa:	9b02      	ldr	r3, [sp, #8]
 80060fc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006100:	9b00      	ldr	r3, [sp, #0]
 8006102:	f883 8000 	strb.w	r8, [r3]
 8006106:	e63f      	b.n	8005d88 <_dtoa_r+0x698>
 8006108:	4628      	mov	r0, r5
 800610a:	e7bb      	b.n	8006084 <_dtoa_r+0x994>
 800610c:	2201      	movs	r2, #1
 800610e:	e7e1      	b.n	80060d4 <_dtoa_r+0x9e4>
 8006110:	9b08      	ldr	r3, [sp, #32]
 8006112:	2b00      	cmp	r3, #0
 8006114:	db04      	blt.n	8006120 <_dtoa_r+0xa30>
 8006116:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006118:	430b      	orrs	r3, r1
 800611a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800611c:	430b      	orrs	r3, r1
 800611e:	d120      	bne.n	8006162 <_dtoa_r+0xa72>
 8006120:	2a00      	cmp	r2, #0
 8006122:	dded      	ble.n	8006100 <_dtoa_r+0xa10>
 8006124:	4649      	mov	r1, r9
 8006126:	2201      	movs	r2, #1
 8006128:	4658      	mov	r0, fp
 800612a:	f000 fbb3 	bl	8006894 <__lshift>
 800612e:	4621      	mov	r1, r4
 8006130:	4681      	mov	r9, r0
 8006132:	f000 fc1b 	bl	800696c <__mcmp>
 8006136:	2800      	cmp	r0, #0
 8006138:	dc03      	bgt.n	8006142 <_dtoa_r+0xa52>
 800613a:	d1e1      	bne.n	8006100 <_dtoa_r+0xa10>
 800613c:	f018 0f01 	tst.w	r8, #1
 8006140:	d0de      	beq.n	8006100 <_dtoa_r+0xa10>
 8006142:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006146:	d1d8      	bne.n	80060fa <_dtoa_r+0xa0a>
 8006148:	9a00      	ldr	r2, [sp, #0]
 800614a:	2339      	movs	r3, #57	@ 0x39
 800614c:	7013      	strb	r3, [r2, #0]
 800614e:	4633      	mov	r3, r6
 8006150:	461e      	mov	r6, r3
 8006152:	3b01      	subs	r3, #1
 8006154:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006158:	2a39      	cmp	r2, #57	@ 0x39
 800615a:	d052      	beq.n	8006202 <_dtoa_r+0xb12>
 800615c:	3201      	adds	r2, #1
 800615e:	701a      	strb	r2, [r3, #0]
 8006160:	e612      	b.n	8005d88 <_dtoa_r+0x698>
 8006162:	2a00      	cmp	r2, #0
 8006164:	dd07      	ble.n	8006176 <_dtoa_r+0xa86>
 8006166:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800616a:	d0ed      	beq.n	8006148 <_dtoa_r+0xa58>
 800616c:	9a00      	ldr	r2, [sp, #0]
 800616e:	f108 0301 	add.w	r3, r8, #1
 8006172:	7013      	strb	r3, [r2, #0]
 8006174:	e608      	b.n	8005d88 <_dtoa_r+0x698>
 8006176:	9b07      	ldr	r3, [sp, #28]
 8006178:	9a07      	ldr	r2, [sp, #28]
 800617a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800617e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006180:	4293      	cmp	r3, r2
 8006182:	d028      	beq.n	80061d6 <_dtoa_r+0xae6>
 8006184:	4649      	mov	r1, r9
 8006186:	2300      	movs	r3, #0
 8006188:	220a      	movs	r2, #10
 800618a:	4658      	mov	r0, fp
 800618c:	f000 f9d6 	bl	800653c <__multadd>
 8006190:	42af      	cmp	r7, r5
 8006192:	4681      	mov	r9, r0
 8006194:	f04f 0300 	mov.w	r3, #0
 8006198:	f04f 020a 	mov.w	r2, #10
 800619c:	4639      	mov	r1, r7
 800619e:	4658      	mov	r0, fp
 80061a0:	d107      	bne.n	80061b2 <_dtoa_r+0xac2>
 80061a2:	f000 f9cb 	bl	800653c <__multadd>
 80061a6:	4607      	mov	r7, r0
 80061a8:	4605      	mov	r5, r0
 80061aa:	9b07      	ldr	r3, [sp, #28]
 80061ac:	3301      	adds	r3, #1
 80061ae:	9307      	str	r3, [sp, #28]
 80061b0:	e774      	b.n	800609c <_dtoa_r+0x9ac>
 80061b2:	f000 f9c3 	bl	800653c <__multadd>
 80061b6:	4629      	mov	r1, r5
 80061b8:	4607      	mov	r7, r0
 80061ba:	2300      	movs	r3, #0
 80061bc:	220a      	movs	r2, #10
 80061be:	4658      	mov	r0, fp
 80061c0:	f000 f9bc 	bl	800653c <__multadd>
 80061c4:	4605      	mov	r5, r0
 80061c6:	e7f0      	b.n	80061aa <_dtoa_r+0xaba>
 80061c8:	9b00      	ldr	r3, [sp, #0]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	bfcc      	ite	gt
 80061ce:	461e      	movgt	r6, r3
 80061d0:	2601      	movle	r6, #1
 80061d2:	4456      	add	r6, sl
 80061d4:	2700      	movs	r7, #0
 80061d6:	4649      	mov	r1, r9
 80061d8:	2201      	movs	r2, #1
 80061da:	4658      	mov	r0, fp
 80061dc:	f000 fb5a 	bl	8006894 <__lshift>
 80061e0:	4621      	mov	r1, r4
 80061e2:	4681      	mov	r9, r0
 80061e4:	f000 fbc2 	bl	800696c <__mcmp>
 80061e8:	2800      	cmp	r0, #0
 80061ea:	dcb0      	bgt.n	800614e <_dtoa_r+0xa5e>
 80061ec:	d102      	bne.n	80061f4 <_dtoa_r+0xb04>
 80061ee:	f018 0f01 	tst.w	r8, #1
 80061f2:	d1ac      	bne.n	800614e <_dtoa_r+0xa5e>
 80061f4:	4633      	mov	r3, r6
 80061f6:	461e      	mov	r6, r3
 80061f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061fc:	2a30      	cmp	r2, #48	@ 0x30
 80061fe:	d0fa      	beq.n	80061f6 <_dtoa_r+0xb06>
 8006200:	e5c2      	b.n	8005d88 <_dtoa_r+0x698>
 8006202:	459a      	cmp	sl, r3
 8006204:	d1a4      	bne.n	8006150 <_dtoa_r+0xa60>
 8006206:	9b04      	ldr	r3, [sp, #16]
 8006208:	3301      	adds	r3, #1
 800620a:	9304      	str	r3, [sp, #16]
 800620c:	2331      	movs	r3, #49	@ 0x31
 800620e:	f88a 3000 	strb.w	r3, [sl]
 8006212:	e5b9      	b.n	8005d88 <_dtoa_r+0x698>
 8006214:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006216:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006274 <_dtoa_r+0xb84>
 800621a:	b11b      	cbz	r3, 8006224 <_dtoa_r+0xb34>
 800621c:	f10a 0308 	add.w	r3, sl, #8
 8006220:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006222:	6013      	str	r3, [r2, #0]
 8006224:	4650      	mov	r0, sl
 8006226:	b019      	add	sp, #100	@ 0x64
 8006228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800622c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800622e:	2b01      	cmp	r3, #1
 8006230:	f77f ae37 	ble.w	8005ea2 <_dtoa_r+0x7b2>
 8006234:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006236:	930a      	str	r3, [sp, #40]	@ 0x28
 8006238:	2001      	movs	r0, #1
 800623a:	e655      	b.n	8005ee8 <_dtoa_r+0x7f8>
 800623c:	9b00      	ldr	r3, [sp, #0]
 800623e:	2b00      	cmp	r3, #0
 8006240:	f77f aed6 	ble.w	8005ff0 <_dtoa_r+0x900>
 8006244:	4656      	mov	r6, sl
 8006246:	4621      	mov	r1, r4
 8006248:	4648      	mov	r0, r9
 800624a:	f7ff f9c8 	bl	80055de <quorem>
 800624e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006252:	f806 8b01 	strb.w	r8, [r6], #1
 8006256:	9b00      	ldr	r3, [sp, #0]
 8006258:	eba6 020a 	sub.w	r2, r6, sl
 800625c:	4293      	cmp	r3, r2
 800625e:	ddb3      	ble.n	80061c8 <_dtoa_r+0xad8>
 8006260:	4649      	mov	r1, r9
 8006262:	2300      	movs	r3, #0
 8006264:	220a      	movs	r2, #10
 8006266:	4658      	mov	r0, fp
 8006268:	f000 f968 	bl	800653c <__multadd>
 800626c:	4681      	mov	r9, r0
 800626e:	e7ea      	b.n	8006246 <_dtoa_r+0xb56>
 8006270:	08009864 	.word	0x08009864
 8006274:	080097e8 	.word	0x080097e8

08006278 <_free_r>:
 8006278:	b538      	push	{r3, r4, r5, lr}
 800627a:	4605      	mov	r5, r0
 800627c:	2900      	cmp	r1, #0
 800627e:	d041      	beq.n	8006304 <_free_r+0x8c>
 8006280:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006284:	1f0c      	subs	r4, r1, #4
 8006286:	2b00      	cmp	r3, #0
 8006288:	bfb8      	it	lt
 800628a:	18e4      	addlt	r4, r4, r3
 800628c:	f000 f8e8 	bl	8006460 <__malloc_lock>
 8006290:	4a1d      	ldr	r2, [pc, #116]	@ (8006308 <_free_r+0x90>)
 8006292:	6813      	ldr	r3, [r2, #0]
 8006294:	b933      	cbnz	r3, 80062a4 <_free_r+0x2c>
 8006296:	6063      	str	r3, [r4, #4]
 8006298:	6014      	str	r4, [r2, #0]
 800629a:	4628      	mov	r0, r5
 800629c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062a0:	f000 b8e4 	b.w	800646c <__malloc_unlock>
 80062a4:	42a3      	cmp	r3, r4
 80062a6:	d908      	bls.n	80062ba <_free_r+0x42>
 80062a8:	6820      	ldr	r0, [r4, #0]
 80062aa:	1821      	adds	r1, r4, r0
 80062ac:	428b      	cmp	r3, r1
 80062ae:	bf01      	itttt	eq
 80062b0:	6819      	ldreq	r1, [r3, #0]
 80062b2:	685b      	ldreq	r3, [r3, #4]
 80062b4:	1809      	addeq	r1, r1, r0
 80062b6:	6021      	streq	r1, [r4, #0]
 80062b8:	e7ed      	b.n	8006296 <_free_r+0x1e>
 80062ba:	461a      	mov	r2, r3
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	b10b      	cbz	r3, 80062c4 <_free_r+0x4c>
 80062c0:	42a3      	cmp	r3, r4
 80062c2:	d9fa      	bls.n	80062ba <_free_r+0x42>
 80062c4:	6811      	ldr	r1, [r2, #0]
 80062c6:	1850      	adds	r0, r2, r1
 80062c8:	42a0      	cmp	r0, r4
 80062ca:	d10b      	bne.n	80062e4 <_free_r+0x6c>
 80062cc:	6820      	ldr	r0, [r4, #0]
 80062ce:	4401      	add	r1, r0
 80062d0:	1850      	adds	r0, r2, r1
 80062d2:	4283      	cmp	r3, r0
 80062d4:	6011      	str	r1, [r2, #0]
 80062d6:	d1e0      	bne.n	800629a <_free_r+0x22>
 80062d8:	6818      	ldr	r0, [r3, #0]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	6053      	str	r3, [r2, #4]
 80062de:	4408      	add	r0, r1
 80062e0:	6010      	str	r0, [r2, #0]
 80062e2:	e7da      	b.n	800629a <_free_r+0x22>
 80062e4:	d902      	bls.n	80062ec <_free_r+0x74>
 80062e6:	230c      	movs	r3, #12
 80062e8:	602b      	str	r3, [r5, #0]
 80062ea:	e7d6      	b.n	800629a <_free_r+0x22>
 80062ec:	6820      	ldr	r0, [r4, #0]
 80062ee:	1821      	adds	r1, r4, r0
 80062f0:	428b      	cmp	r3, r1
 80062f2:	bf04      	itt	eq
 80062f4:	6819      	ldreq	r1, [r3, #0]
 80062f6:	685b      	ldreq	r3, [r3, #4]
 80062f8:	6063      	str	r3, [r4, #4]
 80062fa:	bf04      	itt	eq
 80062fc:	1809      	addeq	r1, r1, r0
 80062fe:	6021      	streq	r1, [r4, #0]
 8006300:	6054      	str	r4, [r2, #4]
 8006302:	e7ca      	b.n	800629a <_free_r+0x22>
 8006304:	bd38      	pop	{r3, r4, r5, pc}
 8006306:	bf00      	nop
 8006308:	200009ec 	.word	0x200009ec

0800630c <malloc>:
 800630c:	4b02      	ldr	r3, [pc, #8]	@ (8006318 <malloc+0xc>)
 800630e:	4601      	mov	r1, r0
 8006310:	6818      	ldr	r0, [r3, #0]
 8006312:	f000 b825 	b.w	8006360 <_malloc_r>
 8006316:	bf00      	nop
 8006318:	20000018 	.word	0x20000018

0800631c <sbrk_aligned>:
 800631c:	b570      	push	{r4, r5, r6, lr}
 800631e:	4e0f      	ldr	r6, [pc, #60]	@ (800635c <sbrk_aligned+0x40>)
 8006320:	460c      	mov	r4, r1
 8006322:	6831      	ldr	r1, [r6, #0]
 8006324:	4605      	mov	r5, r0
 8006326:	b911      	cbnz	r1, 800632e <sbrk_aligned+0x12>
 8006328:	f000 fe9a 	bl	8007060 <_sbrk_r>
 800632c:	6030      	str	r0, [r6, #0]
 800632e:	4621      	mov	r1, r4
 8006330:	4628      	mov	r0, r5
 8006332:	f000 fe95 	bl	8007060 <_sbrk_r>
 8006336:	1c43      	adds	r3, r0, #1
 8006338:	d103      	bne.n	8006342 <sbrk_aligned+0x26>
 800633a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800633e:	4620      	mov	r0, r4
 8006340:	bd70      	pop	{r4, r5, r6, pc}
 8006342:	1cc4      	adds	r4, r0, #3
 8006344:	f024 0403 	bic.w	r4, r4, #3
 8006348:	42a0      	cmp	r0, r4
 800634a:	d0f8      	beq.n	800633e <sbrk_aligned+0x22>
 800634c:	1a21      	subs	r1, r4, r0
 800634e:	4628      	mov	r0, r5
 8006350:	f000 fe86 	bl	8007060 <_sbrk_r>
 8006354:	3001      	adds	r0, #1
 8006356:	d1f2      	bne.n	800633e <sbrk_aligned+0x22>
 8006358:	e7ef      	b.n	800633a <sbrk_aligned+0x1e>
 800635a:	bf00      	nop
 800635c:	200009e8 	.word	0x200009e8

08006360 <_malloc_r>:
 8006360:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006364:	1ccd      	adds	r5, r1, #3
 8006366:	f025 0503 	bic.w	r5, r5, #3
 800636a:	3508      	adds	r5, #8
 800636c:	2d0c      	cmp	r5, #12
 800636e:	bf38      	it	cc
 8006370:	250c      	movcc	r5, #12
 8006372:	2d00      	cmp	r5, #0
 8006374:	4606      	mov	r6, r0
 8006376:	db01      	blt.n	800637c <_malloc_r+0x1c>
 8006378:	42a9      	cmp	r1, r5
 800637a:	d904      	bls.n	8006386 <_malloc_r+0x26>
 800637c:	230c      	movs	r3, #12
 800637e:	6033      	str	r3, [r6, #0]
 8006380:	2000      	movs	r0, #0
 8006382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006386:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800645c <_malloc_r+0xfc>
 800638a:	f000 f869 	bl	8006460 <__malloc_lock>
 800638e:	f8d8 3000 	ldr.w	r3, [r8]
 8006392:	461c      	mov	r4, r3
 8006394:	bb44      	cbnz	r4, 80063e8 <_malloc_r+0x88>
 8006396:	4629      	mov	r1, r5
 8006398:	4630      	mov	r0, r6
 800639a:	f7ff ffbf 	bl	800631c <sbrk_aligned>
 800639e:	1c43      	adds	r3, r0, #1
 80063a0:	4604      	mov	r4, r0
 80063a2:	d158      	bne.n	8006456 <_malloc_r+0xf6>
 80063a4:	f8d8 4000 	ldr.w	r4, [r8]
 80063a8:	4627      	mov	r7, r4
 80063aa:	2f00      	cmp	r7, #0
 80063ac:	d143      	bne.n	8006436 <_malloc_r+0xd6>
 80063ae:	2c00      	cmp	r4, #0
 80063b0:	d04b      	beq.n	800644a <_malloc_r+0xea>
 80063b2:	6823      	ldr	r3, [r4, #0]
 80063b4:	4639      	mov	r1, r7
 80063b6:	4630      	mov	r0, r6
 80063b8:	eb04 0903 	add.w	r9, r4, r3
 80063bc:	f000 fe50 	bl	8007060 <_sbrk_r>
 80063c0:	4581      	cmp	r9, r0
 80063c2:	d142      	bne.n	800644a <_malloc_r+0xea>
 80063c4:	6821      	ldr	r1, [r4, #0]
 80063c6:	1a6d      	subs	r5, r5, r1
 80063c8:	4629      	mov	r1, r5
 80063ca:	4630      	mov	r0, r6
 80063cc:	f7ff ffa6 	bl	800631c <sbrk_aligned>
 80063d0:	3001      	adds	r0, #1
 80063d2:	d03a      	beq.n	800644a <_malloc_r+0xea>
 80063d4:	6823      	ldr	r3, [r4, #0]
 80063d6:	442b      	add	r3, r5
 80063d8:	6023      	str	r3, [r4, #0]
 80063da:	f8d8 3000 	ldr.w	r3, [r8]
 80063de:	685a      	ldr	r2, [r3, #4]
 80063e0:	bb62      	cbnz	r2, 800643c <_malloc_r+0xdc>
 80063e2:	f8c8 7000 	str.w	r7, [r8]
 80063e6:	e00f      	b.n	8006408 <_malloc_r+0xa8>
 80063e8:	6822      	ldr	r2, [r4, #0]
 80063ea:	1b52      	subs	r2, r2, r5
 80063ec:	d420      	bmi.n	8006430 <_malloc_r+0xd0>
 80063ee:	2a0b      	cmp	r2, #11
 80063f0:	d917      	bls.n	8006422 <_malloc_r+0xc2>
 80063f2:	1961      	adds	r1, r4, r5
 80063f4:	42a3      	cmp	r3, r4
 80063f6:	6025      	str	r5, [r4, #0]
 80063f8:	bf18      	it	ne
 80063fa:	6059      	strne	r1, [r3, #4]
 80063fc:	6863      	ldr	r3, [r4, #4]
 80063fe:	bf08      	it	eq
 8006400:	f8c8 1000 	streq.w	r1, [r8]
 8006404:	5162      	str	r2, [r4, r5]
 8006406:	604b      	str	r3, [r1, #4]
 8006408:	4630      	mov	r0, r6
 800640a:	f000 f82f 	bl	800646c <__malloc_unlock>
 800640e:	f104 000b 	add.w	r0, r4, #11
 8006412:	1d23      	adds	r3, r4, #4
 8006414:	f020 0007 	bic.w	r0, r0, #7
 8006418:	1ac2      	subs	r2, r0, r3
 800641a:	bf1c      	itt	ne
 800641c:	1a1b      	subne	r3, r3, r0
 800641e:	50a3      	strne	r3, [r4, r2]
 8006420:	e7af      	b.n	8006382 <_malloc_r+0x22>
 8006422:	6862      	ldr	r2, [r4, #4]
 8006424:	42a3      	cmp	r3, r4
 8006426:	bf0c      	ite	eq
 8006428:	f8c8 2000 	streq.w	r2, [r8]
 800642c:	605a      	strne	r2, [r3, #4]
 800642e:	e7eb      	b.n	8006408 <_malloc_r+0xa8>
 8006430:	4623      	mov	r3, r4
 8006432:	6864      	ldr	r4, [r4, #4]
 8006434:	e7ae      	b.n	8006394 <_malloc_r+0x34>
 8006436:	463c      	mov	r4, r7
 8006438:	687f      	ldr	r7, [r7, #4]
 800643a:	e7b6      	b.n	80063aa <_malloc_r+0x4a>
 800643c:	461a      	mov	r2, r3
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	42a3      	cmp	r3, r4
 8006442:	d1fb      	bne.n	800643c <_malloc_r+0xdc>
 8006444:	2300      	movs	r3, #0
 8006446:	6053      	str	r3, [r2, #4]
 8006448:	e7de      	b.n	8006408 <_malloc_r+0xa8>
 800644a:	230c      	movs	r3, #12
 800644c:	6033      	str	r3, [r6, #0]
 800644e:	4630      	mov	r0, r6
 8006450:	f000 f80c 	bl	800646c <__malloc_unlock>
 8006454:	e794      	b.n	8006380 <_malloc_r+0x20>
 8006456:	6005      	str	r5, [r0, #0]
 8006458:	e7d6      	b.n	8006408 <_malloc_r+0xa8>
 800645a:	bf00      	nop
 800645c:	200009ec 	.word	0x200009ec

08006460 <__malloc_lock>:
 8006460:	4801      	ldr	r0, [pc, #4]	@ (8006468 <__malloc_lock+0x8>)
 8006462:	f7fe bf96 	b.w	8005392 <__retarget_lock_acquire_recursive>
 8006466:	bf00      	nop
 8006468:	200009e4 	.word	0x200009e4

0800646c <__malloc_unlock>:
 800646c:	4801      	ldr	r0, [pc, #4]	@ (8006474 <__malloc_unlock+0x8>)
 800646e:	f7fe bf91 	b.w	8005394 <__retarget_lock_release_recursive>
 8006472:	bf00      	nop
 8006474:	200009e4 	.word	0x200009e4

08006478 <_Balloc>:
 8006478:	b570      	push	{r4, r5, r6, lr}
 800647a:	69c6      	ldr	r6, [r0, #28]
 800647c:	4604      	mov	r4, r0
 800647e:	460d      	mov	r5, r1
 8006480:	b976      	cbnz	r6, 80064a0 <_Balloc+0x28>
 8006482:	2010      	movs	r0, #16
 8006484:	f7ff ff42 	bl	800630c <malloc>
 8006488:	4602      	mov	r2, r0
 800648a:	61e0      	str	r0, [r4, #28]
 800648c:	b920      	cbnz	r0, 8006498 <_Balloc+0x20>
 800648e:	4b18      	ldr	r3, [pc, #96]	@ (80064f0 <_Balloc+0x78>)
 8006490:	4818      	ldr	r0, [pc, #96]	@ (80064f4 <_Balloc+0x7c>)
 8006492:	216b      	movs	r1, #107	@ 0x6b
 8006494:	f000 fe02 	bl	800709c <__assert_func>
 8006498:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800649c:	6006      	str	r6, [r0, #0]
 800649e:	60c6      	str	r6, [r0, #12]
 80064a0:	69e6      	ldr	r6, [r4, #28]
 80064a2:	68f3      	ldr	r3, [r6, #12]
 80064a4:	b183      	cbz	r3, 80064c8 <_Balloc+0x50>
 80064a6:	69e3      	ldr	r3, [r4, #28]
 80064a8:	68db      	ldr	r3, [r3, #12]
 80064aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80064ae:	b9b8      	cbnz	r0, 80064e0 <_Balloc+0x68>
 80064b0:	2101      	movs	r1, #1
 80064b2:	fa01 f605 	lsl.w	r6, r1, r5
 80064b6:	1d72      	adds	r2, r6, #5
 80064b8:	0092      	lsls	r2, r2, #2
 80064ba:	4620      	mov	r0, r4
 80064bc:	f000 fe0c 	bl	80070d8 <_calloc_r>
 80064c0:	b160      	cbz	r0, 80064dc <_Balloc+0x64>
 80064c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80064c6:	e00e      	b.n	80064e6 <_Balloc+0x6e>
 80064c8:	2221      	movs	r2, #33	@ 0x21
 80064ca:	2104      	movs	r1, #4
 80064cc:	4620      	mov	r0, r4
 80064ce:	f000 fe03 	bl	80070d8 <_calloc_r>
 80064d2:	69e3      	ldr	r3, [r4, #28]
 80064d4:	60f0      	str	r0, [r6, #12]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d1e4      	bne.n	80064a6 <_Balloc+0x2e>
 80064dc:	2000      	movs	r0, #0
 80064de:	bd70      	pop	{r4, r5, r6, pc}
 80064e0:	6802      	ldr	r2, [r0, #0]
 80064e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80064e6:	2300      	movs	r3, #0
 80064e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80064ec:	e7f7      	b.n	80064de <_Balloc+0x66>
 80064ee:	bf00      	nop
 80064f0:	080097f5 	.word	0x080097f5
 80064f4:	08009875 	.word	0x08009875

080064f8 <_Bfree>:
 80064f8:	b570      	push	{r4, r5, r6, lr}
 80064fa:	69c6      	ldr	r6, [r0, #28]
 80064fc:	4605      	mov	r5, r0
 80064fe:	460c      	mov	r4, r1
 8006500:	b976      	cbnz	r6, 8006520 <_Bfree+0x28>
 8006502:	2010      	movs	r0, #16
 8006504:	f7ff ff02 	bl	800630c <malloc>
 8006508:	4602      	mov	r2, r0
 800650a:	61e8      	str	r0, [r5, #28]
 800650c:	b920      	cbnz	r0, 8006518 <_Bfree+0x20>
 800650e:	4b09      	ldr	r3, [pc, #36]	@ (8006534 <_Bfree+0x3c>)
 8006510:	4809      	ldr	r0, [pc, #36]	@ (8006538 <_Bfree+0x40>)
 8006512:	218f      	movs	r1, #143	@ 0x8f
 8006514:	f000 fdc2 	bl	800709c <__assert_func>
 8006518:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800651c:	6006      	str	r6, [r0, #0]
 800651e:	60c6      	str	r6, [r0, #12]
 8006520:	b13c      	cbz	r4, 8006532 <_Bfree+0x3a>
 8006522:	69eb      	ldr	r3, [r5, #28]
 8006524:	6862      	ldr	r2, [r4, #4]
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800652c:	6021      	str	r1, [r4, #0]
 800652e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006532:	bd70      	pop	{r4, r5, r6, pc}
 8006534:	080097f5 	.word	0x080097f5
 8006538:	08009875 	.word	0x08009875

0800653c <__multadd>:
 800653c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006540:	690d      	ldr	r5, [r1, #16]
 8006542:	4607      	mov	r7, r0
 8006544:	460c      	mov	r4, r1
 8006546:	461e      	mov	r6, r3
 8006548:	f101 0c14 	add.w	ip, r1, #20
 800654c:	2000      	movs	r0, #0
 800654e:	f8dc 3000 	ldr.w	r3, [ip]
 8006552:	b299      	uxth	r1, r3
 8006554:	fb02 6101 	mla	r1, r2, r1, r6
 8006558:	0c1e      	lsrs	r6, r3, #16
 800655a:	0c0b      	lsrs	r3, r1, #16
 800655c:	fb02 3306 	mla	r3, r2, r6, r3
 8006560:	b289      	uxth	r1, r1
 8006562:	3001      	adds	r0, #1
 8006564:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006568:	4285      	cmp	r5, r0
 800656a:	f84c 1b04 	str.w	r1, [ip], #4
 800656e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006572:	dcec      	bgt.n	800654e <__multadd+0x12>
 8006574:	b30e      	cbz	r6, 80065ba <__multadd+0x7e>
 8006576:	68a3      	ldr	r3, [r4, #8]
 8006578:	42ab      	cmp	r3, r5
 800657a:	dc19      	bgt.n	80065b0 <__multadd+0x74>
 800657c:	6861      	ldr	r1, [r4, #4]
 800657e:	4638      	mov	r0, r7
 8006580:	3101      	adds	r1, #1
 8006582:	f7ff ff79 	bl	8006478 <_Balloc>
 8006586:	4680      	mov	r8, r0
 8006588:	b928      	cbnz	r0, 8006596 <__multadd+0x5a>
 800658a:	4602      	mov	r2, r0
 800658c:	4b0c      	ldr	r3, [pc, #48]	@ (80065c0 <__multadd+0x84>)
 800658e:	480d      	ldr	r0, [pc, #52]	@ (80065c4 <__multadd+0x88>)
 8006590:	21ba      	movs	r1, #186	@ 0xba
 8006592:	f000 fd83 	bl	800709c <__assert_func>
 8006596:	6922      	ldr	r2, [r4, #16]
 8006598:	3202      	adds	r2, #2
 800659a:	f104 010c 	add.w	r1, r4, #12
 800659e:	0092      	lsls	r2, r2, #2
 80065a0:	300c      	adds	r0, #12
 80065a2:	f000 fd6d 	bl	8007080 <memcpy>
 80065a6:	4621      	mov	r1, r4
 80065a8:	4638      	mov	r0, r7
 80065aa:	f7ff ffa5 	bl	80064f8 <_Bfree>
 80065ae:	4644      	mov	r4, r8
 80065b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80065b4:	3501      	adds	r5, #1
 80065b6:	615e      	str	r6, [r3, #20]
 80065b8:	6125      	str	r5, [r4, #16]
 80065ba:	4620      	mov	r0, r4
 80065bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065c0:	08009864 	.word	0x08009864
 80065c4:	08009875 	.word	0x08009875

080065c8 <__hi0bits>:
 80065c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80065cc:	4603      	mov	r3, r0
 80065ce:	bf36      	itet	cc
 80065d0:	0403      	lslcc	r3, r0, #16
 80065d2:	2000      	movcs	r0, #0
 80065d4:	2010      	movcc	r0, #16
 80065d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80065da:	bf3c      	itt	cc
 80065dc:	021b      	lslcc	r3, r3, #8
 80065de:	3008      	addcc	r0, #8
 80065e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065e4:	bf3c      	itt	cc
 80065e6:	011b      	lslcc	r3, r3, #4
 80065e8:	3004      	addcc	r0, #4
 80065ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065ee:	bf3c      	itt	cc
 80065f0:	009b      	lslcc	r3, r3, #2
 80065f2:	3002      	addcc	r0, #2
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	db05      	blt.n	8006604 <__hi0bits+0x3c>
 80065f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80065fc:	f100 0001 	add.w	r0, r0, #1
 8006600:	bf08      	it	eq
 8006602:	2020      	moveq	r0, #32
 8006604:	4770      	bx	lr

08006606 <__lo0bits>:
 8006606:	6803      	ldr	r3, [r0, #0]
 8006608:	4602      	mov	r2, r0
 800660a:	f013 0007 	ands.w	r0, r3, #7
 800660e:	d00b      	beq.n	8006628 <__lo0bits+0x22>
 8006610:	07d9      	lsls	r1, r3, #31
 8006612:	d421      	bmi.n	8006658 <__lo0bits+0x52>
 8006614:	0798      	lsls	r0, r3, #30
 8006616:	bf49      	itett	mi
 8006618:	085b      	lsrmi	r3, r3, #1
 800661a:	089b      	lsrpl	r3, r3, #2
 800661c:	2001      	movmi	r0, #1
 800661e:	6013      	strmi	r3, [r2, #0]
 8006620:	bf5c      	itt	pl
 8006622:	6013      	strpl	r3, [r2, #0]
 8006624:	2002      	movpl	r0, #2
 8006626:	4770      	bx	lr
 8006628:	b299      	uxth	r1, r3
 800662a:	b909      	cbnz	r1, 8006630 <__lo0bits+0x2a>
 800662c:	0c1b      	lsrs	r3, r3, #16
 800662e:	2010      	movs	r0, #16
 8006630:	b2d9      	uxtb	r1, r3
 8006632:	b909      	cbnz	r1, 8006638 <__lo0bits+0x32>
 8006634:	3008      	adds	r0, #8
 8006636:	0a1b      	lsrs	r3, r3, #8
 8006638:	0719      	lsls	r1, r3, #28
 800663a:	bf04      	itt	eq
 800663c:	091b      	lsreq	r3, r3, #4
 800663e:	3004      	addeq	r0, #4
 8006640:	0799      	lsls	r1, r3, #30
 8006642:	bf04      	itt	eq
 8006644:	089b      	lsreq	r3, r3, #2
 8006646:	3002      	addeq	r0, #2
 8006648:	07d9      	lsls	r1, r3, #31
 800664a:	d403      	bmi.n	8006654 <__lo0bits+0x4e>
 800664c:	085b      	lsrs	r3, r3, #1
 800664e:	f100 0001 	add.w	r0, r0, #1
 8006652:	d003      	beq.n	800665c <__lo0bits+0x56>
 8006654:	6013      	str	r3, [r2, #0]
 8006656:	4770      	bx	lr
 8006658:	2000      	movs	r0, #0
 800665a:	4770      	bx	lr
 800665c:	2020      	movs	r0, #32
 800665e:	4770      	bx	lr

08006660 <__i2b>:
 8006660:	b510      	push	{r4, lr}
 8006662:	460c      	mov	r4, r1
 8006664:	2101      	movs	r1, #1
 8006666:	f7ff ff07 	bl	8006478 <_Balloc>
 800666a:	4602      	mov	r2, r0
 800666c:	b928      	cbnz	r0, 800667a <__i2b+0x1a>
 800666e:	4b05      	ldr	r3, [pc, #20]	@ (8006684 <__i2b+0x24>)
 8006670:	4805      	ldr	r0, [pc, #20]	@ (8006688 <__i2b+0x28>)
 8006672:	f240 1145 	movw	r1, #325	@ 0x145
 8006676:	f000 fd11 	bl	800709c <__assert_func>
 800667a:	2301      	movs	r3, #1
 800667c:	6144      	str	r4, [r0, #20]
 800667e:	6103      	str	r3, [r0, #16]
 8006680:	bd10      	pop	{r4, pc}
 8006682:	bf00      	nop
 8006684:	08009864 	.word	0x08009864
 8006688:	08009875 	.word	0x08009875

0800668c <__multiply>:
 800668c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006690:	4614      	mov	r4, r2
 8006692:	690a      	ldr	r2, [r1, #16]
 8006694:	6923      	ldr	r3, [r4, #16]
 8006696:	429a      	cmp	r2, r3
 8006698:	bfa8      	it	ge
 800669a:	4623      	movge	r3, r4
 800669c:	460f      	mov	r7, r1
 800669e:	bfa4      	itt	ge
 80066a0:	460c      	movge	r4, r1
 80066a2:	461f      	movge	r7, r3
 80066a4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80066a8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80066ac:	68a3      	ldr	r3, [r4, #8]
 80066ae:	6861      	ldr	r1, [r4, #4]
 80066b0:	eb0a 0609 	add.w	r6, sl, r9
 80066b4:	42b3      	cmp	r3, r6
 80066b6:	b085      	sub	sp, #20
 80066b8:	bfb8      	it	lt
 80066ba:	3101      	addlt	r1, #1
 80066bc:	f7ff fedc 	bl	8006478 <_Balloc>
 80066c0:	b930      	cbnz	r0, 80066d0 <__multiply+0x44>
 80066c2:	4602      	mov	r2, r0
 80066c4:	4b44      	ldr	r3, [pc, #272]	@ (80067d8 <__multiply+0x14c>)
 80066c6:	4845      	ldr	r0, [pc, #276]	@ (80067dc <__multiply+0x150>)
 80066c8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80066cc:	f000 fce6 	bl	800709c <__assert_func>
 80066d0:	f100 0514 	add.w	r5, r0, #20
 80066d4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80066d8:	462b      	mov	r3, r5
 80066da:	2200      	movs	r2, #0
 80066dc:	4543      	cmp	r3, r8
 80066de:	d321      	bcc.n	8006724 <__multiply+0x98>
 80066e0:	f107 0114 	add.w	r1, r7, #20
 80066e4:	f104 0214 	add.w	r2, r4, #20
 80066e8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80066ec:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80066f0:	9302      	str	r3, [sp, #8]
 80066f2:	1b13      	subs	r3, r2, r4
 80066f4:	3b15      	subs	r3, #21
 80066f6:	f023 0303 	bic.w	r3, r3, #3
 80066fa:	3304      	adds	r3, #4
 80066fc:	f104 0715 	add.w	r7, r4, #21
 8006700:	42ba      	cmp	r2, r7
 8006702:	bf38      	it	cc
 8006704:	2304      	movcc	r3, #4
 8006706:	9301      	str	r3, [sp, #4]
 8006708:	9b02      	ldr	r3, [sp, #8]
 800670a:	9103      	str	r1, [sp, #12]
 800670c:	428b      	cmp	r3, r1
 800670e:	d80c      	bhi.n	800672a <__multiply+0x9e>
 8006710:	2e00      	cmp	r6, #0
 8006712:	dd03      	ble.n	800671c <__multiply+0x90>
 8006714:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006718:	2b00      	cmp	r3, #0
 800671a:	d05b      	beq.n	80067d4 <__multiply+0x148>
 800671c:	6106      	str	r6, [r0, #16]
 800671e:	b005      	add	sp, #20
 8006720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006724:	f843 2b04 	str.w	r2, [r3], #4
 8006728:	e7d8      	b.n	80066dc <__multiply+0x50>
 800672a:	f8b1 a000 	ldrh.w	sl, [r1]
 800672e:	f1ba 0f00 	cmp.w	sl, #0
 8006732:	d024      	beq.n	800677e <__multiply+0xf2>
 8006734:	f104 0e14 	add.w	lr, r4, #20
 8006738:	46a9      	mov	r9, r5
 800673a:	f04f 0c00 	mov.w	ip, #0
 800673e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006742:	f8d9 3000 	ldr.w	r3, [r9]
 8006746:	fa1f fb87 	uxth.w	fp, r7
 800674a:	b29b      	uxth	r3, r3
 800674c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006750:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006754:	f8d9 7000 	ldr.w	r7, [r9]
 8006758:	4463      	add	r3, ip
 800675a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800675e:	fb0a c70b 	mla	r7, sl, fp, ip
 8006762:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006766:	b29b      	uxth	r3, r3
 8006768:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800676c:	4572      	cmp	r2, lr
 800676e:	f849 3b04 	str.w	r3, [r9], #4
 8006772:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006776:	d8e2      	bhi.n	800673e <__multiply+0xb2>
 8006778:	9b01      	ldr	r3, [sp, #4]
 800677a:	f845 c003 	str.w	ip, [r5, r3]
 800677e:	9b03      	ldr	r3, [sp, #12]
 8006780:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006784:	3104      	adds	r1, #4
 8006786:	f1b9 0f00 	cmp.w	r9, #0
 800678a:	d021      	beq.n	80067d0 <__multiply+0x144>
 800678c:	682b      	ldr	r3, [r5, #0]
 800678e:	f104 0c14 	add.w	ip, r4, #20
 8006792:	46ae      	mov	lr, r5
 8006794:	f04f 0a00 	mov.w	sl, #0
 8006798:	f8bc b000 	ldrh.w	fp, [ip]
 800679c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80067a0:	fb09 770b 	mla	r7, r9, fp, r7
 80067a4:	4457      	add	r7, sl
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80067ac:	f84e 3b04 	str.w	r3, [lr], #4
 80067b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80067b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067b8:	f8be 3000 	ldrh.w	r3, [lr]
 80067bc:	fb09 330a 	mla	r3, r9, sl, r3
 80067c0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80067c4:	4562      	cmp	r2, ip
 80067c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067ca:	d8e5      	bhi.n	8006798 <__multiply+0x10c>
 80067cc:	9f01      	ldr	r7, [sp, #4]
 80067ce:	51eb      	str	r3, [r5, r7]
 80067d0:	3504      	adds	r5, #4
 80067d2:	e799      	b.n	8006708 <__multiply+0x7c>
 80067d4:	3e01      	subs	r6, #1
 80067d6:	e79b      	b.n	8006710 <__multiply+0x84>
 80067d8:	08009864 	.word	0x08009864
 80067dc:	08009875 	.word	0x08009875

080067e0 <__pow5mult>:
 80067e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067e4:	4615      	mov	r5, r2
 80067e6:	f012 0203 	ands.w	r2, r2, #3
 80067ea:	4607      	mov	r7, r0
 80067ec:	460e      	mov	r6, r1
 80067ee:	d007      	beq.n	8006800 <__pow5mult+0x20>
 80067f0:	4c25      	ldr	r4, [pc, #148]	@ (8006888 <__pow5mult+0xa8>)
 80067f2:	3a01      	subs	r2, #1
 80067f4:	2300      	movs	r3, #0
 80067f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80067fa:	f7ff fe9f 	bl	800653c <__multadd>
 80067fe:	4606      	mov	r6, r0
 8006800:	10ad      	asrs	r5, r5, #2
 8006802:	d03d      	beq.n	8006880 <__pow5mult+0xa0>
 8006804:	69fc      	ldr	r4, [r7, #28]
 8006806:	b97c      	cbnz	r4, 8006828 <__pow5mult+0x48>
 8006808:	2010      	movs	r0, #16
 800680a:	f7ff fd7f 	bl	800630c <malloc>
 800680e:	4602      	mov	r2, r0
 8006810:	61f8      	str	r0, [r7, #28]
 8006812:	b928      	cbnz	r0, 8006820 <__pow5mult+0x40>
 8006814:	4b1d      	ldr	r3, [pc, #116]	@ (800688c <__pow5mult+0xac>)
 8006816:	481e      	ldr	r0, [pc, #120]	@ (8006890 <__pow5mult+0xb0>)
 8006818:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800681c:	f000 fc3e 	bl	800709c <__assert_func>
 8006820:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006824:	6004      	str	r4, [r0, #0]
 8006826:	60c4      	str	r4, [r0, #12]
 8006828:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800682c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006830:	b94c      	cbnz	r4, 8006846 <__pow5mult+0x66>
 8006832:	f240 2171 	movw	r1, #625	@ 0x271
 8006836:	4638      	mov	r0, r7
 8006838:	f7ff ff12 	bl	8006660 <__i2b>
 800683c:	2300      	movs	r3, #0
 800683e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006842:	4604      	mov	r4, r0
 8006844:	6003      	str	r3, [r0, #0]
 8006846:	f04f 0900 	mov.w	r9, #0
 800684a:	07eb      	lsls	r3, r5, #31
 800684c:	d50a      	bpl.n	8006864 <__pow5mult+0x84>
 800684e:	4631      	mov	r1, r6
 8006850:	4622      	mov	r2, r4
 8006852:	4638      	mov	r0, r7
 8006854:	f7ff ff1a 	bl	800668c <__multiply>
 8006858:	4631      	mov	r1, r6
 800685a:	4680      	mov	r8, r0
 800685c:	4638      	mov	r0, r7
 800685e:	f7ff fe4b 	bl	80064f8 <_Bfree>
 8006862:	4646      	mov	r6, r8
 8006864:	106d      	asrs	r5, r5, #1
 8006866:	d00b      	beq.n	8006880 <__pow5mult+0xa0>
 8006868:	6820      	ldr	r0, [r4, #0]
 800686a:	b938      	cbnz	r0, 800687c <__pow5mult+0x9c>
 800686c:	4622      	mov	r2, r4
 800686e:	4621      	mov	r1, r4
 8006870:	4638      	mov	r0, r7
 8006872:	f7ff ff0b 	bl	800668c <__multiply>
 8006876:	6020      	str	r0, [r4, #0]
 8006878:	f8c0 9000 	str.w	r9, [r0]
 800687c:	4604      	mov	r4, r0
 800687e:	e7e4      	b.n	800684a <__pow5mult+0x6a>
 8006880:	4630      	mov	r0, r6
 8006882:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006886:	bf00      	nop
 8006888:	080098d0 	.word	0x080098d0
 800688c:	080097f5 	.word	0x080097f5
 8006890:	08009875 	.word	0x08009875

08006894 <__lshift>:
 8006894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006898:	460c      	mov	r4, r1
 800689a:	6849      	ldr	r1, [r1, #4]
 800689c:	6923      	ldr	r3, [r4, #16]
 800689e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80068a2:	68a3      	ldr	r3, [r4, #8]
 80068a4:	4607      	mov	r7, r0
 80068a6:	4691      	mov	r9, r2
 80068a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80068ac:	f108 0601 	add.w	r6, r8, #1
 80068b0:	42b3      	cmp	r3, r6
 80068b2:	db0b      	blt.n	80068cc <__lshift+0x38>
 80068b4:	4638      	mov	r0, r7
 80068b6:	f7ff fddf 	bl	8006478 <_Balloc>
 80068ba:	4605      	mov	r5, r0
 80068bc:	b948      	cbnz	r0, 80068d2 <__lshift+0x3e>
 80068be:	4602      	mov	r2, r0
 80068c0:	4b28      	ldr	r3, [pc, #160]	@ (8006964 <__lshift+0xd0>)
 80068c2:	4829      	ldr	r0, [pc, #164]	@ (8006968 <__lshift+0xd4>)
 80068c4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80068c8:	f000 fbe8 	bl	800709c <__assert_func>
 80068cc:	3101      	adds	r1, #1
 80068ce:	005b      	lsls	r3, r3, #1
 80068d0:	e7ee      	b.n	80068b0 <__lshift+0x1c>
 80068d2:	2300      	movs	r3, #0
 80068d4:	f100 0114 	add.w	r1, r0, #20
 80068d8:	f100 0210 	add.w	r2, r0, #16
 80068dc:	4618      	mov	r0, r3
 80068de:	4553      	cmp	r3, sl
 80068e0:	db33      	blt.n	800694a <__lshift+0xb6>
 80068e2:	6920      	ldr	r0, [r4, #16]
 80068e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80068e8:	f104 0314 	add.w	r3, r4, #20
 80068ec:	f019 091f 	ands.w	r9, r9, #31
 80068f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80068f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80068f8:	d02b      	beq.n	8006952 <__lshift+0xbe>
 80068fa:	f1c9 0e20 	rsb	lr, r9, #32
 80068fe:	468a      	mov	sl, r1
 8006900:	2200      	movs	r2, #0
 8006902:	6818      	ldr	r0, [r3, #0]
 8006904:	fa00 f009 	lsl.w	r0, r0, r9
 8006908:	4310      	orrs	r0, r2
 800690a:	f84a 0b04 	str.w	r0, [sl], #4
 800690e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006912:	459c      	cmp	ip, r3
 8006914:	fa22 f20e 	lsr.w	r2, r2, lr
 8006918:	d8f3      	bhi.n	8006902 <__lshift+0x6e>
 800691a:	ebac 0304 	sub.w	r3, ip, r4
 800691e:	3b15      	subs	r3, #21
 8006920:	f023 0303 	bic.w	r3, r3, #3
 8006924:	3304      	adds	r3, #4
 8006926:	f104 0015 	add.w	r0, r4, #21
 800692a:	4584      	cmp	ip, r0
 800692c:	bf38      	it	cc
 800692e:	2304      	movcc	r3, #4
 8006930:	50ca      	str	r2, [r1, r3]
 8006932:	b10a      	cbz	r2, 8006938 <__lshift+0xa4>
 8006934:	f108 0602 	add.w	r6, r8, #2
 8006938:	3e01      	subs	r6, #1
 800693a:	4638      	mov	r0, r7
 800693c:	612e      	str	r6, [r5, #16]
 800693e:	4621      	mov	r1, r4
 8006940:	f7ff fdda 	bl	80064f8 <_Bfree>
 8006944:	4628      	mov	r0, r5
 8006946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800694a:	f842 0f04 	str.w	r0, [r2, #4]!
 800694e:	3301      	adds	r3, #1
 8006950:	e7c5      	b.n	80068de <__lshift+0x4a>
 8006952:	3904      	subs	r1, #4
 8006954:	f853 2b04 	ldr.w	r2, [r3], #4
 8006958:	f841 2f04 	str.w	r2, [r1, #4]!
 800695c:	459c      	cmp	ip, r3
 800695e:	d8f9      	bhi.n	8006954 <__lshift+0xc0>
 8006960:	e7ea      	b.n	8006938 <__lshift+0xa4>
 8006962:	bf00      	nop
 8006964:	08009864 	.word	0x08009864
 8006968:	08009875 	.word	0x08009875

0800696c <__mcmp>:
 800696c:	690a      	ldr	r2, [r1, #16]
 800696e:	4603      	mov	r3, r0
 8006970:	6900      	ldr	r0, [r0, #16]
 8006972:	1a80      	subs	r0, r0, r2
 8006974:	b530      	push	{r4, r5, lr}
 8006976:	d10e      	bne.n	8006996 <__mcmp+0x2a>
 8006978:	3314      	adds	r3, #20
 800697a:	3114      	adds	r1, #20
 800697c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006980:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006984:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006988:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800698c:	4295      	cmp	r5, r2
 800698e:	d003      	beq.n	8006998 <__mcmp+0x2c>
 8006990:	d205      	bcs.n	800699e <__mcmp+0x32>
 8006992:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006996:	bd30      	pop	{r4, r5, pc}
 8006998:	42a3      	cmp	r3, r4
 800699a:	d3f3      	bcc.n	8006984 <__mcmp+0x18>
 800699c:	e7fb      	b.n	8006996 <__mcmp+0x2a>
 800699e:	2001      	movs	r0, #1
 80069a0:	e7f9      	b.n	8006996 <__mcmp+0x2a>
	...

080069a4 <__mdiff>:
 80069a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069a8:	4689      	mov	r9, r1
 80069aa:	4606      	mov	r6, r0
 80069ac:	4611      	mov	r1, r2
 80069ae:	4648      	mov	r0, r9
 80069b0:	4614      	mov	r4, r2
 80069b2:	f7ff ffdb 	bl	800696c <__mcmp>
 80069b6:	1e05      	subs	r5, r0, #0
 80069b8:	d112      	bne.n	80069e0 <__mdiff+0x3c>
 80069ba:	4629      	mov	r1, r5
 80069bc:	4630      	mov	r0, r6
 80069be:	f7ff fd5b 	bl	8006478 <_Balloc>
 80069c2:	4602      	mov	r2, r0
 80069c4:	b928      	cbnz	r0, 80069d2 <__mdiff+0x2e>
 80069c6:	4b3f      	ldr	r3, [pc, #252]	@ (8006ac4 <__mdiff+0x120>)
 80069c8:	f240 2137 	movw	r1, #567	@ 0x237
 80069cc:	483e      	ldr	r0, [pc, #248]	@ (8006ac8 <__mdiff+0x124>)
 80069ce:	f000 fb65 	bl	800709c <__assert_func>
 80069d2:	2301      	movs	r3, #1
 80069d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80069d8:	4610      	mov	r0, r2
 80069da:	b003      	add	sp, #12
 80069dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069e0:	bfbc      	itt	lt
 80069e2:	464b      	movlt	r3, r9
 80069e4:	46a1      	movlt	r9, r4
 80069e6:	4630      	mov	r0, r6
 80069e8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80069ec:	bfba      	itte	lt
 80069ee:	461c      	movlt	r4, r3
 80069f0:	2501      	movlt	r5, #1
 80069f2:	2500      	movge	r5, #0
 80069f4:	f7ff fd40 	bl	8006478 <_Balloc>
 80069f8:	4602      	mov	r2, r0
 80069fa:	b918      	cbnz	r0, 8006a04 <__mdiff+0x60>
 80069fc:	4b31      	ldr	r3, [pc, #196]	@ (8006ac4 <__mdiff+0x120>)
 80069fe:	f240 2145 	movw	r1, #581	@ 0x245
 8006a02:	e7e3      	b.n	80069cc <__mdiff+0x28>
 8006a04:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006a08:	6926      	ldr	r6, [r4, #16]
 8006a0a:	60c5      	str	r5, [r0, #12]
 8006a0c:	f109 0310 	add.w	r3, r9, #16
 8006a10:	f109 0514 	add.w	r5, r9, #20
 8006a14:	f104 0e14 	add.w	lr, r4, #20
 8006a18:	f100 0b14 	add.w	fp, r0, #20
 8006a1c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006a20:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006a24:	9301      	str	r3, [sp, #4]
 8006a26:	46d9      	mov	r9, fp
 8006a28:	f04f 0c00 	mov.w	ip, #0
 8006a2c:	9b01      	ldr	r3, [sp, #4]
 8006a2e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006a32:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006a36:	9301      	str	r3, [sp, #4]
 8006a38:	fa1f f38a 	uxth.w	r3, sl
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	b283      	uxth	r3, r0
 8006a40:	1acb      	subs	r3, r1, r3
 8006a42:	0c00      	lsrs	r0, r0, #16
 8006a44:	4463      	add	r3, ip
 8006a46:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006a4a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006a54:	4576      	cmp	r6, lr
 8006a56:	f849 3b04 	str.w	r3, [r9], #4
 8006a5a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a5e:	d8e5      	bhi.n	8006a2c <__mdiff+0x88>
 8006a60:	1b33      	subs	r3, r6, r4
 8006a62:	3b15      	subs	r3, #21
 8006a64:	f023 0303 	bic.w	r3, r3, #3
 8006a68:	3415      	adds	r4, #21
 8006a6a:	3304      	adds	r3, #4
 8006a6c:	42a6      	cmp	r6, r4
 8006a6e:	bf38      	it	cc
 8006a70:	2304      	movcc	r3, #4
 8006a72:	441d      	add	r5, r3
 8006a74:	445b      	add	r3, fp
 8006a76:	461e      	mov	r6, r3
 8006a78:	462c      	mov	r4, r5
 8006a7a:	4544      	cmp	r4, r8
 8006a7c:	d30e      	bcc.n	8006a9c <__mdiff+0xf8>
 8006a7e:	f108 0103 	add.w	r1, r8, #3
 8006a82:	1b49      	subs	r1, r1, r5
 8006a84:	f021 0103 	bic.w	r1, r1, #3
 8006a88:	3d03      	subs	r5, #3
 8006a8a:	45a8      	cmp	r8, r5
 8006a8c:	bf38      	it	cc
 8006a8e:	2100      	movcc	r1, #0
 8006a90:	440b      	add	r3, r1
 8006a92:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006a96:	b191      	cbz	r1, 8006abe <__mdiff+0x11a>
 8006a98:	6117      	str	r7, [r2, #16]
 8006a9a:	e79d      	b.n	80069d8 <__mdiff+0x34>
 8006a9c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006aa0:	46e6      	mov	lr, ip
 8006aa2:	0c08      	lsrs	r0, r1, #16
 8006aa4:	fa1c fc81 	uxtah	ip, ip, r1
 8006aa8:	4471      	add	r1, lr
 8006aaa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006aae:	b289      	uxth	r1, r1
 8006ab0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006ab4:	f846 1b04 	str.w	r1, [r6], #4
 8006ab8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006abc:	e7dd      	b.n	8006a7a <__mdiff+0xd6>
 8006abe:	3f01      	subs	r7, #1
 8006ac0:	e7e7      	b.n	8006a92 <__mdiff+0xee>
 8006ac2:	bf00      	nop
 8006ac4:	08009864 	.word	0x08009864
 8006ac8:	08009875 	.word	0x08009875

08006acc <__d2b>:
 8006acc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006ad0:	460f      	mov	r7, r1
 8006ad2:	2101      	movs	r1, #1
 8006ad4:	ec59 8b10 	vmov	r8, r9, d0
 8006ad8:	4616      	mov	r6, r2
 8006ada:	f7ff fccd 	bl	8006478 <_Balloc>
 8006ade:	4604      	mov	r4, r0
 8006ae0:	b930      	cbnz	r0, 8006af0 <__d2b+0x24>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	4b23      	ldr	r3, [pc, #140]	@ (8006b74 <__d2b+0xa8>)
 8006ae6:	4824      	ldr	r0, [pc, #144]	@ (8006b78 <__d2b+0xac>)
 8006ae8:	f240 310f 	movw	r1, #783	@ 0x30f
 8006aec:	f000 fad6 	bl	800709c <__assert_func>
 8006af0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006af4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006af8:	b10d      	cbz	r5, 8006afe <__d2b+0x32>
 8006afa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006afe:	9301      	str	r3, [sp, #4]
 8006b00:	f1b8 0300 	subs.w	r3, r8, #0
 8006b04:	d023      	beq.n	8006b4e <__d2b+0x82>
 8006b06:	4668      	mov	r0, sp
 8006b08:	9300      	str	r3, [sp, #0]
 8006b0a:	f7ff fd7c 	bl	8006606 <__lo0bits>
 8006b0e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006b12:	b1d0      	cbz	r0, 8006b4a <__d2b+0x7e>
 8006b14:	f1c0 0320 	rsb	r3, r0, #32
 8006b18:	fa02 f303 	lsl.w	r3, r2, r3
 8006b1c:	430b      	orrs	r3, r1
 8006b1e:	40c2      	lsrs	r2, r0
 8006b20:	6163      	str	r3, [r4, #20]
 8006b22:	9201      	str	r2, [sp, #4]
 8006b24:	9b01      	ldr	r3, [sp, #4]
 8006b26:	61a3      	str	r3, [r4, #24]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	bf0c      	ite	eq
 8006b2c:	2201      	moveq	r2, #1
 8006b2e:	2202      	movne	r2, #2
 8006b30:	6122      	str	r2, [r4, #16]
 8006b32:	b1a5      	cbz	r5, 8006b5e <__d2b+0x92>
 8006b34:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006b38:	4405      	add	r5, r0
 8006b3a:	603d      	str	r5, [r7, #0]
 8006b3c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006b40:	6030      	str	r0, [r6, #0]
 8006b42:	4620      	mov	r0, r4
 8006b44:	b003      	add	sp, #12
 8006b46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b4a:	6161      	str	r1, [r4, #20]
 8006b4c:	e7ea      	b.n	8006b24 <__d2b+0x58>
 8006b4e:	a801      	add	r0, sp, #4
 8006b50:	f7ff fd59 	bl	8006606 <__lo0bits>
 8006b54:	9b01      	ldr	r3, [sp, #4]
 8006b56:	6163      	str	r3, [r4, #20]
 8006b58:	3020      	adds	r0, #32
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	e7e8      	b.n	8006b30 <__d2b+0x64>
 8006b5e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b62:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006b66:	6038      	str	r0, [r7, #0]
 8006b68:	6918      	ldr	r0, [r3, #16]
 8006b6a:	f7ff fd2d 	bl	80065c8 <__hi0bits>
 8006b6e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b72:	e7e5      	b.n	8006b40 <__d2b+0x74>
 8006b74:	08009864 	.word	0x08009864
 8006b78:	08009875 	.word	0x08009875

08006b7c <__sfputc_r>:
 8006b7c:	6893      	ldr	r3, [r2, #8]
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	b410      	push	{r4}
 8006b84:	6093      	str	r3, [r2, #8]
 8006b86:	da08      	bge.n	8006b9a <__sfputc_r+0x1e>
 8006b88:	6994      	ldr	r4, [r2, #24]
 8006b8a:	42a3      	cmp	r3, r4
 8006b8c:	db01      	blt.n	8006b92 <__sfputc_r+0x16>
 8006b8e:	290a      	cmp	r1, #10
 8006b90:	d103      	bne.n	8006b9a <__sfputc_r+0x1e>
 8006b92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b96:	f7fe baea 	b.w	800516e <__swbuf_r>
 8006b9a:	6813      	ldr	r3, [r2, #0]
 8006b9c:	1c58      	adds	r0, r3, #1
 8006b9e:	6010      	str	r0, [r2, #0]
 8006ba0:	7019      	strb	r1, [r3, #0]
 8006ba2:	4608      	mov	r0, r1
 8006ba4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ba8:	4770      	bx	lr

08006baa <__sfputs_r>:
 8006baa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bac:	4606      	mov	r6, r0
 8006bae:	460f      	mov	r7, r1
 8006bb0:	4614      	mov	r4, r2
 8006bb2:	18d5      	adds	r5, r2, r3
 8006bb4:	42ac      	cmp	r4, r5
 8006bb6:	d101      	bne.n	8006bbc <__sfputs_r+0x12>
 8006bb8:	2000      	movs	r0, #0
 8006bba:	e007      	b.n	8006bcc <__sfputs_r+0x22>
 8006bbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bc0:	463a      	mov	r2, r7
 8006bc2:	4630      	mov	r0, r6
 8006bc4:	f7ff ffda 	bl	8006b7c <__sfputc_r>
 8006bc8:	1c43      	adds	r3, r0, #1
 8006bca:	d1f3      	bne.n	8006bb4 <__sfputs_r+0xa>
 8006bcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006bd0 <_vfiprintf_r>:
 8006bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd4:	460d      	mov	r5, r1
 8006bd6:	b09d      	sub	sp, #116	@ 0x74
 8006bd8:	4614      	mov	r4, r2
 8006bda:	4698      	mov	r8, r3
 8006bdc:	4606      	mov	r6, r0
 8006bde:	b118      	cbz	r0, 8006be8 <_vfiprintf_r+0x18>
 8006be0:	6a03      	ldr	r3, [r0, #32]
 8006be2:	b90b      	cbnz	r3, 8006be8 <_vfiprintf_r+0x18>
 8006be4:	f7fe f9da 	bl	8004f9c <__sinit>
 8006be8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006bea:	07d9      	lsls	r1, r3, #31
 8006bec:	d405      	bmi.n	8006bfa <_vfiprintf_r+0x2a>
 8006bee:	89ab      	ldrh	r3, [r5, #12]
 8006bf0:	059a      	lsls	r2, r3, #22
 8006bf2:	d402      	bmi.n	8006bfa <_vfiprintf_r+0x2a>
 8006bf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006bf6:	f7fe fbcc 	bl	8005392 <__retarget_lock_acquire_recursive>
 8006bfa:	89ab      	ldrh	r3, [r5, #12]
 8006bfc:	071b      	lsls	r3, r3, #28
 8006bfe:	d501      	bpl.n	8006c04 <_vfiprintf_r+0x34>
 8006c00:	692b      	ldr	r3, [r5, #16]
 8006c02:	b99b      	cbnz	r3, 8006c2c <_vfiprintf_r+0x5c>
 8006c04:	4629      	mov	r1, r5
 8006c06:	4630      	mov	r0, r6
 8006c08:	f7fe faf0 	bl	80051ec <__swsetup_r>
 8006c0c:	b170      	cbz	r0, 8006c2c <_vfiprintf_r+0x5c>
 8006c0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c10:	07dc      	lsls	r4, r3, #31
 8006c12:	d504      	bpl.n	8006c1e <_vfiprintf_r+0x4e>
 8006c14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c18:	b01d      	add	sp, #116	@ 0x74
 8006c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c1e:	89ab      	ldrh	r3, [r5, #12]
 8006c20:	0598      	lsls	r0, r3, #22
 8006c22:	d4f7      	bmi.n	8006c14 <_vfiprintf_r+0x44>
 8006c24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c26:	f7fe fbb5 	bl	8005394 <__retarget_lock_release_recursive>
 8006c2a:	e7f3      	b.n	8006c14 <_vfiprintf_r+0x44>
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c30:	2320      	movs	r3, #32
 8006c32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c36:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c3a:	2330      	movs	r3, #48	@ 0x30
 8006c3c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006dec <_vfiprintf_r+0x21c>
 8006c40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c44:	f04f 0901 	mov.w	r9, #1
 8006c48:	4623      	mov	r3, r4
 8006c4a:	469a      	mov	sl, r3
 8006c4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c50:	b10a      	cbz	r2, 8006c56 <_vfiprintf_r+0x86>
 8006c52:	2a25      	cmp	r2, #37	@ 0x25
 8006c54:	d1f9      	bne.n	8006c4a <_vfiprintf_r+0x7a>
 8006c56:	ebba 0b04 	subs.w	fp, sl, r4
 8006c5a:	d00b      	beq.n	8006c74 <_vfiprintf_r+0xa4>
 8006c5c:	465b      	mov	r3, fp
 8006c5e:	4622      	mov	r2, r4
 8006c60:	4629      	mov	r1, r5
 8006c62:	4630      	mov	r0, r6
 8006c64:	f7ff ffa1 	bl	8006baa <__sfputs_r>
 8006c68:	3001      	adds	r0, #1
 8006c6a:	f000 80a7 	beq.w	8006dbc <_vfiprintf_r+0x1ec>
 8006c6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c70:	445a      	add	r2, fp
 8006c72:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c74:	f89a 3000 	ldrb.w	r3, [sl]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	f000 809f 	beq.w	8006dbc <_vfiprintf_r+0x1ec>
 8006c7e:	2300      	movs	r3, #0
 8006c80:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006c84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c88:	f10a 0a01 	add.w	sl, sl, #1
 8006c8c:	9304      	str	r3, [sp, #16]
 8006c8e:	9307      	str	r3, [sp, #28]
 8006c90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c94:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c96:	4654      	mov	r4, sl
 8006c98:	2205      	movs	r2, #5
 8006c9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c9e:	4853      	ldr	r0, [pc, #332]	@ (8006dec <_vfiprintf_r+0x21c>)
 8006ca0:	f7f9 fabe 	bl	8000220 <memchr>
 8006ca4:	9a04      	ldr	r2, [sp, #16]
 8006ca6:	b9d8      	cbnz	r0, 8006ce0 <_vfiprintf_r+0x110>
 8006ca8:	06d1      	lsls	r1, r2, #27
 8006caa:	bf44      	itt	mi
 8006cac:	2320      	movmi	r3, #32
 8006cae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006cb2:	0713      	lsls	r3, r2, #28
 8006cb4:	bf44      	itt	mi
 8006cb6:	232b      	movmi	r3, #43	@ 0x2b
 8006cb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006cbc:	f89a 3000 	ldrb.w	r3, [sl]
 8006cc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cc2:	d015      	beq.n	8006cf0 <_vfiprintf_r+0x120>
 8006cc4:	9a07      	ldr	r2, [sp, #28]
 8006cc6:	4654      	mov	r4, sl
 8006cc8:	2000      	movs	r0, #0
 8006cca:	f04f 0c0a 	mov.w	ip, #10
 8006cce:	4621      	mov	r1, r4
 8006cd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cd4:	3b30      	subs	r3, #48	@ 0x30
 8006cd6:	2b09      	cmp	r3, #9
 8006cd8:	d94b      	bls.n	8006d72 <_vfiprintf_r+0x1a2>
 8006cda:	b1b0      	cbz	r0, 8006d0a <_vfiprintf_r+0x13a>
 8006cdc:	9207      	str	r2, [sp, #28]
 8006cde:	e014      	b.n	8006d0a <_vfiprintf_r+0x13a>
 8006ce0:	eba0 0308 	sub.w	r3, r0, r8
 8006ce4:	fa09 f303 	lsl.w	r3, r9, r3
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	9304      	str	r3, [sp, #16]
 8006cec:	46a2      	mov	sl, r4
 8006cee:	e7d2      	b.n	8006c96 <_vfiprintf_r+0xc6>
 8006cf0:	9b03      	ldr	r3, [sp, #12]
 8006cf2:	1d19      	adds	r1, r3, #4
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	9103      	str	r1, [sp, #12]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	bfbb      	ittet	lt
 8006cfc:	425b      	neglt	r3, r3
 8006cfe:	f042 0202 	orrlt.w	r2, r2, #2
 8006d02:	9307      	strge	r3, [sp, #28]
 8006d04:	9307      	strlt	r3, [sp, #28]
 8006d06:	bfb8      	it	lt
 8006d08:	9204      	strlt	r2, [sp, #16]
 8006d0a:	7823      	ldrb	r3, [r4, #0]
 8006d0c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006d0e:	d10a      	bne.n	8006d26 <_vfiprintf_r+0x156>
 8006d10:	7863      	ldrb	r3, [r4, #1]
 8006d12:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d14:	d132      	bne.n	8006d7c <_vfiprintf_r+0x1ac>
 8006d16:	9b03      	ldr	r3, [sp, #12]
 8006d18:	1d1a      	adds	r2, r3, #4
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	9203      	str	r2, [sp, #12]
 8006d1e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006d22:	3402      	adds	r4, #2
 8006d24:	9305      	str	r3, [sp, #20]
 8006d26:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006dfc <_vfiprintf_r+0x22c>
 8006d2a:	7821      	ldrb	r1, [r4, #0]
 8006d2c:	2203      	movs	r2, #3
 8006d2e:	4650      	mov	r0, sl
 8006d30:	f7f9 fa76 	bl	8000220 <memchr>
 8006d34:	b138      	cbz	r0, 8006d46 <_vfiprintf_r+0x176>
 8006d36:	9b04      	ldr	r3, [sp, #16]
 8006d38:	eba0 000a 	sub.w	r0, r0, sl
 8006d3c:	2240      	movs	r2, #64	@ 0x40
 8006d3e:	4082      	lsls	r2, r0
 8006d40:	4313      	orrs	r3, r2
 8006d42:	3401      	adds	r4, #1
 8006d44:	9304      	str	r3, [sp, #16]
 8006d46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d4a:	4829      	ldr	r0, [pc, #164]	@ (8006df0 <_vfiprintf_r+0x220>)
 8006d4c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d50:	2206      	movs	r2, #6
 8006d52:	f7f9 fa65 	bl	8000220 <memchr>
 8006d56:	2800      	cmp	r0, #0
 8006d58:	d03f      	beq.n	8006dda <_vfiprintf_r+0x20a>
 8006d5a:	4b26      	ldr	r3, [pc, #152]	@ (8006df4 <_vfiprintf_r+0x224>)
 8006d5c:	bb1b      	cbnz	r3, 8006da6 <_vfiprintf_r+0x1d6>
 8006d5e:	9b03      	ldr	r3, [sp, #12]
 8006d60:	3307      	adds	r3, #7
 8006d62:	f023 0307 	bic.w	r3, r3, #7
 8006d66:	3308      	adds	r3, #8
 8006d68:	9303      	str	r3, [sp, #12]
 8006d6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d6c:	443b      	add	r3, r7
 8006d6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d70:	e76a      	b.n	8006c48 <_vfiprintf_r+0x78>
 8006d72:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d76:	460c      	mov	r4, r1
 8006d78:	2001      	movs	r0, #1
 8006d7a:	e7a8      	b.n	8006cce <_vfiprintf_r+0xfe>
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	3401      	adds	r4, #1
 8006d80:	9305      	str	r3, [sp, #20]
 8006d82:	4619      	mov	r1, r3
 8006d84:	f04f 0c0a 	mov.w	ip, #10
 8006d88:	4620      	mov	r0, r4
 8006d8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d8e:	3a30      	subs	r2, #48	@ 0x30
 8006d90:	2a09      	cmp	r2, #9
 8006d92:	d903      	bls.n	8006d9c <_vfiprintf_r+0x1cc>
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d0c6      	beq.n	8006d26 <_vfiprintf_r+0x156>
 8006d98:	9105      	str	r1, [sp, #20]
 8006d9a:	e7c4      	b.n	8006d26 <_vfiprintf_r+0x156>
 8006d9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006da0:	4604      	mov	r4, r0
 8006da2:	2301      	movs	r3, #1
 8006da4:	e7f0      	b.n	8006d88 <_vfiprintf_r+0x1b8>
 8006da6:	ab03      	add	r3, sp, #12
 8006da8:	9300      	str	r3, [sp, #0]
 8006daa:	462a      	mov	r2, r5
 8006dac:	4b12      	ldr	r3, [pc, #72]	@ (8006df8 <_vfiprintf_r+0x228>)
 8006dae:	a904      	add	r1, sp, #16
 8006db0:	4630      	mov	r0, r6
 8006db2:	f7fd fcaf 	bl	8004714 <_printf_float>
 8006db6:	4607      	mov	r7, r0
 8006db8:	1c78      	adds	r0, r7, #1
 8006dba:	d1d6      	bne.n	8006d6a <_vfiprintf_r+0x19a>
 8006dbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006dbe:	07d9      	lsls	r1, r3, #31
 8006dc0:	d405      	bmi.n	8006dce <_vfiprintf_r+0x1fe>
 8006dc2:	89ab      	ldrh	r3, [r5, #12]
 8006dc4:	059a      	lsls	r2, r3, #22
 8006dc6:	d402      	bmi.n	8006dce <_vfiprintf_r+0x1fe>
 8006dc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006dca:	f7fe fae3 	bl	8005394 <__retarget_lock_release_recursive>
 8006dce:	89ab      	ldrh	r3, [r5, #12]
 8006dd0:	065b      	lsls	r3, r3, #25
 8006dd2:	f53f af1f 	bmi.w	8006c14 <_vfiprintf_r+0x44>
 8006dd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006dd8:	e71e      	b.n	8006c18 <_vfiprintf_r+0x48>
 8006dda:	ab03      	add	r3, sp, #12
 8006ddc:	9300      	str	r3, [sp, #0]
 8006dde:	462a      	mov	r2, r5
 8006de0:	4b05      	ldr	r3, [pc, #20]	@ (8006df8 <_vfiprintf_r+0x228>)
 8006de2:	a904      	add	r1, sp, #16
 8006de4:	4630      	mov	r0, r6
 8006de6:	f7fd ff2d 	bl	8004c44 <_printf_i>
 8006dea:	e7e4      	b.n	8006db6 <_vfiprintf_r+0x1e6>
 8006dec:	080099d0 	.word	0x080099d0
 8006df0:	080099da 	.word	0x080099da
 8006df4:	08004715 	.word	0x08004715
 8006df8:	08006bab 	.word	0x08006bab
 8006dfc:	080099d6 	.word	0x080099d6

08006e00 <__sflush_r>:
 8006e00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e08:	0716      	lsls	r6, r2, #28
 8006e0a:	4605      	mov	r5, r0
 8006e0c:	460c      	mov	r4, r1
 8006e0e:	d454      	bmi.n	8006eba <__sflush_r+0xba>
 8006e10:	684b      	ldr	r3, [r1, #4]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	dc02      	bgt.n	8006e1c <__sflush_r+0x1c>
 8006e16:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	dd48      	ble.n	8006eae <__sflush_r+0xae>
 8006e1c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e1e:	2e00      	cmp	r6, #0
 8006e20:	d045      	beq.n	8006eae <__sflush_r+0xae>
 8006e22:	2300      	movs	r3, #0
 8006e24:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006e28:	682f      	ldr	r7, [r5, #0]
 8006e2a:	6a21      	ldr	r1, [r4, #32]
 8006e2c:	602b      	str	r3, [r5, #0]
 8006e2e:	d030      	beq.n	8006e92 <__sflush_r+0x92>
 8006e30:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006e32:	89a3      	ldrh	r3, [r4, #12]
 8006e34:	0759      	lsls	r1, r3, #29
 8006e36:	d505      	bpl.n	8006e44 <__sflush_r+0x44>
 8006e38:	6863      	ldr	r3, [r4, #4]
 8006e3a:	1ad2      	subs	r2, r2, r3
 8006e3c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e3e:	b10b      	cbz	r3, 8006e44 <__sflush_r+0x44>
 8006e40:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e42:	1ad2      	subs	r2, r2, r3
 8006e44:	2300      	movs	r3, #0
 8006e46:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e48:	6a21      	ldr	r1, [r4, #32]
 8006e4a:	4628      	mov	r0, r5
 8006e4c:	47b0      	blx	r6
 8006e4e:	1c43      	adds	r3, r0, #1
 8006e50:	89a3      	ldrh	r3, [r4, #12]
 8006e52:	d106      	bne.n	8006e62 <__sflush_r+0x62>
 8006e54:	6829      	ldr	r1, [r5, #0]
 8006e56:	291d      	cmp	r1, #29
 8006e58:	d82b      	bhi.n	8006eb2 <__sflush_r+0xb2>
 8006e5a:	4a2a      	ldr	r2, [pc, #168]	@ (8006f04 <__sflush_r+0x104>)
 8006e5c:	410a      	asrs	r2, r1
 8006e5e:	07d6      	lsls	r6, r2, #31
 8006e60:	d427      	bmi.n	8006eb2 <__sflush_r+0xb2>
 8006e62:	2200      	movs	r2, #0
 8006e64:	6062      	str	r2, [r4, #4]
 8006e66:	04d9      	lsls	r1, r3, #19
 8006e68:	6922      	ldr	r2, [r4, #16]
 8006e6a:	6022      	str	r2, [r4, #0]
 8006e6c:	d504      	bpl.n	8006e78 <__sflush_r+0x78>
 8006e6e:	1c42      	adds	r2, r0, #1
 8006e70:	d101      	bne.n	8006e76 <__sflush_r+0x76>
 8006e72:	682b      	ldr	r3, [r5, #0]
 8006e74:	b903      	cbnz	r3, 8006e78 <__sflush_r+0x78>
 8006e76:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e7a:	602f      	str	r7, [r5, #0]
 8006e7c:	b1b9      	cbz	r1, 8006eae <__sflush_r+0xae>
 8006e7e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e82:	4299      	cmp	r1, r3
 8006e84:	d002      	beq.n	8006e8c <__sflush_r+0x8c>
 8006e86:	4628      	mov	r0, r5
 8006e88:	f7ff f9f6 	bl	8006278 <_free_r>
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e90:	e00d      	b.n	8006eae <__sflush_r+0xae>
 8006e92:	2301      	movs	r3, #1
 8006e94:	4628      	mov	r0, r5
 8006e96:	47b0      	blx	r6
 8006e98:	4602      	mov	r2, r0
 8006e9a:	1c50      	adds	r0, r2, #1
 8006e9c:	d1c9      	bne.n	8006e32 <__sflush_r+0x32>
 8006e9e:	682b      	ldr	r3, [r5, #0]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d0c6      	beq.n	8006e32 <__sflush_r+0x32>
 8006ea4:	2b1d      	cmp	r3, #29
 8006ea6:	d001      	beq.n	8006eac <__sflush_r+0xac>
 8006ea8:	2b16      	cmp	r3, #22
 8006eaa:	d11e      	bne.n	8006eea <__sflush_r+0xea>
 8006eac:	602f      	str	r7, [r5, #0]
 8006eae:	2000      	movs	r0, #0
 8006eb0:	e022      	b.n	8006ef8 <__sflush_r+0xf8>
 8006eb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eb6:	b21b      	sxth	r3, r3
 8006eb8:	e01b      	b.n	8006ef2 <__sflush_r+0xf2>
 8006eba:	690f      	ldr	r7, [r1, #16]
 8006ebc:	2f00      	cmp	r7, #0
 8006ebe:	d0f6      	beq.n	8006eae <__sflush_r+0xae>
 8006ec0:	0793      	lsls	r3, r2, #30
 8006ec2:	680e      	ldr	r6, [r1, #0]
 8006ec4:	bf08      	it	eq
 8006ec6:	694b      	ldreq	r3, [r1, #20]
 8006ec8:	600f      	str	r7, [r1, #0]
 8006eca:	bf18      	it	ne
 8006ecc:	2300      	movne	r3, #0
 8006ece:	eba6 0807 	sub.w	r8, r6, r7
 8006ed2:	608b      	str	r3, [r1, #8]
 8006ed4:	f1b8 0f00 	cmp.w	r8, #0
 8006ed8:	dde9      	ble.n	8006eae <__sflush_r+0xae>
 8006eda:	6a21      	ldr	r1, [r4, #32]
 8006edc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006ede:	4643      	mov	r3, r8
 8006ee0:	463a      	mov	r2, r7
 8006ee2:	4628      	mov	r0, r5
 8006ee4:	47b0      	blx	r6
 8006ee6:	2800      	cmp	r0, #0
 8006ee8:	dc08      	bgt.n	8006efc <__sflush_r+0xfc>
 8006eea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ef2:	81a3      	strh	r3, [r4, #12]
 8006ef4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006efc:	4407      	add	r7, r0
 8006efe:	eba8 0800 	sub.w	r8, r8, r0
 8006f02:	e7e7      	b.n	8006ed4 <__sflush_r+0xd4>
 8006f04:	dfbffffe 	.word	0xdfbffffe

08006f08 <_fflush_r>:
 8006f08:	b538      	push	{r3, r4, r5, lr}
 8006f0a:	690b      	ldr	r3, [r1, #16]
 8006f0c:	4605      	mov	r5, r0
 8006f0e:	460c      	mov	r4, r1
 8006f10:	b913      	cbnz	r3, 8006f18 <_fflush_r+0x10>
 8006f12:	2500      	movs	r5, #0
 8006f14:	4628      	mov	r0, r5
 8006f16:	bd38      	pop	{r3, r4, r5, pc}
 8006f18:	b118      	cbz	r0, 8006f22 <_fflush_r+0x1a>
 8006f1a:	6a03      	ldr	r3, [r0, #32]
 8006f1c:	b90b      	cbnz	r3, 8006f22 <_fflush_r+0x1a>
 8006f1e:	f7fe f83d 	bl	8004f9c <__sinit>
 8006f22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d0f3      	beq.n	8006f12 <_fflush_r+0xa>
 8006f2a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006f2c:	07d0      	lsls	r0, r2, #31
 8006f2e:	d404      	bmi.n	8006f3a <_fflush_r+0x32>
 8006f30:	0599      	lsls	r1, r3, #22
 8006f32:	d402      	bmi.n	8006f3a <_fflush_r+0x32>
 8006f34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f36:	f7fe fa2c 	bl	8005392 <__retarget_lock_acquire_recursive>
 8006f3a:	4628      	mov	r0, r5
 8006f3c:	4621      	mov	r1, r4
 8006f3e:	f7ff ff5f 	bl	8006e00 <__sflush_r>
 8006f42:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f44:	07da      	lsls	r2, r3, #31
 8006f46:	4605      	mov	r5, r0
 8006f48:	d4e4      	bmi.n	8006f14 <_fflush_r+0xc>
 8006f4a:	89a3      	ldrh	r3, [r4, #12]
 8006f4c:	059b      	lsls	r3, r3, #22
 8006f4e:	d4e1      	bmi.n	8006f14 <_fflush_r+0xc>
 8006f50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f52:	f7fe fa1f 	bl	8005394 <__retarget_lock_release_recursive>
 8006f56:	e7dd      	b.n	8006f14 <_fflush_r+0xc>

08006f58 <__swhatbuf_r>:
 8006f58:	b570      	push	{r4, r5, r6, lr}
 8006f5a:	460c      	mov	r4, r1
 8006f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f60:	2900      	cmp	r1, #0
 8006f62:	b096      	sub	sp, #88	@ 0x58
 8006f64:	4615      	mov	r5, r2
 8006f66:	461e      	mov	r6, r3
 8006f68:	da0d      	bge.n	8006f86 <__swhatbuf_r+0x2e>
 8006f6a:	89a3      	ldrh	r3, [r4, #12]
 8006f6c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006f70:	f04f 0100 	mov.w	r1, #0
 8006f74:	bf14      	ite	ne
 8006f76:	2340      	movne	r3, #64	@ 0x40
 8006f78:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006f7c:	2000      	movs	r0, #0
 8006f7e:	6031      	str	r1, [r6, #0]
 8006f80:	602b      	str	r3, [r5, #0]
 8006f82:	b016      	add	sp, #88	@ 0x58
 8006f84:	bd70      	pop	{r4, r5, r6, pc}
 8006f86:	466a      	mov	r2, sp
 8006f88:	f000 f848 	bl	800701c <_fstat_r>
 8006f8c:	2800      	cmp	r0, #0
 8006f8e:	dbec      	blt.n	8006f6a <__swhatbuf_r+0x12>
 8006f90:	9901      	ldr	r1, [sp, #4]
 8006f92:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006f96:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006f9a:	4259      	negs	r1, r3
 8006f9c:	4159      	adcs	r1, r3
 8006f9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006fa2:	e7eb      	b.n	8006f7c <__swhatbuf_r+0x24>

08006fa4 <__smakebuf_r>:
 8006fa4:	898b      	ldrh	r3, [r1, #12]
 8006fa6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fa8:	079d      	lsls	r5, r3, #30
 8006faa:	4606      	mov	r6, r0
 8006fac:	460c      	mov	r4, r1
 8006fae:	d507      	bpl.n	8006fc0 <__smakebuf_r+0x1c>
 8006fb0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006fb4:	6023      	str	r3, [r4, #0]
 8006fb6:	6123      	str	r3, [r4, #16]
 8006fb8:	2301      	movs	r3, #1
 8006fba:	6163      	str	r3, [r4, #20]
 8006fbc:	b003      	add	sp, #12
 8006fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fc0:	ab01      	add	r3, sp, #4
 8006fc2:	466a      	mov	r2, sp
 8006fc4:	f7ff ffc8 	bl	8006f58 <__swhatbuf_r>
 8006fc8:	9f00      	ldr	r7, [sp, #0]
 8006fca:	4605      	mov	r5, r0
 8006fcc:	4639      	mov	r1, r7
 8006fce:	4630      	mov	r0, r6
 8006fd0:	f7ff f9c6 	bl	8006360 <_malloc_r>
 8006fd4:	b948      	cbnz	r0, 8006fea <__smakebuf_r+0x46>
 8006fd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fda:	059a      	lsls	r2, r3, #22
 8006fdc:	d4ee      	bmi.n	8006fbc <__smakebuf_r+0x18>
 8006fde:	f023 0303 	bic.w	r3, r3, #3
 8006fe2:	f043 0302 	orr.w	r3, r3, #2
 8006fe6:	81a3      	strh	r3, [r4, #12]
 8006fe8:	e7e2      	b.n	8006fb0 <__smakebuf_r+0xc>
 8006fea:	89a3      	ldrh	r3, [r4, #12]
 8006fec:	6020      	str	r0, [r4, #0]
 8006fee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ff2:	81a3      	strh	r3, [r4, #12]
 8006ff4:	9b01      	ldr	r3, [sp, #4]
 8006ff6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006ffa:	b15b      	cbz	r3, 8007014 <__smakebuf_r+0x70>
 8006ffc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007000:	4630      	mov	r0, r6
 8007002:	f000 f81d 	bl	8007040 <_isatty_r>
 8007006:	b128      	cbz	r0, 8007014 <__smakebuf_r+0x70>
 8007008:	89a3      	ldrh	r3, [r4, #12]
 800700a:	f023 0303 	bic.w	r3, r3, #3
 800700e:	f043 0301 	orr.w	r3, r3, #1
 8007012:	81a3      	strh	r3, [r4, #12]
 8007014:	89a3      	ldrh	r3, [r4, #12]
 8007016:	431d      	orrs	r5, r3
 8007018:	81a5      	strh	r5, [r4, #12]
 800701a:	e7cf      	b.n	8006fbc <__smakebuf_r+0x18>

0800701c <_fstat_r>:
 800701c:	b538      	push	{r3, r4, r5, lr}
 800701e:	4d07      	ldr	r5, [pc, #28]	@ (800703c <_fstat_r+0x20>)
 8007020:	2300      	movs	r3, #0
 8007022:	4604      	mov	r4, r0
 8007024:	4608      	mov	r0, r1
 8007026:	4611      	mov	r1, r2
 8007028:	602b      	str	r3, [r5, #0]
 800702a:	f7fa fde2 	bl	8001bf2 <_fstat>
 800702e:	1c43      	adds	r3, r0, #1
 8007030:	d102      	bne.n	8007038 <_fstat_r+0x1c>
 8007032:	682b      	ldr	r3, [r5, #0]
 8007034:	b103      	cbz	r3, 8007038 <_fstat_r+0x1c>
 8007036:	6023      	str	r3, [r4, #0]
 8007038:	bd38      	pop	{r3, r4, r5, pc}
 800703a:	bf00      	nop
 800703c:	200009e0 	.word	0x200009e0

08007040 <_isatty_r>:
 8007040:	b538      	push	{r3, r4, r5, lr}
 8007042:	4d06      	ldr	r5, [pc, #24]	@ (800705c <_isatty_r+0x1c>)
 8007044:	2300      	movs	r3, #0
 8007046:	4604      	mov	r4, r0
 8007048:	4608      	mov	r0, r1
 800704a:	602b      	str	r3, [r5, #0]
 800704c:	f7fa fde1 	bl	8001c12 <_isatty>
 8007050:	1c43      	adds	r3, r0, #1
 8007052:	d102      	bne.n	800705a <_isatty_r+0x1a>
 8007054:	682b      	ldr	r3, [r5, #0]
 8007056:	b103      	cbz	r3, 800705a <_isatty_r+0x1a>
 8007058:	6023      	str	r3, [r4, #0]
 800705a:	bd38      	pop	{r3, r4, r5, pc}
 800705c:	200009e0 	.word	0x200009e0

08007060 <_sbrk_r>:
 8007060:	b538      	push	{r3, r4, r5, lr}
 8007062:	4d06      	ldr	r5, [pc, #24]	@ (800707c <_sbrk_r+0x1c>)
 8007064:	2300      	movs	r3, #0
 8007066:	4604      	mov	r4, r0
 8007068:	4608      	mov	r0, r1
 800706a:	602b      	str	r3, [r5, #0]
 800706c:	f7fa fdea 	bl	8001c44 <_sbrk>
 8007070:	1c43      	adds	r3, r0, #1
 8007072:	d102      	bne.n	800707a <_sbrk_r+0x1a>
 8007074:	682b      	ldr	r3, [r5, #0]
 8007076:	b103      	cbz	r3, 800707a <_sbrk_r+0x1a>
 8007078:	6023      	str	r3, [r4, #0]
 800707a:	bd38      	pop	{r3, r4, r5, pc}
 800707c:	200009e0 	.word	0x200009e0

08007080 <memcpy>:
 8007080:	440a      	add	r2, r1
 8007082:	4291      	cmp	r1, r2
 8007084:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007088:	d100      	bne.n	800708c <memcpy+0xc>
 800708a:	4770      	bx	lr
 800708c:	b510      	push	{r4, lr}
 800708e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007092:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007096:	4291      	cmp	r1, r2
 8007098:	d1f9      	bne.n	800708e <memcpy+0xe>
 800709a:	bd10      	pop	{r4, pc}

0800709c <__assert_func>:
 800709c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800709e:	4614      	mov	r4, r2
 80070a0:	461a      	mov	r2, r3
 80070a2:	4b09      	ldr	r3, [pc, #36]	@ (80070c8 <__assert_func+0x2c>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4605      	mov	r5, r0
 80070a8:	68d8      	ldr	r0, [r3, #12]
 80070aa:	b954      	cbnz	r4, 80070c2 <__assert_func+0x26>
 80070ac:	4b07      	ldr	r3, [pc, #28]	@ (80070cc <__assert_func+0x30>)
 80070ae:	461c      	mov	r4, r3
 80070b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80070b4:	9100      	str	r1, [sp, #0]
 80070b6:	462b      	mov	r3, r5
 80070b8:	4905      	ldr	r1, [pc, #20]	@ (80070d0 <__assert_func+0x34>)
 80070ba:	f000 f841 	bl	8007140 <fiprintf>
 80070be:	f000 f851 	bl	8007164 <abort>
 80070c2:	4b04      	ldr	r3, [pc, #16]	@ (80070d4 <__assert_func+0x38>)
 80070c4:	e7f4      	b.n	80070b0 <__assert_func+0x14>
 80070c6:	bf00      	nop
 80070c8:	20000018 	.word	0x20000018
 80070cc:	08009a26 	.word	0x08009a26
 80070d0:	080099f8 	.word	0x080099f8
 80070d4:	080099eb 	.word	0x080099eb

080070d8 <_calloc_r>:
 80070d8:	b570      	push	{r4, r5, r6, lr}
 80070da:	fba1 5402 	umull	r5, r4, r1, r2
 80070de:	b93c      	cbnz	r4, 80070f0 <_calloc_r+0x18>
 80070e0:	4629      	mov	r1, r5
 80070e2:	f7ff f93d 	bl	8006360 <_malloc_r>
 80070e6:	4606      	mov	r6, r0
 80070e8:	b928      	cbnz	r0, 80070f6 <_calloc_r+0x1e>
 80070ea:	2600      	movs	r6, #0
 80070ec:	4630      	mov	r0, r6
 80070ee:	bd70      	pop	{r4, r5, r6, pc}
 80070f0:	220c      	movs	r2, #12
 80070f2:	6002      	str	r2, [r0, #0]
 80070f4:	e7f9      	b.n	80070ea <_calloc_r+0x12>
 80070f6:	462a      	mov	r2, r5
 80070f8:	4621      	mov	r1, r4
 80070fa:	f7fe f8cd 	bl	8005298 <memset>
 80070fe:	e7f5      	b.n	80070ec <_calloc_r+0x14>

08007100 <__ascii_mbtowc>:
 8007100:	b082      	sub	sp, #8
 8007102:	b901      	cbnz	r1, 8007106 <__ascii_mbtowc+0x6>
 8007104:	a901      	add	r1, sp, #4
 8007106:	b142      	cbz	r2, 800711a <__ascii_mbtowc+0x1a>
 8007108:	b14b      	cbz	r3, 800711e <__ascii_mbtowc+0x1e>
 800710a:	7813      	ldrb	r3, [r2, #0]
 800710c:	600b      	str	r3, [r1, #0]
 800710e:	7812      	ldrb	r2, [r2, #0]
 8007110:	1e10      	subs	r0, r2, #0
 8007112:	bf18      	it	ne
 8007114:	2001      	movne	r0, #1
 8007116:	b002      	add	sp, #8
 8007118:	4770      	bx	lr
 800711a:	4610      	mov	r0, r2
 800711c:	e7fb      	b.n	8007116 <__ascii_mbtowc+0x16>
 800711e:	f06f 0001 	mvn.w	r0, #1
 8007122:	e7f8      	b.n	8007116 <__ascii_mbtowc+0x16>

08007124 <__ascii_wctomb>:
 8007124:	4603      	mov	r3, r0
 8007126:	4608      	mov	r0, r1
 8007128:	b141      	cbz	r1, 800713c <__ascii_wctomb+0x18>
 800712a:	2aff      	cmp	r2, #255	@ 0xff
 800712c:	d904      	bls.n	8007138 <__ascii_wctomb+0x14>
 800712e:	228a      	movs	r2, #138	@ 0x8a
 8007130:	601a      	str	r2, [r3, #0]
 8007132:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007136:	4770      	bx	lr
 8007138:	700a      	strb	r2, [r1, #0]
 800713a:	2001      	movs	r0, #1
 800713c:	4770      	bx	lr
	...

08007140 <fiprintf>:
 8007140:	b40e      	push	{r1, r2, r3}
 8007142:	b503      	push	{r0, r1, lr}
 8007144:	4601      	mov	r1, r0
 8007146:	ab03      	add	r3, sp, #12
 8007148:	4805      	ldr	r0, [pc, #20]	@ (8007160 <fiprintf+0x20>)
 800714a:	f853 2b04 	ldr.w	r2, [r3], #4
 800714e:	6800      	ldr	r0, [r0, #0]
 8007150:	9301      	str	r3, [sp, #4]
 8007152:	f7ff fd3d 	bl	8006bd0 <_vfiprintf_r>
 8007156:	b002      	add	sp, #8
 8007158:	f85d eb04 	ldr.w	lr, [sp], #4
 800715c:	b003      	add	sp, #12
 800715e:	4770      	bx	lr
 8007160:	20000018 	.word	0x20000018

08007164 <abort>:
 8007164:	b508      	push	{r3, lr}
 8007166:	2006      	movs	r0, #6
 8007168:	f000 f82c 	bl	80071c4 <raise>
 800716c:	2001      	movs	r0, #1
 800716e:	f7fa fd0c 	bl	8001b8a <_exit>

08007172 <_raise_r>:
 8007172:	291f      	cmp	r1, #31
 8007174:	b538      	push	{r3, r4, r5, lr}
 8007176:	4605      	mov	r5, r0
 8007178:	460c      	mov	r4, r1
 800717a:	d904      	bls.n	8007186 <_raise_r+0x14>
 800717c:	2316      	movs	r3, #22
 800717e:	6003      	str	r3, [r0, #0]
 8007180:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007184:	bd38      	pop	{r3, r4, r5, pc}
 8007186:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007188:	b112      	cbz	r2, 8007190 <_raise_r+0x1e>
 800718a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800718e:	b94b      	cbnz	r3, 80071a4 <_raise_r+0x32>
 8007190:	4628      	mov	r0, r5
 8007192:	f000 f831 	bl	80071f8 <_getpid_r>
 8007196:	4622      	mov	r2, r4
 8007198:	4601      	mov	r1, r0
 800719a:	4628      	mov	r0, r5
 800719c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071a0:	f000 b818 	b.w	80071d4 <_kill_r>
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	d00a      	beq.n	80071be <_raise_r+0x4c>
 80071a8:	1c59      	adds	r1, r3, #1
 80071aa:	d103      	bne.n	80071b4 <_raise_r+0x42>
 80071ac:	2316      	movs	r3, #22
 80071ae:	6003      	str	r3, [r0, #0]
 80071b0:	2001      	movs	r0, #1
 80071b2:	e7e7      	b.n	8007184 <_raise_r+0x12>
 80071b4:	2100      	movs	r1, #0
 80071b6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80071ba:	4620      	mov	r0, r4
 80071bc:	4798      	blx	r3
 80071be:	2000      	movs	r0, #0
 80071c0:	e7e0      	b.n	8007184 <_raise_r+0x12>
	...

080071c4 <raise>:
 80071c4:	4b02      	ldr	r3, [pc, #8]	@ (80071d0 <raise+0xc>)
 80071c6:	4601      	mov	r1, r0
 80071c8:	6818      	ldr	r0, [r3, #0]
 80071ca:	f7ff bfd2 	b.w	8007172 <_raise_r>
 80071ce:	bf00      	nop
 80071d0:	20000018 	.word	0x20000018

080071d4 <_kill_r>:
 80071d4:	b538      	push	{r3, r4, r5, lr}
 80071d6:	4d07      	ldr	r5, [pc, #28]	@ (80071f4 <_kill_r+0x20>)
 80071d8:	2300      	movs	r3, #0
 80071da:	4604      	mov	r4, r0
 80071dc:	4608      	mov	r0, r1
 80071de:	4611      	mov	r1, r2
 80071e0:	602b      	str	r3, [r5, #0]
 80071e2:	f7fa fcc2 	bl	8001b6a <_kill>
 80071e6:	1c43      	adds	r3, r0, #1
 80071e8:	d102      	bne.n	80071f0 <_kill_r+0x1c>
 80071ea:	682b      	ldr	r3, [r5, #0]
 80071ec:	b103      	cbz	r3, 80071f0 <_kill_r+0x1c>
 80071ee:	6023      	str	r3, [r4, #0]
 80071f0:	bd38      	pop	{r3, r4, r5, pc}
 80071f2:	bf00      	nop
 80071f4:	200009e0 	.word	0x200009e0

080071f8 <_getpid_r>:
 80071f8:	f7fa bcaf 	b.w	8001b5a <_getpid>

080071fc <fmod>:
 80071fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071fe:	ed2d 8b02 	vpush	{d8}
 8007202:	ec57 6b10 	vmov	r6, r7, d0
 8007206:	ec55 4b11 	vmov	r4, r5, d1
 800720a:	f000 fabb 	bl	8007784 <__ieee754_fmod>
 800720e:	4622      	mov	r2, r4
 8007210:	462b      	mov	r3, r5
 8007212:	4630      	mov	r0, r6
 8007214:	4639      	mov	r1, r7
 8007216:	eeb0 8a40 	vmov.f32	s16, s0
 800721a:	eef0 8a60 	vmov.f32	s17, s1
 800721e:	f7f9 fcad 	bl	8000b7c <__aeabi_dcmpun>
 8007222:	b990      	cbnz	r0, 800724a <fmod+0x4e>
 8007224:	2200      	movs	r2, #0
 8007226:	2300      	movs	r3, #0
 8007228:	4620      	mov	r0, r4
 800722a:	4629      	mov	r1, r5
 800722c:	f7f9 fc74 	bl	8000b18 <__aeabi_dcmpeq>
 8007230:	b158      	cbz	r0, 800724a <fmod+0x4e>
 8007232:	f7fe f883 	bl	800533c <__errno>
 8007236:	2321      	movs	r3, #33	@ 0x21
 8007238:	6003      	str	r3, [r0, #0]
 800723a:	2200      	movs	r2, #0
 800723c:	2300      	movs	r3, #0
 800723e:	4610      	mov	r0, r2
 8007240:	4619      	mov	r1, r3
 8007242:	f7f9 fb2b 	bl	800089c <__aeabi_ddiv>
 8007246:	ec41 0b18 	vmov	d8, r0, r1
 800724a:	eeb0 0a48 	vmov.f32	s0, s16
 800724e:	eef0 0a68 	vmov.f32	s1, s17
 8007252:	ecbd 8b02 	vpop	{d8}
 8007256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007258 <sin>:
 8007258:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800725a:	ec53 2b10 	vmov	r2, r3, d0
 800725e:	4826      	ldr	r0, [pc, #152]	@ (80072f8 <sin+0xa0>)
 8007260:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007264:	4281      	cmp	r1, r0
 8007266:	d807      	bhi.n	8007278 <sin+0x20>
 8007268:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80072f0 <sin+0x98>
 800726c:	2000      	movs	r0, #0
 800726e:	b005      	add	sp, #20
 8007270:	f85d eb04 	ldr.w	lr, [sp], #4
 8007274:	f000 b9cc 	b.w	8007610 <__kernel_sin>
 8007278:	4820      	ldr	r0, [pc, #128]	@ (80072fc <sin+0xa4>)
 800727a:	4281      	cmp	r1, r0
 800727c:	d908      	bls.n	8007290 <sin+0x38>
 800727e:	4610      	mov	r0, r2
 8007280:	4619      	mov	r1, r3
 8007282:	f7f9 f829 	bl	80002d8 <__aeabi_dsub>
 8007286:	ec41 0b10 	vmov	d0, r0, r1
 800728a:	b005      	add	sp, #20
 800728c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007290:	4668      	mov	r0, sp
 8007292:	f000 fb81 	bl	8007998 <__ieee754_rem_pio2>
 8007296:	f000 0003 	and.w	r0, r0, #3
 800729a:	2801      	cmp	r0, #1
 800729c:	d00c      	beq.n	80072b8 <sin+0x60>
 800729e:	2802      	cmp	r0, #2
 80072a0:	d011      	beq.n	80072c6 <sin+0x6e>
 80072a2:	b9e8      	cbnz	r0, 80072e0 <sin+0x88>
 80072a4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80072a8:	ed9d 0b00 	vldr	d0, [sp]
 80072ac:	2001      	movs	r0, #1
 80072ae:	f000 f9af 	bl	8007610 <__kernel_sin>
 80072b2:	ec51 0b10 	vmov	r0, r1, d0
 80072b6:	e7e6      	b.n	8007286 <sin+0x2e>
 80072b8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80072bc:	ed9d 0b00 	vldr	d0, [sp]
 80072c0:	f000 f8de 	bl	8007480 <__kernel_cos>
 80072c4:	e7f5      	b.n	80072b2 <sin+0x5a>
 80072c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80072ca:	ed9d 0b00 	vldr	d0, [sp]
 80072ce:	2001      	movs	r0, #1
 80072d0:	f000 f99e 	bl	8007610 <__kernel_sin>
 80072d4:	ec53 2b10 	vmov	r2, r3, d0
 80072d8:	4610      	mov	r0, r2
 80072da:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80072de:	e7d2      	b.n	8007286 <sin+0x2e>
 80072e0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80072e4:	ed9d 0b00 	vldr	d0, [sp]
 80072e8:	f000 f8ca 	bl	8007480 <__kernel_cos>
 80072ec:	e7f2      	b.n	80072d4 <sin+0x7c>
 80072ee:	bf00      	nop
	...
 80072f8:	3fe921fb 	.word	0x3fe921fb
 80072fc:	7fefffff 	.word	0x7fefffff

08007300 <sinf>:
 8007300:	ee10 3a10 	vmov	r3, s0
 8007304:	b507      	push	{r0, r1, r2, lr}
 8007306:	4a1f      	ldr	r2, [pc, #124]	@ (8007384 <sinf+0x84>)
 8007308:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800730c:	4293      	cmp	r3, r2
 800730e:	d807      	bhi.n	8007320 <sinf+0x20>
 8007310:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8007388 <sinf+0x88>
 8007314:	2000      	movs	r0, #0
 8007316:	b003      	add	sp, #12
 8007318:	f85d eb04 	ldr.w	lr, [sp], #4
 800731c:	f000 bd98 	b.w	8007e50 <__kernel_sinf>
 8007320:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8007324:	d304      	bcc.n	8007330 <sinf+0x30>
 8007326:	ee30 0a40 	vsub.f32	s0, s0, s0
 800732a:	b003      	add	sp, #12
 800732c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007330:	4668      	mov	r0, sp
 8007332:	f000 fdd5 	bl	8007ee0 <__ieee754_rem_pio2f>
 8007336:	f000 0003 	and.w	r0, r0, #3
 800733a:	2801      	cmp	r0, #1
 800733c:	d00a      	beq.n	8007354 <sinf+0x54>
 800733e:	2802      	cmp	r0, #2
 8007340:	d00f      	beq.n	8007362 <sinf+0x62>
 8007342:	b9c0      	cbnz	r0, 8007376 <sinf+0x76>
 8007344:	eddd 0a01 	vldr	s1, [sp, #4]
 8007348:	ed9d 0a00 	vldr	s0, [sp]
 800734c:	2001      	movs	r0, #1
 800734e:	f000 fd7f 	bl	8007e50 <__kernel_sinf>
 8007352:	e7ea      	b.n	800732a <sinf+0x2a>
 8007354:	eddd 0a01 	vldr	s1, [sp, #4]
 8007358:	ed9d 0a00 	vldr	s0, [sp]
 800735c:	f000 fd20 	bl	8007da0 <__kernel_cosf>
 8007360:	e7e3      	b.n	800732a <sinf+0x2a>
 8007362:	eddd 0a01 	vldr	s1, [sp, #4]
 8007366:	ed9d 0a00 	vldr	s0, [sp]
 800736a:	2001      	movs	r0, #1
 800736c:	f000 fd70 	bl	8007e50 <__kernel_sinf>
 8007370:	eeb1 0a40 	vneg.f32	s0, s0
 8007374:	e7d9      	b.n	800732a <sinf+0x2a>
 8007376:	eddd 0a01 	vldr	s1, [sp, #4]
 800737a:	ed9d 0a00 	vldr	s0, [sp]
 800737e:	f000 fd0f 	bl	8007da0 <__kernel_cosf>
 8007382:	e7f5      	b.n	8007370 <sinf+0x70>
 8007384:	3f490fd8 	.word	0x3f490fd8
 8007388:	00000000 	.word	0x00000000

0800738c <fmaxf>:
 800738c:	b508      	push	{r3, lr}
 800738e:	ed2d 8b02 	vpush	{d8}
 8007392:	eeb0 8a40 	vmov.f32	s16, s0
 8007396:	eef0 8a60 	vmov.f32	s17, s1
 800739a:	f000 f831 	bl	8007400 <__fpclassifyf>
 800739e:	b930      	cbnz	r0, 80073ae <fmaxf+0x22>
 80073a0:	eeb0 8a68 	vmov.f32	s16, s17
 80073a4:	eeb0 0a48 	vmov.f32	s0, s16
 80073a8:	ecbd 8b02 	vpop	{d8}
 80073ac:	bd08      	pop	{r3, pc}
 80073ae:	eeb0 0a68 	vmov.f32	s0, s17
 80073b2:	f000 f825 	bl	8007400 <__fpclassifyf>
 80073b6:	2800      	cmp	r0, #0
 80073b8:	d0f4      	beq.n	80073a4 <fmaxf+0x18>
 80073ba:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80073be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073c2:	dded      	ble.n	80073a0 <fmaxf+0x14>
 80073c4:	e7ee      	b.n	80073a4 <fmaxf+0x18>

080073c6 <fminf>:
 80073c6:	b508      	push	{r3, lr}
 80073c8:	ed2d 8b02 	vpush	{d8}
 80073cc:	eeb0 8a40 	vmov.f32	s16, s0
 80073d0:	eef0 8a60 	vmov.f32	s17, s1
 80073d4:	f000 f814 	bl	8007400 <__fpclassifyf>
 80073d8:	b930      	cbnz	r0, 80073e8 <fminf+0x22>
 80073da:	eeb0 8a68 	vmov.f32	s16, s17
 80073de:	eeb0 0a48 	vmov.f32	s0, s16
 80073e2:	ecbd 8b02 	vpop	{d8}
 80073e6:	bd08      	pop	{r3, pc}
 80073e8:	eeb0 0a68 	vmov.f32	s0, s17
 80073ec:	f000 f808 	bl	8007400 <__fpclassifyf>
 80073f0:	2800      	cmp	r0, #0
 80073f2:	d0f4      	beq.n	80073de <fminf+0x18>
 80073f4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80073f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073fc:	d5ed      	bpl.n	80073da <fminf+0x14>
 80073fe:	e7ee      	b.n	80073de <fminf+0x18>

08007400 <__fpclassifyf>:
 8007400:	ee10 3a10 	vmov	r3, s0
 8007404:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8007408:	d00d      	beq.n	8007426 <__fpclassifyf+0x26>
 800740a:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800740e:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8007412:	d30a      	bcc.n	800742a <__fpclassifyf+0x2a>
 8007414:	4b07      	ldr	r3, [pc, #28]	@ (8007434 <__fpclassifyf+0x34>)
 8007416:	1e42      	subs	r2, r0, #1
 8007418:	429a      	cmp	r2, r3
 800741a:	d908      	bls.n	800742e <__fpclassifyf+0x2e>
 800741c:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8007420:	4258      	negs	r0, r3
 8007422:	4158      	adcs	r0, r3
 8007424:	4770      	bx	lr
 8007426:	2002      	movs	r0, #2
 8007428:	4770      	bx	lr
 800742a:	2004      	movs	r0, #4
 800742c:	4770      	bx	lr
 800742e:	2003      	movs	r0, #3
 8007430:	4770      	bx	lr
 8007432:	bf00      	nop
 8007434:	007ffffe 	.word	0x007ffffe

08007438 <roundf>:
 8007438:	ee10 0a10 	vmov	r0, s0
 800743c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8007440:	3a7f      	subs	r2, #127	@ 0x7f
 8007442:	2a16      	cmp	r2, #22
 8007444:	dc15      	bgt.n	8007472 <roundf+0x3a>
 8007446:	2a00      	cmp	r2, #0
 8007448:	da08      	bge.n	800745c <roundf+0x24>
 800744a:	3201      	adds	r2, #1
 800744c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8007450:	d101      	bne.n	8007456 <roundf+0x1e>
 8007452:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 8007456:	ee00 3a10 	vmov	s0, r3
 800745a:	4770      	bx	lr
 800745c:	4907      	ldr	r1, [pc, #28]	@ (800747c <roundf+0x44>)
 800745e:	4111      	asrs	r1, r2
 8007460:	4201      	tst	r1, r0
 8007462:	d0fa      	beq.n	800745a <roundf+0x22>
 8007464:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007468:	4113      	asrs	r3, r2
 800746a:	4403      	add	r3, r0
 800746c:	ea23 0301 	bic.w	r3, r3, r1
 8007470:	e7f1      	b.n	8007456 <roundf+0x1e>
 8007472:	2a80      	cmp	r2, #128	@ 0x80
 8007474:	d1f1      	bne.n	800745a <roundf+0x22>
 8007476:	ee30 0a00 	vadd.f32	s0, s0, s0
 800747a:	4770      	bx	lr
 800747c:	007fffff 	.word	0x007fffff

08007480 <__kernel_cos>:
 8007480:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007484:	ec57 6b10 	vmov	r6, r7, d0
 8007488:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800748c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8007490:	ed8d 1b00 	vstr	d1, [sp]
 8007494:	d206      	bcs.n	80074a4 <__kernel_cos+0x24>
 8007496:	4630      	mov	r0, r6
 8007498:	4639      	mov	r1, r7
 800749a:	f7f9 fb85 	bl	8000ba8 <__aeabi_d2iz>
 800749e:	2800      	cmp	r0, #0
 80074a0:	f000 8088 	beq.w	80075b4 <__kernel_cos+0x134>
 80074a4:	4632      	mov	r2, r6
 80074a6:	463b      	mov	r3, r7
 80074a8:	4630      	mov	r0, r6
 80074aa:	4639      	mov	r1, r7
 80074ac:	f7f9 f8cc 	bl	8000648 <__aeabi_dmul>
 80074b0:	4b51      	ldr	r3, [pc, #324]	@ (80075f8 <__kernel_cos+0x178>)
 80074b2:	2200      	movs	r2, #0
 80074b4:	4604      	mov	r4, r0
 80074b6:	460d      	mov	r5, r1
 80074b8:	f7f9 f8c6 	bl	8000648 <__aeabi_dmul>
 80074bc:	a340      	add	r3, pc, #256	@ (adr r3, 80075c0 <__kernel_cos+0x140>)
 80074be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c2:	4682      	mov	sl, r0
 80074c4:	468b      	mov	fp, r1
 80074c6:	4620      	mov	r0, r4
 80074c8:	4629      	mov	r1, r5
 80074ca:	f7f9 f8bd 	bl	8000648 <__aeabi_dmul>
 80074ce:	a33e      	add	r3, pc, #248	@ (adr r3, 80075c8 <__kernel_cos+0x148>)
 80074d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d4:	f7f8 ff02 	bl	80002dc <__adddf3>
 80074d8:	4622      	mov	r2, r4
 80074da:	462b      	mov	r3, r5
 80074dc:	f7f9 f8b4 	bl	8000648 <__aeabi_dmul>
 80074e0:	a33b      	add	r3, pc, #236	@ (adr r3, 80075d0 <__kernel_cos+0x150>)
 80074e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e6:	f7f8 fef7 	bl	80002d8 <__aeabi_dsub>
 80074ea:	4622      	mov	r2, r4
 80074ec:	462b      	mov	r3, r5
 80074ee:	f7f9 f8ab 	bl	8000648 <__aeabi_dmul>
 80074f2:	a339      	add	r3, pc, #228	@ (adr r3, 80075d8 <__kernel_cos+0x158>)
 80074f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074f8:	f7f8 fef0 	bl	80002dc <__adddf3>
 80074fc:	4622      	mov	r2, r4
 80074fe:	462b      	mov	r3, r5
 8007500:	f7f9 f8a2 	bl	8000648 <__aeabi_dmul>
 8007504:	a336      	add	r3, pc, #216	@ (adr r3, 80075e0 <__kernel_cos+0x160>)
 8007506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750a:	f7f8 fee5 	bl	80002d8 <__aeabi_dsub>
 800750e:	4622      	mov	r2, r4
 8007510:	462b      	mov	r3, r5
 8007512:	f7f9 f899 	bl	8000648 <__aeabi_dmul>
 8007516:	a334      	add	r3, pc, #208	@ (adr r3, 80075e8 <__kernel_cos+0x168>)
 8007518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800751c:	f7f8 fede 	bl	80002dc <__adddf3>
 8007520:	4622      	mov	r2, r4
 8007522:	462b      	mov	r3, r5
 8007524:	f7f9 f890 	bl	8000648 <__aeabi_dmul>
 8007528:	4622      	mov	r2, r4
 800752a:	462b      	mov	r3, r5
 800752c:	f7f9 f88c 	bl	8000648 <__aeabi_dmul>
 8007530:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007534:	4604      	mov	r4, r0
 8007536:	460d      	mov	r5, r1
 8007538:	4630      	mov	r0, r6
 800753a:	4639      	mov	r1, r7
 800753c:	f7f9 f884 	bl	8000648 <__aeabi_dmul>
 8007540:	460b      	mov	r3, r1
 8007542:	4602      	mov	r2, r0
 8007544:	4629      	mov	r1, r5
 8007546:	4620      	mov	r0, r4
 8007548:	f7f8 fec6 	bl	80002d8 <__aeabi_dsub>
 800754c:	4b2b      	ldr	r3, [pc, #172]	@ (80075fc <__kernel_cos+0x17c>)
 800754e:	4598      	cmp	r8, r3
 8007550:	4606      	mov	r6, r0
 8007552:	460f      	mov	r7, r1
 8007554:	d810      	bhi.n	8007578 <__kernel_cos+0xf8>
 8007556:	4602      	mov	r2, r0
 8007558:	460b      	mov	r3, r1
 800755a:	4650      	mov	r0, sl
 800755c:	4659      	mov	r1, fp
 800755e:	f7f8 febb 	bl	80002d8 <__aeabi_dsub>
 8007562:	460b      	mov	r3, r1
 8007564:	4926      	ldr	r1, [pc, #152]	@ (8007600 <__kernel_cos+0x180>)
 8007566:	4602      	mov	r2, r0
 8007568:	2000      	movs	r0, #0
 800756a:	f7f8 feb5 	bl	80002d8 <__aeabi_dsub>
 800756e:	ec41 0b10 	vmov	d0, r0, r1
 8007572:	b003      	add	sp, #12
 8007574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007578:	4b22      	ldr	r3, [pc, #136]	@ (8007604 <__kernel_cos+0x184>)
 800757a:	4921      	ldr	r1, [pc, #132]	@ (8007600 <__kernel_cos+0x180>)
 800757c:	4598      	cmp	r8, r3
 800757e:	bf8c      	ite	hi
 8007580:	4d21      	ldrhi	r5, [pc, #132]	@ (8007608 <__kernel_cos+0x188>)
 8007582:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8007586:	2400      	movs	r4, #0
 8007588:	4622      	mov	r2, r4
 800758a:	462b      	mov	r3, r5
 800758c:	2000      	movs	r0, #0
 800758e:	f7f8 fea3 	bl	80002d8 <__aeabi_dsub>
 8007592:	4622      	mov	r2, r4
 8007594:	4680      	mov	r8, r0
 8007596:	4689      	mov	r9, r1
 8007598:	462b      	mov	r3, r5
 800759a:	4650      	mov	r0, sl
 800759c:	4659      	mov	r1, fp
 800759e:	f7f8 fe9b 	bl	80002d8 <__aeabi_dsub>
 80075a2:	4632      	mov	r2, r6
 80075a4:	463b      	mov	r3, r7
 80075a6:	f7f8 fe97 	bl	80002d8 <__aeabi_dsub>
 80075aa:	4602      	mov	r2, r0
 80075ac:	460b      	mov	r3, r1
 80075ae:	4640      	mov	r0, r8
 80075b0:	4649      	mov	r1, r9
 80075b2:	e7da      	b.n	800756a <__kernel_cos+0xea>
 80075b4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80075f0 <__kernel_cos+0x170>
 80075b8:	e7db      	b.n	8007572 <__kernel_cos+0xf2>
 80075ba:	bf00      	nop
 80075bc:	f3af 8000 	nop.w
 80075c0:	be8838d4 	.word	0xbe8838d4
 80075c4:	bda8fae9 	.word	0xbda8fae9
 80075c8:	bdb4b1c4 	.word	0xbdb4b1c4
 80075cc:	3e21ee9e 	.word	0x3e21ee9e
 80075d0:	809c52ad 	.word	0x809c52ad
 80075d4:	3e927e4f 	.word	0x3e927e4f
 80075d8:	19cb1590 	.word	0x19cb1590
 80075dc:	3efa01a0 	.word	0x3efa01a0
 80075e0:	16c15177 	.word	0x16c15177
 80075e4:	3f56c16c 	.word	0x3f56c16c
 80075e8:	5555554c 	.word	0x5555554c
 80075ec:	3fa55555 	.word	0x3fa55555
 80075f0:	00000000 	.word	0x00000000
 80075f4:	3ff00000 	.word	0x3ff00000
 80075f8:	3fe00000 	.word	0x3fe00000
 80075fc:	3fd33332 	.word	0x3fd33332
 8007600:	3ff00000 	.word	0x3ff00000
 8007604:	3fe90000 	.word	0x3fe90000
 8007608:	3fd20000 	.word	0x3fd20000
 800760c:	00000000 	.word	0x00000000

08007610 <__kernel_sin>:
 8007610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007614:	ec55 4b10 	vmov	r4, r5, d0
 8007618:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800761c:	b085      	sub	sp, #20
 800761e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8007622:	ed8d 1b02 	vstr	d1, [sp, #8]
 8007626:	4680      	mov	r8, r0
 8007628:	d205      	bcs.n	8007636 <__kernel_sin+0x26>
 800762a:	4620      	mov	r0, r4
 800762c:	4629      	mov	r1, r5
 800762e:	f7f9 fabb 	bl	8000ba8 <__aeabi_d2iz>
 8007632:	2800      	cmp	r0, #0
 8007634:	d052      	beq.n	80076dc <__kernel_sin+0xcc>
 8007636:	4622      	mov	r2, r4
 8007638:	462b      	mov	r3, r5
 800763a:	4620      	mov	r0, r4
 800763c:	4629      	mov	r1, r5
 800763e:	f7f9 f803 	bl	8000648 <__aeabi_dmul>
 8007642:	4682      	mov	sl, r0
 8007644:	468b      	mov	fp, r1
 8007646:	4602      	mov	r2, r0
 8007648:	460b      	mov	r3, r1
 800764a:	4620      	mov	r0, r4
 800764c:	4629      	mov	r1, r5
 800764e:	f7f8 fffb 	bl	8000648 <__aeabi_dmul>
 8007652:	a342      	add	r3, pc, #264	@ (adr r3, 800775c <__kernel_sin+0x14c>)
 8007654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007658:	e9cd 0100 	strd	r0, r1, [sp]
 800765c:	4650      	mov	r0, sl
 800765e:	4659      	mov	r1, fp
 8007660:	f7f8 fff2 	bl	8000648 <__aeabi_dmul>
 8007664:	a33f      	add	r3, pc, #252	@ (adr r3, 8007764 <__kernel_sin+0x154>)
 8007666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800766a:	f7f8 fe35 	bl	80002d8 <__aeabi_dsub>
 800766e:	4652      	mov	r2, sl
 8007670:	465b      	mov	r3, fp
 8007672:	f7f8 ffe9 	bl	8000648 <__aeabi_dmul>
 8007676:	a33d      	add	r3, pc, #244	@ (adr r3, 800776c <__kernel_sin+0x15c>)
 8007678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800767c:	f7f8 fe2e 	bl	80002dc <__adddf3>
 8007680:	4652      	mov	r2, sl
 8007682:	465b      	mov	r3, fp
 8007684:	f7f8 ffe0 	bl	8000648 <__aeabi_dmul>
 8007688:	a33a      	add	r3, pc, #232	@ (adr r3, 8007774 <__kernel_sin+0x164>)
 800768a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800768e:	f7f8 fe23 	bl	80002d8 <__aeabi_dsub>
 8007692:	4652      	mov	r2, sl
 8007694:	465b      	mov	r3, fp
 8007696:	f7f8 ffd7 	bl	8000648 <__aeabi_dmul>
 800769a:	a338      	add	r3, pc, #224	@ (adr r3, 800777c <__kernel_sin+0x16c>)
 800769c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a0:	f7f8 fe1c 	bl	80002dc <__adddf3>
 80076a4:	4606      	mov	r6, r0
 80076a6:	460f      	mov	r7, r1
 80076a8:	f1b8 0f00 	cmp.w	r8, #0
 80076ac:	d11b      	bne.n	80076e6 <__kernel_sin+0xd6>
 80076ae:	4602      	mov	r2, r0
 80076b0:	460b      	mov	r3, r1
 80076b2:	4650      	mov	r0, sl
 80076b4:	4659      	mov	r1, fp
 80076b6:	f7f8 ffc7 	bl	8000648 <__aeabi_dmul>
 80076ba:	a325      	add	r3, pc, #148	@ (adr r3, 8007750 <__kernel_sin+0x140>)
 80076bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c0:	f7f8 fe0a 	bl	80002d8 <__aeabi_dsub>
 80076c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076c8:	f7f8 ffbe 	bl	8000648 <__aeabi_dmul>
 80076cc:	4602      	mov	r2, r0
 80076ce:	460b      	mov	r3, r1
 80076d0:	4620      	mov	r0, r4
 80076d2:	4629      	mov	r1, r5
 80076d4:	f7f8 fe02 	bl	80002dc <__adddf3>
 80076d8:	4604      	mov	r4, r0
 80076da:	460d      	mov	r5, r1
 80076dc:	ec45 4b10 	vmov	d0, r4, r5
 80076e0:	b005      	add	sp, #20
 80076e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076ea:	4b1b      	ldr	r3, [pc, #108]	@ (8007758 <__kernel_sin+0x148>)
 80076ec:	2200      	movs	r2, #0
 80076ee:	f7f8 ffab 	bl	8000648 <__aeabi_dmul>
 80076f2:	4632      	mov	r2, r6
 80076f4:	4680      	mov	r8, r0
 80076f6:	4689      	mov	r9, r1
 80076f8:	463b      	mov	r3, r7
 80076fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80076fe:	f7f8 ffa3 	bl	8000648 <__aeabi_dmul>
 8007702:	4602      	mov	r2, r0
 8007704:	460b      	mov	r3, r1
 8007706:	4640      	mov	r0, r8
 8007708:	4649      	mov	r1, r9
 800770a:	f7f8 fde5 	bl	80002d8 <__aeabi_dsub>
 800770e:	4652      	mov	r2, sl
 8007710:	465b      	mov	r3, fp
 8007712:	f7f8 ff99 	bl	8000648 <__aeabi_dmul>
 8007716:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800771a:	f7f8 fddd 	bl	80002d8 <__aeabi_dsub>
 800771e:	a30c      	add	r3, pc, #48	@ (adr r3, 8007750 <__kernel_sin+0x140>)
 8007720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007724:	4606      	mov	r6, r0
 8007726:	460f      	mov	r7, r1
 8007728:	e9dd 0100 	ldrd	r0, r1, [sp]
 800772c:	f7f8 ff8c 	bl	8000648 <__aeabi_dmul>
 8007730:	4602      	mov	r2, r0
 8007732:	460b      	mov	r3, r1
 8007734:	4630      	mov	r0, r6
 8007736:	4639      	mov	r1, r7
 8007738:	f7f8 fdd0 	bl	80002dc <__adddf3>
 800773c:	4602      	mov	r2, r0
 800773e:	460b      	mov	r3, r1
 8007740:	4620      	mov	r0, r4
 8007742:	4629      	mov	r1, r5
 8007744:	f7f8 fdc8 	bl	80002d8 <__aeabi_dsub>
 8007748:	e7c6      	b.n	80076d8 <__kernel_sin+0xc8>
 800774a:	bf00      	nop
 800774c:	f3af 8000 	nop.w
 8007750:	55555549 	.word	0x55555549
 8007754:	3fc55555 	.word	0x3fc55555
 8007758:	3fe00000 	.word	0x3fe00000
 800775c:	5acfd57c 	.word	0x5acfd57c
 8007760:	3de5d93a 	.word	0x3de5d93a
 8007764:	8a2b9ceb 	.word	0x8a2b9ceb
 8007768:	3e5ae5e6 	.word	0x3e5ae5e6
 800776c:	57b1fe7d 	.word	0x57b1fe7d
 8007770:	3ec71de3 	.word	0x3ec71de3
 8007774:	19c161d5 	.word	0x19c161d5
 8007778:	3f2a01a0 	.word	0x3f2a01a0
 800777c:	1110f8a6 	.word	0x1110f8a6
 8007780:	3f811111 	.word	0x3f811111

08007784 <__ieee754_fmod>:
 8007784:	ec53 2b11 	vmov	r2, r3, d1
 8007788:	f023 4c00 	bic.w	ip, r3, #2147483648	@ 0x80000000
 800778c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007790:	ea52 040c 	orrs.w	r4, r2, ip
 8007794:	ec51 0b10 	vmov	r0, r1, d0
 8007798:	461e      	mov	r6, r3
 800779a:	4617      	mov	r7, r2
 800779c:	4696      	mov	lr, r2
 800779e:	d00c      	beq.n	80077ba <__ieee754_fmod+0x36>
 80077a0:	4c77      	ldr	r4, [pc, #476]	@ (8007980 <__ieee754_fmod+0x1fc>)
 80077a2:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 80077a6:	45a0      	cmp	r8, r4
 80077a8:	4689      	mov	r9, r1
 80077aa:	d806      	bhi.n	80077ba <__ieee754_fmod+0x36>
 80077ac:	4254      	negs	r4, r2
 80077ae:	4d75      	ldr	r5, [pc, #468]	@ (8007984 <__ieee754_fmod+0x200>)
 80077b0:	4314      	orrs	r4, r2
 80077b2:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 80077b6:	42ac      	cmp	r4, r5
 80077b8:	d909      	bls.n	80077ce <__ieee754_fmod+0x4a>
 80077ba:	f7f8 ff45 	bl	8000648 <__aeabi_dmul>
 80077be:	4602      	mov	r2, r0
 80077c0:	460b      	mov	r3, r1
 80077c2:	f7f9 f86b 	bl	800089c <__aeabi_ddiv>
 80077c6:	ec41 0b10 	vmov	d0, r0, r1
 80077ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077ce:	45e0      	cmp	r8, ip
 80077d0:	4682      	mov	sl, r0
 80077d2:	4604      	mov	r4, r0
 80077d4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80077d8:	dc09      	bgt.n	80077ee <__ieee754_fmod+0x6a>
 80077da:	dbf4      	blt.n	80077c6 <__ieee754_fmod+0x42>
 80077dc:	4282      	cmp	r2, r0
 80077de:	d8f2      	bhi.n	80077c6 <__ieee754_fmod+0x42>
 80077e0:	d105      	bne.n	80077ee <__ieee754_fmod+0x6a>
 80077e2:	4b69      	ldr	r3, [pc, #420]	@ (8007988 <__ieee754_fmod+0x204>)
 80077e4:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 80077e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80077ec:	e7eb      	b.n	80077c6 <__ieee754_fmod+0x42>
 80077ee:	4a65      	ldr	r2, [pc, #404]	@ (8007984 <__ieee754_fmod+0x200>)
 80077f0:	ea19 0f02 	tst.w	r9, r2
 80077f4:	d148      	bne.n	8007888 <__ieee754_fmod+0x104>
 80077f6:	f1b8 0f00 	cmp.w	r8, #0
 80077fa:	d13d      	bne.n	8007878 <__ieee754_fmod+0xf4>
 80077fc:	4963      	ldr	r1, [pc, #396]	@ (800798c <__ieee754_fmod+0x208>)
 80077fe:	4653      	mov	r3, sl
 8007800:	2b00      	cmp	r3, #0
 8007802:	dc36      	bgt.n	8007872 <__ieee754_fmod+0xee>
 8007804:	4216      	tst	r6, r2
 8007806:	d14f      	bne.n	80078a8 <__ieee754_fmod+0x124>
 8007808:	f1bc 0f00 	cmp.w	ip, #0
 800780c:	d144      	bne.n	8007898 <__ieee754_fmod+0x114>
 800780e:	4a5f      	ldr	r2, [pc, #380]	@ (800798c <__ieee754_fmod+0x208>)
 8007810:	463b      	mov	r3, r7
 8007812:	2b00      	cmp	r3, #0
 8007814:	dc3d      	bgt.n	8007892 <__ieee754_fmod+0x10e>
 8007816:	485e      	ldr	r0, [pc, #376]	@ (8007990 <__ieee754_fmod+0x20c>)
 8007818:	4281      	cmp	r1, r0
 800781a:	db4a      	blt.n	80078b2 <__ieee754_fmod+0x12e>
 800781c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007820:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007824:	485a      	ldr	r0, [pc, #360]	@ (8007990 <__ieee754_fmod+0x20c>)
 8007826:	4282      	cmp	r2, r0
 8007828:	db57      	blt.n	80078da <__ieee754_fmod+0x156>
 800782a:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800782e:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 8007832:	1a89      	subs	r1, r1, r2
 8007834:	1b98      	subs	r0, r3, r6
 8007836:	eba4 070e 	sub.w	r7, r4, lr
 800783a:	2900      	cmp	r1, #0
 800783c:	d162      	bne.n	8007904 <__ieee754_fmod+0x180>
 800783e:	4574      	cmp	r4, lr
 8007840:	bf38      	it	cc
 8007842:	f100 30ff 	addcc.w	r0, r0, #4294967295	@ 0xffffffff
 8007846:	2800      	cmp	r0, #0
 8007848:	bfa4      	itt	ge
 800784a:	463c      	movge	r4, r7
 800784c:	4603      	movge	r3, r0
 800784e:	ea53 0104 	orrs.w	r1, r3, r4
 8007852:	d0c6      	beq.n	80077e2 <__ieee754_fmod+0x5e>
 8007854:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007858:	db69      	blt.n	800792e <__ieee754_fmod+0x1aa>
 800785a:	494d      	ldr	r1, [pc, #308]	@ (8007990 <__ieee754_fmod+0x20c>)
 800785c:	428a      	cmp	r2, r1
 800785e:	db6c      	blt.n	800793a <__ieee754_fmod+0x1b6>
 8007860:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007864:	432b      	orrs	r3, r5
 8007866:	f202 32ff 	addw	r2, r2, #1023	@ 0x3ff
 800786a:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800786e:	4620      	mov	r0, r4
 8007870:	e7a9      	b.n	80077c6 <__ieee754_fmod+0x42>
 8007872:	3901      	subs	r1, #1
 8007874:	005b      	lsls	r3, r3, #1
 8007876:	e7c3      	b.n	8007800 <__ieee754_fmod+0x7c>
 8007878:	4945      	ldr	r1, [pc, #276]	@ (8007990 <__ieee754_fmod+0x20c>)
 800787a:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 800787e:	2b00      	cmp	r3, #0
 8007880:	ddc0      	ble.n	8007804 <__ieee754_fmod+0x80>
 8007882:	3901      	subs	r1, #1
 8007884:	005b      	lsls	r3, r3, #1
 8007886:	e7fa      	b.n	800787e <__ieee754_fmod+0xfa>
 8007888:	ea4f 5128 	mov.w	r1, r8, asr #20
 800788c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8007890:	e7b8      	b.n	8007804 <__ieee754_fmod+0x80>
 8007892:	3a01      	subs	r2, #1
 8007894:	005b      	lsls	r3, r3, #1
 8007896:	e7bc      	b.n	8007812 <__ieee754_fmod+0x8e>
 8007898:	4a3d      	ldr	r2, [pc, #244]	@ (8007990 <__ieee754_fmod+0x20c>)
 800789a:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 800789e:	2b00      	cmp	r3, #0
 80078a0:	ddb9      	ble.n	8007816 <__ieee754_fmod+0x92>
 80078a2:	3a01      	subs	r2, #1
 80078a4:	005b      	lsls	r3, r3, #1
 80078a6:	e7fa      	b.n	800789e <__ieee754_fmod+0x11a>
 80078a8:	ea4f 522c 	mov.w	r2, ip, asr #20
 80078ac:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80078b0:	e7b1      	b.n	8007816 <__ieee754_fmod+0x92>
 80078b2:	1a40      	subs	r0, r0, r1
 80078b4:	281f      	cmp	r0, #31
 80078b6:	dc0a      	bgt.n	80078ce <__ieee754_fmod+0x14a>
 80078b8:	f201 431e 	addw	r3, r1, #1054	@ 0x41e
 80078bc:	fa08 f800 	lsl.w	r8, r8, r0
 80078c0:	fa2a f303 	lsr.w	r3, sl, r3
 80078c4:	ea43 0308 	orr.w	r3, r3, r8
 80078c8:	fa0a f400 	lsl.w	r4, sl, r0
 80078cc:	e7aa      	b.n	8007824 <__ieee754_fmod+0xa0>
 80078ce:	4b31      	ldr	r3, [pc, #196]	@ (8007994 <__ieee754_fmod+0x210>)
 80078d0:	1a5b      	subs	r3, r3, r1
 80078d2:	fa0a f303 	lsl.w	r3, sl, r3
 80078d6:	2400      	movs	r4, #0
 80078d8:	e7a4      	b.n	8007824 <__ieee754_fmod+0xa0>
 80078da:	1a80      	subs	r0, r0, r2
 80078dc:	281f      	cmp	r0, #31
 80078de:	dc0a      	bgt.n	80078f6 <__ieee754_fmod+0x172>
 80078e0:	f202 461e 	addw	r6, r2, #1054	@ 0x41e
 80078e4:	fa0c fc00 	lsl.w	ip, ip, r0
 80078e8:	fa27 f606 	lsr.w	r6, r7, r6
 80078ec:	ea46 060c 	orr.w	r6, r6, ip
 80078f0:	fa07 fe00 	lsl.w	lr, r7, r0
 80078f4:	e79d      	b.n	8007832 <__ieee754_fmod+0xae>
 80078f6:	4e27      	ldr	r6, [pc, #156]	@ (8007994 <__ieee754_fmod+0x210>)
 80078f8:	1ab6      	subs	r6, r6, r2
 80078fa:	fa07 f606 	lsl.w	r6, r7, r6
 80078fe:	f04f 0e00 	mov.w	lr, #0
 8007902:	e796      	b.n	8007832 <__ieee754_fmod+0xae>
 8007904:	4574      	cmp	r4, lr
 8007906:	bf38      	it	cc
 8007908:	f100 30ff 	addcc.w	r0, r0, #4294967295	@ 0xffffffff
 800790c:	2800      	cmp	r0, #0
 800790e:	da05      	bge.n	800791c <__ieee754_fmod+0x198>
 8007910:	0fe0      	lsrs	r0, r4, #31
 8007912:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8007916:	0064      	lsls	r4, r4, #1
 8007918:	3901      	subs	r1, #1
 800791a:	e78b      	b.n	8007834 <__ieee754_fmod+0xb0>
 800791c:	ea50 0307 	orrs.w	r3, r0, r7
 8007920:	f43f af5f 	beq.w	80077e2 <__ieee754_fmod+0x5e>
 8007924:	0ffb      	lsrs	r3, r7, #31
 8007926:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800792a:	007c      	lsls	r4, r7, #1
 800792c:	e7f4      	b.n	8007918 <__ieee754_fmod+0x194>
 800792e:	0fe1      	lsrs	r1, r4, #31
 8007930:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8007934:	0064      	lsls	r4, r4, #1
 8007936:	3a01      	subs	r2, #1
 8007938:	e78c      	b.n	8007854 <__ieee754_fmod+0xd0>
 800793a:	1a89      	subs	r1, r1, r2
 800793c:	2914      	cmp	r1, #20
 800793e:	dc0a      	bgt.n	8007956 <__ieee754_fmod+0x1d2>
 8007940:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 8007944:	fa03 f202 	lsl.w	r2, r3, r2
 8007948:	40cc      	lsrs	r4, r1
 800794a:	4322      	orrs	r2, r4
 800794c:	410b      	asrs	r3, r1
 800794e:	ea43 0105 	orr.w	r1, r3, r5
 8007952:	4610      	mov	r0, r2
 8007954:	e737      	b.n	80077c6 <__ieee754_fmod+0x42>
 8007956:	291f      	cmp	r1, #31
 8007958:	dc07      	bgt.n	800796a <__ieee754_fmod+0x1e6>
 800795a:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 800795e:	40cc      	lsrs	r4, r1
 8007960:	fa03 f202 	lsl.w	r2, r3, r2
 8007964:	4322      	orrs	r2, r4
 8007966:	462b      	mov	r3, r5
 8007968:	e7f1      	b.n	800794e <__ieee754_fmod+0x1ca>
 800796a:	f1c2 427f 	rsb	r2, r2, #4278190080	@ 0xff000000
 800796e:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8007972:	f502 427b 	add.w	r2, r2, #64256	@ 0xfb00
 8007976:	32e2      	adds	r2, #226	@ 0xe2
 8007978:	fa43 f202 	asr.w	r2, r3, r2
 800797c:	e7f3      	b.n	8007966 <__ieee754_fmod+0x1e2>
 800797e:	bf00      	nop
 8007980:	7fefffff 	.word	0x7fefffff
 8007984:	7ff00000 	.word	0x7ff00000
 8007988:	08009b28 	.word	0x08009b28
 800798c:	fffffbed 	.word	0xfffffbed
 8007990:	fffffc02 	.word	0xfffffc02
 8007994:	fffffbe2 	.word	0xfffffbe2

08007998 <__ieee754_rem_pio2>:
 8007998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800799c:	ec57 6b10 	vmov	r6, r7, d0
 80079a0:	4bc5      	ldr	r3, [pc, #788]	@ (8007cb8 <__ieee754_rem_pio2+0x320>)
 80079a2:	b08d      	sub	sp, #52	@ 0x34
 80079a4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80079a8:	4598      	cmp	r8, r3
 80079aa:	4604      	mov	r4, r0
 80079ac:	9704      	str	r7, [sp, #16]
 80079ae:	d807      	bhi.n	80079c0 <__ieee754_rem_pio2+0x28>
 80079b0:	2200      	movs	r2, #0
 80079b2:	2300      	movs	r3, #0
 80079b4:	ed80 0b00 	vstr	d0, [r0]
 80079b8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80079bc:	2500      	movs	r5, #0
 80079be:	e028      	b.n	8007a12 <__ieee754_rem_pio2+0x7a>
 80079c0:	4bbe      	ldr	r3, [pc, #760]	@ (8007cbc <__ieee754_rem_pio2+0x324>)
 80079c2:	4598      	cmp	r8, r3
 80079c4:	d878      	bhi.n	8007ab8 <__ieee754_rem_pio2+0x120>
 80079c6:	9b04      	ldr	r3, [sp, #16]
 80079c8:	4dbd      	ldr	r5, [pc, #756]	@ (8007cc0 <__ieee754_rem_pio2+0x328>)
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	4630      	mov	r0, r6
 80079ce:	a3ac      	add	r3, pc, #688	@ (adr r3, 8007c80 <__ieee754_rem_pio2+0x2e8>)
 80079d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079d4:	4639      	mov	r1, r7
 80079d6:	dd38      	ble.n	8007a4a <__ieee754_rem_pio2+0xb2>
 80079d8:	f7f8 fc7e 	bl	80002d8 <__aeabi_dsub>
 80079dc:	45a8      	cmp	r8, r5
 80079de:	4606      	mov	r6, r0
 80079e0:	460f      	mov	r7, r1
 80079e2:	d01a      	beq.n	8007a1a <__ieee754_rem_pio2+0x82>
 80079e4:	a3a8      	add	r3, pc, #672	@ (adr r3, 8007c88 <__ieee754_rem_pio2+0x2f0>)
 80079e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ea:	f7f8 fc75 	bl	80002d8 <__aeabi_dsub>
 80079ee:	4602      	mov	r2, r0
 80079f0:	460b      	mov	r3, r1
 80079f2:	4680      	mov	r8, r0
 80079f4:	4689      	mov	r9, r1
 80079f6:	4630      	mov	r0, r6
 80079f8:	4639      	mov	r1, r7
 80079fa:	f7f8 fc6d 	bl	80002d8 <__aeabi_dsub>
 80079fe:	a3a2      	add	r3, pc, #648	@ (adr r3, 8007c88 <__ieee754_rem_pio2+0x2f0>)
 8007a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a04:	f7f8 fc68 	bl	80002d8 <__aeabi_dsub>
 8007a08:	e9c4 8900 	strd	r8, r9, [r4]
 8007a0c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007a10:	2501      	movs	r5, #1
 8007a12:	4628      	mov	r0, r5
 8007a14:	b00d      	add	sp, #52	@ 0x34
 8007a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a1a:	a39d      	add	r3, pc, #628	@ (adr r3, 8007c90 <__ieee754_rem_pio2+0x2f8>)
 8007a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a20:	f7f8 fc5a 	bl	80002d8 <__aeabi_dsub>
 8007a24:	a39c      	add	r3, pc, #624	@ (adr r3, 8007c98 <__ieee754_rem_pio2+0x300>)
 8007a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2a:	4606      	mov	r6, r0
 8007a2c:	460f      	mov	r7, r1
 8007a2e:	f7f8 fc53 	bl	80002d8 <__aeabi_dsub>
 8007a32:	4602      	mov	r2, r0
 8007a34:	460b      	mov	r3, r1
 8007a36:	4680      	mov	r8, r0
 8007a38:	4689      	mov	r9, r1
 8007a3a:	4630      	mov	r0, r6
 8007a3c:	4639      	mov	r1, r7
 8007a3e:	f7f8 fc4b 	bl	80002d8 <__aeabi_dsub>
 8007a42:	a395      	add	r3, pc, #596	@ (adr r3, 8007c98 <__ieee754_rem_pio2+0x300>)
 8007a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a48:	e7dc      	b.n	8007a04 <__ieee754_rem_pio2+0x6c>
 8007a4a:	f7f8 fc47 	bl	80002dc <__adddf3>
 8007a4e:	45a8      	cmp	r8, r5
 8007a50:	4606      	mov	r6, r0
 8007a52:	460f      	mov	r7, r1
 8007a54:	d018      	beq.n	8007a88 <__ieee754_rem_pio2+0xf0>
 8007a56:	a38c      	add	r3, pc, #560	@ (adr r3, 8007c88 <__ieee754_rem_pio2+0x2f0>)
 8007a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5c:	f7f8 fc3e 	bl	80002dc <__adddf3>
 8007a60:	4602      	mov	r2, r0
 8007a62:	460b      	mov	r3, r1
 8007a64:	4680      	mov	r8, r0
 8007a66:	4689      	mov	r9, r1
 8007a68:	4630      	mov	r0, r6
 8007a6a:	4639      	mov	r1, r7
 8007a6c:	f7f8 fc34 	bl	80002d8 <__aeabi_dsub>
 8007a70:	a385      	add	r3, pc, #532	@ (adr r3, 8007c88 <__ieee754_rem_pio2+0x2f0>)
 8007a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a76:	f7f8 fc31 	bl	80002dc <__adddf3>
 8007a7a:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007a7e:	e9c4 8900 	strd	r8, r9, [r4]
 8007a82:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007a86:	e7c4      	b.n	8007a12 <__ieee754_rem_pio2+0x7a>
 8007a88:	a381      	add	r3, pc, #516	@ (adr r3, 8007c90 <__ieee754_rem_pio2+0x2f8>)
 8007a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a8e:	f7f8 fc25 	bl	80002dc <__adddf3>
 8007a92:	a381      	add	r3, pc, #516	@ (adr r3, 8007c98 <__ieee754_rem_pio2+0x300>)
 8007a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a98:	4606      	mov	r6, r0
 8007a9a:	460f      	mov	r7, r1
 8007a9c:	f7f8 fc1e 	bl	80002dc <__adddf3>
 8007aa0:	4602      	mov	r2, r0
 8007aa2:	460b      	mov	r3, r1
 8007aa4:	4680      	mov	r8, r0
 8007aa6:	4689      	mov	r9, r1
 8007aa8:	4630      	mov	r0, r6
 8007aaa:	4639      	mov	r1, r7
 8007aac:	f7f8 fc14 	bl	80002d8 <__aeabi_dsub>
 8007ab0:	a379      	add	r3, pc, #484	@ (adr r3, 8007c98 <__ieee754_rem_pio2+0x300>)
 8007ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab6:	e7de      	b.n	8007a76 <__ieee754_rem_pio2+0xde>
 8007ab8:	4b82      	ldr	r3, [pc, #520]	@ (8007cc4 <__ieee754_rem_pio2+0x32c>)
 8007aba:	4598      	cmp	r8, r3
 8007abc:	f200 80d1 	bhi.w	8007c62 <__ieee754_rem_pio2+0x2ca>
 8007ac0:	f000 f966 	bl	8007d90 <fabs>
 8007ac4:	ec57 6b10 	vmov	r6, r7, d0
 8007ac8:	a375      	add	r3, pc, #468	@ (adr r3, 8007ca0 <__ieee754_rem_pio2+0x308>)
 8007aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ace:	4630      	mov	r0, r6
 8007ad0:	4639      	mov	r1, r7
 8007ad2:	f7f8 fdb9 	bl	8000648 <__aeabi_dmul>
 8007ad6:	4b7c      	ldr	r3, [pc, #496]	@ (8007cc8 <__ieee754_rem_pio2+0x330>)
 8007ad8:	2200      	movs	r2, #0
 8007ada:	f7f8 fbff 	bl	80002dc <__adddf3>
 8007ade:	f7f9 f863 	bl	8000ba8 <__aeabi_d2iz>
 8007ae2:	4605      	mov	r5, r0
 8007ae4:	f7f8 fd46 	bl	8000574 <__aeabi_i2d>
 8007ae8:	4602      	mov	r2, r0
 8007aea:	460b      	mov	r3, r1
 8007aec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007af0:	a363      	add	r3, pc, #396	@ (adr r3, 8007c80 <__ieee754_rem_pio2+0x2e8>)
 8007af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af6:	f7f8 fda7 	bl	8000648 <__aeabi_dmul>
 8007afa:	4602      	mov	r2, r0
 8007afc:	460b      	mov	r3, r1
 8007afe:	4630      	mov	r0, r6
 8007b00:	4639      	mov	r1, r7
 8007b02:	f7f8 fbe9 	bl	80002d8 <__aeabi_dsub>
 8007b06:	a360      	add	r3, pc, #384	@ (adr r3, 8007c88 <__ieee754_rem_pio2+0x2f0>)
 8007b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b0c:	4682      	mov	sl, r0
 8007b0e:	468b      	mov	fp, r1
 8007b10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b14:	f7f8 fd98 	bl	8000648 <__aeabi_dmul>
 8007b18:	2d1f      	cmp	r5, #31
 8007b1a:	4606      	mov	r6, r0
 8007b1c:	460f      	mov	r7, r1
 8007b1e:	dc0c      	bgt.n	8007b3a <__ieee754_rem_pio2+0x1a2>
 8007b20:	4b6a      	ldr	r3, [pc, #424]	@ (8007ccc <__ieee754_rem_pio2+0x334>)
 8007b22:	1e6a      	subs	r2, r5, #1
 8007b24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b28:	4543      	cmp	r3, r8
 8007b2a:	d006      	beq.n	8007b3a <__ieee754_rem_pio2+0x1a2>
 8007b2c:	4632      	mov	r2, r6
 8007b2e:	463b      	mov	r3, r7
 8007b30:	4650      	mov	r0, sl
 8007b32:	4659      	mov	r1, fp
 8007b34:	f7f8 fbd0 	bl	80002d8 <__aeabi_dsub>
 8007b38:	e00e      	b.n	8007b58 <__ieee754_rem_pio2+0x1c0>
 8007b3a:	463b      	mov	r3, r7
 8007b3c:	4632      	mov	r2, r6
 8007b3e:	4650      	mov	r0, sl
 8007b40:	4659      	mov	r1, fp
 8007b42:	f7f8 fbc9 	bl	80002d8 <__aeabi_dsub>
 8007b46:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007b4a:	9305      	str	r3, [sp, #20]
 8007b4c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007b50:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8007b54:	2b10      	cmp	r3, #16
 8007b56:	dc02      	bgt.n	8007b5e <__ieee754_rem_pio2+0x1c6>
 8007b58:	e9c4 0100 	strd	r0, r1, [r4]
 8007b5c:	e039      	b.n	8007bd2 <__ieee754_rem_pio2+0x23a>
 8007b5e:	a34c      	add	r3, pc, #304	@ (adr r3, 8007c90 <__ieee754_rem_pio2+0x2f8>)
 8007b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b68:	f7f8 fd6e 	bl	8000648 <__aeabi_dmul>
 8007b6c:	4606      	mov	r6, r0
 8007b6e:	460f      	mov	r7, r1
 8007b70:	4602      	mov	r2, r0
 8007b72:	460b      	mov	r3, r1
 8007b74:	4650      	mov	r0, sl
 8007b76:	4659      	mov	r1, fp
 8007b78:	f7f8 fbae 	bl	80002d8 <__aeabi_dsub>
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	460b      	mov	r3, r1
 8007b80:	4680      	mov	r8, r0
 8007b82:	4689      	mov	r9, r1
 8007b84:	4650      	mov	r0, sl
 8007b86:	4659      	mov	r1, fp
 8007b88:	f7f8 fba6 	bl	80002d8 <__aeabi_dsub>
 8007b8c:	4632      	mov	r2, r6
 8007b8e:	463b      	mov	r3, r7
 8007b90:	f7f8 fba2 	bl	80002d8 <__aeabi_dsub>
 8007b94:	a340      	add	r3, pc, #256	@ (adr r3, 8007c98 <__ieee754_rem_pio2+0x300>)
 8007b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b9a:	4606      	mov	r6, r0
 8007b9c:	460f      	mov	r7, r1
 8007b9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ba2:	f7f8 fd51 	bl	8000648 <__aeabi_dmul>
 8007ba6:	4632      	mov	r2, r6
 8007ba8:	463b      	mov	r3, r7
 8007baa:	f7f8 fb95 	bl	80002d8 <__aeabi_dsub>
 8007bae:	4602      	mov	r2, r0
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	4606      	mov	r6, r0
 8007bb4:	460f      	mov	r7, r1
 8007bb6:	4640      	mov	r0, r8
 8007bb8:	4649      	mov	r1, r9
 8007bba:	f7f8 fb8d 	bl	80002d8 <__aeabi_dsub>
 8007bbe:	9a05      	ldr	r2, [sp, #20]
 8007bc0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	2b31      	cmp	r3, #49	@ 0x31
 8007bc8:	dc20      	bgt.n	8007c0c <__ieee754_rem_pio2+0x274>
 8007bca:	e9c4 0100 	strd	r0, r1, [r4]
 8007bce:	46c2      	mov	sl, r8
 8007bd0:	46cb      	mov	fp, r9
 8007bd2:	e9d4 8900 	ldrd	r8, r9, [r4]
 8007bd6:	4650      	mov	r0, sl
 8007bd8:	4642      	mov	r2, r8
 8007bda:	464b      	mov	r3, r9
 8007bdc:	4659      	mov	r1, fp
 8007bde:	f7f8 fb7b 	bl	80002d8 <__aeabi_dsub>
 8007be2:	463b      	mov	r3, r7
 8007be4:	4632      	mov	r2, r6
 8007be6:	f7f8 fb77 	bl	80002d8 <__aeabi_dsub>
 8007bea:	9b04      	ldr	r3, [sp, #16]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007bf2:	f6bf af0e 	bge.w	8007a12 <__ieee754_rem_pio2+0x7a>
 8007bf6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8007bfa:	6063      	str	r3, [r4, #4]
 8007bfc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007c00:	f8c4 8000 	str.w	r8, [r4]
 8007c04:	60a0      	str	r0, [r4, #8]
 8007c06:	60e3      	str	r3, [r4, #12]
 8007c08:	426d      	negs	r5, r5
 8007c0a:	e702      	b.n	8007a12 <__ieee754_rem_pio2+0x7a>
 8007c0c:	a326      	add	r3, pc, #152	@ (adr r3, 8007ca8 <__ieee754_rem_pio2+0x310>)
 8007c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c16:	f7f8 fd17 	bl	8000648 <__aeabi_dmul>
 8007c1a:	4606      	mov	r6, r0
 8007c1c:	460f      	mov	r7, r1
 8007c1e:	4602      	mov	r2, r0
 8007c20:	460b      	mov	r3, r1
 8007c22:	4640      	mov	r0, r8
 8007c24:	4649      	mov	r1, r9
 8007c26:	f7f8 fb57 	bl	80002d8 <__aeabi_dsub>
 8007c2a:	4602      	mov	r2, r0
 8007c2c:	460b      	mov	r3, r1
 8007c2e:	4682      	mov	sl, r0
 8007c30:	468b      	mov	fp, r1
 8007c32:	4640      	mov	r0, r8
 8007c34:	4649      	mov	r1, r9
 8007c36:	f7f8 fb4f 	bl	80002d8 <__aeabi_dsub>
 8007c3a:	4632      	mov	r2, r6
 8007c3c:	463b      	mov	r3, r7
 8007c3e:	f7f8 fb4b 	bl	80002d8 <__aeabi_dsub>
 8007c42:	a31b      	add	r3, pc, #108	@ (adr r3, 8007cb0 <__ieee754_rem_pio2+0x318>)
 8007c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c48:	4606      	mov	r6, r0
 8007c4a:	460f      	mov	r7, r1
 8007c4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c50:	f7f8 fcfa 	bl	8000648 <__aeabi_dmul>
 8007c54:	4632      	mov	r2, r6
 8007c56:	463b      	mov	r3, r7
 8007c58:	f7f8 fb3e 	bl	80002d8 <__aeabi_dsub>
 8007c5c:	4606      	mov	r6, r0
 8007c5e:	460f      	mov	r7, r1
 8007c60:	e764      	b.n	8007b2c <__ieee754_rem_pio2+0x194>
 8007c62:	4b1b      	ldr	r3, [pc, #108]	@ (8007cd0 <__ieee754_rem_pio2+0x338>)
 8007c64:	4598      	cmp	r8, r3
 8007c66:	d935      	bls.n	8007cd4 <__ieee754_rem_pio2+0x33c>
 8007c68:	4632      	mov	r2, r6
 8007c6a:	463b      	mov	r3, r7
 8007c6c:	4630      	mov	r0, r6
 8007c6e:	4639      	mov	r1, r7
 8007c70:	f7f8 fb32 	bl	80002d8 <__aeabi_dsub>
 8007c74:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007c78:	e9c4 0100 	strd	r0, r1, [r4]
 8007c7c:	e69e      	b.n	80079bc <__ieee754_rem_pio2+0x24>
 8007c7e:	bf00      	nop
 8007c80:	54400000 	.word	0x54400000
 8007c84:	3ff921fb 	.word	0x3ff921fb
 8007c88:	1a626331 	.word	0x1a626331
 8007c8c:	3dd0b461 	.word	0x3dd0b461
 8007c90:	1a600000 	.word	0x1a600000
 8007c94:	3dd0b461 	.word	0x3dd0b461
 8007c98:	2e037073 	.word	0x2e037073
 8007c9c:	3ba3198a 	.word	0x3ba3198a
 8007ca0:	6dc9c883 	.word	0x6dc9c883
 8007ca4:	3fe45f30 	.word	0x3fe45f30
 8007ca8:	2e000000 	.word	0x2e000000
 8007cac:	3ba3198a 	.word	0x3ba3198a
 8007cb0:	252049c1 	.word	0x252049c1
 8007cb4:	397b839a 	.word	0x397b839a
 8007cb8:	3fe921fb 	.word	0x3fe921fb
 8007cbc:	4002d97b 	.word	0x4002d97b
 8007cc0:	3ff921fb 	.word	0x3ff921fb
 8007cc4:	413921fb 	.word	0x413921fb
 8007cc8:	3fe00000 	.word	0x3fe00000
 8007ccc:	08009b38 	.word	0x08009b38
 8007cd0:	7fefffff 	.word	0x7fefffff
 8007cd4:	ea4f 5528 	mov.w	r5, r8, asr #20
 8007cd8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8007cdc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8007ce0:	4630      	mov	r0, r6
 8007ce2:	460f      	mov	r7, r1
 8007ce4:	f7f8 ff60 	bl	8000ba8 <__aeabi_d2iz>
 8007ce8:	f7f8 fc44 	bl	8000574 <__aeabi_i2d>
 8007cec:	4602      	mov	r2, r0
 8007cee:	460b      	mov	r3, r1
 8007cf0:	4630      	mov	r0, r6
 8007cf2:	4639      	mov	r1, r7
 8007cf4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007cf8:	f7f8 faee 	bl	80002d8 <__aeabi_dsub>
 8007cfc:	4b22      	ldr	r3, [pc, #136]	@ (8007d88 <__ieee754_rem_pio2+0x3f0>)
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f7f8 fca2 	bl	8000648 <__aeabi_dmul>
 8007d04:	460f      	mov	r7, r1
 8007d06:	4606      	mov	r6, r0
 8007d08:	f7f8 ff4e 	bl	8000ba8 <__aeabi_d2iz>
 8007d0c:	f7f8 fc32 	bl	8000574 <__aeabi_i2d>
 8007d10:	4602      	mov	r2, r0
 8007d12:	460b      	mov	r3, r1
 8007d14:	4630      	mov	r0, r6
 8007d16:	4639      	mov	r1, r7
 8007d18:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007d1c:	f7f8 fadc 	bl	80002d8 <__aeabi_dsub>
 8007d20:	4b19      	ldr	r3, [pc, #100]	@ (8007d88 <__ieee754_rem_pio2+0x3f0>)
 8007d22:	2200      	movs	r2, #0
 8007d24:	f7f8 fc90 	bl	8000648 <__aeabi_dmul>
 8007d28:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8007d2c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8007d30:	f04f 0803 	mov.w	r8, #3
 8007d34:	2600      	movs	r6, #0
 8007d36:	2700      	movs	r7, #0
 8007d38:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8007d3c:	4632      	mov	r2, r6
 8007d3e:	463b      	mov	r3, r7
 8007d40:	46c2      	mov	sl, r8
 8007d42:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8007d46:	f7f8 fee7 	bl	8000b18 <__aeabi_dcmpeq>
 8007d4a:	2800      	cmp	r0, #0
 8007d4c:	d1f4      	bne.n	8007d38 <__ieee754_rem_pio2+0x3a0>
 8007d4e:	4b0f      	ldr	r3, [pc, #60]	@ (8007d8c <__ieee754_rem_pio2+0x3f4>)
 8007d50:	9301      	str	r3, [sp, #4]
 8007d52:	2302      	movs	r3, #2
 8007d54:	9300      	str	r3, [sp, #0]
 8007d56:	462a      	mov	r2, r5
 8007d58:	4653      	mov	r3, sl
 8007d5a:	4621      	mov	r1, r4
 8007d5c:	a806      	add	r0, sp, #24
 8007d5e:	f000 f9f7 	bl	8008150 <__kernel_rem_pio2>
 8007d62:	9b04      	ldr	r3, [sp, #16]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	4605      	mov	r5, r0
 8007d68:	f6bf ae53 	bge.w	8007a12 <__ieee754_rem_pio2+0x7a>
 8007d6c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8007d70:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007d74:	e9c4 2300 	strd	r2, r3, [r4]
 8007d78:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8007d7c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007d80:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8007d84:	e740      	b.n	8007c08 <__ieee754_rem_pio2+0x270>
 8007d86:	bf00      	nop
 8007d88:	41700000 	.word	0x41700000
 8007d8c:	08009bb8 	.word	0x08009bb8

08007d90 <fabs>:
 8007d90:	ec51 0b10 	vmov	r0, r1, d0
 8007d94:	4602      	mov	r2, r0
 8007d96:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007d9a:	ec43 2b10 	vmov	d0, r2, r3
 8007d9e:	4770      	bx	lr

08007da0 <__kernel_cosf>:
 8007da0:	ee10 3a10 	vmov	r3, s0
 8007da4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007da8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8007dac:	eef0 6a40 	vmov.f32	s13, s0
 8007db0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8007db4:	d204      	bcs.n	8007dc0 <__kernel_cosf+0x20>
 8007db6:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8007dba:	ee17 2a90 	vmov	r2, s15
 8007dbe:	b342      	cbz	r2, 8007e12 <__kernel_cosf+0x72>
 8007dc0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8007dc4:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8007e30 <__kernel_cosf+0x90>
 8007dc8:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8007e34 <__kernel_cosf+0x94>
 8007dcc:	4a1a      	ldr	r2, [pc, #104]	@ (8007e38 <__kernel_cosf+0x98>)
 8007dce:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8007e3c <__kernel_cosf+0x9c>
 8007dd8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007ddc:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8007e40 <__kernel_cosf+0xa0>
 8007de0:	eea7 6a87 	vfma.f32	s12, s15, s14
 8007de4:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8007e44 <__kernel_cosf+0xa4>
 8007de8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007dec:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8007e48 <__kernel_cosf+0xa8>
 8007df0:	eea7 6a87 	vfma.f32	s12, s15, s14
 8007df4:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8007df8:	ee26 6a07 	vmul.f32	s12, s12, s14
 8007dfc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007e00:	eee7 0a06 	vfma.f32	s1, s14, s12
 8007e04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e08:	d804      	bhi.n	8007e14 <__kernel_cosf+0x74>
 8007e0a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8007e0e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007e12:	4770      	bx	lr
 8007e14:	4a0d      	ldr	r2, [pc, #52]	@ (8007e4c <__kernel_cosf+0xac>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	bf9a      	itte	ls
 8007e1a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8007e1e:	ee07 3a10 	vmovls	s14, r3
 8007e22:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8007e26:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007e2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007e2e:	e7ec      	b.n	8007e0a <__kernel_cosf+0x6a>
 8007e30:	ad47d74e 	.word	0xad47d74e
 8007e34:	310f74f6 	.word	0x310f74f6
 8007e38:	3e999999 	.word	0x3e999999
 8007e3c:	b493f27c 	.word	0xb493f27c
 8007e40:	37d00d01 	.word	0x37d00d01
 8007e44:	bab60b61 	.word	0xbab60b61
 8007e48:	3d2aaaab 	.word	0x3d2aaaab
 8007e4c:	3f480000 	.word	0x3f480000

08007e50 <__kernel_sinf>:
 8007e50:	ee10 3a10 	vmov	r3, s0
 8007e54:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007e58:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8007e5c:	d204      	bcs.n	8007e68 <__kernel_sinf+0x18>
 8007e5e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007e62:	ee17 3a90 	vmov	r3, s15
 8007e66:	b35b      	cbz	r3, 8007ec0 <__kernel_sinf+0x70>
 8007e68:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007e6c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8007ec4 <__kernel_sinf+0x74>
 8007e70:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8007ec8 <__kernel_sinf+0x78>
 8007e74:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007e78:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8007ecc <__kernel_sinf+0x7c>
 8007e7c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007e80:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8007ed0 <__kernel_sinf+0x80>
 8007e84:	eea7 6a87 	vfma.f32	s12, s15, s14
 8007e88:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8007ed4 <__kernel_sinf+0x84>
 8007e8c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8007e90:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007e94:	b930      	cbnz	r0, 8007ea4 <__kernel_sinf+0x54>
 8007e96:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8007ed8 <__kernel_sinf+0x88>
 8007e9a:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007e9e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8007ea2:	4770      	bx	lr
 8007ea4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8007ea8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8007eac:	eee0 7a86 	vfma.f32	s15, s1, s12
 8007eb0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8007eb4:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8007edc <__kernel_sinf+0x8c>
 8007eb8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8007ebc:	ee30 0a60 	vsub.f32	s0, s0, s1
 8007ec0:	4770      	bx	lr
 8007ec2:	bf00      	nop
 8007ec4:	2f2ec9d3 	.word	0x2f2ec9d3
 8007ec8:	b2d72f34 	.word	0xb2d72f34
 8007ecc:	3638ef1b 	.word	0x3638ef1b
 8007ed0:	b9500d01 	.word	0xb9500d01
 8007ed4:	3c088889 	.word	0x3c088889
 8007ed8:	be2aaaab 	.word	0xbe2aaaab
 8007edc:	3e2aaaab 	.word	0x3e2aaaab

08007ee0 <__ieee754_rem_pio2f>:
 8007ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ee2:	ee10 6a10 	vmov	r6, s0
 8007ee6:	4b88      	ldr	r3, [pc, #544]	@ (8008108 <__ieee754_rem_pio2f+0x228>)
 8007ee8:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8007eec:	429d      	cmp	r5, r3
 8007eee:	b087      	sub	sp, #28
 8007ef0:	4604      	mov	r4, r0
 8007ef2:	d805      	bhi.n	8007f00 <__ieee754_rem_pio2f+0x20>
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	ed80 0a00 	vstr	s0, [r0]
 8007efa:	6043      	str	r3, [r0, #4]
 8007efc:	2000      	movs	r0, #0
 8007efe:	e022      	b.n	8007f46 <__ieee754_rem_pio2f+0x66>
 8007f00:	4b82      	ldr	r3, [pc, #520]	@ (800810c <__ieee754_rem_pio2f+0x22c>)
 8007f02:	429d      	cmp	r5, r3
 8007f04:	d83a      	bhi.n	8007f7c <__ieee754_rem_pio2f+0x9c>
 8007f06:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8007f0a:	2e00      	cmp	r6, #0
 8007f0c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8008110 <__ieee754_rem_pio2f+0x230>
 8007f10:	4a80      	ldr	r2, [pc, #512]	@ (8008114 <__ieee754_rem_pio2f+0x234>)
 8007f12:	f023 030f 	bic.w	r3, r3, #15
 8007f16:	dd18      	ble.n	8007f4a <__ieee754_rem_pio2f+0x6a>
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	ee70 7a47 	vsub.f32	s15, s0, s14
 8007f1e:	bf09      	itett	eq
 8007f20:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8008118 <__ieee754_rem_pio2f+0x238>
 8007f24:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800811c <__ieee754_rem_pio2f+0x23c>
 8007f28:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8008120 <__ieee754_rem_pio2f+0x240>
 8007f2c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8007f30:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8007f34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007f38:	ed80 7a00 	vstr	s14, [r0]
 8007f3c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007f40:	edc0 7a01 	vstr	s15, [r0, #4]
 8007f44:	2001      	movs	r0, #1
 8007f46:	b007      	add	sp, #28
 8007f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8007f50:	bf09      	itett	eq
 8007f52:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8008118 <__ieee754_rem_pio2f+0x238>
 8007f56:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800811c <__ieee754_rem_pio2f+0x23c>
 8007f5a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8008120 <__ieee754_rem_pio2f+0x240>
 8007f5e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8007f62:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007f66:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007f6a:	ed80 7a00 	vstr	s14, [r0]
 8007f6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f72:	edc0 7a01 	vstr	s15, [r0, #4]
 8007f76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f7a:	e7e4      	b.n	8007f46 <__ieee754_rem_pio2f+0x66>
 8007f7c:	4b69      	ldr	r3, [pc, #420]	@ (8008124 <__ieee754_rem_pio2f+0x244>)
 8007f7e:	429d      	cmp	r5, r3
 8007f80:	d873      	bhi.n	800806a <__ieee754_rem_pio2f+0x18a>
 8007f82:	f000 f8dd 	bl	8008140 <fabsf>
 8007f86:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8008128 <__ieee754_rem_pio2f+0x248>
 8007f8a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007f8e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007f92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007f96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007f9a:	ee17 0a90 	vmov	r0, s15
 8007f9e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8008110 <__ieee754_rem_pio2f+0x230>
 8007fa2:	eea7 0a67 	vfms.f32	s0, s14, s15
 8007fa6:	281f      	cmp	r0, #31
 8007fa8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800811c <__ieee754_rem_pio2f+0x23c>
 8007fac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fb0:	eeb1 6a47 	vneg.f32	s12, s14
 8007fb4:	ee70 6a67 	vsub.f32	s13, s0, s15
 8007fb8:	ee16 1a90 	vmov	r1, s13
 8007fbc:	dc09      	bgt.n	8007fd2 <__ieee754_rem_pio2f+0xf2>
 8007fbe:	4a5b      	ldr	r2, [pc, #364]	@ (800812c <__ieee754_rem_pio2f+0x24c>)
 8007fc0:	1e47      	subs	r7, r0, #1
 8007fc2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8007fc6:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8007fca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d107      	bne.n	8007fe2 <__ieee754_rem_pio2f+0x102>
 8007fd2:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8007fd6:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8007fda:	2a08      	cmp	r2, #8
 8007fdc:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8007fe0:	dc14      	bgt.n	800800c <__ieee754_rem_pio2f+0x12c>
 8007fe2:	6021      	str	r1, [r4, #0]
 8007fe4:	ed94 7a00 	vldr	s14, [r4]
 8007fe8:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007fec:	2e00      	cmp	r6, #0
 8007fee:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007ff2:	ed84 0a01 	vstr	s0, [r4, #4]
 8007ff6:	daa6      	bge.n	8007f46 <__ieee754_rem_pio2f+0x66>
 8007ff8:	eeb1 7a47 	vneg.f32	s14, s14
 8007ffc:	eeb1 0a40 	vneg.f32	s0, s0
 8008000:	ed84 7a00 	vstr	s14, [r4]
 8008004:	ed84 0a01 	vstr	s0, [r4, #4]
 8008008:	4240      	negs	r0, r0
 800800a:	e79c      	b.n	8007f46 <__ieee754_rem_pio2f+0x66>
 800800c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8008118 <__ieee754_rem_pio2f+0x238>
 8008010:	eef0 6a40 	vmov.f32	s13, s0
 8008014:	eee6 6a25 	vfma.f32	s13, s12, s11
 8008018:	ee70 7a66 	vsub.f32	s15, s0, s13
 800801c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8008020:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008120 <__ieee754_rem_pio2f+0x240>
 8008024:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8008028:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800802c:	ee15 2a90 	vmov	r2, s11
 8008030:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8008034:	1a5b      	subs	r3, r3, r1
 8008036:	2b19      	cmp	r3, #25
 8008038:	dc04      	bgt.n	8008044 <__ieee754_rem_pio2f+0x164>
 800803a:	edc4 5a00 	vstr	s11, [r4]
 800803e:	eeb0 0a66 	vmov.f32	s0, s13
 8008042:	e7cf      	b.n	8007fe4 <__ieee754_rem_pio2f+0x104>
 8008044:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8008130 <__ieee754_rem_pio2f+0x250>
 8008048:	eeb0 0a66 	vmov.f32	s0, s13
 800804c:	eea6 0a25 	vfma.f32	s0, s12, s11
 8008050:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8008054:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8008134 <__ieee754_rem_pio2f+0x254>
 8008058:	eee6 7a25 	vfma.f32	s15, s12, s11
 800805c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8008060:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008064:	ed84 7a00 	vstr	s14, [r4]
 8008068:	e7bc      	b.n	8007fe4 <__ieee754_rem_pio2f+0x104>
 800806a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800806e:	d306      	bcc.n	800807e <__ieee754_rem_pio2f+0x19e>
 8008070:	ee70 7a40 	vsub.f32	s15, s0, s0
 8008074:	edc0 7a01 	vstr	s15, [r0, #4]
 8008078:	edc0 7a00 	vstr	s15, [r0]
 800807c:	e73e      	b.n	8007efc <__ieee754_rem_pio2f+0x1c>
 800807e:	15ea      	asrs	r2, r5, #23
 8008080:	3a86      	subs	r2, #134	@ 0x86
 8008082:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8008086:	ee07 3a90 	vmov	s15, r3
 800808a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800808e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8008138 <__ieee754_rem_pio2f+0x258>
 8008092:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008096:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800809a:	ed8d 7a03 	vstr	s14, [sp, #12]
 800809e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80080a2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80080a6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80080aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80080ae:	ed8d 7a04 	vstr	s14, [sp, #16]
 80080b2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80080b6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80080ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080be:	edcd 7a05 	vstr	s15, [sp, #20]
 80080c2:	d11e      	bne.n	8008102 <__ieee754_rem_pio2f+0x222>
 80080c4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80080c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080cc:	bf0c      	ite	eq
 80080ce:	2301      	moveq	r3, #1
 80080d0:	2302      	movne	r3, #2
 80080d2:	491a      	ldr	r1, [pc, #104]	@ (800813c <__ieee754_rem_pio2f+0x25c>)
 80080d4:	9101      	str	r1, [sp, #4]
 80080d6:	2102      	movs	r1, #2
 80080d8:	9100      	str	r1, [sp, #0]
 80080da:	a803      	add	r0, sp, #12
 80080dc:	4621      	mov	r1, r4
 80080de:	f000 fb8f 	bl	8008800 <__kernel_rem_pio2f>
 80080e2:	2e00      	cmp	r6, #0
 80080e4:	f6bf af2f 	bge.w	8007f46 <__ieee754_rem_pio2f+0x66>
 80080e8:	edd4 7a00 	vldr	s15, [r4]
 80080ec:	eef1 7a67 	vneg.f32	s15, s15
 80080f0:	edc4 7a00 	vstr	s15, [r4]
 80080f4:	edd4 7a01 	vldr	s15, [r4, #4]
 80080f8:	eef1 7a67 	vneg.f32	s15, s15
 80080fc:	edc4 7a01 	vstr	s15, [r4, #4]
 8008100:	e782      	b.n	8008008 <__ieee754_rem_pio2f+0x128>
 8008102:	2303      	movs	r3, #3
 8008104:	e7e5      	b.n	80080d2 <__ieee754_rem_pio2f+0x1f2>
 8008106:	bf00      	nop
 8008108:	3f490fd8 	.word	0x3f490fd8
 800810c:	4016cbe3 	.word	0x4016cbe3
 8008110:	3fc90f80 	.word	0x3fc90f80
 8008114:	3fc90fd0 	.word	0x3fc90fd0
 8008118:	37354400 	.word	0x37354400
 800811c:	37354443 	.word	0x37354443
 8008120:	2e85a308 	.word	0x2e85a308
 8008124:	43490f80 	.word	0x43490f80
 8008128:	3f22f984 	.word	0x3f22f984
 800812c:	08009cc0 	.word	0x08009cc0
 8008130:	2e85a300 	.word	0x2e85a300
 8008134:	248d3132 	.word	0x248d3132
 8008138:	43800000 	.word	0x43800000
 800813c:	08009d40 	.word	0x08009d40

08008140 <fabsf>:
 8008140:	ee10 3a10 	vmov	r3, s0
 8008144:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008148:	ee00 3a10 	vmov	s0, r3
 800814c:	4770      	bx	lr
	...

08008150 <__kernel_rem_pio2>:
 8008150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008154:	ed2d 8b02 	vpush	{d8}
 8008158:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800815c:	f112 0f14 	cmn.w	r2, #20
 8008160:	9306      	str	r3, [sp, #24]
 8008162:	9104      	str	r1, [sp, #16]
 8008164:	4bbe      	ldr	r3, [pc, #760]	@ (8008460 <__kernel_rem_pio2+0x310>)
 8008166:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8008168:	9008      	str	r0, [sp, #32]
 800816a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800816e:	9300      	str	r3, [sp, #0]
 8008170:	9b06      	ldr	r3, [sp, #24]
 8008172:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8008176:	bfa8      	it	ge
 8008178:	1ed4      	subge	r4, r2, #3
 800817a:	9305      	str	r3, [sp, #20]
 800817c:	bfb2      	itee	lt
 800817e:	2400      	movlt	r4, #0
 8008180:	2318      	movge	r3, #24
 8008182:	fb94 f4f3 	sdivge	r4, r4, r3
 8008186:	f06f 0317 	mvn.w	r3, #23
 800818a:	fb04 3303 	mla	r3, r4, r3, r3
 800818e:	eb03 0b02 	add.w	fp, r3, r2
 8008192:	9b00      	ldr	r3, [sp, #0]
 8008194:	9a05      	ldr	r2, [sp, #20]
 8008196:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8008450 <__kernel_rem_pio2+0x300>
 800819a:	eb03 0802 	add.w	r8, r3, r2
 800819e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80081a0:	1aa7      	subs	r7, r4, r2
 80081a2:	ae20      	add	r6, sp, #128	@ 0x80
 80081a4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80081a8:	2500      	movs	r5, #0
 80081aa:	4545      	cmp	r5, r8
 80081ac:	dd13      	ble.n	80081d6 <__kernel_rem_pio2+0x86>
 80081ae:	9b06      	ldr	r3, [sp, #24]
 80081b0:	aa20      	add	r2, sp, #128	@ 0x80
 80081b2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80081b6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 80081ba:	f04f 0800 	mov.w	r8, #0
 80081be:	9b00      	ldr	r3, [sp, #0]
 80081c0:	4598      	cmp	r8, r3
 80081c2:	dc31      	bgt.n	8008228 <__kernel_rem_pio2+0xd8>
 80081c4:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8008450 <__kernel_rem_pio2+0x300>
 80081c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80081cc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80081d0:	462f      	mov	r7, r5
 80081d2:	2600      	movs	r6, #0
 80081d4:	e01b      	b.n	800820e <__kernel_rem_pio2+0xbe>
 80081d6:	42ef      	cmn	r7, r5
 80081d8:	d407      	bmi.n	80081ea <__kernel_rem_pio2+0x9a>
 80081da:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80081de:	f7f8 f9c9 	bl	8000574 <__aeabi_i2d>
 80081e2:	e8e6 0102 	strd	r0, r1, [r6], #8
 80081e6:	3501      	adds	r5, #1
 80081e8:	e7df      	b.n	80081aa <__kernel_rem_pio2+0x5a>
 80081ea:	ec51 0b18 	vmov	r0, r1, d8
 80081ee:	e7f8      	b.n	80081e2 <__kernel_rem_pio2+0x92>
 80081f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081f4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80081f8:	f7f8 fa26 	bl	8000648 <__aeabi_dmul>
 80081fc:	4602      	mov	r2, r0
 80081fe:	460b      	mov	r3, r1
 8008200:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008204:	f7f8 f86a 	bl	80002dc <__adddf3>
 8008208:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800820c:	3601      	adds	r6, #1
 800820e:	9b05      	ldr	r3, [sp, #20]
 8008210:	429e      	cmp	r6, r3
 8008212:	f1a7 0708 	sub.w	r7, r7, #8
 8008216:	ddeb      	ble.n	80081f0 <__kernel_rem_pio2+0xa0>
 8008218:	ed9d 7b02 	vldr	d7, [sp, #8]
 800821c:	f108 0801 	add.w	r8, r8, #1
 8008220:	ecaa 7b02 	vstmia	sl!, {d7}
 8008224:	3508      	adds	r5, #8
 8008226:	e7ca      	b.n	80081be <__kernel_rem_pio2+0x6e>
 8008228:	9b00      	ldr	r3, [sp, #0]
 800822a:	f8dd 8000 	ldr.w	r8, [sp]
 800822e:	aa0c      	add	r2, sp, #48	@ 0x30
 8008230:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008234:	930a      	str	r3, [sp, #40]	@ 0x28
 8008236:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8008238:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800823c:	9309      	str	r3, [sp, #36]	@ 0x24
 800823e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8008242:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008244:	ab98      	add	r3, sp, #608	@ 0x260
 8008246:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800824a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800824e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008252:	ac0c      	add	r4, sp, #48	@ 0x30
 8008254:	ab70      	add	r3, sp, #448	@ 0x1c0
 8008256:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800825a:	46a1      	mov	r9, r4
 800825c:	46c2      	mov	sl, r8
 800825e:	f1ba 0f00 	cmp.w	sl, #0
 8008262:	f1a5 0508 	sub.w	r5, r5, #8
 8008266:	dc77      	bgt.n	8008358 <__kernel_rem_pio2+0x208>
 8008268:	4658      	mov	r0, fp
 800826a:	ed9d 0b02 	vldr	d0, [sp, #8]
 800826e:	f7fd f8c7 	bl	8005400 <scalbn>
 8008272:	ec57 6b10 	vmov	r6, r7, d0
 8008276:	2200      	movs	r2, #0
 8008278:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800827c:	4630      	mov	r0, r6
 800827e:	4639      	mov	r1, r7
 8008280:	f7f8 f9e2 	bl	8000648 <__aeabi_dmul>
 8008284:	ec41 0b10 	vmov	d0, r0, r1
 8008288:	f000 fd2e 	bl	8008ce8 <floor>
 800828c:	4b75      	ldr	r3, [pc, #468]	@ (8008464 <__kernel_rem_pio2+0x314>)
 800828e:	ec51 0b10 	vmov	r0, r1, d0
 8008292:	2200      	movs	r2, #0
 8008294:	f7f8 f9d8 	bl	8000648 <__aeabi_dmul>
 8008298:	4602      	mov	r2, r0
 800829a:	460b      	mov	r3, r1
 800829c:	4630      	mov	r0, r6
 800829e:	4639      	mov	r1, r7
 80082a0:	f7f8 f81a 	bl	80002d8 <__aeabi_dsub>
 80082a4:	460f      	mov	r7, r1
 80082a6:	4606      	mov	r6, r0
 80082a8:	f7f8 fc7e 	bl	8000ba8 <__aeabi_d2iz>
 80082ac:	9002      	str	r0, [sp, #8]
 80082ae:	f7f8 f961 	bl	8000574 <__aeabi_i2d>
 80082b2:	4602      	mov	r2, r0
 80082b4:	460b      	mov	r3, r1
 80082b6:	4630      	mov	r0, r6
 80082b8:	4639      	mov	r1, r7
 80082ba:	f7f8 f80d 	bl	80002d8 <__aeabi_dsub>
 80082be:	f1bb 0f00 	cmp.w	fp, #0
 80082c2:	4606      	mov	r6, r0
 80082c4:	460f      	mov	r7, r1
 80082c6:	dd6c      	ble.n	80083a2 <__kernel_rem_pio2+0x252>
 80082c8:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 80082cc:	ab0c      	add	r3, sp, #48	@ 0x30
 80082ce:	9d02      	ldr	r5, [sp, #8]
 80082d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80082d4:	f1cb 0018 	rsb	r0, fp, #24
 80082d8:	fa43 f200 	asr.w	r2, r3, r0
 80082dc:	4415      	add	r5, r2
 80082de:	4082      	lsls	r2, r0
 80082e0:	1a9b      	subs	r3, r3, r2
 80082e2:	aa0c      	add	r2, sp, #48	@ 0x30
 80082e4:	9502      	str	r5, [sp, #8]
 80082e6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80082ea:	f1cb 0217 	rsb	r2, fp, #23
 80082ee:	fa43 f902 	asr.w	r9, r3, r2
 80082f2:	f1b9 0f00 	cmp.w	r9, #0
 80082f6:	dd64      	ble.n	80083c2 <__kernel_rem_pio2+0x272>
 80082f8:	9b02      	ldr	r3, [sp, #8]
 80082fa:	2200      	movs	r2, #0
 80082fc:	3301      	adds	r3, #1
 80082fe:	9302      	str	r3, [sp, #8]
 8008300:	4615      	mov	r5, r2
 8008302:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8008306:	4590      	cmp	r8, r2
 8008308:	f300 80b8 	bgt.w	800847c <__kernel_rem_pio2+0x32c>
 800830c:	f1bb 0f00 	cmp.w	fp, #0
 8008310:	dd07      	ble.n	8008322 <__kernel_rem_pio2+0x1d2>
 8008312:	f1bb 0f01 	cmp.w	fp, #1
 8008316:	f000 80bf 	beq.w	8008498 <__kernel_rem_pio2+0x348>
 800831a:	f1bb 0f02 	cmp.w	fp, #2
 800831e:	f000 80c6 	beq.w	80084ae <__kernel_rem_pio2+0x35e>
 8008322:	f1b9 0f02 	cmp.w	r9, #2
 8008326:	d14c      	bne.n	80083c2 <__kernel_rem_pio2+0x272>
 8008328:	4632      	mov	r2, r6
 800832a:	463b      	mov	r3, r7
 800832c:	494e      	ldr	r1, [pc, #312]	@ (8008468 <__kernel_rem_pio2+0x318>)
 800832e:	2000      	movs	r0, #0
 8008330:	f7f7 ffd2 	bl	80002d8 <__aeabi_dsub>
 8008334:	4606      	mov	r6, r0
 8008336:	460f      	mov	r7, r1
 8008338:	2d00      	cmp	r5, #0
 800833a:	d042      	beq.n	80083c2 <__kernel_rem_pio2+0x272>
 800833c:	4658      	mov	r0, fp
 800833e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8008458 <__kernel_rem_pio2+0x308>
 8008342:	f7fd f85d 	bl	8005400 <scalbn>
 8008346:	4630      	mov	r0, r6
 8008348:	4639      	mov	r1, r7
 800834a:	ec53 2b10 	vmov	r2, r3, d0
 800834e:	f7f7 ffc3 	bl	80002d8 <__aeabi_dsub>
 8008352:	4606      	mov	r6, r0
 8008354:	460f      	mov	r7, r1
 8008356:	e034      	b.n	80083c2 <__kernel_rem_pio2+0x272>
 8008358:	4b44      	ldr	r3, [pc, #272]	@ (800846c <__kernel_rem_pio2+0x31c>)
 800835a:	2200      	movs	r2, #0
 800835c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008360:	f7f8 f972 	bl	8000648 <__aeabi_dmul>
 8008364:	f7f8 fc20 	bl	8000ba8 <__aeabi_d2iz>
 8008368:	f7f8 f904 	bl	8000574 <__aeabi_i2d>
 800836c:	4b40      	ldr	r3, [pc, #256]	@ (8008470 <__kernel_rem_pio2+0x320>)
 800836e:	2200      	movs	r2, #0
 8008370:	4606      	mov	r6, r0
 8008372:	460f      	mov	r7, r1
 8008374:	f7f8 f968 	bl	8000648 <__aeabi_dmul>
 8008378:	4602      	mov	r2, r0
 800837a:	460b      	mov	r3, r1
 800837c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008380:	f7f7 ffaa 	bl	80002d8 <__aeabi_dsub>
 8008384:	f7f8 fc10 	bl	8000ba8 <__aeabi_d2iz>
 8008388:	e9d5 2300 	ldrd	r2, r3, [r5]
 800838c:	f849 0b04 	str.w	r0, [r9], #4
 8008390:	4639      	mov	r1, r7
 8008392:	4630      	mov	r0, r6
 8008394:	f7f7 ffa2 	bl	80002dc <__adddf3>
 8008398:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800839c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083a0:	e75d      	b.n	800825e <__kernel_rem_pio2+0x10e>
 80083a2:	d107      	bne.n	80083b4 <__kernel_rem_pio2+0x264>
 80083a4:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 80083a8:	aa0c      	add	r2, sp, #48	@ 0x30
 80083aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80083ae:	ea4f 59e3 	mov.w	r9, r3, asr #23
 80083b2:	e79e      	b.n	80082f2 <__kernel_rem_pio2+0x1a2>
 80083b4:	4b2f      	ldr	r3, [pc, #188]	@ (8008474 <__kernel_rem_pio2+0x324>)
 80083b6:	2200      	movs	r2, #0
 80083b8:	f7f8 fbcc 	bl	8000b54 <__aeabi_dcmpge>
 80083bc:	2800      	cmp	r0, #0
 80083be:	d143      	bne.n	8008448 <__kernel_rem_pio2+0x2f8>
 80083c0:	4681      	mov	r9, r0
 80083c2:	2200      	movs	r2, #0
 80083c4:	2300      	movs	r3, #0
 80083c6:	4630      	mov	r0, r6
 80083c8:	4639      	mov	r1, r7
 80083ca:	f7f8 fba5 	bl	8000b18 <__aeabi_dcmpeq>
 80083ce:	2800      	cmp	r0, #0
 80083d0:	f000 80bf 	beq.w	8008552 <__kernel_rem_pio2+0x402>
 80083d4:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 80083d8:	2200      	movs	r2, #0
 80083da:	9900      	ldr	r1, [sp, #0]
 80083dc:	428b      	cmp	r3, r1
 80083de:	da6e      	bge.n	80084be <__kernel_rem_pio2+0x36e>
 80083e0:	2a00      	cmp	r2, #0
 80083e2:	f000 8089 	beq.w	80084f8 <__kernel_rem_pio2+0x3a8>
 80083e6:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80083ea:	ab0c      	add	r3, sp, #48	@ 0x30
 80083ec:	f1ab 0b18 	sub.w	fp, fp, #24
 80083f0:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d0f6      	beq.n	80083e6 <__kernel_rem_pio2+0x296>
 80083f8:	4658      	mov	r0, fp
 80083fa:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8008458 <__kernel_rem_pio2+0x308>
 80083fe:	f7fc ffff 	bl	8005400 <scalbn>
 8008402:	f108 0301 	add.w	r3, r8, #1
 8008406:	00da      	lsls	r2, r3, #3
 8008408:	9205      	str	r2, [sp, #20]
 800840a:	ec55 4b10 	vmov	r4, r5, d0
 800840e:	aa70      	add	r2, sp, #448	@ 0x1c0
 8008410:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800846c <__kernel_rem_pio2+0x31c>
 8008414:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8008418:	4646      	mov	r6, r8
 800841a:	f04f 0a00 	mov.w	sl, #0
 800841e:	2e00      	cmp	r6, #0
 8008420:	f280 80cf 	bge.w	80085c2 <__kernel_rem_pio2+0x472>
 8008424:	4644      	mov	r4, r8
 8008426:	2c00      	cmp	r4, #0
 8008428:	f2c0 80fd 	blt.w	8008626 <__kernel_rem_pio2+0x4d6>
 800842c:	4b12      	ldr	r3, [pc, #72]	@ (8008478 <__kernel_rem_pio2+0x328>)
 800842e:	461f      	mov	r7, r3
 8008430:	ab70      	add	r3, sp, #448	@ 0x1c0
 8008432:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008436:	9306      	str	r3, [sp, #24]
 8008438:	f04f 0a00 	mov.w	sl, #0
 800843c:	f04f 0b00 	mov.w	fp, #0
 8008440:	2600      	movs	r6, #0
 8008442:	eba8 0504 	sub.w	r5, r8, r4
 8008446:	e0e2      	b.n	800860e <__kernel_rem_pio2+0x4be>
 8008448:	f04f 0902 	mov.w	r9, #2
 800844c:	e754      	b.n	80082f8 <__kernel_rem_pio2+0x1a8>
 800844e:	bf00      	nop
	...
 800845c:	3ff00000 	.word	0x3ff00000
 8008460:	0800a098 	.word	0x0800a098
 8008464:	40200000 	.word	0x40200000
 8008468:	3ff00000 	.word	0x3ff00000
 800846c:	3e700000 	.word	0x3e700000
 8008470:	41700000 	.word	0x41700000
 8008474:	3fe00000 	.word	0x3fe00000
 8008478:	0800a058 	.word	0x0800a058
 800847c:	f854 3b04 	ldr.w	r3, [r4], #4
 8008480:	b945      	cbnz	r5, 8008494 <__kernel_rem_pio2+0x344>
 8008482:	b123      	cbz	r3, 800848e <__kernel_rem_pio2+0x33e>
 8008484:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8008488:	f844 3c04 	str.w	r3, [r4, #-4]
 800848c:	2301      	movs	r3, #1
 800848e:	3201      	adds	r2, #1
 8008490:	461d      	mov	r5, r3
 8008492:	e738      	b.n	8008306 <__kernel_rem_pio2+0x1b6>
 8008494:	1acb      	subs	r3, r1, r3
 8008496:	e7f7      	b.n	8008488 <__kernel_rem_pio2+0x338>
 8008498:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800849c:	ab0c      	add	r3, sp, #48	@ 0x30
 800849e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084a2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80084a6:	a90c      	add	r1, sp, #48	@ 0x30
 80084a8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80084ac:	e739      	b.n	8008322 <__kernel_rem_pio2+0x1d2>
 80084ae:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 80084b2:	ab0c      	add	r3, sp, #48	@ 0x30
 80084b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084b8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80084bc:	e7f3      	b.n	80084a6 <__kernel_rem_pio2+0x356>
 80084be:	a90c      	add	r1, sp, #48	@ 0x30
 80084c0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80084c4:	3b01      	subs	r3, #1
 80084c6:	430a      	orrs	r2, r1
 80084c8:	e787      	b.n	80083da <__kernel_rem_pio2+0x28a>
 80084ca:	3401      	adds	r4, #1
 80084cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80084d0:	2a00      	cmp	r2, #0
 80084d2:	d0fa      	beq.n	80084ca <__kernel_rem_pio2+0x37a>
 80084d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084d6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80084da:	eb0d 0503 	add.w	r5, sp, r3
 80084de:	9b06      	ldr	r3, [sp, #24]
 80084e0:	aa20      	add	r2, sp, #128	@ 0x80
 80084e2:	4443      	add	r3, r8
 80084e4:	f108 0701 	add.w	r7, r8, #1
 80084e8:	3d98      	subs	r5, #152	@ 0x98
 80084ea:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 80084ee:	4444      	add	r4, r8
 80084f0:	42bc      	cmp	r4, r7
 80084f2:	da04      	bge.n	80084fe <__kernel_rem_pio2+0x3ae>
 80084f4:	46a0      	mov	r8, r4
 80084f6:	e6a2      	b.n	800823e <__kernel_rem_pio2+0xee>
 80084f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084fa:	2401      	movs	r4, #1
 80084fc:	e7e6      	b.n	80084cc <__kernel_rem_pio2+0x37c>
 80084fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008500:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8008504:	f7f8 f836 	bl	8000574 <__aeabi_i2d>
 8008508:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 80087d0 <__kernel_rem_pio2+0x680>
 800850c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008510:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008514:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008518:	46b2      	mov	sl, r6
 800851a:	f04f 0800 	mov.w	r8, #0
 800851e:	9b05      	ldr	r3, [sp, #20]
 8008520:	4598      	cmp	r8, r3
 8008522:	dd05      	ble.n	8008530 <__kernel_rem_pio2+0x3e0>
 8008524:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008528:	3701      	adds	r7, #1
 800852a:	eca5 7b02 	vstmia	r5!, {d7}
 800852e:	e7df      	b.n	80084f0 <__kernel_rem_pio2+0x3a0>
 8008530:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8008534:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008538:	f7f8 f886 	bl	8000648 <__aeabi_dmul>
 800853c:	4602      	mov	r2, r0
 800853e:	460b      	mov	r3, r1
 8008540:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008544:	f7f7 feca 	bl	80002dc <__adddf3>
 8008548:	f108 0801 	add.w	r8, r8, #1
 800854c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008550:	e7e5      	b.n	800851e <__kernel_rem_pio2+0x3ce>
 8008552:	f1cb 0000 	rsb	r0, fp, #0
 8008556:	ec47 6b10 	vmov	d0, r6, r7
 800855a:	f7fc ff51 	bl	8005400 <scalbn>
 800855e:	ec55 4b10 	vmov	r4, r5, d0
 8008562:	4b9d      	ldr	r3, [pc, #628]	@ (80087d8 <__kernel_rem_pio2+0x688>)
 8008564:	2200      	movs	r2, #0
 8008566:	4620      	mov	r0, r4
 8008568:	4629      	mov	r1, r5
 800856a:	f7f8 faf3 	bl	8000b54 <__aeabi_dcmpge>
 800856e:	b300      	cbz	r0, 80085b2 <__kernel_rem_pio2+0x462>
 8008570:	4b9a      	ldr	r3, [pc, #616]	@ (80087dc <__kernel_rem_pio2+0x68c>)
 8008572:	2200      	movs	r2, #0
 8008574:	4620      	mov	r0, r4
 8008576:	4629      	mov	r1, r5
 8008578:	f7f8 f866 	bl	8000648 <__aeabi_dmul>
 800857c:	f7f8 fb14 	bl	8000ba8 <__aeabi_d2iz>
 8008580:	4606      	mov	r6, r0
 8008582:	f7f7 fff7 	bl	8000574 <__aeabi_i2d>
 8008586:	4b94      	ldr	r3, [pc, #592]	@ (80087d8 <__kernel_rem_pio2+0x688>)
 8008588:	2200      	movs	r2, #0
 800858a:	f7f8 f85d 	bl	8000648 <__aeabi_dmul>
 800858e:	460b      	mov	r3, r1
 8008590:	4602      	mov	r2, r0
 8008592:	4629      	mov	r1, r5
 8008594:	4620      	mov	r0, r4
 8008596:	f7f7 fe9f 	bl	80002d8 <__aeabi_dsub>
 800859a:	f7f8 fb05 	bl	8000ba8 <__aeabi_d2iz>
 800859e:	ab0c      	add	r3, sp, #48	@ 0x30
 80085a0:	f10b 0b18 	add.w	fp, fp, #24
 80085a4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80085a8:	f108 0801 	add.w	r8, r8, #1
 80085ac:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 80085b0:	e722      	b.n	80083f8 <__kernel_rem_pio2+0x2a8>
 80085b2:	4620      	mov	r0, r4
 80085b4:	4629      	mov	r1, r5
 80085b6:	f7f8 faf7 	bl	8000ba8 <__aeabi_d2iz>
 80085ba:	ab0c      	add	r3, sp, #48	@ 0x30
 80085bc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80085c0:	e71a      	b.n	80083f8 <__kernel_rem_pio2+0x2a8>
 80085c2:	ab0c      	add	r3, sp, #48	@ 0x30
 80085c4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80085c8:	f7f7 ffd4 	bl	8000574 <__aeabi_i2d>
 80085cc:	4622      	mov	r2, r4
 80085ce:	462b      	mov	r3, r5
 80085d0:	f7f8 f83a 	bl	8000648 <__aeabi_dmul>
 80085d4:	4652      	mov	r2, sl
 80085d6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 80085da:	465b      	mov	r3, fp
 80085dc:	4620      	mov	r0, r4
 80085de:	4629      	mov	r1, r5
 80085e0:	f7f8 f832 	bl	8000648 <__aeabi_dmul>
 80085e4:	3e01      	subs	r6, #1
 80085e6:	4604      	mov	r4, r0
 80085e8:	460d      	mov	r5, r1
 80085ea:	e718      	b.n	800841e <__kernel_rem_pio2+0x2ce>
 80085ec:	9906      	ldr	r1, [sp, #24]
 80085ee:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80085f2:	9106      	str	r1, [sp, #24]
 80085f4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 80085f8:	f7f8 f826 	bl	8000648 <__aeabi_dmul>
 80085fc:	4602      	mov	r2, r0
 80085fe:	460b      	mov	r3, r1
 8008600:	4650      	mov	r0, sl
 8008602:	4659      	mov	r1, fp
 8008604:	f7f7 fe6a 	bl	80002dc <__adddf3>
 8008608:	3601      	adds	r6, #1
 800860a:	4682      	mov	sl, r0
 800860c:	468b      	mov	fp, r1
 800860e:	9b00      	ldr	r3, [sp, #0]
 8008610:	429e      	cmp	r6, r3
 8008612:	dc01      	bgt.n	8008618 <__kernel_rem_pio2+0x4c8>
 8008614:	42b5      	cmp	r5, r6
 8008616:	dae9      	bge.n	80085ec <__kernel_rem_pio2+0x49c>
 8008618:	ab48      	add	r3, sp, #288	@ 0x120
 800861a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800861e:	e9c5 ab00 	strd	sl, fp, [r5]
 8008622:	3c01      	subs	r4, #1
 8008624:	e6ff      	b.n	8008426 <__kernel_rem_pio2+0x2d6>
 8008626:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8008628:	2b02      	cmp	r3, #2
 800862a:	dc0b      	bgt.n	8008644 <__kernel_rem_pio2+0x4f4>
 800862c:	2b00      	cmp	r3, #0
 800862e:	dc39      	bgt.n	80086a4 <__kernel_rem_pio2+0x554>
 8008630:	d05d      	beq.n	80086ee <__kernel_rem_pio2+0x59e>
 8008632:	9b02      	ldr	r3, [sp, #8]
 8008634:	f003 0007 	and.w	r0, r3, #7
 8008638:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800863c:	ecbd 8b02 	vpop	{d8}
 8008640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008644:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8008646:	2b03      	cmp	r3, #3
 8008648:	d1f3      	bne.n	8008632 <__kernel_rem_pio2+0x4e2>
 800864a:	9b05      	ldr	r3, [sp, #20]
 800864c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008650:	eb0d 0403 	add.w	r4, sp, r3
 8008654:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8008658:	4625      	mov	r5, r4
 800865a:	46c2      	mov	sl, r8
 800865c:	f1ba 0f00 	cmp.w	sl, #0
 8008660:	f1a5 0508 	sub.w	r5, r5, #8
 8008664:	dc6b      	bgt.n	800873e <__kernel_rem_pio2+0x5ee>
 8008666:	4645      	mov	r5, r8
 8008668:	2d01      	cmp	r5, #1
 800866a:	f1a4 0408 	sub.w	r4, r4, #8
 800866e:	f300 8087 	bgt.w	8008780 <__kernel_rem_pio2+0x630>
 8008672:	9c05      	ldr	r4, [sp, #20]
 8008674:	ab48      	add	r3, sp, #288	@ 0x120
 8008676:	441c      	add	r4, r3
 8008678:	2000      	movs	r0, #0
 800867a:	2100      	movs	r1, #0
 800867c:	f1b8 0f01 	cmp.w	r8, #1
 8008680:	f300 809c 	bgt.w	80087bc <__kernel_rem_pio2+0x66c>
 8008684:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8008688:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800868c:	f1b9 0f00 	cmp.w	r9, #0
 8008690:	f040 80a6 	bne.w	80087e0 <__kernel_rem_pio2+0x690>
 8008694:	9b04      	ldr	r3, [sp, #16]
 8008696:	e9c3 7800 	strd	r7, r8, [r3]
 800869a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800869e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80086a2:	e7c6      	b.n	8008632 <__kernel_rem_pio2+0x4e2>
 80086a4:	9d05      	ldr	r5, [sp, #20]
 80086a6:	ab48      	add	r3, sp, #288	@ 0x120
 80086a8:	441d      	add	r5, r3
 80086aa:	4644      	mov	r4, r8
 80086ac:	2000      	movs	r0, #0
 80086ae:	2100      	movs	r1, #0
 80086b0:	2c00      	cmp	r4, #0
 80086b2:	da35      	bge.n	8008720 <__kernel_rem_pio2+0x5d0>
 80086b4:	f1b9 0f00 	cmp.w	r9, #0
 80086b8:	d038      	beq.n	800872c <__kernel_rem_pio2+0x5dc>
 80086ba:	4602      	mov	r2, r0
 80086bc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80086c0:	9c04      	ldr	r4, [sp, #16]
 80086c2:	e9c4 2300 	strd	r2, r3, [r4]
 80086c6:	4602      	mov	r2, r0
 80086c8:	460b      	mov	r3, r1
 80086ca:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80086ce:	f7f7 fe03 	bl	80002d8 <__aeabi_dsub>
 80086d2:	ad4a      	add	r5, sp, #296	@ 0x128
 80086d4:	2401      	movs	r4, #1
 80086d6:	45a0      	cmp	r8, r4
 80086d8:	da2b      	bge.n	8008732 <__kernel_rem_pio2+0x5e2>
 80086da:	f1b9 0f00 	cmp.w	r9, #0
 80086de:	d002      	beq.n	80086e6 <__kernel_rem_pio2+0x596>
 80086e0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80086e4:	4619      	mov	r1, r3
 80086e6:	9b04      	ldr	r3, [sp, #16]
 80086e8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80086ec:	e7a1      	b.n	8008632 <__kernel_rem_pio2+0x4e2>
 80086ee:	9c05      	ldr	r4, [sp, #20]
 80086f0:	ab48      	add	r3, sp, #288	@ 0x120
 80086f2:	441c      	add	r4, r3
 80086f4:	2000      	movs	r0, #0
 80086f6:	2100      	movs	r1, #0
 80086f8:	f1b8 0f00 	cmp.w	r8, #0
 80086fc:	da09      	bge.n	8008712 <__kernel_rem_pio2+0x5c2>
 80086fe:	f1b9 0f00 	cmp.w	r9, #0
 8008702:	d002      	beq.n	800870a <__kernel_rem_pio2+0x5ba>
 8008704:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008708:	4619      	mov	r1, r3
 800870a:	9b04      	ldr	r3, [sp, #16]
 800870c:	e9c3 0100 	strd	r0, r1, [r3]
 8008710:	e78f      	b.n	8008632 <__kernel_rem_pio2+0x4e2>
 8008712:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008716:	f7f7 fde1 	bl	80002dc <__adddf3>
 800871a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800871e:	e7eb      	b.n	80086f8 <__kernel_rem_pio2+0x5a8>
 8008720:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8008724:	f7f7 fdda 	bl	80002dc <__adddf3>
 8008728:	3c01      	subs	r4, #1
 800872a:	e7c1      	b.n	80086b0 <__kernel_rem_pio2+0x560>
 800872c:	4602      	mov	r2, r0
 800872e:	460b      	mov	r3, r1
 8008730:	e7c6      	b.n	80086c0 <__kernel_rem_pio2+0x570>
 8008732:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8008736:	f7f7 fdd1 	bl	80002dc <__adddf3>
 800873a:	3401      	adds	r4, #1
 800873c:	e7cb      	b.n	80086d6 <__kernel_rem_pio2+0x586>
 800873e:	ed95 7b00 	vldr	d7, [r5]
 8008742:	ed8d 7b00 	vstr	d7, [sp]
 8008746:	ed95 7b02 	vldr	d7, [r5, #8]
 800874a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800874e:	ec53 2b17 	vmov	r2, r3, d7
 8008752:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008756:	f7f7 fdc1 	bl	80002dc <__adddf3>
 800875a:	4602      	mov	r2, r0
 800875c:	460b      	mov	r3, r1
 800875e:	4606      	mov	r6, r0
 8008760:	460f      	mov	r7, r1
 8008762:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008766:	f7f7 fdb7 	bl	80002d8 <__aeabi_dsub>
 800876a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800876e:	f7f7 fdb5 	bl	80002dc <__adddf3>
 8008772:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8008776:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800877a:	e9c5 6700 	strd	r6, r7, [r5]
 800877e:	e76d      	b.n	800865c <__kernel_rem_pio2+0x50c>
 8008780:	ed94 7b00 	vldr	d7, [r4]
 8008784:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8008788:	ec51 0b17 	vmov	r0, r1, d7
 800878c:	4652      	mov	r2, sl
 800878e:	465b      	mov	r3, fp
 8008790:	ed8d 7b00 	vstr	d7, [sp]
 8008794:	f7f7 fda2 	bl	80002dc <__adddf3>
 8008798:	4602      	mov	r2, r0
 800879a:	460b      	mov	r3, r1
 800879c:	4606      	mov	r6, r0
 800879e:	460f      	mov	r7, r1
 80087a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087a4:	f7f7 fd98 	bl	80002d8 <__aeabi_dsub>
 80087a8:	4652      	mov	r2, sl
 80087aa:	465b      	mov	r3, fp
 80087ac:	f7f7 fd96 	bl	80002dc <__adddf3>
 80087b0:	3d01      	subs	r5, #1
 80087b2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80087b6:	e9c4 6700 	strd	r6, r7, [r4]
 80087ba:	e755      	b.n	8008668 <__kernel_rem_pio2+0x518>
 80087bc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80087c0:	f7f7 fd8c 	bl	80002dc <__adddf3>
 80087c4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80087c8:	e758      	b.n	800867c <__kernel_rem_pio2+0x52c>
 80087ca:	bf00      	nop
 80087cc:	f3af 8000 	nop.w
	...
 80087d8:	41700000 	.word	0x41700000
 80087dc:	3e700000 	.word	0x3e700000
 80087e0:	9b04      	ldr	r3, [sp, #16]
 80087e2:	9a04      	ldr	r2, [sp, #16]
 80087e4:	601f      	str	r7, [r3, #0]
 80087e6:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 80087ea:	605c      	str	r4, [r3, #4]
 80087ec:	609d      	str	r5, [r3, #8]
 80087ee:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80087f2:	60d3      	str	r3, [r2, #12]
 80087f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80087f8:	6110      	str	r0, [r2, #16]
 80087fa:	6153      	str	r3, [r2, #20]
 80087fc:	e719      	b.n	8008632 <__kernel_rem_pio2+0x4e2>
 80087fe:	bf00      	nop

08008800 <__kernel_rem_pio2f>:
 8008800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008804:	ed2d 8b04 	vpush	{d8-d9}
 8008808:	b0d9      	sub	sp, #356	@ 0x164
 800880a:	4690      	mov	r8, r2
 800880c:	9001      	str	r0, [sp, #4]
 800880e:	4ab9      	ldr	r2, [pc, #740]	@ (8008af4 <__kernel_rem_pio2f+0x2f4>)
 8008810:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8008812:	f118 0f04 	cmn.w	r8, #4
 8008816:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800881a:	460f      	mov	r7, r1
 800881c:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8008820:	db27      	blt.n	8008872 <__kernel_rem_pio2f+0x72>
 8008822:	f1b8 0203 	subs.w	r2, r8, #3
 8008826:	bf48      	it	mi
 8008828:	f108 0204 	addmi.w	r2, r8, #4
 800882c:	10d2      	asrs	r2, r2, #3
 800882e:	1c55      	adds	r5, r2, #1
 8008830:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8008832:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8008b04 <__kernel_rem_pio2f+0x304>
 8008836:	00e8      	lsls	r0, r5, #3
 8008838:	eba2 060b 	sub.w	r6, r2, fp
 800883c:	9002      	str	r0, [sp, #8]
 800883e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8008842:	eb0a 0c0b 	add.w	ip, sl, fp
 8008846:	ac1c      	add	r4, sp, #112	@ 0x70
 8008848:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800884c:	2000      	movs	r0, #0
 800884e:	4560      	cmp	r0, ip
 8008850:	dd11      	ble.n	8008876 <__kernel_rem_pio2f+0x76>
 8008852:	a91c      	add	r1, sp, #112	@ 0x70
 8008854:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8008858:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800885c:	f04f 0c00 	mov.w	ip, #0
 8008860:	45d4      	cmp	ip, sl
 8008862:	dc27      	bgt.n	80088b4 <__kernel_rem_pio2f+0xb4>
 8008864:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008868:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8008b04 <__kernel_rem_pio2f+0x304>
 800886c:	4606      	mov	r6, r0
 800886e:	2400      	movs	r4, #0
 8008870:	e016      	b.n	80088a0 <__kernel_rem_pio2f+0xa0>
 8008872:	2200      	movs	r2, #0
 8008874:	e7db      	b.n	800882e <__kernel_rem_pio2f+0x2e>
 8008876:	42c6      	cmn	r6, r0
 8008878:	bf5d      	ittte	pl
 800887a:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800887e:	ee07 1a90 	vmovpl	s15, r1
 8008882:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8008886:	eef0 7a47 	vmovmi.f32	s15, s14
 800888a:	ece4 7a01 	vstmia	r4!, {s15}
 800888e:	3001      	adds	r0, #1
 8008890:	e7dd      	b.n	800884e <__kernel_rem_pio2f+0x4e>
 8008892:	ecfe 6a01 	vldmia	lr!, {s13}
 8008896:	ed96 7a00 	vldr	s14, [r6]
 800889a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800889e:	3401      	adds	r4, #1
 80088a0:	455c      	cmp	r4, fp
 80088a2:	f1a6 0604 	sub.w	r6, r6, #4
 80088a6:	ddf4      	ble.n	8008892 <__kernel_rem_pio2f+0x92>
 80088a8:	ece9 7a01 	vstmia	r9!, {s15}
 80088ac:	f10c 0c01 	add.w	ip, ip, #1
 80088b0:	3004      	adds	r0, #4
 80088b2:	e7d5      	b.n	8008860 <__kernel_rem_pio2f+0x60>
 80088b4:	a908      	add	r1, sp, #32
 80088b6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80088ba:	9104      	str	r1, [sp, #16]
 80088bc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80088be:	eddf 8a90 	vldr	s17, [pc, #576]	@ 8008b00 <__kernel_rem_pio2f+0x300>
 80088c2:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 8008afc <__kernel_rem_pio2f+0x2fc>
 80088c6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80088ca:	9203      	str	r2, [sp, #12]
 80088cc:	4654      	mov	r4, sl
 80088ce:	00a2      	lsls	r2, r4, #2
 80088d0:	9205      	str	r2, [sp, #20]
 80088d2:	aa58      	add	r2, sp, #352	@ 0x160
 80088d4:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80088d8:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 80088dc:	a944      	add	r1, sp, #272	@ 0x110
 80088de:	aa08      	add	r2, sp, #32
 80088e0:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80088e4:	4694      	mov	ip, r2
 80088e6:	4626      	mov	r6, r4
 80088e8:	2e00      	cmp	r6, #0
 80088ea:	f1a0 0004 	sub.w	r0, r0, #4
 80088ee:	dc4c      	bgt.n	800898a <__kernel_rem_pio2f+0x18a>
 80088f0:	4628      	mov	r0, r5
 80088f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80088f6:	f7fc fe01 	bl	80054fc <scalbnf>
 80088fa:	eeb0 8a40 	vmov.f32	s16, s0
 80088fe:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8008902:	ee28 0a00 	vmul.f32	s0, s16, s0
 8008906:	f000 fa6b 	bl	8008de0 <floorf>
 800890a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800890e:	eea0 8a67 	vfms.f32	s16, s0, s15
 8008912:	2d00      	cmp	r5, #0
 8008914:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008918:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800891c:	ee17 9a90 	vmov	r9, s15
 8008920:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008924:	ee38 8a67 	vsub.f32	s16, s16, s15
 8008928:	dd41      	ble.n	80089ae <__kernel_rem_pio2f+0x1ae>
 800892a:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800892e:	a908      	add	r1, sp, #32
 8008930:	f1c5 0e08 	rsb	lr, r5, #8
 8008934:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8008938:	fa46 f00e 	asr.w	r0, r6, lr
 800893c:	4481      	add	r9, r0
 800893e:	fa00 f00e 	lsl.w	r0, r0, lr
 8008942:	1a36      	subs	r6, r6, r0
 8008944:	f1c5 0007 	rsb	r0, r5, #7
 8008948:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800894c:	4106      	asrs	r6, r0
 800894e:	2e00      	cmp	r6, #0
 8008950:	dd3c      	ble.n	80089cc <__kernel_rem_pio2f+0x1cc>
 8008952:	f04f 0e00 	mov.w	lr, #0
 8008956:	f109 0901 	add.w	r9, r9, #1
 800895a:	4670      	mov	r0, lr
 800895c:	4574      	cmp	r4, lr
 800895e:	dc68      	bgt.n	8008a32 <__kernel_rem_pio2f+0x232>
 8008960:	2d00      	cmp	r5, #0
 8008962:	dd03      	ble.n	800896c <__kernel_rem_pio2f+0x16c>
 8008964:	2d01      	cmp	r5, #1
 8008966:	d074      	beq.n	8008a52 <__kernel_rem_pio2f+0x252>
 8008968:	2d02      	cmp	r5, #2
 800896a:	d07d      	beq.n	8008a68 <__kernel_rem_pio2f+0x268>
 800896c:	2e02      	cmp	r6, #2
 800896e:	d12d      	bne.n	80089cc <__kernel_rem_pio2f+0x1cc>
 8008970:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8008974:	ee30 8a48 	vsub.f32	s16, s0, s16
 8008978:	b340      	cbz	r0, 80089cc <__kernel_rem_pio2f+0x1cc>
 800897a:	4628      	mov	r0, r5
 800897c:	9306      	str	r3, [sp, #24]
 800897e:	f7fc fdbd 	bl	80054fc <scalbnf>
 8008982:	9b06      	ldr	r3, [sp, #24]
 8008984:	ee38 8a40 	vsub.f32	s16, s16, s0
 8008988:	e020      	b.n	80089cc <__kernel_rem_pio2f+0x1cc>
 800898a:	ee60 7a28 	vmul.f32	s15, s0, s17
 800898e:	3e01      	subs	r6, #1
 8008990:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008998:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800899c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80089a0:	ecac 0a01 	vstmia	ip!, {s0}
 80089a4:	ed90 0a00 	vldr	s0, [r0]
 80089a8:	ee37 0a80 	vadd.f32	s0, s15, s0
 80089ac:	e79c      	b.n	80088e8 <__kernel_rem_pio2f+0xe8>
 80089ae:	d105      	bne.n	80089bc <__kernel_rem_pio2f+0x1bc>
 80089b0:	1e60      	subs	r0, r4, #1
 80089b2:	a908      	add	r1, sp, #32
 80089b4:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 80089b8:	11f6      	asrs	r6, r6, #7
 80089ba:	e7c8      	b.n	800894e <__kernel_rem_pio2f+0x14e>
 80089bc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80089c0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80089c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089c8:	da31      	bge.n	8008a2e <__kernel_rem_pio2f+0x22e>
 80089ca:	2600      	movs	r6, #0
 80089cc:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80089d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089d4:	f040 8098 	bne.w	8008b08 <__kernel_rem_pio2f+0x308>
 80089d8:	1e60      	subs	r0, r4, #1
 80089da:	2200      	movs	r2, #0
 80089dc:	4550      	cmp	r0, sl
 80089de:	da4b      	bge.n	8008a78 <__kernel_rem_pio2f+0x278>
 80089e0:	2a00      	cmp	r2, #0
 80089e2:	d065      	beq.n	8008ab0 <__kernel_rem_pio2f+0x2b0>
 80089e4:	3c01      	subs	r4, #1
 80089e6:	ab08      	add	r3, sp, #32
 80089e8:	3d08      	subs	r5, #8
 80089ea:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d0f8      	beq.n	80089e4 <__kernel_rem_pio2f+0x1e4>
 80089f2:	4628      	mov	r0, r5
 80089f4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80089f8:	f7fc fd80 	bl	80054fc <scalbnf>
 80089fc:	1c63      	adds	r3, r4, #1
 80089fe:	aa44      	add	r2, sp, #272	@ 0x110
 8008a00:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8008b00 <__kernel_rem_pio2f+0x300>
 8008a04:	0099      	lsls	r1, r3, #2
 8008a06:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008a0a:	4623      	mov	r3, r4
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	f280 80a9 	bge.w	8008b64 <__kernel_rem_pio2f+0x364>
 8008a12:	4623      	mov	r3, r4
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	f2c0 80c7 	blt.w	8008ba8 <__kernel_rem_pio2f+0x3a8>
 8008a1a:	aa44      	add	r2, sp, #272	@ 0x110
 8008a1c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8008a20:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8008af8 <__kernel_rem_pio2f+0x2f8>
 8008a24:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8008b04 <__kernel_rem_pio2f+0x304>
 8008a28:	2000      	movs	r0, #0
 8008a2a:	1ae2      	subs	r2, r4, r3
 8008a2c:	e0b1      	b.n	8008b92 <__kernel_rem_pio2f+0x392>
 8008a2e:	2602      	movs	r6, #2
 8008a30:	e78f      	b.n	8008952 <__kernel_rem_pio2f+0x152>
 8008a32:	f852 1b04 	ldr.w	r1, [r2], #4
 8008a36:	b948      	cbnz	r0, 8008a4c <__kernel_rem_pio2f+0x24c>
 8008a38:	b121      	cbz	r1, 8008a44 <__kernel_rem_pio2f+0x244>
 8008a3a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8008a3e:	f842 1c04 	str.w	r1, [r2, #-4]
 8008a42:	2101      	movs	r1, #1
 8008a44:	f10e 0e01 	add.w	lr, lr, #1
 8008a48:	4608      	mov	r0, r1
 8008a4a:	e787      	b.n	800895c <__kernel_rem_pio2f+0x15c>
 8008a4c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8008a50:	e7f5      	b.n	8008a3e <__kernel_rem_pio2f+0x23e>
 8008a52:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8008a56:	aa08      	add	r2, sp, #32
 8008a58:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8008a5c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008a60:	a908      	add	r1, sp, #32
 8008a62:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8008a66:	e781      	b.n	800896c <__kernel_rem_pio2f+0x16c>
 8008a68:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8008a6c:	aa08      	add	r2, sp, #32
 8008a6e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8008a72:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008a76:	e7f3      	b.n	8008a60 <__kernel_rem_pio2f+0x260>
 8008a78:	a908      	add	r1, sp, #32
 8008a7a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008a7e:	3801      	subs	r0, #1
 8008a80:	430a      	orrs	r2, r1
 8008a82:	e7ab      	b.n	80089dc <__kernel_rem_pio2f+0x1dc>
 8008a84:	3201      	adds	r2, #1
 8008a86:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8008a8a:	2e00      	cmp	r6, #0
 8008a8c:	d0fa      	beq.n	8008a84 <__kernel_rem_pio2f+0x284>
 8008a8e:	9905      	ldr	r1, [sp, #20]
 8008a90:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8008a94:	eb0d 0001 	add.w	r0, sp, r1
 8008a98:	18e6      	adds	r6, r4, r3
 8008a9a:	a91c      	add	r1, sp, #112	@ 0x70
 8008a9c:	f104 0c01 	add.w	ip, r4, #1
 8008aa0:	384c      	subs	r0, #76	@ 0x4c
 8008aa2:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8008aa6:	4422      	add	r2, r4
 8008aa8:	4562      	cmp	r2, ip
 8008aaa:	da04      	bge.n	8008ab6 <__kernel_rem_pio2f+0x2b6>
 8008aac:	4614      	mov	r4, r2
 8008aae:	e70e      	b.n	80088ce <__kernel_rem_pio2f+0xce>
 8008ab0:	9804      	ldr	r0, [sp, #16]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	e7e7      	b.n	8008a86 <__kernel_rem_pio2f+0x286>
 8008ab6:	9903      	ldr	r1, [sp, #12]
 8008ab8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008abc:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8008ac0:	9105      	str	r1, [sp, #20]
 8008ac2:	ee07 1a90 	vmov	s15, r1
 8008ac6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008aca:	2400      	movs	r4, #0
 8008acc:	ece6 7a01 	vstmia	r6!, {s15}
 8008ad0:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8008b04 <__kernel_rem_pio2f+0x304>
 8008ad4:	46b1      	mov	r9, r6
 8008ad6:	455c      	cmp	r4, fp
 8008ad8:	dd04      	ble.n	8008ae4 <__kernel_rem_pio2f+0x2e4>
 8008ada:	ece0 7a01 	vstmia	r0!, {s15}
 8008ade:	f10c 0c01 	add.w	ip, ip, #1
 8008ae2:	e7e1      	b.n	8008aa8 <__kernel_rem_pio2f+0x2a8>
 8008ae4:	ecfe 6a01 	vldmia	lr!, {s13}
 8008ae8:	ed39 7a01 	vldmdb	r9!, {s14}
 8008aec:	3401      	adds	r4, #1
 8008aee:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008af2:	e7f0      	b.n	8008ad6 <__kernel_rem_pio2f+0x2d6>
 8008af4:	0800a0d4 	.word	0x0800a0d4
 8008af8:	0800a0a8 	.word	0x0800a0a8
 8008afc:	43800000 	.word	0x43800000
 8008b00:	3b800000 	.word	0x3b800000
 8008b04:	00000000 	.word	0x00000000
 8008b08:	9b02      	ldr	r3, [sp, #8]
 8008b0a:	eeb0 0a48 	vmov.f32	s0, s16
 8008b0e:	eba3 0008 	sub.w	r0, r3, r8
 8008b12:	f7fc fcf3 	bl	80054fc <scalbnf>
 8008b16:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8008afc <__kernel_rem_pio2f+0x2fc>
 8008b1a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8008b1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b22:	db19      	blt.n	8008b58 <__kernel_rem_pio2f+0x358>
 8008b24:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8008b00 <__kernel_rem_pio2f+0x300>
 8008b28:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008b2c:	aa08      	add	r2, sp, #32
 8008b2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008b32:	3508      	adds	r5, #8
 8008b34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008b38:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008b3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008b40:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008b44:	ee10 3a10 	vmov	r3, s0
 8008b48:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8008b4c:	ee17 3a90 	vmov	r3, s15
 8008b50:	3401      	adds	r4, #1
 8008b52:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8008b56:	e74c      	b.n	80089f2 <__kernel_rem_pio2f+0x1f2>
 8008b58:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008b5c:	aa08      	add	r2, sp, #32
 8008b5e:	ee10 3a10 	vmov	r3, s0
 8008b62:	e7f6      	b.n	8008b52 <__kernel_rem_pio2f+0x352>
 8008b64:	a808      	add	r0, sp, #32
 8008b66:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8008b6a:	9001      	str	r0, [sp, #4]
 8008b6c:	ee07 0a90 	vmov	s15, r0
 8008b70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008b74:	3b01      	subs	r3, #1
 8008b76:	ee67 7a80 	vmul.f32	s15, s15, s0
 8008b7a:	ee20 0a07 	vmul.f32	s0, s0, s14
 8008b7e:	ed62 7a01 	vstmdb	r2!, {s15}
 8008b82:	e743      	b.n	8008a0c <__kernel_rem_pio2f+0x20c>
 8008b84:	ecfc 6a01 	vldmia	ip!, {s13}
 8008b88:	ecb5 7a01 	vldmia	r5!, {s14}
 8008b8c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008b90:	3001      	adds	r0, #1
 8008b92:	4550      	cmp	r0, sl
 8008b94:	dc01      	bgt.n	8008b9a <__kernel_rem_pio2f+0x39a>
 8008b96:	4282      	cmp	r2, r0
 8008b98:	daf4      	bge.n	8008b84 <__kernel_rem_pio2f+0x384>
 8008b9a:	a858      	add	r0, sp, #352	@ 0x160
 8008b9c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008ba0:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8008ba4:	3b01      	subs	r3, #1
 8008ba6:	e735      	b.n	8008a14 <__kernel_rem_pio2f+0x214>
 8008ba8:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8008baa:	2b02      	cmp	r3, #2
 8008bac:	dc09      	bgt.n	8008bc2 <__kernel_rem_pio2f+0x3c2>
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	dc2b      	bgt.n	8008c0a <__kernel_rem_pio2f+0x40a>
 8008bb2:	d044      	beq.n	8008c3e <__kernel_rem_pio2f+0x43e>
 8008bb4:	f009 0007 	and.w	r0, r9, #7
 8008bb8:	b059      	add	sp, #356	@ 0x164
 8008bba:	ecbd 8b04 	vpop	{d8-d9}
 8008bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bc2:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8008bc4:	2b03      	cmp	r3, #3
 8008bc6:	d1f5      	bne.n	8008bb4 <__kernel_rem_pio2f+0x3b4>
 8008bc8:	aa30      	add	r2, sp, #192	@ 0xc0
 8008bca:	1f0b      	subs	r3, r1, #4
 8008bcc:	4413      	add	r3, r2
 8008bce:	461a      	mov	r2, r3
 8008bd0:	4620      	mov	r0, r4
 8008bd2:	2800      	cmp	r0, #0
 8008bd4:	f1a2 0204 	sub.w	r2, r2, #4
 8008bd8:	dc52      	bgt.n	8008c80 <__kernel_rem_pio2f+0x480>
 8008bda:	4622      	mov	r2, r4
 8008bdc:	2a01      	cmp	r2, #1
 8008bde:	f1a3 0304 	sub.w	r3, r3, #4
 8008be2:	dc5d      	bgt.n	8008ca0 <__kernel_rem_pio2f+0x4a0>
 8008be4:	ab30      	add	r3, sp, #192	@ 0xc0
 8008be6:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 8008b04 <__kernel_rem_pio2f+0x304>
 8008bea:	440b      	add	r3, r1
 8008bec:	2c01      	cmp	r4, #1
 8008bee:	dc67      	bgt.n	8008cc0 <__kernel_rem_pio2f+0x4c0>
 8008bf0:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8008bf4:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8008bf8:	2e00      	cmp	r6, #0
 8008bfa:	d167      	bne.n	8008ccc <__kernel_rem_pio2f+0x4cc>
 8008bfc:	edc7 6a00 	vstr	s13, [r7]
 8008c00:	ed87 7a01 	vstr	s14, [r7, #4]
 8008c04:	edc7 7a02 	vstr	s15, [r7, #8]
 8008c08:	e7d4      	b.n	8008bb4 <__kernel_rem_pio2f+0x3b4>
 8008c0a:	ab30      	add	r3, sp, #192	@ 0xc0
 8008c0c:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 8008b04 <__kernel_rem_pio2f+0x304>
 8008c10:	440b      	add	r3, r1
 8008c12:	4622      	mov	r2, r4
 8008c14:	2a00      	cmp	r2, #0
 8008c16:	da24      	bge.n	8008c62 <__kernel_rem_pio2f+0x462>
 8008c18:	b34e      	cbz	r6, 8008c6e <__kernel_rem_pio2f+0x46e>
 8008c1a:	eef1 7a47 	vneg.f32	s15, s14
 8008c1e:	edc7 7a00 	vstr	s15, [r7]
 8008c22:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8008c26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008c2a:	aa31      	add	r2, sp, #196	@ 0xc4
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	429c      	cmp	r4, r3
 8008c30:	da20      	bge.n	8008c74 <__kernel_rem_pio2f+0x474>
 8008c32:	b10e      	cbz	r6, 8008c38 <__kernel_rem_pio2f+0x438>
 8008c34:	eef1 7a67 	vneg.f32	s15, s15
 8008c38:	edc7 7a01 	vstr	s15, [r7, #4]
 8008c3c:	e7ba      	b.n	8008bb4 <__kernel_rem_pio2f+0x3b4>
 8008c3e:	ab30      	add	r3, sp, #192	@ 0xc0
 8008c40:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 8008b04 <__kernel_rem_pio2f+0x304>
 8008c44:	440b      	add	r3, r1
 8008c46:	2c00      	cmp	r4, #0
 8008c48:	da05      	bge.n	8008c56 <__kernel_rem_pio2f+0x456>
 8008c4a:	b10e      	cbz	r6, 8008c50 <__kernel_rem_pio2f+0x450>
 8008c4c:	eef1 7a67 	vneg.f32	s15, s15
 8008c50:	edc7 7a00 	vstr	s15, [r7]
 8008c54:	e7ae      	b.n	8008bb4 <__kernel_rem_pio2f+0x3b4>
 8008c56:	ed33 7a01 	vldmdb	r3!, {s14}
 8008c5a:	3c01      	subs	r4, #1
 8008c5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008c60:	e7f1      	b.n	8008c46 <__kernel_rem_pio2f+0x446>
 8008c62:	ed73 7a01 	vldmdb	r3!, {s15}
 8008c66:	3a01      	subs	r2, #1
 8008c68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008c6c:	e7d2      	b.n	8008c14 <__kernel_rem_pio2f+0x414>
 8008c6e:	eef0 7a47 	vmov.f32	s15, s14
 8008c72:	e7d4      	b.n	8008c1e <__kernel_rem_pio2f+0x41e>
 8008c74:	ecb2 7a01 	vldmia	r2!, {s14}
 8008c78:	3301      	adds	r3, #1
 8008c7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008c7e:	e7d6      	b.n	8008c2e <__kernel_rem_pio2f+0x42e>
 8008c80:	edd2 7a00 	vldr	s15, [r2]
 8008c84:	edd2 6a01 	vldr	s13, [r2, #4]
 8008c88:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008c8c:	3801      	subs	r0, #1
 8008c8e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008c92:	ed82 7a00 	vstr	s14, [r2]
 8008c96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c9a:	edc2 7a01 	vstr	s15, [r2, #4]
 8008c9e:	e798      	b.n	8008bd2 <__kernel_rem_pio2f+0x3d2>
 8008ca0:	edd3 7a00 	vldr	s15, [r3]
 8008ca4:	edd3 6a01 	vldr	s13, [r3, #4]
 8008ca8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008cac:	3a01      	subs	r2, #1
 8008cae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008cb2:	ed83 7a00 	vstr	s14, [r3]
 8008cb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cba:	edc3 7a01 	vstr	s15, [r3, #4]
 8008cbe:	e78d      	b.n	8008bdc <__kernel_rem_pio2f+0x3dc>
 8008cc0:	ed33 7a01 	vldmdb	r3!, {s14}
 8008cc4:	3c01      	subs	r4, #1
 8008cc6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008cca:	e78f      	b.n	8008bec <__kernel_rem_pio2f+0x3ec>
 8008ccc:	eef1 6a66 	vneg.f32	s13, s13
 8008cd0:	eeb1 7a47 	vneg.f32	s14, s14
 8008cd4:	edc7 6a00 	vstr	s13, [r7]
 8008cd8:	ed87 7a01 	vstr	s14, [r7, #4]
 8008cdc:	eef1 7a67 	vneg.f32	s15, s15
 8008ce0:	e790      	b.n	8008c04 <__kernel_rem_pio2f+0x404>
 8008ce2:	bf00      	nop
 8008ce4:	0000      	movs	r0, r0
	...

08008ce8 <floor>:
 8008ce8:	ec51 0b10 	vmov	r0, r1, d0
 8008cec:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cf4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8008cf8:	2e13      	cmp	r6, #19
 8008cfa:	460c      	mov	r4, r1
 8008cfc:	4605      	mov	r5, r0
 8008cfe:	4680      	mov	r8, r0
 8008d00:	dc34      	bgt.n	8008d6c <floor+0x84>
 8008d02:	2e00      	cmp	r6, #0
 8008d04:	da17      	bge.n	8008d36 <floor+0x4e>
 8008d06:	a332      	add	r3, pc, #200	@ (adr r3, 8008dd0 <floor+0xe8>)
 8008d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d0c:	f7f7 fae6 	bl	80002dc <__adddf3>
 8008d10:	2200      	movs	r2, #0
 8008d12:	2300      	movs	r3, #0
 8008d14:	f7f7 ff28 	bl	8000b68 <__aeabi_dcmpgt>
 8008d18:	b150      	cbz	r0, 8008d30 <floor+0x48>
 8008d1a:	2c00      	cmp	r4, #0
 8008d1c:	da55      	bge.n	8008dca <floor+0xe2>
 8008d1e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8008d22:	432c      	orrs	r4, r5
 8008d24:	2500      	movs	r5, #0
 8008d26:	42ac      	cmp	r4, r5
 8008d28:	4c2b      	ldr	r4, [pc, #172]	@ (8008dd8 <floor+0xf0>)
 8008d2a:	bf08      	it	eq
 8008d2c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8008d30:	4621      	mov	r1, r4
 8008d32:	4628      	mov	r0, r5
 8008d34:	e023      	b.n	8008d7e <floor+0x96>
 8008d36:	4f29      	ldr	r7, [pc, #164]	@ (8008ddc <floor+0xf4>)
 8008d38:	4137      	asrs	r7, r6
 8008d3a:	ea01 0307 	and.w	r3, r1, r7
 8008d3e:	4303      	orrs	r3, r0
 8008d40:	d01d      	beq.n	8008d7e <floor+0x96>
 8008d42:	a323      	add	r3, pc, #140	@ (adr r3, 8008dd0 <floor+0xe8>)
 8008d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d48:	f7f7 fac8 	bl	80002dc <__adddf3>
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	2300      	movs	r3, #0
 8008d50:	f7f7 ff0a 	bl	8000b68 <__aeabi_dcmpgt>
 8008d54:	2800      	cmp	r0, #0
 8008d56:	d0eb      	beq.n	8008d30 <floor+0x48>
 8008d58:	2c00      	cmp	r4, #0
 8008d5a:	bfbe      	ittt	lt
 8008d5c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8008d60:	4133      	asrlt	r3, r6
 8008d62:	18e4      	addlt	r4, r4, r3
 8008d64:	ea24 0407 	bic.w	r4, r4, r7
 8008d68:	2500      	movs	r5, #0
 8008d6a:	e7e1      	b.n	8008d30 <floor+0x48>
 8008d6c:	2e33      	cmp	r6, #51	@ 0x33
 8008d6e:	dd0a      	ble.n	8008d86 <floor+0x9e>
 8008d70:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8008d74:	d103      	bne.n	8008d7e <floor+0x96>
 8008d76:	4602      	mov	r2, r0
 8008d78:	460b      	mov	r3, r1
 8008d7a:	f7f7 faaf 	bl	80002dc <__adddf3>
 8008d7e:	ec41 0b10 	vmov	d0, r0, r1
 8008d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d86:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8008d8a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008d8e:	40df      	lsrs	r7, r3
 8008d90:	4207      	tst	r7, r0
 8008d92:	d0f4      	beq.n	8008d7e <floor+0x96>
 8008d94:	a30e      	add	r3, pc, #56	@ (adr r3, 8008dd0 <floor+0xe8>)
 8008d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d9a:	f7f7 fa9f 	bl	80002dc <__adddf3>
 8008d9e:	2200      	movs	r2, #0
 8008da0:	2300      	movs	r3, #0
 8008da2:	f7f7 fee1 	bl	8000b68 <__aeabi_dcmpgt>
 8008da6:	2800      	cmp	r0, #0
 8008da8:	d0c2      	beq.n	8008d30 <floor+0x48>
 8008daa:	2c00      	cmp	r4, #0
 8008dac:	da0a      	bge.n	8008dc4 <floor+0xdc>
 8008dae:	2e14      	cmp	r6, #20
 8008db0:	d101      	bne.n	8008db6 <floor+0xce>
 8008db2:	3401      	adds	r4, #1
 8008db4:	e006      	b.n	8008dc4 <floor+0xdc>
 8008db6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8008dba:	2301      	movs	r3, #1
 8008dbc:	40b3      	lsls	r3, r6
 8008dbe:	441d      	add	r5, r3
 8008dc0:	4545      	cmp	r5, r8
 8008dc2:	d3f6      	bcc.n	8008db2 <floor+0xca>
 8008dc4:	ea25 0507 	bic.w	r5, r5, r7
 8008dc8:	e7b2      	b.n	8008d30 <floor+0x48>
 8008dca:	2500      	movs	r5, #0
 8008dcc:	462c      	mov	r4, r5
 8008dce:	e7af      	b.n	8008d30 <floor+0x48>
 8008dd0:	8800759c 	.word	0x8800759c
 8008dd4:	7e37e43c 	.word	0x7e37e43c
 8008dd8:	bff00000 	.word	0xbff00000
 8008ddc:	000fffff 	.word	0x000fffff

08008de0 <floorf>:
 8008de0:	ee10 3a10 	vmov	r3, s0
 8008de4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008de8:	3a7f      	subs	r2, #127	@ 0x7f
 8008dea:	2a16      	cmp	r2, #22
 8008dec:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008df0:	dc2b      	bgt.n	8008e4a <floorf+0x6a>
 8008df2:	2a00      	cmp	r2, #0
 8008df4:	da12      	bge.n	8008e1c <floorf+0x3c>
 8008df6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8008e5c <floorf+0x7c>
 8008dfa:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008dfe:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e06:	dd06      	ble.n	8008e16 <floorf+0x36>
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	da24      	bge.n	8008e56 <floorf+0x76>
 8008e0c:	2900      	cmp	r1, #0
 8008e0e:	4b14      	ldr	r3, [pc, #80]	@ (8008e60 <floorf+0x80>)
 8008e10:	bf08      	it	eq
 8008e12:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8008e16:	ee00 3a10 	vmov	s0, r3
 8008e1a:	4770      	bx	lr
 8008e1c:	4911      	ldr	r1, [pc, #68]	@ (8008e64 <floorf+0x84>)
 8008e1e:	4111      	asrs	r1, r2
 8008e20:	420b      	tst	r3, r1
 8008e22:	d0fa      	beq.n	8008e1a <floorf+0x3a>
 8008e24:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8008e5c <floorf+0x7c>
 8008e28:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008e2c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e34:	ddef      	ble.n	8008e16 <floorf+0x36>
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	bfbe      	ittt	lt
 8008e3a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8008e3e:	fa40 f202 	asrlt.w	r2, r0, r2
 8008e42:	189b      	addlt	r3, r3, r2
 8008e44:	ea23 0301 	bic.w	r3, r3, r1
 8008e48:	e7e5      	b.n	8008e16 <floorf+0x36>
 8008e4a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8008e4e:	d3e4      	bcc.n	8008e1a <floorf+0x3a>
 8008e50:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008e54:	4770      	bx	lr
 8008e56:	2300      	movs	r3, #0
 8008e58:	e7dd      	b.n	8008e16 <floorf+0x36>
 8008e5a:	bf00      	nop
 8008e5c:	7149f2ca 	.word	0x7149f2ca
 8008e60:	bf800000 	.word	0xbf800000
 8008e64:	007fffff 	.word	0x007fffff

08008e68 <_init>:
 8008e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e6a:	bf00      	nop
 8008e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e6e:	bc08      	pop	{r3}
 8008e70:	469e      	mov	lr, r3
 8008e72:	4770      	bx	lr

08008e74 <_fini>:
 8008e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e76:	bf00      	nop
 8008e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e7a:	bc08      	pop	{r3}
 8008e7c:	469e      	mov	lr, r3
 8008e7e:	4770      	bx	lr
