<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/Core_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/Core_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/Core_sysid_qsys.vo"
   type="VERILOG"
   library="sysid_qsys" />
 <file
   path="simulation/submodules/Core_onchip_memory2.hex"
   type="HEX"
   library="onchip_memory2" />
 <file
   path="simulation/submodules/Core_onchip_memory2.v"
   type="VERILOG"
   library="onchip_memory2" />
 <file
   path="simulation/submodules/Core_nios2_cpu.v"
   type="VERILOG"
   library="nios2_cpu" />
 <file
   path="simulation/submodules/Core_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file
   path="simulation/submodules/altera_up_av_config_serial_bus_controller.v"
   type="VERILOG"
   library="audio_and_video_config" />
 <file
   path="simulation/submodules/altera_up_slow_clock_generator.v"
   type="VERILOG"
   library="audio_and_video_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init.v"
   type="VERILOG"
   library="audio_and_video_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_dc2.v"
   type="VERILOG"
   library="audio_and_video_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_d5m.v"
   type="VERILOG"
   library="audio_and_video_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_lcm.v"
   type="VERILOG"
   library="audio_and_video_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ltm.v"
   type="VERILOG"
   library="audio_and_video_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
   type="VERILOG"
   library="audio_and_video_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
   type="VERILOG"
   library="audio_and_video_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_audio.v"
   type="VERILOG"
   library="audio_and_video_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
   type="VERILOG"
   library="audio_and_video_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
   type="VERILOG"
   library="audio_and_video_config" />
 <file
   path="simulation/submodules/Core_audio_and_video_config.v"
   type="VERILOG"
   library="audio_and_video_config" />
 <file
   path="simulation/submodules/altera_up_audio_bit_counter.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/altera_up_audio_in_deserializer.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/altera_up_audio_out_serializer.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/altera_up_clock_edge.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/altera_up_sync_fifo.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/Core_audio.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/Core_altpll_0.vo"
   type="VERILOG"
   library="altpll_0" />
 <file path="simulation/Core.v" type="VERILOG" />
 <topLevel name="Core" />
 <deviceFamily name="cycloneive" />
 <modelMap controllerPath="Core.onchip_memory2" modelPath="Core.onchip_memory2" />
</simPackage>
