Release 14.5 - xst P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: control_unit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "control_unit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "control_unit"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : control_unit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:/My Study/Collage/Third_Year_AinShames/Second Term/Architecture/Project/New folder/Milestone1Group97/ALU/or_gate.vhd" into library work
Parsing entity <or_gate>.
Parsing architecture <Behavioral> of entity <or_gate>.
Parsing VHDL file "C:\Users\Ahmed Araby\MainModule\my_package.vhd" into library work
Parsing package <my_package>.
Parsing package body <my_package>.
Parsing VHDL file "C:\Users\Ahmed Araby\MainModule\add_gate_6.vhd" into library work
Parsing entity <and_gate_6>.
Parsing architecture <Behavioral> of entity <and_gate_6>.
Parsing VHDL file "C:\Users\Ahmed Araby\MainModule\control_unit.vhd" into library work
Parsing entity <control_unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
WARNING:HDLCompiler:946 - "C:\Users\Ahmed Araby\MainModule\control_unit.vhd" Line 30: Actual for formal port i0 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Ahmed Araby\MainModule\control_unit.vhd" Line 31: Actual for formal port i2 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Ahmed Araby\MainModule\control_unit.vhd" Line 32: Actual for formal port i2 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Ahmed Araby\MainModule\control_unit.vhd" Line 33: Actual for formal port i0 is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <control_unit> (architecture <Behavioral>) from library <work>.

Elaborating entity <and_gate_6> (architecture <Behavioral>) from library <work>.

Elaborating entity <or_gate> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <control_unit>.
    Related source file is "C:\Users\Ahmed Araby\MainModule\control_unit.vhd".
    Summary:
	no macro.
Unit <control_unit> synthesized.

Synthesizing Unit <and_gate_6>.
    Related source file is "C:\Users\Ahmed Araby\MainModule\add_gate_6.vhd".
    Summary:
	no macro.
Unit <and_gate_6> synthesized.

Synthesizing Unit <or_gate>.
    Related source file is "D:/My Study/Collage/Third_Year_AinShames/Second Term/Architecture/Project/New folder/Milestone1Group97/ALU/or_gate.vhd".
    Summary:
	no macro.
Unit <or_gate> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <control_unit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block control_unit, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : control_unit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6
#      LUT3                        : 1
#      LUT5                        : 1
#      LUT6                        : 4
# IO Buffers                       : 15
#      IBUF                        : 6
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                    6  out of  63400     0%  
    Number used as Logic:                 6  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      6
   Number with an unused Flip Flop:       6  out of      6   100%  
   Number with an unused LUT:             0  out of      6     0%  
   Number of fully used LUT-FF pairs:     0  out of      6     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    210     7%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 1.560ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 59 / 9
-------------------------------------------------------------------------
Delay:               1.560ns (Levels of Logic = 4)
  Source:            op1 (PAD)
  Destination:       regwrite (PAD)

  Data Path: op1 to regwrite
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.702  op1_IBUF (op1_IBUF)
     LUT5:I0->O            2   0.097   0.383  and_gate1/out_put11 (alusrc_OBUF)
     LUT3:I1->O            1   0.097   0.279  or1/res1 (regwrite_OBUF)
     OBUF:I->O                 0.000          regwrite_OBUF (regwrite)
    ----------------------------------------
    Total                      1.560ns (0.195ns logic, 1.365ns route)
                                       (12.5% logic, 87.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.91 secs
 
--> 

Total memory usage is 338700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

