// Seed: 1805074869
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    input  uwire id_7
);
  wire id_9;
endmodule
module module_1 #(
    parameter id_7 = 32'd50
) (
    input  wand  id_0[-1 : -1],
    input  uwire id_1,
    output wire  id_2,
    output uwire id_3
);
  assign id_2 = 1'b0;
  parameter id_5 = 1;
  logic id_6, _id_7;
  reg id_8, id_9[id_7 : -1];
  wire id_10;
  always if (1'b0) id_8 = id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1
  );
endmodule
