#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55af31ddc910 .scope module, "timer_tb" "timer_tb" 2 9;
 .timescale -9 -12;
P_0x55af31db72b0 .param/real "tck" 0 2 49, Cr<m7d00000000000000gfc7>; value=62.5000
L_0x7f8459e38018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55af31dfda00_0 .net/2u *"_s0", 3 0, L_0x7f8459e38018;  1 drivers
v0x55af31dfdb00_0 .var "addr", 31 0;
v0x55af31dfdbf0_0 .var "auto_load", 0 0;
v0x55af31dfdcc0_0 .var "clk", 0 0;
v0x55af31dfdd60_0 .var "en", 0 0;
v0x55af31dfde50_0 .var "go", 0 0;
v0x55af31dfdf10_0 .net "go_done", 0 0, L_0x55af31dfea80;  1 drivers
v0x55af31dfdfd0_0 .var "int", 0 0;
v0x55af31dfe090_0 .net "interrupt", 0 0, L_0x55af31dfe990;  1 drivers
v0x55af31dfe1e0_0 .var "mem_ready", 0 0;
v0x55af31dfe280_0 .var "mem_valid", 0 0;
v0x55af31dfe320_0 .var "resetn", 0 0;
v0x55af31dfe3c0_0 .net "timer_rdata", 7 0, v0x55af31dfd400_0;  1 drivers
v0x55af31dfe460_0 .net "timer_ready", 0 0, v0x55af31dfd4a0_0;  1 drivers
v0x55af31dfe530_0 .var "timer_value", 31 0;
v0x55af31dfe620_0 .net "wdata", 7 0, L_0x55af31dfe7c0;  1 drivers
v0x55af31dfe6c0_0 .var "wen", 0 0;
E_0x55af31dbe370 .event edge, v0x55af31dfd4a0_0;
LS_0x55af31dfe7c0_0_0 .concat [ 1 1 1 1], v0x55af31dfdfd0_0, v0x55af31dfde50_0, v0x55af31dfdd60_0, v0x55af31dfdbf0_0;
LS_0x55af31dfe7c0_0_4 .concat [ 4 0 0 0], L_0x7f8459e38018;
L_0x55af31dfe7c0 .concat [ 4 4 0 0], LS_0x55af31dfe7c0_0_0, LS_0x55af31dfe7c0_0_4;
L_0x55af31dfe990 .part v0x55af31dfd400_0, 0, 1;
L_0x55af31dfea80 .part v0x55af31dfd400_0, 1, 1;
S_0x55af31ddca90 .scope module, "tmr0" "TIMER_VARGEN" 2 35, 3 98 0, S_0x55af31ddc910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 32 "timer_value"
    .port_info 3 /INPUT 32 "addr"
    .port_info 4 /INPUT 1 "wen"
    .port_info 5 /INPUT 8 "wdata"
    .port_info 6 /INPUT 1 "mem_valid"
    .port_info 7 /INPUT 1 "mem_ready"
    .port_info 8 /OUTPUT 8 "timer_rdata"
    .port_info 9 /OUTPUT 1 "timer_ready"
P_0x55af31dd49e0 .param/l "ADDR" 0 3 111, C4<00000000000100000000000000011100>;
L_0x55af31dc6d70 .functor OR 1, v0x55af31dfc750_0, v0x55af31dfcbc0_0, C4<0>, C4<0>;
v0x55af31dfcd80_0 .net "addr", 31 0, v0x55af31dfdb00_0;  1 drivers
v0x55af31dfce80_0 .net "auto_load", 0 0, L_0x55af31dfed80;  1 drivers
v0x55af31dfcf40_0 .net "clk", 0 0, v0x55af31dfdcc0_0;  1 drivers
v0x55af31dfcfe0_0 .net "en", 0 0, L_0x55af31dfece0;  1 drivers
v0x55af31dfd080_0 .net "go", 0 0, L_0x55af31dfebf0;  1 drivers
v0x55af31dfd120_0 .net "go_clear", 0 0, v0x55af31dfc750_0;  1 drivers
v0x55af31dfd1f0_0 .net "mem_ready", 0 0, v0x55af31dfe1e0_0;  1 drivers
v0x55af31dfd290_0 .net "mem_valid", 0 0, v0x55af31dfe280_0;  1 drivers
v0x55af31dfd330_0 .net "resetn", 0 0, v0x55af31dfe320_0;  1 drivers
v0x55af31dfd400_0 .var "timer_rdata", 7 0;
v0x55af31dfd4a0_0 .var "timer_ready", 0 0;
v0x55af31dfd540_0 .net "timer_value", 31 0, v0x55af31dfe530_0;  1 drivers
v0x55af31dfd610_0 .net "tmr_int", 0 0, v0x55af31dfcbc0_0;  1 drivers
v0x55af31dfd6e0_0 .net "wdata", 7 0, L_0x55af31dfe7c0;  alias, 1 drivers
v0x55af31dfd780_0 .net "wen", 0 0, v0x55af31dfe6c0_0;  1 drivers
v0x55af31dfd820_0 .net "write_conf", 0 0, L_0x55af31dc6d70;  1 drivers
L_0x55af31dfebf0 .part v0x55af31dfd400_0, 1, 1;
L_0x55af31dfece0 .part v0x55af31dfd400_0, 2, 1;
L_0x55af31dfed80 .part v0x55af31dfd400_0, 3, 1;
S_0x55af31ddcd10 .scope module, "tmr" "timer" 3 145, 3 4 0, S_0x55af31ddca90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 32 "timer_value"
    .port_info 3 /INPUT 1 "en"
    .port_info 4 /INPUT 1 "go"
    .port_info 5 /INPUT 1 "auto_load"
    .port_info 6 /OUTPUT 1 "tmr_int"
    .port_info 7 /OUTPUT 1 "go_clear"
P_0x55af31ddce90 .param/l "GO" 0 3 20, C4<01>;
P_0x55af31ddced0 .param/l "IDLE" 0 3 19, C4<00>;
P_0x55af31ddcf10 .param/l "ROLL" 0 3 21, C4<11>;
v0x55af31dd86b0_0 .net "auto_load", 0 0, L_0x55af31dfed80;  alias, 1 drivers
v0x55af31dfc530_0 .net "clk", 0 0, v0x55af31dfdcc0_0;  alias, 1 drivers
v0x55af31dfc5f0_0 .net "en", 0 0, L_0x55af31dfece0;  alias, 1 drivers
v0x55af31dfc690_0 .net "go", 0 0, L_0x55af31dfebf0;  alias, 1 drivers
v0x55af31dfc750_0 .var "go_clear", 0 0;
v0x55af31dfc860_0 .net "resetn", 0 0, v0x55af31dfe320_0;  alias, 1 drivers
v0x55af31dfc920_0 .var "timer_count", 31 0;
v0x55af31dfca00_0 .var "timer_state", 1 0;
v0x55af31dfcae0_0 .net "timer_value", 31 0, v0x55af31dfe530_0;  alias, 1 drivers
v0x55af31dfcbc0_0 .var "tmr_int", 0 0;
E_0x55af31dbdf70 .event posedge, v0x55af31dfc530_0;
    .scope S_0x55af31ddcd10;
T_0 ;
    %wait E_0x55af31dbdf70;
    %load/vec4 v0x55af31dfc860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55af31dfc920_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55af31dfca00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55af31dfcbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55af31dfc750_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55af31dfc5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55af31dfca00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55af31dfca00_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x55af31dfc690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x55af31dfcae0_0;
    %assign/vec4 v0x55af31dfc920_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55af31dfca00_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55af31dfca00_0, 0;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55af31dfcbc0_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x55af31dfc920_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55af31dfc920_0, 0;
    %load/vec4 v0x55af31dfc920_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55af31dfca00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55af31dfc750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55af31dfcbc0_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55af31dfca00_0, 0;
T_0.12 ;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55af31dfcbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55af31dfc750_0, 0;
    %load/vec4 v0x55af31dd86b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v0x55af31dfcae0_0;
    %assign/vec4 v0x55af31dfc920_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55af31dfca00_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55af31dfca00_0, 0;
T_0.14 ;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55af31dfca00_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55af31ddca90;
T_1 ;
    %wait E_0x55af31dbdf70;
    %load/vec4 v0x55af31dfd330_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55af31dfd400_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55af31dfd820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55af31dfd610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55af31dfd400_0, 4, 5;
T_1.4 ;
    %load/vec4 v0x55af31dfd120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55af31dfd400_0, 4, 5;
T_1.6 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55af31dfd290_0;
    %load/vec4 v0x55af31dfcd80_0;
    %pushi/vec4 1048604, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x55af31dfd1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_1.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %assign/vec4 v0x55af31dfd4a0_0, 0;
    %load/vec4 v0x55af31dfd780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x55af31dfd6e0_0;
    %assign/vec4 v0x55af31dfd400_0, 0;
T_1.12 ;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55af31dfd4a0_0, 0;
T_1.9 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55af31ddc910;
T_2 ;
    %delay 31250, 0;
    %load/vec4 v0x55af31dfdcc0_0;
    %inv;
    %store/vec4 v0x55af31dfdcc0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55af31ddc910;
T_3 ;
    %wait E_0x55af31dbe370;
    %load/vec4 v0x55af31dfe460_0;
    %store/vec4 v0x55af31dfe1e0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55af31ddc910;
T_4 ;
    %vpi_call 2 57 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55af31ddca90 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af31dfdcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af31dfe320_0, 0, 1;
    %pushi/vec4 4294967280, 0, 32;
    %store/vec4 v0x55af31dfe530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55af31dfdb00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfdfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfde50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfdbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfe280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfe1e0_0, 0, 1;
    %delay 31250, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfe320_0, 0, 1;
    %delay 62500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af31dfe320_0, 0, 1;
    %delay 312500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af31dfdd60_0, 0, 1;
    %delay 125000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af31dfde50_0, 0, 1;
    %delay 125000, 0;
    %pushi/vec4 1048604, 0, 32;
    %store/vec4 v0x55af31dfdb00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af31dfe280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af31dfe6c0_0, 0, 1;
    %delay 62500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfe280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfe6c0_0, 0, 1;
    %delay 1250000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af31dfe280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af31dfe6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af31dfdbf0_0, 0, 1;
    %delay 62500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfe280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfe6c0_0, 0, 1;
    %delay 1250000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af31dfe280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af31dfe6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af31dfdbf0_0, 0, 1;
    %delay 62500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfe280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfe6c0_0, 0, 1;
    %delay 3750000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af31dfe280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af31dfe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfdbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfde50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfdd60_0, 0, 1;
    %delay 62500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfe280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af31dfe6c0_0, 0, 1;
    %delay 62500000, 0;
    %vpi_call 2 91 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "timer_tb.v";
    "./timer.v";
