# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../acl_model_v2.vhd" \
"../../../../../lab5/lab5.srcs/spi.vhd" \
"../../../../accel_spi_rw_tb.vhd" \

# Do not sort compile order
nosort
