Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto dbd10fecf0de4dce99bcb9cd80cc23cf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot i2s_integration_testbench_behav xil_defaultlib.i2s_integration_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFG
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=34,CLKIN...
Compiling module xil_defaultlib.synchronizer(width=4)
Compiling module xil_defaultlib.debouncer(width=4,sample_count_m...
Compiling module xil_defaultlib.edge_detector(width=4)
Compiling module xil_defaultlib.button_parser(width=4,sample_cou...
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.i2s_controller_default
Compiling module xil_defaultlib.async_fifo(data_width=24)
Compiling module xil_defaultlib.UART_controller
Compiling module xil_defaultlib.uart_transmitter(CLOCK_FREQ=5000...
Compiling module xil_defaultlib.uart_receiver(CLOCK_FREQ=5000000...
Compiling module xil_defaultlib.uart(CLOCK_FREQ=50000000)
Compiling module xil_defaultlib.fifo_default
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.bios_mem
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100111000...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111001000...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111010001...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_generic...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_top
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_v8_4_1_...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.dmem_blk_ram
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_mux__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100111000...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111001000...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111010001...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_generic...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_top
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_v8_4_1_...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.imem_blk_ram
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.mem_control
Compiling module xil_defaultlib.mem_read_decoder
Compiling module xil_defaultlib.haz_unit
Compiling module xil_defaultlib.Riscv151
Compiling module xil_defaultlib.z1top(B_SAMPLE_COUNT_MAX=1,B_PUL...
Compiling module xil_defaultlib.i2s_integration_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2s_integration_testbench_behav
