
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libsmartcols.so.1.1.0_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000000073e0 <.init>:
    73e0:	stp	x29, x30, [sp, #-16]!
    73e4:	mov	x29, sp
    73e8:	bl	8430 <*ABS*@plt+0x20>
    73ec:	ldp	x29, x30, [sp], #16
    73f0:	ret

Disassembly of section .plt:

0000000000007400 <mbrtowc@plt-0x20>:
    7400:	stp	x16, x30, [sp, #-16]!
    7404:	adrp	x16, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    7408:	ldr	x17, [x16, #4088]
    740c:	add	x16, x16, #0xff8
    7410:	br	x17
    7414:	nop
    7418:	nop
    741c:	nop

0000000000007420 <mbrtowc@plt>:
    7420:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7424:	ldr	x17, [x16]
    7428:	add	x16, x16, #0x0
    742c:	br	x17

0000000000007430 <memcpy@plt>:
    7430:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7434:	ldr	x17, [x16, #8]
    7438:	add	x16, x16, #0x8
    743c:	br	x17

0000000000007440 <getpwnam_r@plt>:
    7440:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7444:	ldr	x17, [x16, #16]
    7448:	add	x16, x16, #0x10
    744c:	br	x17

0000000000007450 <memmove@plt>:
    7450:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7454:	ldr	x17, [x16, #24]
    7458:	add	x16, x16, #0x18
    745c:	br	x17

0000000000007460 <scols_parse_version_string@plt>:
    7460:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7464:	ldr	x17, [x16, #32]
    7468:	add	x16, x16, #0x20
    746c:	br	x17

0000000000007470 <scols_column_set_whint@plt>:
    7470:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7474:	ldr	x17, [x16, #40]
    7478:	add	x16, x16, #0x28
    747c:	br	x17

0000000000007480 <getcwd@plt>:
    7480:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7484:	ldr	x17, [x16, #48]
    7488:	add	x16, x16, #0x30
    748c:	br	x17

0000000000007490 <scols_symbols_set_branch@plt>:
    7490:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7494:	ldr	x17, [x16, #56]
    7498:	add	x16, x16, #0x38
    749c:	br	x17

00000000000074a0 <setuid@plt>:
    74a0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    74a4:	ldr	x17, [x16, #64]
    74a8:	add	x16, x16, #0x40
    74ac:	br	x17

00000000000074b0 <strtok@plt>:
    74b0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    74b4:	ldr	x17, [x16, #72]
    74b8:	add	x16, x16, #0x48
    74bc:	br	x17

00000000000074c0 <scols_table_remove_line@plt>:
    74c0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    74c4:	ldr	x17, [x16, #80]
    74c8:	add	x16, x16, #0x50
    74cc:	br	x17

00000000000074d0 <scols_new_column@plt>:
    74d0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    74d4:	ldr	x17, [x16, #88]
    74d8:	add	x16, x16, #0x58
    74dc:	br	x17

00000000000074e0 <strtoul@plt>:
    74e0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    74e4:	ldr	x17, [x16, #96]
    74e8:	add	x16, x16, #0x60
    74ec:	br	x17

00000000000074f0 <strlen@plt>:
    74f0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    74f4:	ldr	x17, [x16, #104]
    74f8:	add	x16, x16, #0x68
    74fc:	br	x17

0000000000007500 <scols_column_is_strict_width@plt>:
    7500:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7504:	ldr	x17, [x16, #112]
    7508:	add	x16, x16, #0x70
    750c:	br	x17

0000000000007510 <__sched_cpufree@plt>:
    7510:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7514:	ldr	x17, [x16, #120]
    7518:	add	x16, x16, #0x78
    751c:	br	x17

0000000000007520 <fputs@plt>:
    7520:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7524:	ldr	x17, [x16, #128]
    7528:	add	x16, x16, #0x80
    752c:	br	x17

0000000000007530 <mbstowcs@plt>:
    7530:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7534:	ldr	x17, [x16, #136]
    7538:	add	x16, x16, #0x88
    753c:	br	x17

0000000000007540 <exit@plt>:
    7540:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7544:	ldr	x17, [x16, #144]
    7548:	add	x16, x16, #0x90
    754c:	br	x17

0000000000007550 <scols_column_get_safechars@plt>:
    7550:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7554:	ldr	x17, [x16, #152]
    7558:	add	x16, x16, #0x98
    755c:	br	x17

0000000000007560 <scols_unref_symbols@plt>:
    7560:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7564:	ldr	x17, [x16, #160]
    7568:	add	x16, x16, #0xa0
    756c:	br	x17

0000000000007570 <raise@plt>:
    7570:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7574:	ldr	x17, [x16, #168]
    7578:	add	x16, x16, #0xa8
    757c:	br	x17

0000000000007580 <scols_line_refer_data@plt>:
    7580:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7584:	ldr	x17, [x16, #176]
    7588:	add	x16, x16, #0xb0
    758c:	br	x17

0000000000007590 <dup@plt>:
    7590:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7594:	ldr	x17, [x16, #184]
    7598:	add	x16, x16, #0xb8
    759c:	br	x17

00000000000075a0 <__libc_current_sigrtmax@plt>:
    75a0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    75a4:	ldr	x17, [x16, #192]
    75a8:	add	x16, x16, #0xc0
    75ac:	br	x17

00000000000075b0 <execl@plt>:
    75b0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    75b4:	ldr	x17, [x16, #200]
    75b8:	add	x16, x16, #0xc8
    75bc:	br	x17

00000000000075c0 <scols_table_is_noheadings@plt>:
    75c0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    75c4:	ldr	x17, [x16, #208]
    75c8:	add	x16, x16, #0xd0
    75cc:	br	x17

00000000000075d0 <scols_table_is_tree@plt>:
    75d0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    75d4:	ldr	x17, [x16, #216]
    75d8:	add	x16, x16, #0xd8
    75dc:	br	x17

00000000000075e0 <strtoimax@plt>:
    75e0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    75e4:	ldr	x17, [x16, #224]
    75e8:	add	x16, x16, #0xe0
    75ec:	br	x17

00000000000075f0 <scols_reset_iter@plt>:
    75f0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    75f4:	ldr	x17, [x16, #232]
    75f8:	add	x16, x16, #0xe8
    75fc:	br	x17

0000000000007600 <getegid@plt>:
    7600:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7604:	ldr	x17, [x16, #240]
    7608:	add	x16, x16, #0xf0
    760c:	br	x17

0000000000007610 <strtoll@plt>:
    7610:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7614:	ldr	x17, [x16, #248]
    7618:	add	x16, x16, #0xf8
    761c:	br	x17

0000000000007620 <scols_table_add_column@plt>:
    7620:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7624:	ldr	x17, [x16, #256]
    7628:	add	x16, x16, #0x100
    762c:	br	x17

0000000000007630 <strtod@plt>:
    7630:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7634:	ldr	x17, [x16, #264]
    7638:	add	x16, x16, #0x108
    763c:	br	x17

0000000000007640 <geteuid@plt>:
    7640:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7644:	ldr	x17, [x16, #272]
    7648:	add	x16, x16, #0x110
    764c:	br	x17

0000000000007650 <secure_getenv@plt>:
    7650:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7654:	ldr	x17, [x16, #280]
    7658:	add	x16, x16, #0x118
    765c:	br	x17

0000000000007660 <scols_new_line@plt>:
    7660:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7664:	ldr	x17, [x16, #288]
    7668:	add	x16, x16, #0x120
    766c:	br	x17

0000000000007670 <ttyname@plt>:
    7670:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7674:	ldr	x17, [x16, #296]
    7678:	add	x16, x16, #0x128
    767c:	br	x17

0000000000007680 <localtime_r@plt>:
    7680:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7684:	ldr	x17, [x16, #304]
    7688:	add	x16, x16, #0x130
    768c:	br	x17

0000000000007690 <setenv@plt>:
    7690:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7694:	ldr	x17, [x16, #312]
    7698:	add	x16, x16, #0x138
    769c:	br	x17

00000000000076a0 <readlink@plt>:
    76a0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    76a4:	ldr	x17, [x16, #320]
    76a8:	add	x16, x16, #0x140
    76ac:	br	x17

00000000000076b0 <__cxa_finalize@plt>:
    76b0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    76b4:	ldr	x17, [x16, #328]
    76b8:	add	x16, x16, #0x148
    76bc:	br	x17

00000000000076c0 <sprintf@plt>:
    76c0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    76c4:	ldr	x17, [x16, #336]
    76c8:	add	x16, x16, #0x150
    76cc:	br	x17

00000000000076d0 <getuid@plt>:
    76d0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    76d4:	ldr	x17, [x16, #344]
    76d8:	add	x16, x16, #0x158
    76dc:	br	x17

00000000000076e0 <pipe@plt>:
    76e0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    76e4:	ldr	x17, [x16, #352]
    76e8:	add	x16, x16, #0x160
    76ec:	br	x17

00000000000076f0 <opendir@plt>:
    76f0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    76f4:	ldr	x17, [x16, #360]
    76f8:	add	x16, x16, #0x168
    76fc:	br	x17

0000000000007700 <strftime@plt>:
    7700:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7704:	ldr	x17, [x16, #368]
    7708:	add	x16, x16, #0x170
    770c:	br	x17

0000000000007710 <__cxa_atexit@plt>:
    7710:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7714:	ldr	x17, [x16, #376]
    7718:	add	x16, x16, #0x178
    771c:	br	x17

0000000000007720 <fputc@plt>:
    7720:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7724:	ldr	x17, [x16, #384]
    7728:	add	x16, x16, #0x180
    772c:	br	x17

0000000000007730 <scols_cell_get_data@plt>:
    7730:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7734:	ldr	x17, [x16, #392]
    7738:	add	x16, x16, #0x188
    773c:	br	x17

0000000000007740 <qsort@plt>:
    7740:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7744:	ldr	x17, [x16, #400]
    7748:	add	x16, x16, #0x190
    774c:	br	x17

0000000000007750 <scols_cell_copy_content@plt>:
    7750:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7754:	ldr	x17, [x16, #408]
    7758:	add	x16, x16, #0x198
    775c:	br	x17

0000000000007760 <asprintf@plt>:
    7760:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7764:	ldr	x17, [x16, #416]
    7768:	add	x16, x16, #0x1a0
    776c:	br	x17

0000000000007770 <getpwuid_r@plt>:
    7770:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7774:	ldr	x17, [x16, #424]
    7778:	add	x16, x16, #0x1a8
    777c:	br	x17

0000000000007780 <fork@plt>:
    7780:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7784:	ldr	x17, [x16, #432]
    7788:	add	x16, x16, #0x1b0
    778c:	br	x17

0000000000007790 <strptime@plt>:
    7790:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7794:	ldr	x17, [x16, #440]
    7798:	add	x16, x16, #0x1b8
    779c:	br	x17

00000000000077a0 <lseek@plt>:
    77a0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    77a4:	ldr	x17, [x16, #448]
    77a8:	add	x16, x16, #0x1c0
    77ac:	br	x17

00000000000077b0 <scols_column_set_flags@plt>:
    77b0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    77b4:	ldr	x17, [x16, #456]
    77b8:	add	x16, x16, #0x1c8
    77bc:	br	x17

00000000000077c0 <snprintf@plt>:
    77c0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    77c4:	ldr	x17, [x16, #464]
    77c8:	add	x16, x16, #0x1d0
    77cc:	br	x17

00000000000077d0 <abs@plt>:
    77d0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    77d4:	ldr	x17, [x16, #472]
    77d8:	add	x16, x16, #0x1d8
    77dc:	br	x17

00000000000077e0 <gnu_dev_makedev@plt>:
    77e0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    77e4:	ldr	x17, [x16, #480]
    77e8:	add	x16, x16, #0x1e0
    77ec:	br	x17

00000000000077f0 <localeconv@plt>:
    77f0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    77f4:	ldr	x17, [x16, #488]
    77f8:	add	x16, x16, #0x1e8
    77fc:	br	x17

0000000000007800 <stpcpy@plt>:
    7800:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7804:	ldr	x17, [x16, #496]
    7808:	add	x16, x16, #0x1f0
    780c:	br	x17

0000000000007810 <scols_table_get_stream@plt>:
    7810:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7814:	ldr	x17, [x16, #504]
    7818:	add	x16, x16, #0x1f8
    781c:	br	x17

0000000000007820 <scols_table_set_termwidth@plt>:
    7820:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7824:	ldr	x17, [x16, #512]
    7828:	add	x16, x16, #0x200
    782c:	br	x17

0000000000007830 <scols_line_alloc_cells@plt>:
    7830:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7834:	ldr	x17, [x16, #520]
    7838:	add	x16, x16, #0x208
    783c:	br	x17

0000000000007840 <scols_symbols_set_group_horizontal@plt>:
    7840:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7844:	ldr	x17, [x16, #528]
    7848:	add	x16, x16, #0x210
    784c:	br	x17

0000000000007850 <scols_table_is_ascii@plt>:
    7850:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7854:	ldr	x17, [x16, #536]
    7858:	add	x16, x16, #0x218
    785c:	br	x17

0000000000007860 <fclose@plt>:
    7860:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7864:	ldr	x17, [x16, #544]
    7868:	add	x16, x16, #0x220
    786c:	br	x17

0000000000007870 <scols_table_print_range@plt>:
    7870:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7874:	ldr	x17, [x16, #552]
    7878:	add	x16, x16, #0x228
    787c:	br	x17

0000000000007880 <getpid@plt>:
    7880:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7884:	ldr	x17, [x16, #560]
    7888:	add	x16, x16, #0x230
    788c:	br	x17

0000000000007890 <nl_langinfo@plt>:
    7890:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7894:	ldr	x17, [x16, #568]
    7898:	add	x16, x16, #0x238
    789c:	br	x17

00000000000078a0 <strtok_r@plt>:
    78a0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    78a4:	ldr	x17, [x16, #576]
    78a8:	add	x16, x16, #0x240
    78ac:	br	x17

00000000000078b0 <fopen@plt>:
    78b0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    78b4:	ldr	x17, [x16, #584]
    78b8:	add	x16, x16, #0x248
    78bc:	br	x17

00000000000078c0 <time@plt>:
    78c0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    78c4:	ldr	x17, [x16, #592]
    78c8:	add	x16, x16, #0x250
    78cc:	br	x17

00000000000078d0 <scols_table_set_stream@plt>:
    78d0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    78d4:	ldr	x17, [x16, #600]
    78d8:	add	x16, x16, #0x258
    78dc:	br	x17

00000000000078e0 <scols_symbols_set_group_vertical@plt>:
    78e0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    78e4:	ldr	x17, [x16, #608]
    78e8:	add	x16, x16, #0x260
    78ec:	br	x17

00000000000078f0 <malloc@plt>:
    78f0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    78f4:	ldr	x17, [x16, #616]
    78f8:	add	x16, x16, #0x268
    78fc:	br	x17

0000000000007900 <scols_ref_symbols@plt>:
    7900:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7904:	ldr	x17, [x16, #624]
    7908:	add	x16, x16, #0x270
    790c:	br	x17

0000000000007910 <toupper@plt>:
    7910:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7914:	ldr	x17, [x16, #632]
    7918:	add	x16, x16, #0x278
    791c:	br	x17

0000000000007920 <setsockopt@plt>:
    7920:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7924:	ldr	x17, [x16, #640]
    7928:	add	x16, x16, #0x280
    792c:	br	x17

0000000000007930 <wcwidth@plt>:
    7930:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7934:	ldr	x17, [x16, #648]
    7938:	add	x16, x16, #0x288
    793c:	br	x17

0000000000007940 <scols_copy_line@plt>:
    7940:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7944:	ldr	x17, [x16, #656]
    7948:	add	x16, x16, #0x290
    794c:	br	x17

0000000000007950 <scols_table_set_columns_iter@plt>:
    7950:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7954:	ldr	x17, [x16, #664]
    7958:	add	x16, x16, #0x298
    795c:	br	x17

0000000000007960 <scols_line_get_parent@plt>:
    7960:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7964:	ldr	x17, [x16, #672]
    7968:	add	x16, x16, #0x2a0
    796c:	br	x17

0000000000007970 <open@plt>:
    7970:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7974:	ldr	x17, [x16, #680]
    7978:	add	x16, x16, #0x2a8
    797c:	br	x17

0000000000007980 <scols_table_get_line@plt>:
    7980:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7984:	ldr	x17, [x16, #688]
    7988:	add	x16, x16, #0x2b0
    798c:	br	x17

0000000000007990 <poll@plt>:
    7990:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7994:	ldr	x17, [x16, #696]
    7998:	add	x16, x16, #0x2b8
    799c:	br	x17

00000000000079a0 <wcswidth@plt>:
    79a0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    79a4:	ldr	x17, [x16, #704]
    79a8:	add	x16, x16, #0x2c0
    79ac:	br	x17

00000000000079b0 <__isoc99_fscanf@plt>:
    79b0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    79b4:	ldr	x17, [x16, #712]
    79b8:	add	x16, x16, #0x2c8
    79bc:	br	x17

00000000000079c0 <getppid@plt>:
    79c0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    79c4:	ldr	x17, [x16, #720]
    79c8:	add	x16, x16, #0x2d0
    79cc:	br	x17

00000000000079d0 <sigemptyset@plt>:
    79d0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    79d4:	ldr	x17, [x16, #728]
    79d8:	add	x16, x16, #0x2d8
    79dc:	br	x17

00000000000079e0 <strncmp@plt>:
    79e0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    79e4:	ldr	x17, [x16, #736]
    79e8:	add	x16, x16, #0x2e0
    79ec:	br	x17

00000000000079f0 <__libc_current_sigrtmin@plt>:
    79f0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    79f4:	ldr	x17, [x16, #744]
    79f8:	add	x16, x16, #0x2e8
    79fc:	br	x17

0000000000007a00 <scols_column_set_color@plt>:
    7a00:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7a04:	ldr	x17, [x16, #752]
    7a08:	add	x16, x16, #0x2f0
    7a0c:	br	x17

0000000000007a10 <fgetc@plt>:
    7a10:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7a14:	ldr	x17, [x16, #760]
    7a18:	add	x16, x16, #0x2f8
    7a1c:	br	x17

0000000000007a20 <scols_column_is_customwrap@plt>:
    7a20:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7a24:	ldr	x17, [x16, #768]
    7a28:	add	x16, x16, #0x300
    7a2c:	br	x17

0000000000007a30 <scols_column_get_header@plt>:
    7a30:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7a34:	ldr	x17, [x16, #776]
    7a38:	add	x16, x16, #0x308
    7a3c:	br	x17

0000000000007a40 <memset@plt>:
    7a40:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7a44:	ldr	x17, [x16, #784]
    7a48:	add	x16, x16, #0x310
    7a4c:	br	x17

0000000000007a50 <fdopen@plt>:
    7a50:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7a54:	ldr	x17, [x16, #792]
    7a58:	add	x16, x16, #0x318
    7a5c:	br	x17

0000000000007a60 <gettimeofday@plt>:
    7a60:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7a64:	ldr	x17, [x16, #800]
    7a68:	add	x16, x16, #0x320
    7a6c:	br	x17

0000000000007a70 <gmtime_r@plt>:
    7a70:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7a74:	ldr	x17, [x16, #808]
    7a78:	add	x16, x16, #0x328
    7a7c:	br	x17

0000000000007a80 <scols_cell_refer_data@plt>:
    7a80:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7a84:	ldr	x17, [x16, #816]
    7a88:	add	x16, x16, #0x330
    7a8c:	br	x17

0000000000007a90 <random@plt>:
    7a90:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7a94:	ldr	x17, [x16, #824]
    7a98:	add	x16, x16, #0x338
    7a9c:	br	x17

0000000000007aa0 <scols_cell_set_color@plt>:
    7aa0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7aa4:	ldr	x17, [x16, #832]
    7aa8:	add	x16, x16, #0x340
    7aac:	br	x17

0000000000007ab0 <scols_column_is_wrap@plt>:
    7ab0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7ab4:	ldr	x17, [x16, #840]
    7ab8:	add	x16, x16, #0x348
    7abc:	br	x17

0000000000007ac0 <calloc@plt>:
    7ac0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7ac4:	ldr	x17, [x16, #848]
    7ac8:	add	x16, x16, #0x350
    7acc:	br	x17

0000000000007ad0 <scols_table_is_maxout@plt>:
    7ad0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7ad4:	ldr	x17, [x16, #856]
    7ad8:	add	x16, x16, #0x358
    7adc:	br	x17

0000000000007ae0 <setmntent@plt>:
    7ae0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7ae4:	ldr	x17, [x16, #864]
    7ae8:	add	x16, x16, #0x360
    7aec:	br	x17

0000000000007af0 <scols_unref_line@plt>:
    7af0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7af4:	ldr	x17, [x16, #872]
    7af8:	add	x16, x16, #0x368
    7afc:	br	x17

0000000000007b00 <endmntent@plt>:
    7b00:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7b04:	ldr	x17, [x16, #880]
    7b08:	add	x16, x16, #0x370
    7b0c:	br	x17

0000000000007b10 <__xpg_basename@plt>:
    7b10:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7b14:	ldr	x17, [x16, #888]
    7b18:	add	x16, x16, #0x378
    7b1c:	br	x17

0000000000007b20 <bsearch@plt>:
    7b20:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7b24:	ldr	x17, [x16, #896]
    7b28:	add	x16, x16, #0x380
    7b2c:	br	x17

0000000000007b30 <strcasecmp@plt>:
    7b30:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7b34:	ldr	x17, [x16, #904]
    7b38:	add	x16, x16, #0x388
    7b3c:	br	x17

0000000000007b40 <readdir@plt>:
    7b40:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7b44:	ldr	x17, [x16, #912]
    7b48:	add	x16, x16, #0x390
    7b4c:	br	x17

0000000000007b50 <realloc@plt>:
    7b50:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7b54:	ldr	x17, [x16, #920]
    7b58:	add	x16, x16, #0x398
    7b5c:	br	x17

0000000000007b60 <scols_cell_set_data@plt>:
    7b60:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7b64:	ldr	x17, [x16, #928]
    7b68:	add	x16, x16, #0x3a0
    7b6c:	br	x17

0000000000007b70 <scols_new_table@plt>:
    7b70:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7b74:	ldr	x17, [x16, #936]
    7b78:	add	x16, x16, #0x3a8
    7b7c:	br	x17

0000000000007b80 <strdup@plt>:
    7b80:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7b84:	ldr	x17, [x16, #944]
    7b88:	add	x16, x16, #0x3b0
    7b8c:	br	x17

0000000000007b90 <closedir@plt>:
    7b90:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7b94:	ldr	x17, [x16, #952]
    7b98:	add	x16, x16, #0x3b8
    7b9c:	br	x17

0000000000007ba0 <strerror@plt>:
    7ba0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7ba4:	ldr	x17, [x16, #960]
    7ba8:	add	x16, x16, #0x3c0
    7bac:	br	x17

0000000000007bb0 <scols_symbols_set_group_middle_child@plt>:
    7bb0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7bb4:	ldr	x17, [x16, #968]
    7bb8:	add	x16, x16, #0x3c8
    7bbc:	br	x17

0000000000007bc0 <close@plt>:
    7bc0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7bc4:	ldr	x17, [x16, #976]
    7bc8:	add	x16, x16, #0x3d0
    7bcc:	br	x17

0000000000007bd0 <sigaction@plt>:
    7bd0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7bd4:	ldr	x17, [x16, #984]
    7bd8:	add	x16, x16, #0x3d8
    7bdc:	br	x17

0000000000007be0 <__sched_cpualloc@plt>:
    7be0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7be4:	ldr	x17, [x16, #992]
    7be8:	add	x16, x16, #0x3e0
    7bec:	br	x17

0000000000007bf0 <strrchr@plt>:
    7bf0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7bf4:	ldr	x17, [x16, #1000]
    7bf8:	add	x16, x16, #0x3e8
    7bfc:	br	x17

0000000000007c00 <__gmon_start__@plt>:
    7c00:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7c04:	ldr	x17, [x16, #1008]
    7c08:	add	x16, x16, #0x3f0
    7c0c:	br	x17

0000000000007c10 <mktime@plt>:
    7c10:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7c14:	ldr	x17, [x16, #1016]
    7c18:	add	x16, x16, #0x3f8
    7c1c:	br	x17

0000000000007c20 <fdopendir@plt>:
    7c20:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7c24:	ldr	x17, [x16, #1024]
    7c28:	add	x16, x16, #0x400
    7c2c:	br	x17

0000000000007c30 <write@plt>:
    7c30:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7c34:	ldr	x17, [x16, #1032]
    7c38:	add	x16, x16, #0x408
    7c3c:	br	x17

0000000000007c40 <strtoumax@plt>:
    7c40:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7c44:	ldr	x17, [x16, #1040]
    7c48:	add	x16, x16, #0x410
    7c4c:	br	x17

0000000000007c50 <scols_symbols_set_group_middle_member@plt>:
    7c50:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7c54:	ldr	x17, [x16, #1048]
    7c58:	add	x16, x16, #0x418
    7c5c:	br	x17

0000000000007c60 <abort@plt>:
    7c60:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7c64:	ldr	x17, [x16, #1056]
    7c68:	add	x16, x16, #0x420
    7c6c:	br	x17

0000000000007c70 <mkostemp@plt>:
    7c70:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7c74:	ldr	x17, [x16, #1064]
    7c78:	add	x16, x16, #0x428
    7c7c:	br	x17

0000000000007c80 <setgid@plt>:
    7c80:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7c84:	ldr	x17, [x16, #1072]
    7c88:	add	x16, x16, #0x430
    7c8c:	br	x17

0000000000007c90 <access@plt>:
    7c90:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7c94:	ldr	x17, [x16, #1080]
    7c98:	add	x16, x16, #0x438
    7c9c:	br	x17

0000000000007ca0 <scols_table_set_symbols@plt>:
    7ca0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7ca4:	ldr	x17, [x16, #1088]
    7ca8:	add	x16, x16, #0x440
    7cac:	br	x17

0000000000007cb0 <scols_line_free_cells@plt>:
    7cb0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7cb4:	ldr	x17, [x16, #1096]
    7cb8:	add	x16, x16, #0x448
    7cbc:	br	x17

0000000000007cc0 <gnu_dev_major@plt>:
    7cc0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7cc4:	ldr	x17, [x16, #1104]
    7cc8:	add	x16, x16, #0x450
    7ccc:	br	x17

0000000000007cd0 <scols_cell_get_alignment@plt>:
    7cd0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7cd4:	ldr	x17, [x16, #1112]
    7cd8:	add	x16, x16, #0x458
    7cdc:	br	x17

0000000000007ce0 <scols_table_remove_columns@plt>:
    7ce0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7ce4:	ldr	x17, [x16, #1120]
    7ce8:	add	x16, x16, #0x460
    7cec:	br	x17

0000000000007cf0 <scols_line_set_data@plt>:
    7cf0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7cf4:	ldr	x17, [x16, #1128]
    7cf8:	add	x16, x16, #0x468
    7cfc:	br	x17

0000000000007d00 <memcmp@plt>:
    7d00:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7d04:	ldr	x17, [x16, #1136]
    7d08:	add	x16, x16, #0x470
    7d0c:	br	x17

0000000000007d10 <strsep@plt>:
    7d10:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7d14:	ldr	x17, [x16, #1144]
    7d18:	add	x16, x16, #0x478
    7d1c:	br	x17

0000000000007d20 <execvp@plt>:
    7d20:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7d24:	ldr	x17, [x16, #1152]
    7d28:	add	x16, x16, #0x480
    7d2c:	br	x17

0000000000007d30 <strcmp@plt>:
    7d30:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7d34:	ldr	x17, [x16, #1160]
    7d38:	add	x16, x16, #0x488
    7d3c:	br	x17

0000000000007d40 <getpwuid@plt>:
    7d40:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7d44:	ldr	x17, [x16, #1168]
    7d48:	add	x16, x16, #0x490
    7d4c:	br	x17

0000000000007d50 <warn@plt>:
    7d50:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7d54:	ldr	x17, [x16, #1176]
    7d58:	add	x16, x16, #0x498
    7d5c:	br	x17

0000000000007d60 <__ctype_b_loc@plt>:
    7d60:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7d64:	ldr	x17, [x16, #1184]
    7d68:	add	x16, x16, #0x4a0
    7d6c:	br	x17

0000000000007d70 <rewinddir@plt>:
    7d70:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7d74:	ldr	x17, [x16, #1192]
    7d78:	add	x16, x16, #0x4a8
    7d7c:	br	x17

0000000000007d80 <strtol@plt>:
    7d80:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7d84:	ldr	x17, [x16, #1200]
    7d88:	add	x16, x16, #0x4b0
    7d8c:	br	x17

0000000000007d90 <wctomb@plt>:
    7d90:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7d94:	ldr	x17, [x16, #1208]
    7d98:	add	x16, x16, #0x4b8
    7d9c:	br	x17

0000000000007da0 <scols_column_is_right@plt>:
    7da0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7da4:	ldr	x17, [x16, #1216]
    7da8:	add	x16, x16, #0x4c0
    7dac:	br	x17

0000000000007db0 <scols_cell_get_color@plt>:
    7db0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7db4:	ldr	x17, [x16, #1224]
    7db8:	add	x16, x16, #0x4c8
    7dbc:	br	x17

0000000000007dc0 <scols_new_symbols@plt>:
    7dc0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7dc4:	ldr	x17, [x16, #1232]
    7dc8:	add	x16, x16, #0x4d0
    7dcc:	br	x17

0000000000007dd0 <free@plt>:
    7dd0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7dd4:	ldr	x17, [x16, #1240]
    7dd8:	add	x16, x16, #0x4d8
    7ddc:	br	x17

0000000000007de0 <scols_get_library_version@plt>:
    7de0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7de4:	ldr	x17, [x16, #1248]
    7de8:	add	x16, x16, #0x4e0
    7dec:	br	x17

0000000000007df0 <__ctype_get_mb_cur_max@plt>:
    7df0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7df4:	ldr	x17, [x16, #1256]
    7df8:	add	x16, x16, #0x4e8
    7dfc:	br	x17

0000000000007e00 <getgid@plt>:
    7e00:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7e04:	ldr	x17, [x16, #1264]
    7e08:	add	x16, x16, #0x4f0
    7e0c:	br	x17

0000000000007e10 <scols_symbols_set_title_padding@plt>:
    7e10:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7e14:	ldr	x17, [x16, #1272]
    7e18:	add	x16, x16, #0x4f8
    7e1c:	br	x17

0000000000007e20 <strncasecmp@plt>:
    7e20:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7e24:	ldr	x17, [x16, #1280]
    7e28:	add	x16, x16, #0x500
    7e2c:	br	x17

0000000000007e30 <scols_table_get_termwidth@plt>:
    7e30:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7e34:	ldr	x17, [x16, #1288]
    7e38:	add	x16, x16, #0x508
    7e3c:	br	x17

0000000000007e40 <nanosleep@plt>:
    7e40:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7e44:	ldr	x17, [x16, #1296]
    7e48:	add	x16, x16, #0x510
    7e4c:	br	x17

0000000000007e50 <vasprintf@plt>:
    7e50:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7e54:	ldr	x17, [x16, #1304]
    7e58:	add	x16, x16, #0x518
    7e5c:	br	x17

0000000000007e60 <scols_symbols_set_group_last_member@plt>:
    7e60:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7e64:	ldr	x17, [x16, #1312]
    7e68:	add	x16, x16, #0x520
    7e6c:	br	x17

0000000000007e70 <scols_reset_cell@plt>:
    7e70:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7e74:	ldr	x17, [x16, #1320]
    7e78:	add	x16, x16, #0x528
    7e7c:	br	x17

0000000000007e80 <hasmntopt@plt>:
    7e80:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7e84:	ldr	x17, [x16, #1328]
    7e88:	add	x16, x16, #0x530
    7e8c:	br	x17

0000000000007e90 <scols_ref_line@plt>:
    7e90:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7e94:	ldr	x17, [x16, #1336]
    7e98:	add	x16, x16, #0x538
    7e9c:	br	x17

0000000000007ea0 <connect@plt>:
    7ea0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7ea4:	ldr	x17, [x16, #1344]
    7ea8:	add	x16, x16, #0x540
    7eac:	br	x17

0000000000007eb0 <strndup@plt>:
    7eb0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7eb4:	ldr	x17, [x16, #1352]
    7eb8:	add	x16, x16, #0x548
    7ebc:	br	x17

0000000000007ec0 <strspn@plt>:
    7ec0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7ec4:	ldr	x17, [x16, #1360]
    7ec8:	add	x16, x16, #0x550
    7ecc:	br	x17

0000000000007ed0 <strchr@plt>:
    7ed0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7ed4:	ldr	x17, [x16, #1368]
    7ed8:	add	x16, x16, #0x558
    7edc:	br	x17

0000000000007ee0 <scols_table_is_json@plt>:
    7ee0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7ee4:	ldr	x17, [x16, #1376]
    7ee8:	add	x16, x16, #0x560
    7eec:	br	x17

0000000000007ef0 <scols_table_is_minout@plt>:
    7ef0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7ef4:	ldr	x17, [x16, #1384]
    7ef8:	add	x16, x16, #0x568
    7efc:	br	x17

0000000000007f00 <__isoc99_vfscanf@plt>:
    7f00:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7f04:	ldr	x17, [x16, #1392]
    7f08:	add	x16, x16, #0x570
    7f0c:	br	x17

0000000000007f10 <scols_line_remove_child@plt>:
    7f10:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7f14:	ldr	x17, [x16, #1400]
    7f18:	add	x16, x16, #0x578
    7f1c:	br	x17

0000000000007f20 <fwrite@plt>:
    7f20:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7f24:	ldr	x17, [x16, #1408]
    7f28:	add	x16, x16, #0x580
    7f2c:	br	x17

0000000000007f30 <fcntl@plt>:
    7f30:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7f34:	ldr	x17, [x16, #1416]
    7f38:	add	x16, x16, #0x588
    7f3c:	br	x17

0000000000007f40 <socket@plt>:
    7f40:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7f44:	ldr	x17, [x16, #1424]
    7f48:	add	x16, x16, #0x590
    7f4c:	br	x17

0000000000007f50 <fflush@plt>:
    7f50:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7f54:	ldr	x17, [x16, #1432]
    7f58:	add	x16, x16, #0x598
    7f5c:	br	x17

0000000000007f60 <gnu_dev_minor@plt>:
    7f60:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7f64:	ldr	x17, [x16, #1440]
    7f68:	add	x16, x16, #0x5a0
    7f6c:	br	x17

0000000000007f70 <strcpy@plt>:
    7f70:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7f74:	ldr	x17, [x16, #1448]
    7f78:	add	x16, x16, #0x5a8
    7f7c:	br	x17

0000000000007f80 <dirfd@plt>:
    7f80:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7f84:	ldr	x17, [x16, #1456]
    7f88:	add	x16, x16, #0x5b0
    7f8c:	br	x17

0000000000007f90 <scols_copy_column@plt>:
    7f90:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7f94:	ldr	x17, [x16, #1464]
    7f98:	add	x16, x16, #0x5b8
    7f9c:	br	x17

0000000000007fa0 <scols_table_next_line@plt>:
    7fa0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7fa4:	ldr	x17, [x16, #1472]
    7fa8:	add	x16, x16, #0x5c0
    7fac:	br	x17

0000000000007fb0 <scols_unref_table@plt>:
    7fb0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7fb4:	ldr	x17, [x16, #1480]
    7fb8:	add	x16, x16, #0x5c8
    7fbc:	br	x17

0000000000007fc0 <scols_table_set_column_separator@plt>:
    7fc0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7fc4:	ldr	x17, [x16, #1488]
    7fc8:	add	x16, x16, #0x5d0
    7fcc:	br	x17

0000000000007fd0 <scols_column_is_tree@plt>:
    7fd0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7fd4:	ldr	x17, [x16, #1496]
    7fd8:	add	x16, x16, #0x5d8
    7fdc:	br	x17

0000000000007fe0 <warnx@plt>:
    7fe0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7fe4:	ldr	x17, [x16, #1504]
    7fe8:	add	x16, x16, #0x5e0
    7fec:	br	x17

0000000000007ff0 <read@plt>:
    7ff0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    7ff4:	ldr	x17, [x16, #1512]
    7ff8:	add	x16, x16, #0x5e8
    7ffc:	br	x17

0000000000008000 <isatty@plt>:
    8000:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8004:	ldr	x17, [x16, #1520]
    8008:	add	x16, x16, #0x5f0
    800c:	br	x17

0000000000008010 <jrand48@plt>:
    8010:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8014:	ldr	x17, [x16, #1528]
    8018:	add	x16, x16, #0x5f8
    801c:	br	x17

0000000000008020 <wcstombs@plt>:
    8020:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8024:	ldr	x17, [x16, #1536]
    8028:	add	x16, x16, #0x600
    802c:	br	x17

0000000000008030 <scols_table_remove_lines@plt>:
    8030:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8034:	ldr	x17, [x16, #1544]
    8038:	add	x16, x16, #0x608
    803c:	br	x17

0000000000008040 <select@plt>:
    8040:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8044:	ldr	x17, [x16, #1552]
    8048:	add	x16, x16, #0x610
    804c:	br	x17

0000000000008050 <scols_symbols_set_right@plt>:
    8050:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8054:	ldr	x17, [x16, #1560]
    8058:	add	x16, x16, #0x618
    805c:	br	x17

0000000000008060 <scols_line_add_child@plt>:
    8060:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8064:	ldr	x17, [x16, #1568]
    8068:	add	x16, x16, #0x620
    806c:	br	x17

0000000000008070 <scols_symbols_set_group_last_child@plt>:
    8070:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8074:	ldr	x17, [x16, #1576]
    8078:	add	x16, x16, #0x628
    807c:	br	x17

0000000000008080 <__fxstat@plt>:
    8080:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8084:	ldr	x17, [x16, #1584]
    8088:	add	x16, x16, #0x630
    808c:	br	x17

0000000000008090 <strstr@plt>:
    8090:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8094:	ldr	x17, [x16, #1592]
    8098:	add	x16, x16, #0x638
    809c:	br	x17

00000000000080a0 <scols_column_is_noextremes@plt>:
    80a0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    80a4:	ldr	x17, [x16, #1600]
    80a8:	add	x16, x16, #0x640
    80ac:	br	x17

00000000000080b0 <scols_symbols_set_cell_padding@plt>:
    80b0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    80b4:	ldr	x17, [x16, #1608]
    80b8:	add	x16, x16, #0x648
    80bc:	br	x17

00000000000080c0 <srandom@plt>:
    80c0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    80c4:	ldr	x17, [x16, #1616]
    80c8:	add	x16, x16, #0x650
    80cc:	br	x17

00000000000080d0 <realpath@plt>:
    80d0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    80d4:	ldr	x17, [x16, #1624]
    80d8:	add	x16, x16, #0x658
    80dc:	br	x17

00000000000080e0 <scols_table_next_column@plt>:
    80e0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    80e4:	ldr	x17, [x16, #1632]
    80e8:	add	x16, x16, #0x660
    80ec:	br	x17

00000000000080f0 <__isoc99_sscanf@plt>:
    80f0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    80f4:	ldr	x17, [x16, #1640]
    80f8:	add	x16, x16, #0x668
    80fc:	br	x17

0000000000008100 <vsnprintf@plt>:
    8100:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8104:	ldr	x17, [x16, #1648]
    8108:	add	x16, x16, #0x670
    810c:	br	x17

0000000000008110 <scols_table_is_export@plt>:
    8110:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8114:	ldr	x17, [x16, #1656]
    8118:	add	x16, x16, #0x678
    811c:	br	x17

0000000000008120 <scols_table_set_default_symbols@plt>:
    8120:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8124:	ldr	x17, [x16, #1664]
    8128:	add	x16, x16, #0x680
    812c:	br	x17

0000000000008130 <scols_table_set_line_separator@plt>:
    8130:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8134:	ldr	x17, [x16, #1672]
    8138:	add	x16, x16, #0x688
    813c:	br	x17

0000000000008140 <getmntent@plt>:
    8140:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8144:	ldr	x17, [x16, #1680]
    8148:	add	x16, x16, #0x690
    814c:	br	x17

0000000000008150 <scols_column_is_trunc@plt>:
    8150:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8154:	ldr	x17, [x16, #1688]
    8158:	add	x16, x16, #0x698
    815c:	br	x17

0000000000008160 <dup2@plt>:
    8160:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8164:	ldr	x17, [x16, #1696]
    8168:	add	x16, x16, #0x6a0
    816c:	br	x17

0000000000008170 <scols_line_set_color@plt>:
    8170:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8174:	ldr	x17, [x16, #1704]
    8178:	add	x16, x16, #0x6a8
    817c:	br	x17

0000000000008180 <strncpy@plt>:
    8180:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8184:	ldr	x17, [x16, #1712]
    8188:	add	x16, x16, #0x6b0
    818c:	br	x17

0000000000008190 <errx@plt>:
    8190:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8194:	ldr	x17, [x16, #1720]
    8198:	add	x16, x16, #0x6b8
    819c:	br	x17

00000000000081a0 <scols_column_is_hidden@plt>:
    81a0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    81a4:	ldr	x17, [x16, #1728]
    81a8:	add	x16, x16, #0x6c0
    81ac:	br	x17

00000000000081b0 <getrandom@plt>:
    81b0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    81b4:	ldr	x17, [x16, #1736]
    81b8:	add	x16, x16, #0x6c8
    81bc:	br	x17

00000000000081c0 <iswprint@plt>:
    81c0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    81c4:	ldr	x17, [x16, #1744]
    81c8:	add	x16, x16, #0x6d0
    81cc:	br	x17

00000000000081d0 <scols_table_add_line@plt>:
    81d0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    81d4:	ldr	x17, [x16, #1752]
    81d8:	add	x16, x16, #0x6d8
    81dc:	br	x17

00000000000081e0 <umask@plt>:
    81e0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    81e4:	ldr	x17, [x16, #1760]
    81e8:	add	x16, x16, #0x6e0
    81ec:	br	x17

00000000000081f0 <strcspn@plt>:
    81f0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    81f4:	ldr	x17, [x16, #1768]
    81f8:	add	x16, x16, #0x6e8
    81fc:	br	x17

0000000000008200 <faccessat@plt>:
    8200:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8204:	ldr	x17, [x16, #1776]
    8208:	add	x16, x16, #0x6f0
    820c:	br	x17

0000000000008210 <vfprintf@plt>:
    8210:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8214:	ldr	x17, [x16, #1784]
    8218:	add	x16, x16, #0x6f8
    821c:	br	x17

0000000000008220 <openat@plt>:
    8220:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8224:	ldr	x17, [x16, #1792]
    8228:	add	x16, x16, #0x700
    822c:	br	x17

0000000000008230 <__assert_fail@plt>:
    8230:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8234:	ldr	x17, [x16, #1800]
    8238:	add	x16, x16, #0x708
    823c:	br	x17

0000000000008240 <__errno_location@plt>:
    8240:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8244:	ldr	x17, [x16, #1808]
    8248:	add	x16, x16, #0x710
    824c:	br	x17

0000000000008250 <tolower@plt>:
    8250:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8254:	ldr	x17, [x16, #1816]
    8258:	add	x16, x16, #0x718
    825c:	br	x17

0000000000008260 <uname@plt>:
    8260:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8264:	ldr	x17, [x16, #1824]
    8268:	add	x16, x16, #0x720
    826c:	br	x17

0000000000008270 <getenv@plt>:
    8270:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8274:	ldr	x17, [x16, #1832]
    8278:	add	x16, x16, #0x728
    827c:	br	x17

0000000000008280 <scols_symbols_set_group_first_member@plt>:
    8280:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8284:	ldr	x17, [x16, #1840]
    8288:	add	x16, x16, #0x730
    828c:	br	x17

0000000000008290 <__xstat@plt>:
    8290:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8294:	ldr	x17, [x16, #1848]
    8298:	add	x16, x16, #0x738
    829c:	br	x17

00000000000082a0 <prctl@plt>:
    82a0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    82a4:	ldr	x17, [x16, #1856]
    82a8:	add	x16, x16, #0x740
    82ac:	br	x17

00000000000082b0 <open_memstream@plt>:
    82b0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    82b4:	ldr	x17, [x16, #1864]
    82b8:	add	x16, x16, #0x748
    82bc:	br	x17

00000000000082c0 <getgrgid@plt>:
    82c0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    82c4:	ldr	x17, [x16, #1872]
    82c8:	add	x16, x16, #0x750
    82cc:	br	x17

00000000000082d0 <scols_ref_column@plt>:
    82d0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    82d4:	ldr	x17, [x16, #1880]
    82d8:	add	x16, x16, #0x758
    82dc:	br	x17

00000000000082e0 <scols_symbols_set_vertical@plt>:
    82e0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    82e4:	ldr	x17, [x16, #1888]
    82e8:	add	x16, x16, #0x760
    82ec:	br	x17

00000000000082f0 <scols_unref_column@plt>:
    82f0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    82f4:	ldr	x17, [x16, #1896]
    82f8:	add	x16, x16, #0x768
    82fc:	br	x17

0000000000008300 <syscall@plt>:
    8300:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8304:	ldr	x17, [x16, #1904]
    8308:	add	x16, x16, #0x770
    830c:	br	x17

0000000000008310 <waitpid@plt>:
    8310:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8314:	ldr	x17, [x16, #1912]
    8318:	add	x16, x16, #0x778
    831c:	br	x17

0000000000008320 <unlink@plt>:
    8320:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8324:	ldr	x17, [x16, #1920]
    8328:	add	x16, x16, #0x780
    832c:	br	x17

0000000000008330 <gettext@plt>:
    8330:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8334:	ldr	x17, [x16, #1928]
    8338:	add	x16, x16, #0x788
    833c:	br	x17

0000000000008340 <getdtablesize@plt>:
    8340:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8344:	ldr	x17, [x16, #1936]
    8348:	add	x16, x16, #0x790
    834c:	br	x17

0000000000008350 <getlogin@plt>:
    8350:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8354:	ldr	x17, [x16, #1944]
    8358:	add	x16, x16, #0x798
    835c:	br	x17

0000000000008360 <mkdir@plt>:
    8360:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8364:	ldr	x17, [x16, #1952]
    8368:	add	x16, x16, #0x7a0
    836c:	br	x17

0000000000008370 <scols_line_get_cell@plt>:
    8370:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8374:	ldr	x17, [x16, #1960]
    8378:	add	x16, x16, #0x7a8
    837c:	br	x17

0000000000008380 <fprintf@plt>:
    8380:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8384:	ldr	x17, [x16, #1968]
    8388:	add	x16, x16, #0x7b0
    838c:	br	x17

0000000000008390 <fgets@plt>:
    8390:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8394:	ldr	x17, [x16, #1976]
    8398:	add	x16, x16, #0x7b8
    839c:	br	x17

00000000000083a0 <scols_table_get_column@plt>:
    83a0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    83a4:	ldr	x17, [x16, #1984]
    83a8:	add	x16, x16, #0x7c0
    83ac:	br	x17

00000000000083b0 <err@plt>:
    83b0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    83b4:	ldr	x17, [x16, #1992]
    83b8:	add	x16, x16, #0x7c8
    83bc:	br	x17

00000000000083c0 <ioctl@plt>:
    83c0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    83c4:	ldr	x17, [x16, #2000]
    83c8:	add	x16, x16, #0x7d0
    83cc:	br	x17

00000000000083d0 <scols_line_next_child@plt>:
    83d0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    83d4:	ldr	x17, [x16, #2008]
    83d8:	add	x16, x16, #0x7d8
    83dc:	br	x17

00000000000083e0 <__fxstatat@plt>:
    83e0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    83e4:	ldr	x17, [x16, #2016]
    83e8:	add	x16, x16, #0x7e0
    83ec:	br	x17

00000000000083f0 <scols_table_remove_column@plt>:
    83f0:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    83f4:	ldr	x17, [x16, #2024]
    83f8:	add	x16, x16, #0x7e8
    83fc:	br	x17

0000000000008400 <readlinkat@plt>:
    8400:	adrp	x16, 4d000 <mbrtowc@GLIBC_2.17>
    8404:	ldr	x17, [x16, #2032]
    8408:	add	x16, x16, #0x7f0
    840c:	br	x17

0000000000008410 <*ABS*@plt>:
    8410:	stp	x2, x3, [sp, #-16]!
    8414:	adrp	x2, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    8418:	adrp	x3, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    841c:	ldr	x2, [x2, #4064]
    8420:	add	x3, x3, #0xfe8
    8424:	br	x2
    8428:	nop
    842c:	nop

Disassembly of section .text:

0000000000008430 <scols_new_iter@@SMARTCOLS_2.25-0xd4>:
    8430:	adrp	x0, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    8434:	ldr	x0, [x0, #4040]
    8438:	cbz	x0, 8440 <*ABS*@plt+0x30>
    843c:	b	7c00 <__gmon_start__@plt>
    8440:	ret
    8444:	nop
    8448:	adrp	x0, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
    844c:	add	x0, x0, #0x898
    8450:	adrp	x1, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
    8454:	add	x1, x1, #0x898
    8458:	cmp	x1, x0
    845c:	b.eq	8474 <*ABS*@plt+0x64>  // b.none
    8460:	adrp	x1, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    8464:	ldr	x1, [x1, #4000]
    8468:	cbz	x1, 8474 <*ABS*@plt+0x64>
    846c:	mov	x16, x1
    8470:	br	x16
    8474:	ret
    8478:	adrp	x0, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
    847c:	add	x0, x0, #0x898
    8480:	adrp	x1, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
    8484:	add	x1, x1, #0x898
    8488:	sub	x1, x1, x0
    848c:	lsr	x2, x1, #63
    8490:	add	x1, x2, x1, asr #3
    8494:	cmp	xzr, x1, asr #1
    8498:	asr	x1, x1, #1
    849c:	b.eq	84b4 <*ABS*@plt+0xa4>  // b.none
    84a0:	adrp	x2, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    84a4:	ldr	x2, [x2, #4056]
    84a8:	cbz	x2, 84b4 <*ABS*@plt+0xa4>
    84ac:	mov	x16, x2
    84b0:	br	x16
    84b4:	ret
    84b8:	stp	x29, x30, [sp, #-32]!
    84bc:	mov	x29, sp
    84c0:	str	x19, [sp, #16]
    84c4:	adrp	x19, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
    84c8:	ldrb	w0, [x19, #2200]
    84cc:	cbnz	w0, 84f4 <*ABS*@plt+0xe4>
    84d0:	adrp	x0, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    84d4:	ldr	x0, [x0, #4008]
    84d8:	cbz	x0, 84e8 <*ABS*@plt+0xd8>
    84dc:	adrp	x0, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
    84e0:	ldr	x0, [x0, #2056]
    84e4:	bl	76b0 <__cxa_finalize@plt>
    84e8:	bl	8448 <*ABS*@plt+0x38>
    84ec:	mov	w0, #0x1                   	// #1
    84f0:	strb	w0, [x19, #2200]
    84f4:	ldr	x19, [sp, #16]
    84f8:	ldp	x29, x30, [sp], #32
    84fc:	ret
    8500:	b	8478 <*ABS*@plt+0x68>

0000000000008504 <scols_new_iter@@SMARTCOLS_2.25>:
    8504:	sub	sp, sp, #0x30
    8508:	stp	x29, x30, [sp, #32]
    850c:	add	x29, sp, #0x20
    8510:	mov	x8, #0x1                   	// #1
    8514:	mov	x1, #0x18                  	// #24
    8518:	stur	w0, [x29, #-12]
    851c:	mov	x0, x8
    8520:	bl	7ac0 <calloc@plt>
    8524:	str	x0, [sp, #8]
    8528:	ldr	x8, [sp, #8]
    852c:	cbnz	x8, 853c <scols_new_iter@@SMARTCOLS_2.25+0x38>
    8530:	mov	x8, xzr
    8534:	stur	x8, [x29, #-8]
    8538:	b	8550 <scols_new_iter@@SMARTCOLS_2.25+0x4c>
    853c:	ldur	w8, [x29, #-12]
    8540:	ldr	x9, [sp, #8]
    8544:	str	w8, [x9, #16]
    8548:	ldr	x9, [sp, #8]
    854c:	stur	x9, [x29, #-8]
    8550:	ldur	x0, [x29, #-8]
    8554:	ldp	x29, x30, [sp, #32]
    8558:	add	sp, sp, #0x30
    855c:	ret

0000000000008560 <scols_free_iter@@SMARTCOLS_2.25>:
    8560:	sub	sp, sp, #0x20
    8564:	stp	x29, x30, [sp, #16]
    8568:	add	x29, sp, #0x10
    856c:	str	x0, [sp, #8]
    8570:	ldr	x0, [sp, #8]
    8574:	bl	7dd0 <free@plt>
    8578:	ldp	x29, x30, [sp, #16]
    857c:	add	sp, sp, #0x20
    8580:	ret

0000000000008584 <scols_reset_iter@@SMARTCOLS_2.25>:
    8584:	sub	sp, sp, #0x10
    8588:	mov	w8, #0xffffffff            	// #-1
    858c:	str	x0, [sp, #8]
    8590:	str	w1, [sp, #4]
    8594:	ldr	w9, [sp, #4]
    8598:	cmp	w9, w8
    859c:	b.ne	85ac <scols_reset_iter@@SMARTCOLS_2.25+0x28>  // b.any
    85a0:	ldr	x8, [sp, #8]
    85a4:	ldr	w9, [x8, #16]
    85a8:	str	w9, [sp, #4]
    85ac:	ldr	x8, [sp, #8]
    85b0:	str	xzr, [x8]
    85b4:	str	xzr, [x8, #8]
    85b8:	str	xzr, [x8, #16]
    85bc:	ldr	w9, [sp, #4]
    85c0:	ldr	x8, [sp, #8]
    85c4:	str	w9, [x8, #16]
    85c8:	add	sp, sp, #0x10
    85cc:	ret

00000000000085d0 <scols_iter_get_direction@@SMARTCOLS_2.25>:
    85d0:	sub	sp, sp, #0x10
    85d4:	str	x0, [sp, #8]
    85d8:	ldr	x8, [sp, #8]
    85dc:	ldr	w0, [x8, #16]
    85e0:	add	sp, sp, #0x10
    85e4:	ret

00000000000085e8 <scols_new_symbols@@SMARTCOLS_2.25>:
    85e8:	sub	sp, sp, #0x20
    85ec:	stp	x29, x30, [sp, #16]
    85f0:	add	x29, sp, #0x10
    85f4:	mov	x0, #0x1                   	// #1
    85f8:	mov	x1, #0x68                  	// #104
    85fc:	bl	7ac0 <calloc@plt>
    8600:	str	x0, [sp]
    8604:	ldr	x8, [sp]
    8608:	cbnz	x8, 8618 <scols_new_symbols@@SMARTCOLS_2.25+0x30>
    860c:	mov	x8, xzr
    8610:	str	x8, [sp, #8]
    8614:	b	862c <scols_new_symbols@@SMARTCOLS_2.25+0x44>
    8618:	ldr	x8, [sp]
    861c:	mov	w9, #0x1                   	// #1
    8620:	str	w9, [x8]
    8624:	ldr	x8, [sp]
    8628:	str	x8, [sp, #8]
    862c:	ldr	x0, [sp, #8]
    8630:	ldp	x29, x30, [sp, #16]
    8634:	add	sp, sp, #0x20
    8638:	ret

000000000000863c <scols_ref_symbols@@SMARTCOLS_2.25>:
    863c:	sub	sp, sp, #0x10
    8640:	str	x0, [sp, #8]
    8644:	ldr	x8, [sp, #8]
    8648:	cbz	x8, 865c <scols_ref_symbols@@SMARTCOLS_2.25+0x20>
    864c:	ldr	x8, [sp, #8]
    8650:	ldr	w9, [x8]
    8654:	add	w9, w9, #0x1
    8658:	str	w9, [x8]
    865c:	add	sp, sp, #0x10
    8660:	ret

0000000000008664 <scols_unref_symbols@@SMARTCOLS_2.25>:
    8664:	sub	sp, sp, #0x20
    8668:	stp	x29, x30, [sp, #16]
    866c:	add	x29, sp, #0x10
    8670:	str	x0, [sp, #8]
    8674:	ldr	x8, [sp, #8]
    8678:	cbz	x8, 8730 <scols_unref_symbols@@SMARTCOLS_2.25+0xcc>
    867c:	ldr	x8, [sp, #8]
    8680:	ldr	w9, [x8]
    8684:	subs	w9, w9, #0x1
    8688:	str	w9, [x8]
    868c:	cmp	w9, #0x0
    8690:	cset	w9, gt
    8694:	tbnz	w9, #0, 8730 <scols_unref_symbols@@SMARTCOLS_2.25+0xcc>
    8698:	ldr	x8, [sp, #8]
    869c:	ldr	x0, [x8, #8]
    86a0:	bl	7dd0 <free@plt>
    86a4:	ldr	x8, [sp, #8]
    86a8:	ldr	x0, [x8, #16]
    86ac:	bl	7dd0 <free@plt>
    86b0:	ldr	x8, [sp, #8]
    86b4:	ldr	x0, [x8, #24]
    86b8:	bl	7dd0 <free@plt>
    86bc:	ldr	x8, [sp, #8]
    86c0:	ldr	x0, [x8, #56]
    86c4:	bl	7dd0 <free@plt>
    86c8:	ldr	x8, [sp, #8]
    86cc:	ldr	x0, [x8, #64]
    86d0:	bl	7dd0 <free@plt>
    86d4:	ldr	x8, [sp, #8]
    86d8:	ldr	x0, [x8, #48]
    86dc:	bl	7dd0 <free@plt>
    86e0:	ldr	x8, [sp, #8]
    86e4:	ldr	x0, [x8, #32]
    86e8:	bl	7dd0 <free@plt>
    86ec:	ldr	x8, [sp, #8]
    86f0:	ldr	x0, [x8, #40]
    86f4:	bl	7dd0 <free@plt>
    86f8:	ldr	x8, [sp, #8]
    86fc:	ldr	x0, [x8, #72]
    8700:	bl	7dd0 <free@plt>
    8704:	ldr	x8, [sp, #8]
    8708:	ldr	x0, [x8, #80]
    870c:	bl	7dd0 <free@plt>
    8710:	ldr	x8, [sp, #8]
    8714:	ldr	x0, [x8, #88]
    8718:	bl	7dd0 <free@plt>
    871c:	ldr	x8, [sp, #8]
    8720:	ldr	x0, [x8, #96]
    8724:	bl	7dd0 <free@plt>
    8728:	ldr	x0, [sp, #8]
    872c:	bl	7dd0 <free@plt>
    8730:	ldp	x29, x30, [sp, #16]
    8734:	add	sp, sp, #0x20
    8738:	ret

000000000000873c <scols_symbols_set_branch@@SMARTCOLS_2.25>:
    873c:	sub	sp, sp, #0x20
    8740:	stp	x29, x30, [sp, #16]
    8744:	add	x29, sp, #0x10
    8748:	mov	x8, #0x8                   	// #8
    874c:	str	x0, [sp, #8]
    8750:	str	x1, [sp]
    8754:	ldr	x0, [sp, #8]
    8758:	ldr	x2, [sp]
    875c:	mov	x1, x8
    8760:	bl	8770 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x34>
    8764:	ldp	x29, x30, [sp, #16]
    8768:	add	sp, sp, #0x20
    876c:	ret
    8770:	sub	sp, sp, #0x40
    8774:	stp	x29, x30, [sp, #48]
    8778:	add	x29, sp, #0x30
    877c:	mov	x8, xzr
    8780:	stur	x0, [x29, #-16]
    8784:	str	x1, [sp, #24]
    8788:	str	x2, [sp, #16]
    878c:	str	x8, [sp]
    8790:	ldur	x8, [x29, #-16]
    8794:	cbnz	x8, 87a4 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x68>
    8798:	mov	w8, #0xffffffea            	// #-22
    879c:	stur	w8, [x29, #-4]
    87a0:	b	87f8 <scols_symbols_set_branch@@SMARTCOLS_2.25+0xbc>
    87a4:	ldur	x8, [x29, #-16]
    87a8:	ldr	x9, [sp, #24]
    87ac:	add	x8, x8, x9
    87b0:	str	x8, [sp, #8]
    87b4:	ldr	x8, [sp, #16]
    87b8:	cbz	x8, 87dc <scols_symbols_set_branch@@SMARTCOLS_2.25+0xa0>
    87bc:	ldr	x0, [sp, #16]
    87c0:	bl	7b80 <strdup@plt>
    87c4:	str	x0, [sp]
    87c8:	ldr	x8, [sp]
    87cc:	cbnz	x8, 87dc <scols_symbols_set_branch@@SMARTCOLS_2.25+0xa0>
    87d0:	mov	w8, #0xfffffff4            	// #-12
    87d4:	stur	w8, [x29, #-4]
    87d8:	b	87f8 <scols_symbols_set_branch@@SMARTCOLS_2.25+0xbc>
    87dc:	ldr	x8, [sp, #8]
    87e0:	ldr	x0, [x8]
    87e4:	bl	7dd0 <free@plt>
    87e8:	ldr	x8, [sp]
    87ec:	ldr	x9, [sp, #8]
    87f0:	str	x8, [x9]
    87f4:	stur	wzr, [x29, #-4]
    87f8:	ldur	w0, [x29, #-4]
    87fc:	ldp	x29, x30, [sp, #48]
    8800:	add	sp, sp, #0x40
    8804:	ret

0000000000008808 <scols_symbols_set_vertical@@SMARTCOLS_2.25>:
    8808:	sub	sp, sp, #0x20
    880c:	stp	x29, x30, [sp, #16]
    8810:	add	x29, sp, #0x10
    8814:	mov	x8, #0x10                  	// #16
    8818:	str	x0, [sp, #8]
    881c:	str	x1, [sp]
    8820:	ldr	x0, [sp, #8]
    8824:	ldr	x2, [sp]
    8828:	mov	x1, x8
    882c:	bl	8770 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x34>
    8830:	ldp	x29, x30, [sp, #16]
    8834:	add	sp, sp, #0x20
    8838:	ret

000000000000883c <scols_symbols_set_right@@SMARTCOLS_2.25>:
    883c:	sub	sp, sp, #0x20
    8840:	stp	x29, x30, [sp, #16]
    8844:	add	x29, sp, #0x10
    8848:	mov	x8, #0x18                  	// #24
    884c:	str	x0, [sp, #8]
    8850:	str	x1, [sp]
    8854:	ldr	x0, [sp, #8]
    8858:	ldr	x2, [sp]
    885c:	mov	x1, x8
    8860:	bl	8770 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x34>
    8864:	ldp	x29, x30, [sp, #16]
    8868:	add	sp, sp, #0x20
    886c:	ret

0000000000008870 <scols_symbols_set_title_padding@@SMARTCOLS_2.28>:
    8870:	sub	sp, sp, #0x20
    8874:	stp	x29, x30, [sp, #16]
    8878:	add	x29, sp, #0x10
    887c:	mov	x8, #0x58                  	// #88
    8880:	str	x0, [sp, #8]
    8884:	str	x1, [sp]
    8888:	ldr	x0, [sp, #8]
    888c:	ldr	x2, [sp]
    8890:	mov	x1, x8
    8894:	bl	8770 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x34>
    8898:	ldp	x29, x30, [sp, #16]
    889c:	add	sp, sp, #0x20
    88a0:	ret

00000000000088a4 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29>:
    88a4:	sub	sp, sp, #0x20
    88a8:	stp	x29, x30, [sp, #16]
    88ac:	add	x29, sp, #0x10
    88b0:	mov	x8, #0x60                  	// #96
    88b4:	str	x0, [sp, #8]
    88b8:	str	x1, [sp]
    88bc:	ldr	x0, [sp, #8]
    88c0:	ldr	x2, [sp]
    88c4:	mov	x1, x8
    88c8:	bl	8770 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x34>
    88cc:	ldp	x29, x30, [sp, #16]
    88d0:	add	sp, sp, #0x20
    88d4:	ret

00000000000088d8 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34>:
    88d8:	sub	sp, sp, #0x20
    88dc:	stp	x29, x30, [sp, #16]
    88e0:	add	x29, sp, #0x10
    88e4:	mov	x8, #0x20                  	// #32
    88e8:	str	x0, [sp, #8]
    88ec:	str	x1, [sp]
    88f0:	ldr	x0, [sp, #8]
    88f4:	ldr	x2, [sp]
    88f8:	mov	x1, x8
    88fc:	bl	8770 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x34>
    8900:	ldp	x29, x30, [sp, #16]
    8904:	add	sp, sp, #0x20
    8908:	ret

000000000000890c <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34>:
    890c:	sub	sp, sp, #0x20
    8910:	stp	x29, x30, [sp, #16]
    8914:	add	x29, sp, #0x10
    8918:	mov	x8, #0x28                  	// #40
    891c:	str	x0, [sp, #8]
    8920:	str	x1, [sp]
    8924:	ldr	x0, [sp, #8]
    8928:	ldr	x2, [sp]
    892c:	mov	x1, x8
    8930:	bl	8770 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x34>
    8934:	ldp	x29, x30, [sp, #16]
    8938:	add	sp, sp, #0x20
    893c:	ret

0000000000008940 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34>:
    8940:	sub	sp, sp, #0x20
    8944:	stp	x29, x30, [sp, #16]
    8948:	add	x29, sp, #0x10
    894c:	mov	x8, #0x30                  	// #48
    8950:	str	x0, [sp, #8]
    8954:	str	x1, [sp]
    8958:	ldr	x0, [sp, #8]
    895c:	ldr	x2, [sp]
    8960:	mov	x1, x8
    8964:	bl	8770 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x34>
    8968:	ldp	x29, x30, [sp, #16]
    896c:	add	sp, sp, #0x20
    8970:	ret

0000000000008974 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34>:
    8974:	sub	sp, sp, #0x20
    8978:	stp	x29, x30, [sp, #16]
    897c:	add	x29, sp, #0x10
    8980:	mov	x8, #0x38                  	// #56
    8984:	str	x0, [sp, #8]
    8988:	str	x1, [sp]
    898c:	ldr	x0, [sp, #8]
    8990:	ldr	x2, [sp]
    8994:	mov	x1, x8
    8998:	bl	8770 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x34>
    899c:	ldp	x29, x30, [sp, #16]
    89a0:	add	sp, sp, #0x20
    89a4:	ret

00000000000089a8 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34>:
    89a8:	sub	sp, sp, #0x20
    89ac:	stp	x29, x30, [sp, #16]
    89b0:	add	x29, sp, #0x10
    89b4:	mov	x8, #0x40                  	// #64
    89b8:	str	x0, [sp, #8]
    89bc:	str	x1, [sp]
    89c0:	ldr	x0, [sp, #8]
    89c4:	ldr	x2, [sp]
    89c8:	mov	x1, x8
    89cc:	bl	8770 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x34>
    89d0:	ldp	x29, x30, [sp, #16]
    89d4:	add	sp, sp, #0x20
    89d8:	ret

00000000000089dc <scols_symbols_set_group_last_child@@SMARTCOLS_2.34>:
    89dc:	sub	sp, sp, #0x20
    89e0:	stp	x29, x30, [sp, #16]
    89e4:	add	x29, sp, #0x10
    89e8:	mov	x8, #0x48                  	// #72
    89ec:	str	x0, [sp, #8]
    89f0:	str	x1, [sp]
    89f4:	ldr	x0, [sp, #8]
    89f8:	ldr	x2, [sp]
    89fc:	mov	x1, x8
    8a00:	bl	8770 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x34>
    8a04:	ldp	x29, x30, [sp, #16]
    8a08:	add	sp, sp, #0x20
    8a0c:	ret

0000000000008a10 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34>:
    8a10:	sub	sp, sp, #0x20
    8a14:	stp	x29, x30, [sp, #16]
    8a18:	add	x29, sp, #0x10
    8a1c:	mov	x8, #0x50                  	// #80
    8a20:	str	x0, [sp, #8]
    8a24:	str	x1, [sp]
    8a28:	ldr	x0, [sp, #8]
    8a2c:	ldr	x2, [sp]
    8a30:	mov	x1, x8
    8a34:	bl	8770 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x34>
    8a38:	ldp	x29, x30, [sp, #16]
    8a3c:	add	sp, sp, #0x20
    8a40:	ret

0000000000008a44 <scols_copy_symbols@@SMARTCOLS_2.25>:
    8a44:	sub	sp, sp, #0x30
    8a48:	stp	x29, x30, [sp, #32]
    8a4c:	add	x29, sp, #0x20
    8a50:	str	x0, [sp, #16]
    8a54:	ldr	x8, [sp, #16]
    8a58:	cbz	x8, 8a60 <scols_copy_symbols@@SMARTCOLS_2.25+0x1c>
    8a5c:	b	8a80 <scols_copy_symbols@@SMARTCOLS_2.25+0x3c>
    8a60:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    8a64:	add	x0, x0, #0x8c8
    8a68:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    8a6c:	add	x1, x1, #0x8cb
    8a70:	mov	w2, #0x101                 	// #257
    8a74:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    8a78:	add	x3, x3, #0x8e6
    8a7c:	bl	8230 <__assert_fail@plt>
    8a80:	ldr	x8, [sp, #16]
    8a84:	cbnz	x8, 8a94 <scols_copy_symbols@@SMARTCOLS_2.25+0x50>
    8a88:	mov	x8, xzr
    8a8c:	stur	x8, [x29, #-8]
    8a90:	b	8c1c <scols_copy_symbols@@SMARTCOLS_2.25+0x1d8>
    8a94:	bl	7dc0 <scols_new_symbols@plt>
    8a98:	str	x0, [sp, #8]
    8a9c:	ldr	x8, [sp, #8]
    8aa0:	cbnz	x8, 8ab0 <scols_copy_symbols@@SMARTCOLS_2.25+0x6c>
    8aa4:	mov	x8, xzr
    8aa8:	stur	x8, [x29, #-8]
    8aac:	b	8c1c <scols_copy_symbols@@SMARTCOLS_2.25+0x1d8>
    8ab0:	ldr	x0, [sp, #8]
    8ab4:	ldr	x8, [sp, #16]
    8ab8:	ldr	x1, [x8, #8]
    8abc:	bl	7490 <scols_symbols_set_branch@plt>
    8ac0:	str	w0, [sp, #4]
    8ac4:	ldr	w9, [sp, #4]
    8ac8:	cbnz	w9, 8ae0 <scols_copy_symbols@@SMARTCOLS_2.25+0x9c>
    8acc:	ldr	x0, [sp, #8]
    8ad0:	ldr	x8, [sp, #16]
    8ad4:	ldr	x1, [x8, #16]
    8ad8:	bl	82e0 <scols_symbols_set_vertical@plt>
    8adc:	str	w0, [sp, #4]
    8ae0:	ldr	w8, [sp, #4]
    8ae4:	cbnz	w8, 8afc <scols_copy_symbols@@SMARTCOLS_2.25+0xb8>
    8ae8:	ldr	x0, [sp, #8]
    8aec:	ldr	x8, [sp, #16]
    8af0:	ldr	x1, [x8, #24]
    8af4:	bl	8050 <scols_symbols_set_right@plt>
    8af8:	str	w0, [sp, #4]
    8afc:	ldr	w8, [sp, #4]
    8b00:	cbnz	w8, 8b18 <scols_copy_symbols@@SMARTCOLS_2.25+0xd4>
    8b04:	ldr	x0, [sp, #8]
    8b08:	ldr	x8, [sp, #16]
    8b0c:	ldr	x1, [x8, #32]
    8b10:	bl	78e0 <scols_symbols_set_group_vertical@plt>
    8b14:	str	w0, [sp, #4]
    8b18:	ldr	w8, [sp, #4]
    8b1c:	cbnz	w8, 8b34 <scols_copy_symbols@@SMARTCOLS_2.25+0xf0>
    8b20:	ldr	x0, [sp, #8]
    8b24:	ldr	x8, [sp, #16]
    8b28:	ldr	x1, [x8, #40]
    8b2c:	bl	7840 <scols_symbols_set_group_horizontal@plt>
    8b30:	str	w0, [sp, #4]
    8b34:	ldr	w8, [sp, #4]
    8b38:	cbnz	w8, 8b50 <scols_copy_symbols@@SMARTCOLS_2.25+0x10c>
    8b3c:	ldr	x0, [sp, #8]
    8b40:	ldr	x8, [sp, #16]
    8b44:	ldr	x1, [x8, #48]
    8b48:	bl	8280 <scols_symbols_set_group_first_member@plt>
    8b4c:	str	w0, [sp, #4]
    8b50:	ldr	w8, [sp, #4]
    8b54:	cbnz	w8, 8b6c <scols_copy_symbols@@SMARTCOLS_2.25+0x128>
    8b58:	ldr	x0, [sp, #8]
    8b5c:	ldr	x8, [sp, #16]
    8b60:	ldr	x1, [x8, #56]
    8b64:	bl	7e60 <scols_symbols_set_group_last_member@plt>
    8b68:	str	w0, [sp, #4]
    8b6c:	ldr	w8, [sp, #4]
    8b70:	cbnz	w8, 8b88 <scols_copy_symbols@@SMARTCOLS_2.25+0x144>
    8b74:	ldr	x0, [sp, #8]
    8b78:	ldr	x8, [sp, #16]
    8b7c:	ldr	x1, [x8, #64]
    8b80:	bl	7c50 <scols_symbols_set_group_middle_member@plt>
    8b84:	str	w0, [sp, #4]
    8b88:	ldr	w8, [sp, #4]
    8b8c:	cbnz	w8, 8ba4 <scols_copy_symbols@@SMARTCOLS_2.25+0x160>
    8b90:	ldr	x0, [sp, #8]
    8b94:	ldr	x8, [sp, #16]
    8b98:	ldr	x1, [x8, #80]
    8b9c:	bl	7bb0 <scols_symbols_set_group_middle_child@plt>
    8ba0:	str	w0, [sp, #4]
    8ba4:	ldr	w8, [sp, #4]
    8ba8:	cbnz	w8, 8bc0 <scols_copy_symbols@@SMARTCOLS_2.25+0x17c>
    8bac:	ldr	x0, [sp, #8]
    8bb0:	ldr	x8, [sp, #16]
    8bb4:	ldr	x1, [x8, #72]
    8bb8:	bl	8070 <scols_symbols_set_group_last_child@plt>
    8bbc:	str	w0, [sp, #4]
    8bc0:	ldr	w8, [sp, #4]
    8bc4:	cbnz	w8, 8bdc <scols_copy_symbols@@SMARTCOLS_2.25+0x198>
    8bc8:	ldr	x0, [sp, #8]
    8bcc:	ldr	x8, [sp, #16]
    8bd0:	ldr	x1, [x8, #88]
    8bd4:	bl	7e10 <scols_symbols_set_title_padding@plt>
    8bd8:	str	w0, [sp, #4]
    8bdc:	ldr	w8, [sp, #4]
    8be0:	cbnz	w8, 8bf8 <scols_copy_symbols@@SMARTCOLS_2.25+0x1b4>
    8be4:	ldr	x0, [sp, #8]
    8be8:	ldr	x8, [sp, #16]
    8bec:	ldr	x1, [x8, #96]
    8bf0:	bl	80b0 <scols_symbols_set_cell_padding@plt>
    8bf4:	str	w0, [sp, #4]
    8bf8:	ldr	w8, [sp, #4]
    8bfc:	cbnz	w8, 8c0c <scols_copy_symbols@@SMARTCOLS_2.25+0x1c8>
    8c00:	ldr	x8, [sp, #8]
    8c04:	stur	x8, [x29, #-8]
    8c08:	b	8c1c <scols_copy_symbols@@SMARTCOLS_2.25+0x1d8>
    8c0c:	ldr	x0, [sp, #8]
    8c10:	bl	7560 <scols_unref_symbols@plt>
    8c14:	mov	x8, xzr
    8c18:	stur	x8, [x29, #-8]
    8c1c:	ldur	x0, [x29, #-8]
    8c20:	ldp	x29, x30, [sp, #32]
    8c24:	add	sp, sp, #0x30
    8c28:	ret

0000000000008c2c <scols_reset_cell@@SMARTCOLS_2.25>:
    8c2c:	sub	sp, sp, #0x20
    8c30:	stp	x29, x30, [sp, #16]
    8c34:	add	x29, sp, #0x10
    8c38:	str	x0, [sp]
    8c3c:	ldr	x8, [sp]
    8c40:	cbnz	x8, 8c50 <scols_reset_cell@@SMARTCOLS_2.25+0x24>
    8c44:	mov	w8, #0xffffffea            	// #-22
    8c48:	stur	w8, [x29, #-4]
    8c4c:	b	8c80 <scols_reset_cell@@SMARTCOLS_2.25+0x54>
    8c50:	ldr	x8, [sp]
    8c54:	ldr	x0, [x8]
    8c58:	bl	7dd0 <free@plt>
    8c5c:	ldr	x8, [sp]
    8c60:	ldr	x0, [x8, #8]
    8c64:	bl	7dd0 <free@plt>
    8c68:	ldr	x0, [sp]
    8c6c:	mov	w9, wzr
    8c70:	mov	w1, w9
    8c74:	mov	x2, #0x20                  	// #32
    8c78:	bl	7a40 <memset@plt>
    8c7c:	stur	wzr, [x29, #-4]
    8c80:	ldur	w0, [x29, #-4]
    8c84:	ldp	x29, x30, [sp, #16]
    8c88:	add	sp, sp, #0x20
    8c8c:	ret

0000000000008c90 <scols_cell_set_data@@SMARTCOLS_2.25>:
    8c90:	sub	sp, sp, #0x20
    8c94:	stp	x29, x30, [sp, #16]
    8c98:	add	x29, sp, #0x10
    8c9c:	mov	x8, xzr
    8ca0:	str	x0, [sp, #8]
    8ca4:	str	x1, [sp]
    8ca8:	ldr	x0, [sp, #8]
    8cac:	ldr	x2, [sp]
    8cb0:	mov	x1, x8
    8cb4:	bl	8cc4 <scols_cell_set_data@@SMARTCOLS_2.25+0x34>
    8cb8:	ldp	x29, x30, [sp, #16]
    8cbc:	add	sp, sp, #0x20
    8cc0:	ret
    8cc4:	sub	sp, sp, #0x40
    8cc8:	stp	x29, x30, [sp, #48]
    8ccc:	add	x29, sp, #0x30
    8cd0:	mov	x8, xzr
    8cd4:	stur	x0, [x29, #-16]
    8cd8:	str	x1, [sp, #24]
    8cdc:	str	x2, [sp, #16]
    8ce0:	str	x8, [sp]
    8ce4:	ldur	x8, [x29, #-16]
    8ce8:	cbnz	x8, 8cf8 <scols_cell_set_data@@SMARTCOLS_2.25+0x68>
    8cec:	mov	w8, #0xffffffea            	// #-22
    8cf0:	stur	w8, [x29, #-4]
    8cf4:	b	8d4c <scols_cell_set_data@@SMARTCOLS_2.25+0xbc>
    8cf8:	ldur	x8, [x29, #-16]
    8cfc:	ldr	x9, [sp, #24]
    8d00:	add	x8, x8, x9
    8d04:	str	x8, [sp, #8]
    8d08:	ldr	x8, [sp, #16]
    8d0c:	cbz	x8, 8d30 <scols_cell_set_data@@SMARTCOLS_2.25+0xa0>
    8d10:	ldr	x0, [sp, #16]
    8d14:	bl	7b80 <strdup@plt>
    8d18:	str	x0, [sp]
    8d1c:	ldr	x8, [sp]
    8d20:	cbnz	x8, 8d30 <scols_cell_set_data@@SMARTCOLS_2.25+0xa0>
    8d24:	mov	w8, #0xfffffff4            	// #-12
    8d28:	stur	w8, [x29, #-4]
    8d2c:	b	8d4c <scols_cell_set_data@@SMARTCOLS_2.25+0xbc>
    8d30:	ldr	x8, [sp, #8]
    8d34:	ldr	x0, [x8]
    8d38:	bl	7dd0 <free@plt>
    8d3c:	ldr	x8, [sp]
    8d40:	ldr	x9, [sp, #8]
    8d44:	str	x8, [x9]
    8d48:	stur	wzr, [x29, #-4]
    8d4c:	ldur	w0, [x29, #-4]
    8d50:	ldp	x29, x30, [sp, #48]
    8d54:	add	sp, sp, #0x40
    8d58:	ret

0000000000008d5c <scols_cell_refer_data@@SMARTCOLS_2.25>:
    8d5c:	sub	sp, sp, #0x30
    8d60:	stp	x29, x30, [sp, #32]
    8d64:	add	x29, sp, #0x20
    8d68:	str	x0, [sp, #16]
    8d6c:	str	x1, [sp, #8]
    8d70:	ldr	x8, [sp, #16]
    8d74:	cbnz	x8, 8d84 <scols_cell_refer_data@@SMARTCOLS_2.25+0x28>
    8d78:	mov	w8, #0xffffffea            	// #-22
    8d7c:	stur	w8, [x29, #-4]
    8d80:	b	8da0 <scols_cell_refer_data@@SMARTCOLS_2.25+0x44>
    8d84:	ldr	x8, [sp, #16]
    8d88:	ldr	x0, [x8]
    8d8c:	bl	7dd0 <free@plt>
    8d90:	ldr	x8, [sp, #8]
    8d94:	ldr	x9, [sp, #16]
    8d98:	str	x8, [x9]
    8d9c:	stur	wzr, [x29, #-4]
    8da0:	ldur	w0, [x29, #-4]
    8da4:	ldp	x29, x30, [sp, #32]
    8da8:	add	sp, sp, #0x30
    8dac:	ret

0000000000008db0 <scols_cell_get_data@@SMARTCOLS_2.25>:
    8db0:	sub	sp, sp, #0x10
    8db4:	str	x0, [sp, #8]
    8db8:	ldr	x8, [sp, #8]
    8dbc:	cbz	x8, 8dd0 <scols_cell_get_data@@SMARTCOLS_2.25+0x20>
    8dc0:	ldr	x8, [sp, #8]
    8dc4:	ldr	x8, [x8]
    8dc8:	str	x8, [sp]
    8dcc:	b	8dd8 <scols_cell_get_data@@SMARTCOLS_2.25+0x28>
    8dd0:	mov	x8, xzr
    8dd4:	str	x8, [sp]
    8dd8:	ldr	x8, [sp]
    8ddc:	mov	x0, x8
    8de0:	add	sp, sp, #0x10
    8de4:	ret

0000000000008de8 <scols_cell_set_userdata@@SMARTCOLS_2.25>:
    8de8:	sub	sp, sp, #0x20
    8dec:	str	x0, [sp, #16]
    8df0:	str	x1, [sp, #8]
    8df4:	ldr	x8, [sp, #16]
    8df8:	cbnz	x8, 8e08 <scols_cell_set_userdata@@SMARTCOLS_2.25+0x20>
    8dfc:	mov	w8, #0xffffffea            	// #-22
    8e00:	str	w8, [sp, #28]
    8e04:	b	8e18 <scols_cell_set_userdata@@SMARTCOLS_2.25+0x30>
    8e08:	ldr	x8, [sp, #8]
    8e0c:	ldr	x9, [sp, #16]
    8e10:	str	x8, [x9, #16]
    8e14:	str	wzr, [sp, #28]
    8e18:	ldr	w0, [sp, #28]
    8e1c:	add	sp, sp, #0x20
    8e20:	ret

0000000000008e24 <scols_cell_get_userdata@@SMARTCOLS_2.25>:
    8e24:	sub	sp, sp, #0x10
    8e28:	str	x0, [sp, #8]
    8e2c:	ldr	x8, [sp, #8]
    8e30:	ldr	x0, [x8, #16]
    8e34:	add	sp, sp, #0x10
    8e38:	ret

0000000000008e3c <scols_cmpstr_cells@@SMARTCOLS_2.25>:
    8e3c:	sub	sp, sp, #0x40
    8e40:	stp	x29, x30, [sp, #48]
    8e44:	add	x29, sp, #0x30
    8e48:	stur	x0, [x29, #-16]
    8e4c:	str	x1, [sp, #24]
    8e50:	str	x2, [sp, #16]
    8e54:	ldur	x8, [x29, #-16]
    8e58:	ldr	x9, [sp, #24]
    8e5c:	cmp	x8, x9
    8e60:	b.ne	8e6c <scols_cmpstr_cells@@SMARTCOLS_2.25+0x30>  // b.any
    8e64:	stur	wzr, [x29, #-4]
    8e68:	b	8ed4 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x98>
    8e6c:	ldur	x0, [x29, #-16]
    8e70:	bl	7730 <scols_cell_get_data@plt>
    8e74:	str	x0, [sp, #8]
    8e78:	ldr	x0, [sp, #24]
    8e7c:	bl	7730 <scols_cell_get_data@plt>
    8e80:	str	x0, [sp]
    8e84:	ldr	x8, [sp, #8]
    8e88:	cbnz	x8, 8e9c <scols_cmpstr_cells@@SMARTCOLS_2.25+0x60>
    8e8c:	ldr	x8, [sp]
    8e90:	cbnz	x8, 8e9c <scols_cmpstr_cells@@SMARTCOLS_2.25+0x60>
    8e94:	stur	wzr, [x29, #-4]
    8e98:	b	8ed4 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x98>
    8e9c:	ldr	x8, [sp, #8]
    8ea0:	cbnz	x8, 8eb0 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x74>
    8ea4:	mov	w8, #0xffffffff            	// #-1
    8ea8:	stur	w8, [x29, #-4]
    8eac:	b	8ed4 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x98>
    8eb0:	ldr	x8, [sp]
    8eb4:	cbnz	x8, 8ec4 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x88>
    8eb8:	mov	w8, #0x1                   	// #1
    8ebc:	stur	w8, [x29, #-4]
    8ec0:	b	8ed4 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x98>
    8ec4:	ldr	x0, [sp, #8]
    8ec8:	ldr	x1, [sp]
    8ecc:	bl	7d30 <strcmp@plt>
    8ed0:	stur	w0, [x29, #-4]
    8ed4:	ldur	w0, [x29, #-4]
    8ed8:	ldp	x29, x30, [sp, #48]
    8edc:	add	sp, sp, #0x40
    8ee0:	ret

0000000000008ee4 <scols_cell_set_color@@SMARTCOLS_2.25>:
    8ee4:	sub	sp, sp, #0x30
    8ee8:	stp	x29, x30, [sp, #32]
    8eec:	add	x29, sp, #0x20
    8ef0:	str	x0, [sp, #16]
    8ef4:	str	x1, [sp, #8]
    8ef8:	ldr	x8, [sp, #8]
    8efc:	cbz	x8, 8f3c <scols_cell_set_color@@SMARTCOLS_2.25+0x58>
    8f00:	bl	7d60 <__ctype_b_loc@plt>
    8f04:	ldr	x8, [x0]
    8f08:	ldr	x9, [sp, #8]
    8f0c:	ldrsb	x9, [x9]
    8f10:	ldrh	w10, [x8, x9, lsl #1]
    8f14:	and	w10, w10, #0x400
    8f18:	cbz	w10, 8f3c <scols_cell_set_color@@SMARTCOLS_2.25+0x58>
    8f1c:	ldr	x0, [sp, #8]
    8f20:	bl	1bf1c <scols_init_debug@@SMARTCOLS_2.25+0x2e4c>
    8f24:	str	x0, [sp, #8]
    8f28:	ldr	x8, [sp, #8]
    8f2c:	cbnz	x8, 8f3c <scols_cell_set_color@@SMARTCOLS_2.25+0x58>
    8f30:	mov	w8, #0xffffffea            	// #-22
    8f34:	stur	w8, [x29, #-4]
    8f38:	b	8f50 <scols_cell_set_color@@SMARTCOLS_2.25+0x6c>
    8f3c:	ldr	x0, [sp, #16]
    8f40:	ldr	x2, [sp, #8]
    8f44:	mov	x1, #0x8                   	// #8
    8f48:	bl	8cc4 <scols_cell_set_data@@SMARTCOLS_2.25+0x34>
    8f4c:	stur	w0, [x29, #-4]
    8f50:	ldur	w0, [x29, #-4]
    8f54:	ldp	x29, x30, [sp, #32]
    8f58:	add	sp, sp, #0x30
    8f5c:	ret

0000000000008f60 <scols_cell_get_color@@SMARTCOLS_2.25>:
    8f60:	sub	sp, sp, #0x10
    8f64:	str	x0, [sp, #8]
    8f68:	ldr	x8, [sp, #8]
    8f6c:	ldr	x0, [x8, #8]
    8f70:	add	sp, sp, #0x10
    8f74:	ret

0000000000008f78 <scols_cell_set_flags@@SMARTCOLS_2.28>:
    8f78:	sub	sp, sp, #0x20
    8f7c:	str	x0, [sp, #16]
    8f80:	str	w1, [sp, #12]
    8f84:	ldr	x8, [sp, #16]
    8f88:	cbnz	x8, 8f98 <scols_cell_set_flags@@SMARTCOLS_2.28+0x20>
    8f8c:	mov	w8, #0xffffffea            	// #-22
    8f90:	str	w8, [sp, #28]
    8f94:	b	8fa8 <scols_cell_set_flags@@SMARTCOLS_2.28+0x30>
    8f98:	ldr	w8, [sp, #12]
    8f9c:	ldr	x9, [sp, #16]
    8fa0:	str	w8, [x9, #24]
    8fa4:	str	wzr, [sp, #28]
    8fa8:	ldr	w0, [sp, #28]
    8fac:	add	sp, sp, #0x20
    8fb0:	ret

0000000000008fb4 <scols_cell_get_flags@@SMARTCOLS_2.28>:
    8fb4:	sub	sp, sp, #0x10
    8fb8:	str	x0, [sp, #8]
    8fbc:	ldr	x8, [sp, #8]
    8fc0:	ldr	w0, [x8, #24]
    8fc4:	add	sp, sp, #0x10
    8fc8:	ret

0000000000008fcc <scols_cell_get_alignment@@SMARTCOLS_2.30>:
    8fcc:	sub	sp, sp, #0x10
    8fd0:	str	x0, [sp]
    8fd4:	ldr	x8, [sp]
    8fd8:	ldr	w9, [x8, #24]
    8fdc:	and	w9, w9, #0x2
    8fe0:	cbz	w9, 8ff0 <scols_cell_get_alignment@@SMARTCOLS_2.30+0x24>
    8fe4:	mov	w8, #0x2                   	// #2
    8fe8:	str	w8, [sp, #12]
    8fec:	b	9010 <scols_cell_get_alignment@@SMARTCOLS_2.30+0x44>
    8ff0:	ldr	x8, [sp]
    8ff4:	ldr	w9, [x8, #24]
    8ff8:	and	w9, w9, #0x1
    8ffc:	cbz	w9, 900c <scols_cell_get_alignment@@SMARTCOLS_2.30+0x40>
    9000:	mov	w8, #0x1                   	// #1
    9004:	str	w8, [sp, #12]
    9008:	b	9010 <scols_cell_get_alignment@@SMARTCOLS_2.30+0x44>
    900c:	str	wzr, [sp, #12]
    9010:	ldr	w0, [sp, #12]
    9014:	add	sp, sp, #0x10
    9018:	ret

000000000000901c <scols_cell_copy_content@@SMARTCOLS_2.25>:
    901c:	sub	sp, sp, #0x60
    9020:	stp	x29, x30, [sp, #80]
    9024:	add	x29, sp, #0x50
    9028:	stur	x0, [x29, #-8]
    902c:	stur	x1, [x29, #-16]
    9030:	ldur	x0, [x29, #-8]
    9034:	ldur	x8, [x29, #-16]
    9038:	stur	x0, [x29, #-32]
    903c:	mov	x0, x8
    9040:	bl	7730 <scols_cell_get_data@plt>
    9044:	ldur	x8, [x29, #-32]
    9048:	str	x0, [sp, #40]
    904c:	mov	x0, x8
    9050:	ldr	x1, [sp, #40]
    9054:	bl	7b60 <scols_cell_set_data@plt>
    9058:	stur	w0, [x29, #-20]
    905c:	ldur	w9, [x29, #-20]
    9060:	cbnz	w9, 9090 <scols_cell_copy_content@@SMARTCOLS_2.25+0x74>
    9064:	ldur	x0, [x29, #-8]
    9068:	ldur	x8, [x29, #-16]
    906c:	str	x0, [sp, #32]
    9070:	mov	x0, x8
    9074:	bl	7db0 <scols_cell_get_color@plt>
    9078:	ldr	x8, [sp, #32]
    907c:	str	x0, [sp, #24]
    9080:	mov	x0, x8
    9084:	ldr	x1, [sp, #24]
    9088:	bl	7aa0 <scols_cell_set_color@plt>
    908c:	stur	w0, [x29, #-20]
    9090:	ldur	w8, [x29, #-20]
    9094:	cbnz	w8, 90a8 <scols_cell_copy_content@@SMARTCOLS_2.25+0x8c>
    9098:	ldur	x8, [x29, #-16]
    909c:	ldr	x8, [x8, #16]
    90a0:	ldur	x9, [x29, #-8]
    90a4:	str	x8, [x9, #16]
    90a8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    90ac:	ldr	x8, [x8, #4024]
    90b0:	ldr	w9, [x8]
    90b4:	mov	w10, #0x4                   	// #4
    90b8:	and	w9, w10, w9
    90bc:	cbz	w9, 9114 <scols_cell_copy_content@@SMARTCOLS_2.25+0xf8>
    90c0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    90c4:	ldr	x8, [x8, #4016]
    90c8:	ldr	x0, [x8]
    90cc:	str	x0, [sp, #16]
    90d0:	bl	7880 <getpid@plt>
    90d4:	ldr	x8, [sp, #16]
    90d8:	str	w0, [sp, #12]
    90dc:	mov	x0, x8
    90e0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    90e4:	add	x1, x1, #0x933
    90e8:	ldr	w2, [sp, #12]
    90ec:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    90f0:	add	x3, x3, #0x941
    90f4:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    90f8:	add	x4, x4, #0x94e
    90fc:	bl	8380 <fprintf@plt>
    9100:	ldur	x8, [x29, #-16]
    9104:	mov	x0, x8
    9108:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    910c:	add	x1, x1, #0x953
    9110:	bl	9124 <scols_cell_copy_content@@SMARTCOLS_2.25+0x108>
    9114:	ldur	w0, [x29, #-20]
    9118:	ldp	x29, x30, [sp, #80]
    911c:	add	sp, sp, #0x60
    9120:	ret
    9124:	sub	sp, sp, #0x130
    9128:	stp	x29, x30, [sp, #272]
    912c:	str	x28, [sp, #288]
    9130:	add	x29, sp, #0x110
    9134:	str	q7, [sp, #128]
    9138:	str	q6, [sp, #112]
    913c:	str	q5, [sp, #96]
    9140:	str	q4, [sp, #80]
    9144:	str	q3, [sp, #64]
    9148:	str	q2, [sp, #48]
    914c:	str	q1, [sp, #32]
    9150:	str	q0, [sp, #16]
    9154:	stur	x7, [x29, #-88]
    9158:	stur	x6, [x29, #-96]
    915c:	stur	x5, [x29, #-104]
    9160:	stur	x4, [x29, #-112]
    9164:	stur	x3, [x29, #-120]
    9168:	stur	x2, [x29, #-128]
    916c:	stur	x0, [x29, #-8]
    9170:	stur	x1, [x29, #-16]
    9174:	ldur	x8, [x29, #-8]
    9178:	cbz	x8, 91b4 <scols_cell_copy_content@@SMARTCOLS_2.25+0x198>
    917c:	b	9180 <scols_cell_copy_content@@SMARTCOLS_2.25+0x164>
    9180:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    9184:	ldr	x8, [x8, #4024]
    9188:	ldrb	w9, [x8, #3]
    918c:	tbnz	w9, #0, 91b4 <scols_cell_copy_content@@SMARTCOLS_2.25+0x198>
    9190:	b	9194 <scols_cell_copy_content@@SMARTCOLS_2.25+0x178>
    9194:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    9198:	ldr	x8, [x8, #4016]
    919c:	ldr	x0, [x8]
    91a0:	ldur	x2, [x29, #-8]
    91a4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    91a8:	add	x1, x1, #0x958
    91ac:	bl	8380 <fprintf@plt>
    91b0:	b	91b4 <scols_cell_copy_content@@SMARTCOLS_2.25+0x198>
    91b4:	mov	w8, #0xffffff80            	// #-128
    91b8:	stur	w8, [x29, #-20]
    91bc:	mov	w8, #0xffffffd0            	// #-48
    91c0:	stur	w8, [x29, #-24]
    91c4:	add	x9, x29, #0x20
    91c8:	stur	x9, [x29, #-48]
    91cc:	add	x9, sp, #0x10
    91d0:	add	x9, x9, #0x80
    91d4:	stur	x9, [x29, #-32]
    91d8:	sub	x9, x29, #0x80
    91dc:	add	x9, x9, #0x30
    91e0:	stur	x9, [x29, #-40]
    91e4:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    91e8:	ldr	x9, [x9, #4016]
    91ec:	ldr	x0, [x9]
    91f0:	ldur	x1, [x29, #-16]
    91f4:	ldur	q0, [x29, #-48]
    91f8:	ldur	q1, [x29, #-32]
    91fc:	stur	q1, [x29, #-64]
    9200:	stur	q0, [x29, #-80]
    9204:	sub	x2, x29, #0x50
    9208:	str	x9, [sp, #8]
    920c:	bl	8210 <vfprintf@plt>
    9210:	ldr	x9, [sp, #8]
    9214:	ldr	x1, [x9]
    9218:	mov	w8, #0xa                   	// #10
    921c:	str	w0, [sp, #4]
    9220:	mov	w0, w8
    9224:	bl	7720 <fputc@plt>
    9228:	ldr	x28, [sp, #288]
    922c:	ldp	x29, x30, [sp, #272]
    9230:	add	sp, sp, #0x130
    9234:	ret

0000000000009238 <scols_new_column@@SMARTCOLS_2.25>:
    9238:	sub	sp, sp, #0x30
    923c:	stp	x29, x30, [sp, #32]
    9240:	add	x29, sp, #0x20
    9244:	mov	x0, #0x1                   	// #1
    9248:	mov	x1, #0xe8                  	// #232
    924c:	bl	7ac0 <calloc@plt>
    9250:	str	x0, [sp, #16]
    9254:	ldr	x8, [sp, #16]
    9258:	cbnz	x8, 9268 <scols_new_column@@SMARTCOLS_2.25+0x30>
    925c:	mov	x8, xzr
    9260:	stur	x8, [x29, #-8]
    9264:	b	9308 <scols_new_column@@SMARTCOLS_2.25+0xd0>
    9268:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    926c:	ldr	x8, [x8, #4024]
    9270:	ldr	w9, [x8]
    9274:	mov	w10, #0x20                  	// #32
    9278:	and	w9, w10, w9
    927c:	cbz	w9, 92d4 <scols_new_column@@SMARTCOLS_2.25+0x9c>
    9280:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    9284:	ldr	x8, [x8, #4016]
    9288:	ldr	x0, [x8]
    928c:	str	x0, [sp, #8]
    9290:	bl	7880 <getpid@plt>
    9294:	ldr	x8, [sp, #8]
    9298:	str	w0, [sp, #4]
    929c:	mov	x0, x8
    92a0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    92a4:	add	x1, x1, #0x933
    92a8:	ldr	w2, [sp, #4]
    92ac:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    92b0:	add	x3, x3, #0x941
    92b4:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    92b8:	add	x4, x4, #0x95f
    92bc:	bl	8380 <fprintf@plt>
    92c0:	ldr	x8, [sp, #16]
    92c4:	mov	x0, x8
    92c8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    92cc:	add	x1, x1, #0x965
    92d0:	bl	9318 <scols_new_column@@SMARTCOLS_2.25+0xe0>
    92d4:	ldr	x8, [sp, #16]
    92d8:	mov	w9, #0x1                   	// #1
    92dc:	str	w9, [x8]
    92e0:	ldr	x8, [sp, #16]
    92e4:	add	x8, x8, #0xc8
    92e8:	ldr	x9, [sp, #16]
    92ec:	str	x8, [x9, #200]
    92f0:	ldr	x8, [sp, #16]
    92f4:	add	x8, x8, #0xc8
    92f8:	ldr	x9, [sp, #16]
    92fc:	str	x8, [x9, #208]
    9300:	ldr	x8, [sp, #16]
    9304:	stur	x8, [x29, #-8]
    9308:	ldur	x0, [x29, #-8]
    930c:	ldp	x29, x30, [sp, #32]
    9310:	add	sp, sp, #0x30
    9314:	ret
    9318:	sub	sp, sp, #0x130
    931c:	stp	x29, x30, [sp, #272]
    9320:	str	x28, [sp, #288]
    9324:	add	x29, sp, #0x110
    9328:	str	q7, [sp, #128]
    932c:	str	q6, [sp, #112]
    9330:	str	q5, [sp, #96]
    9334:	str	q4, [sp, #80]
    9338:	str	q3, [sp, #64]
    933c:	str	q2, [sp, #48]
    9340:	str	q1, [sp, #32]
    9344:	str	q0, [sp, #16]
    9348:	stur	x7, [x29, #-88]
    934c:	stur	x6, [x29, #-96]
    9350:	stur	x5, [x29, #-104]
    9354:	stur	x4, [x29, #-112]
    9358:	stur	x3, [x29, #-120]
    935c:	stur	x2, [x29, #-128]
    9360:	stur	x0, [x29, #-8]
    9364:	stur	x1, [x29, #-16]
    9368:	ldur	x8, [x29, #-8]
    936c:	cbz	x8, 93a8 <scols_new_column@@SMARTCOLS_2.25+0x170>
    9370:	b	9374 <scols_new_column@@SMARTCOLS_2.25+0x13c>
    9374:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    9378:	ldr	x8, [x8, #4024]
    937c:	ldrb	w9, [x8, #3]
    9380:	tbnz	w9, #0, 93a8 <scols_new_column@@SMARTCOLS_2.25+0x170>
    9384:	b	9388 <scols_new_column@@SMARTCOLS_2.25+0x150>
    9388:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    938c:	ldr	x8, [x8, #4016]
    9390:	ldr	x0, [x8]
    9394:	ldur	x2, [x29, #-8]
    9398:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    939c:	add	x1, x1, #0x958
    93a0:	bl	8380 <fprintf@plt>
    93a4:	b	93a8 <scols_new_column@@SMARTCOLS_2.25+0x170>
    93a8:	mov	w8, #0xffffff80            	// #-128
    93ac:	stur	w8, [x29, #-20]
    93b0:	mov	w8, #0xffffffd0            	// #-48
    93b4:	stur	w8, [x29, #-24]
    93b8:	add	x9, x29, #0x20
    93bc:	stur	x9, [x29, #-48]
    93c0:	add	x9, sp, #0x10
    93c4:	add	x9, x9, #0x80
    93c8:	stur	x9, [x29, #-32]
    93cc:	sub	x9, x29, #0x80
    93d0:	add	x9, x9, #0x30
    93d4:	stur	x9, [x29, #-40]
    93d8:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    93dc:	ldr	x9, [x9, #4016]
    93e0:	ldr	x0, [x9]
    93e4:	ldur	x1, [x29, #-16]
    93e8:	ldur	q0, [x29, #-48]
    93ec:	ldur	q1, [x29, #-32]
    93f0:	stur	q1, [x29, #-64]
    93f4:	stur	q0, [x29, #-80]
    93f8:	sub	x2, x29, #0x50
    93fc:	str	x9, [sp, #8]
    9400:	bl	8210 <vfprintf@plt>
    9404:	ldr	x9, [sp, #8]
    9408:	ldr	x1, [x9]
    940c:	mov	w8, #0xa                   	// #10
    9410:	str	w0, [sp, #4]
    9414:	mov	w0, w8
    9418:	bl	7720 <fputc@plt>
    941c:	ldr	x28, [sp, #288]
    9420:	ldp	x29, x30, [sp, #272]
    9424:	add	sp, sp, #0x130
    9428:	ret

000000000000942c <scols_ref_column@@SMARTCOLS_2.25>:
    942c:	sub	sp, sp, #0x10
    9430:	str	x0, [sp, #8]
    9434:	ldr	x8, [sp, #8]
    9438:	cbz	x8, 944c <scols_ref_column@@SMARTCOLS_2.25+0x20>
    943c:	ldr	x8, [sp, #8]
    9440:	ldr	w9, [x8]
    9444:	add	w9, w9, #0x1
    9448:	str	w9, [x8]
    944c:	add	sp, sp, #0x10
    9450:	ret

0000000000009454 <scols_unref_column@@SMARTCOLS_2.25>:
    9454:	sub	sp, sp, #0x30
    9458:	stp	x29, x30, [sp, #32]
    945c:	add	x29, sp, #0x20
    9460:	stur	x0, [x29, #-8]
    9464:	ldur	x8, [x29, #-8]
    9468:	cbz	x8, 953c <scols_unref_column@@SMARTCOLS_2.25+0xe8>
    946c:	ldur	x8, [x29, #-8]
    9470:	ldr	w9, [x8]
    9474:	subs	w9, w9, #0x1
    9478:	str	w9, [x8]
    947c:	cmp	w9, #0x0
    9480:	cset	w9, gt
    9484:	tbnz	w9, #0, 953c <scols_unref_column@@SMARTCOLS_2.25+0xe8>
    9488:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    948c:	ldr	x8, [x8, #4024]
    9490:	ldr	w9, [x8]
    9494:	mov	w10, #0x20                  	// #32
    9498:	and	w9, w10, w9
    949c:	cbz	w9, 94f4 <scols_unref_column@@SMARTCOLS_2.25+0xa0>
    94a0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    94a4:	ldr	x8, [x8, #4016]
    94a8:	ldr	x0, [x8]
    94ac:	str	x0, [sp, #16]
    94b0:	bl	7880 <getpid@plt>
    94b4:	ldr	x8, [sp, #16]
    94b8:	str	w0, [sp, #12]
    94bc:	mov	x0, x8
    94c0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    94c4:	add	x1, x1, #0x933
    94c8:	ldr	w2, [sp, #12]
    94cc:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    94d0:	add	x3, x3, #0x941
    94d4:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    94d8:	add	x4, x4, #0x95f
    94dc:	bl	8380 <fprintf@plt>
    94e0:	ldur	x8, [x29, #-8]
    94e4:	mov	x0, x8
    94e8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    94ec:	add	x1, x1, #0x963
    94f0:	bl	9318 <scols_new_column@@SMARTCOLS_2.25+0xe0>
    94f4:	ldur	x8, [x29, #-8]
    94f8:	add	x0, x8, #0xc8
    94fc:	bl	9548 <scols_unref_column@@SMARTCOLS_2.25+0xf4>
    9500:	ldur	x8, [x29, #-8]
    9504:	add	x0, x8, #0xa8
    9508:	bl	7e70 <scols_reset_cell@plt>
    950c:	ldur	x8, [x29, #-8]
    9510:	ldr	x8, [x8, #88]
    9514:	mov	x0, x8
    9518:	bl	7dd0 <free@plt>
    951c:	ldur	x8, [x29, #-8]
    9520:	ldr	x0, [x8, #96]
    9524:	bl	7dd0 <free@plt>
    9528:	ldur	x8, [x29, #-8]
    952c:	ldr	x0, [x8, #120]
    9530:	bl	7dd0 <free@plt>
    9534:	ldur	x0, [x29, #-8]
    9538:	bl	7dd0 <free@plt>
    953c:	ldp	x29, x30, [sp, #32]
    9540:	add	sp, sp, #0x30
    9544:	ret
    9548:	sub	sp, sp, #0x20
    954c:	stp	x29, x30, [sp, #16]
    9550:	add	x29, sp, #0x10
    9554:	str	x0, [sp, #8]
    9558:	ldr	x8, [sp, #8]
    955c:	ldr	x0, [x8, #8]
    9560:	ldr	x8, [sp, #8]
    9564:	ldr	x1, [x8]
    9568:	bl	9eb4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x64>
    956c:	ldp	x29, x30, [sp, #16]
    9570:	add	sp, sp, #0x20
    9574:	ret

0000000000009578 <scols_copy_column@@SMARTCOLS_2.25>:
    9578:	sub	sp, sp, #0x40
    957c:	stp	x29, x30, [sp, #48]
    9580:	add	x29, sp, #0x30
    9584:	stur	x0, [x29, #-16]
    9588:	ldur	x8, [x29, #-16]
    958c:	cbnz	x8, 959c <scols_copy_column@@SMARTCOLS_2.25+0x24>
    9590:	mov	x8, xzr
    9594:	stur	x8, [x29, #-8]
    9598:	b	9730 <scols_copy_column@@SMARTCOLS_2.25+0x1b8>
    959c:	bl	74d0 <scols_new_column@plt>
    95a0:	str	x0, [sp, #24]
    95a4:	ldr	x8, [sp, #24]
    95a8:	cbnz	x8, 95b8 <scols_copy_column@@SMARTCOLS_2.25+0x40>
    95ac:	mov	x8, xzr
    95b0:	stur	x8, [x29, #-8]
    95b4:	b	9730 <scols_copy_column@@SMARTCOLS_2.25+0x1b8>
    95b8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    95bc:	ldr	x8, [x8, #4024]
    95c0:	ldr	w9, [x8]
    95c4:	mov	w10, #0x20                  	// #32
    95c8:	and	w9, w10, w9
    95cc:	cbz	w9, 9624 <scols_copy_column@@SMARTCOLS_2.25+0xac>
    95d0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    95d4:	ldr	x8, [x8, #4016]
    95d8:	ldr	x0, [x8]
    95dc:	str	x0, [sp, #16]
    95e0:	bl	7880 <getpid@plt>
    95e4:	ldr	x8, [sp, #16]
    95e8:	str	w0, [sp, #12]
    95ec:	mov	x0, x8
    95f0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    95f4:	add	x1, x1, #0x933
    95f8:	ldr	w2, [sp, #12]
    95fc:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    9600:	add	x3, x3, #0x941
    9604:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    9608:	add	x4, x4, #0x95f
    960c:	bl	8380 <fprintf@plt>
    9610:	ldur	x8, [x29, #-16]
    9614:	mov	x0, x8
    9618:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    961c:	add	x1, x1, #0x953
    9620:	bl	9318 <scols_new_column@@SMARTCOLS_2.25+0xe0>
    9624:	ldr	x0, [sp, #24]
    9628:	ldur	x8, [x29, #-16]
    962c:	ldr	x1, [x8, #88]
    9630:	bl	7a00 <scols_column_set_color@plt>
    9634:	cbz	w0, 963c <scols_copy_column@@SMARTCOLS_2.25+0xc4>
    9638:	b	9720 <scols_copy_column@@SMARTCOLS_2.25+0x1a8>
    963c:	ldr	x8, [sp, #24]
    9640:	add	x0, x8, #0xa8
    9644:	ldur	x8, [x29, #-16]
    9648:	add	x1, x8, #0xa8
    964c:	bl	7750 <scols_cell_copy_content@plt>
    9650:	cbz	w0, 9658 <scols_copy_column@@SMARTCOLS_2.25+0xe0>
    9654:	b	9720 <scols_copy_column@@SMARTCOLS_2.25+0x1a8>
    9658:	ldur	x8, [x29, #-16]
    965c:	ldr	x8, [x8, #16]
    9660:	ldr	x9, [sp, #24]
    9664:	str	x8, [x9, #16]
    9668:	ldur	x8, [x29, #-16]
    966c:	ldr	x8, [x8, #24]
    9670:	ldr	x9, [sp, #24]
    9674:	str	x8, [x9, #24]
    9678:	ldur	x8, [x29, #-16]
    967c:	ldr	x8, [x8, #32]
    9680:	ldr	x9, [sp, #24]
    9684:	str	x8, [x9, #32]
    9688:	ldur	x8, [x29, #-16]
    968c:	ldr	x8, [x8, #40]
    9690:	ldr	x9, [sp, #24]
    9694:	str	x8, [x9, #40]
    9698:	ldur	x8, [x29, #-16]
    969c:	ldr	x8, [x8, #56]
    96a0:	ldr	x9, [sp, #24]
    96a4:	str	x8, [x9, #56]
    96a8:	ldur	x8, [x29, #-16]
    96ac:	ldr	w10, [x8, #80]
    96b0:	ldr	x8, [sp, #24]
    96b4:	str	w10, [x8, #80]
    96b8:	ldur	x8, [x29, #-16]
    96bc:	ldrb	w10, [x8, #224]
    96c0:	mov	w11, #0x1                   	// #1
    96c4:	and	w10, w10, #0x1
    96c8:	and	w10, w10, #0xff
    96cc:	ldr	x8, [sp, #24]
    96d0:	ldrb	w12, [x8, #224]
    96d4:	and	w10, w10, w11
    96d8:	and	w12, w12, #0xfffffffe
    96dc:	orr	w10, w12, w10
    96e0:	strb	w10, [x8, #224]
    96e4:	ldur	x8, [x29, #-16]
    96e8:	ldrb	w10, [x8, #224]
    96ec:	lsr	w10, w10, w11
    96f0:	and	w10, w10, w11
    96f4:	and	w10, w10, #0xff
    96f8:	ldr	x8, [sp, #24]
    96fc:	ldrb	w12, [x8, #224]
    9700:	and	w10, w10, w11
    9704:	lsl	w10, w10, w11
    9708:	and	w11, w12, #0xfffffffd
    970c:	orr	w10, w11, w10
    9710:	strb	w10, [x8, #224]
    9714:	ldr	x8, [sp, #24]
    9718:	stur	x8, [x29, #-8]
    971c:	b	9730 <scols_copy_column@@SMARTCOLS_2.25+0x1b8>
    9720:	ldr	x0, [sp, #24]
    9724:	bl	82f0 <scols_unref_column@plt>
    9728:	mov	x8, xzr
    972c:	stur	x8, [x29, #-8]
    9730:	ldur	x0, [x29, #-8]
    9734:	ldp	x29, x30, [sp, #48]
    9738:	add	sp, sp, #0x40
    973c:	ret

0000000000009740 <scols_column_set_color@@SMARTCOLS_2.25>:
    9740:	sub	sp, sp, #0x30
    9744:	stp	x29, x30, [sp, #32]
    9748:	add	x29, sp, #0x20
    974c:	str	x0, [sp, #16]
    9750:	str	x1, [sp, #8]
    9754:	ldr	x8, [sp, #8]
    9758:	cbz	x8, 9798 <scols_column_set_color@@SMARTCOLS_2.25+0x58>
    975c:	bl	7d60 <__ctype_b_loc@plt>
    9760:	ldr	x8, [x0]
    9764:	ldr	x9, [sp, #8]
    9768:	ldrsb	x9, [x9]
    976c:	ldrh	w10, [x8, x9, lsl #1]
    9770:	and	w10, w10, #0x400
    9774:	cbz	w10, 9798 <scols_column_set_color@@SMARTCOLS_2.25+0x58>
    9778:	ldr	x0, [sp, #8]
    977c:	bl	1bf1c <scols_init_debug@@SMARTCOLS_2.25+0x2e4c>
    9780:	str	x0, [sp, #8]
    9784:	ldr	x8, [sp, #8]
    9788:	cbnz	x8, 9798 <scols_column_set_color@@SMARTCOLS_2.25+0x58>
    978c:	mov	w8, #0xffffffea            	// #-22
    9790:	stur	w8, [x29, #-4]
    9794:	b	97ac <scols_column_set_color@@SMARTCOLS_2.25+0x6c>
    9798:	ldr	x0, [sp, #16]
    979c:	ldr	x2, [sp, #8]
    97a0:	mov	x1, #0x58                  	// #88
    97a4:	bl	99fc <scols_column_get_header@@SMARTCOLS_2.25+0x18>
    97a8:	stur	w0, [x29, #-4]
    97ac:	ldur	w0, [x29, #-4]
    97b0:	ldp	x29, x30, [sp, #32]
    97b4:	add	sp, sp, #0x30
    97b8:	ret

00000000000097bc <scols_column_set_whint@@SMARTCOLS_2.25>:
    97bc:	sub	sp, sp, #0x20
    97c0:	str	x0, [sp, #16]
    97c4:	str	d0, [sp, #8]
    97c8:	ldr	x8, [sp, #16]
    97cc:	cbnz	x8, 97dc <scols_column_set_whint@@SMARTCOLS_2.25+0x20>
    97d0:	mov	w8, #0xffffffea            	// #-22
    97d4:	str	w8, [sp, #28]
    97d8:	b	97ec <scols_column_set_whint@@SMARTCOLS_2.25+0x30>
    97dc:	ldr	x8, [sp, #8]
    97e0:	ldr	x9, [sp, #16]
    97e4:	str	x8, [x9, #56]
    97e8:	str	wzr, [sp, #28]
    97ec:	ldr	w0, [sp, #28]
    97f0:	add	sp, sp, #0x20
    97f4:	ret

00000000000097f8 <scols_column_get_whint@@SMARTCOLS_2.25>:
    97f8:	sub	sp, sp, #0x10
    97fc:	str	x0, [sp, #8]
    9800:	ldr	x8, [sp, #8]
    9804:	ldr	d0, [x8, #56]
    9808:	add	sp, sp, #0x10
    980c:	ret

0000000000009810 <scols_column_set_flags@@SMARTCOLS_2.25>:
    9810:	sub	sp, sp, #0x40
    9814:	stp	x29, x30, [sp, #48]
    9818:	add	x29, sp, #0x30
    981c:	stur	x0, [x29, #-16]
    9820:	stur	w1, [x29, #-20]
    9824:	ldur	x8, [x29, #-16]
    9828:	cbnz	x8, 9838 <scols_column_set_flags@@SMARTCOLS_2.25+0x28>
    982c:	mov	w8, #0xffffffea            	// #-22
    9830:	stur	w8, [x29, #-4]
    9834:	b	9930 <scols_column_set_flags@@SMARTCOLS_2.25+0x120>
    9838:	ldur	x8, [x29, #-16]
    983c:	ldr	x8, [x8, #216]
    9840:	cbz	x8, 98a8 <scols_column_set_flags@@SMARTCOLS_2.25+0x98>
    9844:	ldur	x8, [x29, #-16]
    9848:	ldr	w9, [x8, #80]
    984c:	and	w9, w9, #0x2
    9850:	cbnz	w9, 9878 <scols_column_set_flags@@SMARTCOLS_2.25+0x68>
    9854:	ldur	w8, [x29, #-20]
    9858:	and	w8, w8, #0x2
    985c:	cbz	w8, 9878 <scols_column_set_flags@@SMARTCOLS_2.25+0x68>
    9860:	ldur	x8, [x29, #-16]
    9864:	ldr	x8, [x8, #216]
    9868:	ldr	x9, [x8, #24]
    986c:	add	x9, x9, #0x1
    9870:	str	x9, [x8, #24]
    9874:	b	98a8 <scols_column_set_flags@@SMARTCOLS_2.25+0x98>
    9878:	ldur	x8, [x29, #-16]
    987c:	ldr	w9, [x8, #80]
    9880:	and	w9, w9, #0x2
    9884:	cbz	w9, 98a8 <scols_column_set_flags@@SMARTCOLS_2.25+0x98>
    9888:	ldur	w8, [x29, #-20]
    988c:	and	w8, w8, #0x2
    9890:	cbnz	w8, 98a8 <scols_column_set_flags@@SMARTCOLS_2.25+0x98>
    9894:	ldur	x8, [x29, #-16]
    9898:	ldr	x8, [x8, #216]
    989c:	ldr	x9, [x8, #24]
    98a0:	subs	x9, x9, #0x1
    98a4:	str	x9, [x8, #24]
    98a8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    98ac:	ldr	x8, [x8, #4024]
    98b0:	ldr	w9, [x8]
    98b4:	mov	w10, #0x20                  	// #32
    98b8:	and	w9, w10, w9
    98bc:	cbz	w9, 9920 <scols_column_set_flags@@SMARTCOLS_2.25+0x110>
    98c0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    98c4:	ldr	x8, [x8, #4016]
    98c8:	ldr	x0, [x8]
    98cc:	str	x0, [sp, #16]
    98d0:	bl	7880 <getpid@plt>
    98d4:	ldr	x8, [sp, #16]
    98d8:	str	w0, [sp, #12]
    98dc:	mov	x0, x8
    98e0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    98e4:	add	x1, x1, #0x933
    98e8:	ldr	w2, [sp, #12]
    98ec:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    98f0:	add	x3, x3, #0x941
    98f4:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    98f8:	add	x4, x4, #0x95f
    98fc:	bl	8380 <fprintf@plt>
    9900:	ldur	x8, [x29, #-16]
    9904:	ldur	x9, [x29, #-16]
    9908:	ldr	w2, [x9, #80]
    990c:	ldur	w3, [x29, #-20]
    9910:	mov	x0, x8
    9914:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    9918:	add	x1, x1, #0x96b
    991c:	bl	9318 <scols_new_column@@SMARTCOLS_2.25+0xe0>
    9920:	ldur	w8, [x29, #-20]
    9924:	ldur	x9, [x29, #-16]
    9928:	str	w8, [x9, #80]
    992c:	stur	wzr, [x29, #-4]
    9930:	ldur	w0, [x29, #-4]
    9934:	ldp	x29, x30, [sp, #48]
    9938:	add	sp, sp, #0x40
    993c:	ret

0000000000009940 <scols_column_set_json_type@@SMARTCOLS_2.33>:
    9940:	sub	sp, sp, #0x20
    9944:	str	x0, [sp, #16]
    9948:	str	w1, [sp, #12]
    994c:	ldr	x8, [sp, #16]
    9950:	cbnz	x8, 9960 <scols_column_set_json_type@@SMARTCOLS_2.33+0x20>
    9954:	mov	w8, #0xffffffea            	// #-22
    9958:	str	w8, [sp, #28]
    995c:	b	9970 <scols_column_set_json_type@@SMARTCOLS_2.33+0x30>
    9960:	ldr	w8, [sp, #12]
    9964:	ldr	x9, [sp, #16]
    9968:	str	w8, [x9, #76]
    996c:	str	wzr, [sp, #28]
    9970:	ldr	w0, [sp, #28]
    9974:	add	sp, sp, #0x20
    9978:	ret

000000000000997c <scols_column_get_json_type@@SMARTCOLS_2.33>:
    997c:	sub	sp, sp, #0x10
    9980:	str	x0, [sp, #8]
    9984:	ldr	x8, [sp, #8]
    9988:	cbz	x8, 999c <scols_column_get_json_type@@SMARTCOLS_2.33+0x20>
    998c:	ldr	x8, [sp, #8]
    9990:	ldr	w9, [x8, #76]
    9994:	str	w9, [sp, #4]
    9998:	b	99a4 <scols_column_get_json_type@@SMARTCOLS_2.33+0x28>
    999c:	mov	w8, #0xffffffea            	// #-22
    99a0:	str	w8, [sp, #4]
    99a4:	ldr	w8, [sp, #4]
    99a8:	mov	w0, w8
    99ac:	add	sp, sp, #0x10
    99b0:	ret

00000000000099b4 <scols_column_get_table@@SMARTCOLS_2.29>:
    99b4:	sub	sp, sp, #0x10
    99b8:	str	x0, [sp, #8]
    99bc:	ldr	x8, [sp, #8]
    99c0:	ldr	x0, [x8, #216]
    99c4:	add	sp, sp, #0x10
    99c8:	ret

00000000000099cc <scols_column_get_flags@@SMARTCOLS_2.25>:
    99cc:	sub	sp, sp, #0x10
    99d0:	str	x0, [sp, #8]
    99d4:	ldr	x8, [sp, #8]
    99d8:	ldr	w0, [x8, #80]
    99dc:	add	sp, sp, #0x10
    99e0:	ret

00000000000099e4 <scols_column_get_header@@SMARTCOLS_2.25>:
    99e4:	sub	sp, sp, #0x10
    99e8:	str	x0, [sp, #8]
    99ec:	ldr	x8, [sp, #8]
    99f0:	add	x0, x8, #0xa8
    99f4:	add	sp, sp, #0x10
    99f8:	ret
    99fc:	sub	sp, sp, #0x40
    9a00:	stp	x29, x30, [sp, #48]
    9a04:	add	x29, sp, #0x30
    9a08:	mov	x8, xzr
    9a0c:	stur	x0, [x29, #-16]
    9a10:	str	x1, [sp, #24]
    9a14:	str	x2, [sp, #16]
    9a18:	str	x8, [sp]
    9a1c:	ldur	x8, [x29, #-16]
    9a20:	cbnz	x8, 9a30 <scols_column_get_header@@SMARTCOLS_2.25+0x4c>
    9a24:	mov	w8, #0xffffffea            	// #-22
    9a28:	stur	w8, [x29, #-4]
    9a2c:	b	9a84 <scols_column_get_header@@SMARTCOLS_2.25+0xa0>
    9a30:	ldur	x8, [x29, #-16]
    9a34:	ldr	x9, [sp, #24]
    9a38:	add	x8, x8, x9
    9a3c:	str	x8, [sp, #8]
    9a40:	ldr	x8, [sp, #16]
    9a44:	cbz	x8, 9a68 <scols_column_get_header@@SMARTCOLS_2.25+0x84>
    9a48:	ldr	x0, [sp, #16]
    9a4c:	bl	7b80 <strdup@plt>
    9a50:	str	x0, [sp]
    9a54:	ldr	x8, [sp]
    9a58:	cbnz	x8, 9a68 <scols_column_get_header@@SMARTCOLS_2.25+0x84>
    9a5c:	mov	w8, #0xfffffff4            	// #-12
    9a60:	stur	w8, [x29, #-4]
    9a64:	b	9a84 <scols_column_get_header@@SMARTCOLS_2.25+0xa0>
    9a68:	ldr	x8, [sp, #8]
    9a6c:	ldr	x0, [x8]
    9a70:	bl	7dd0 <free@plt>
    9a74:	ldr	x8, [sp]
    9a78:	ldr	x9, [sp, #8]
    9a7c:	str	x8, [x9]
    9a80:	stur	wzr, [x29, #-4]
    9a84:	ldur	w0, [x29, #-4]
    9a88:	ldp	x29, x30, [sp, #48]
    9a8c:	add	sp, sp, #0x40
    9a90:	ret

0000000000009a94 <scols_column_get_color@@SMARTCOLS_2.25>:
    9a94:	sub	sp, sp, #0x10
    9a98:	str	x0, [sp, #8]
    9a9c:	ldr	x8, [sp, #8]
    9aa0:	ldr	x0, [x8, #88]
    9aa4:	add	sp, sp, #0x10
    9aa8:	ret

0000000000009aac <scols_wrapnl_nextchunk@@SMARTCOLS_2.29>:
    9aac:	sub	sp, sp, #0x40
    9ab0:	stp	x29, x30, [sp, #48]
    9ab4:	add	x29, sp, #0x30
    9ab8:	stur	x0, [x29, #-16]
    9abc:	str	x1, [sp, #24]
    9ac0:	str	x2, [sp, #16]
    9ac4:	ldr	x8, [sp, #24]
    9ac8:	cbz	x8, 9ae0 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x34>
    9acc:	ldr	x0, [sp, #24]
    9ad0:	mov	w1, #0xa                   	// #10
    9ad4:	bl	7ed0 <strchr@plt>
    9ad8:	str	x0, [sp]
    9adc:	b	9ae8 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x3c>
    9ae0:	mov	x8, xzr
    9ae4:	str	x8, [sp]
    9ae8:	ldr	x8, [sp]
    9aec:	str	x8, [sp, #8]
    9af0:	ldr	x8, [sp, #8]
    9af4:	cbz	x8, 9b14 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x68>
    9af8:	ldr	x8, [sp, #8]
    9afc:	mov	w9, #0x0                   	// #0
    9b00:	strb	w9, [x8]
    9b04:	ldr	x8, [sp, #8]
    9b08:	add	x8, x8, #0x1
    9b0c:	stur	x8, [x29, #-8]
    9b10:	b	9b1c <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x70>
    9b14:	mov	x8, xzr
    9b18:	stur	x8, [x29, #-8]
    9b1c:	ldur	x0, [x29, #-8]
    9b20:	ldp	x29, x30, [sp, #48]
    9b24:	add	sp, sp, #0x40
    9b28:	ret

0000000000009b2c <scols_wrapnl_chunksize@@SMARTCOLS_2.29>:
    9b2c:	sub	sp, sp, #0x70
    9b30:	stp	x29, x30, [sp, #96]
    9b34:	add	x29, sp, #0x60
    9b38:	stur	x0, [x29, #-8]
    9b3c:	stur	x1, [x29, #-16]
    9b40:	stur	x2, [x29, #-24]
    9b44:	stur	xzr, [x29, #-32]
    9b48:	ldur	x8, [x29, #-16]
    9b4c:	mov	w9, #0x0                   	// #0
    9b50:	str	w9, [sp, #20]
    9b54:	cbz	x8, 9b6c <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x40>
    9b58:	ldur	x8, [x29, #-16]
    9b5c:	ldrsb	w9, [x8]
    9b60:	cmp	w9, #0x0
    9b64:	cset	w9, ne  // ne = any
    9b68:	str	w9, [sp, #20]
    9b6c:	ldr	w8, [sp, #20]
    9b70:	tbnz	w8, #0, 9b78 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x4c>
    9b74:	b	9c1c <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0xf0>
    9b78:	ldur	x0, [x29, #-16]
    9b7c:	mov	w1, #0xa                   	// #10
    9b80:	bl	7ed0 <strchr@plt>
    9b84:	stur	x0, [x29, #-40]
    9b88:	ldur	x8, [x29, #-40]
    9b8c:	cbz	x8, 9bc0 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x94>
    9b90:	ldur	x0, [x29, #-16]
    9b94:	ldur	x8, [x29, #-40]
    9b98:	ldur	x9, [x29, #-16]
    9b9c:	subs	x1, x8, x9
    9ba0:	mov	x8, xzr
    9ba4:	mov	x2, x8
    9ba8:	bl	1c780 <scols_init_debug@@SMARTCOLS_2.25+0x36b0>
    9bac:	str	x0, [sp, #48]
    9bb0:	ldur	x8, [x29, #-40]
    9bb4:	add	x8, x8, #0x1
    9bb8:	stur	x8, [x29, #-40]
    9bbc:	b	9bcc <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0xa0>
    9bc0:	ldur	x0, [x29, #-16]
    9bc4:	bl	1c9e8 <scols_init_debug@@SMARTCOLS_2.25+0x3918>
    9bc8:	str	x0, [sp, #48]
    9bcc:	ldur	x8, [x29, #-32]
    9bd0:	str	x8, [sp, #40]
    9bd4:	ldr	x8, [sp, #48]
    9bd8:	str	x8, [sp, #32]
    9bdc:	ldr	x8, [sp, #40]
    9be0:	ldr	x9, [sp, #32]
    9be4:	cmp	x8, x9
    9be8:	b.ls	9bf8 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0xcc>  // b.plast
    9bec:	ldr	x8, [sp, #40]
    9bf0:	str	x8, [sp, #8]
    9bf4:	b	9c00 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0xd4>
    9bf8:	ldr	x8, [sp, #32]
    9bfc:	str	x8, [sp, #8]
    9c00:	ldr	x8, [sp, #8]
    9c04:	str	x8, [sp, #24]
    9c08:	ldr	x8, [sp, #24]
    9c0c:	stur	x8, [x29, #-32]
    9c10:	ldur	x8, [x29, #-40]
    9c14:	stur	x8, [x29, #-16]
    9c18:	b	9b48 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x1c>
    9c1c:	ldur	x0, [x29, #-32]
    9c20:	ldp	x29, x30, [sp, #96]
    9c24:	add	sp, sp, #0x70
    9c28:	ret

0000000000009c2c <scols_column_set_cmpfunc@@SMARTCOLS_2.25>:
    9c2c:	sub	sp, sp, #0x20
    9c30:	str	x0, [sp, #16]
    9c34:	str	x1, [sp, #8]
    9c38:	str	x2, [sp]
    9c3c:	ldr	x8, [sp, #16]
    9c40:	cbnz	x8, 9c50 <scols_column_set_cmpfunc@@SMARTCOLS_2.25+0x24>
    9c44:	mov	w8, #0xffffffea            	// #-22
    9c48:	str	w8, [sp, #28]
    9c4c:	b	9c6c <scols_column_set_cmpfunc@@SMARTCOLS_2.25+0x40>
    9c50:	ldr	x8, [sp, #8]
    9c54:	ldr	x9, [sp, #16]
    9c58:	str	x8, [x9, #128]
    9c5c:	ldr	x8, [sp]
    9c60:	ldr	x9, [sp, #16]
    9c64:	str	x8, [x9, #136]
    9c68:	str	wzr, [sp, #28]
    9c6c:	ldr	w0, [sp, #28]
    9c70:	add	sp, sp, #0x20
    9c74:	ret

0000000000009c78 <scols_column_set_wrapfunc@@SMARTCOLS_2.29>:
    9c78:	sub	sp, sp, #0x30
    9c7c:	str	x0, [sp, #32]
    9c80:	str	x1, [sp, #24]
    9c84:	str	x2, [sp, #16]
    9c88:	str	x3, [sp, #8]
    9c8c:	ldr	x8, [sp, #32]
    9c90:	cbnz	x8, 9ca0 <scols_column_set_wrapfunc@@SMARTCOLS_2.29+0x28>
    9c94:	mov	w8, #0xffffffea            	// #-22
    9c98:	str	w8, [sp, #44]
    9c9c:	b	9cc8 <scols_column_set_wrapfunc@@SMARTCOLS_2.29+0x50>
    9ca0:	ldr	x8, [sp, #16]
    9ca4:	ldr	x9, [sp, #32]
    9ca8:	str	x8, [x9, #152]
    9cac:	ldr	x8, [sp, #24]
    9cb0:	ldr	x9, [sp, #32]
    9cb4:	str	x8, [x9, #144]
    9cb8:	ldr	x8, [sp, #8]
    9cbc:	ldr	x9, [sp, #32]
    9cc0:	str	x8, [x9, #160]
    9cc4:	str	wzr, [sp, #44]
    9cc8:	ldr	w0, [sp, #44]
    9ccc:	add	sp, sp, #0x30
    9cd0:	ret

0000000000009cd4 <scols_column_set_safechars@@SMARTCOLS_2.29>:
    9cd4:	sub	sp, sp, #0x20
    9cd8:	stp	x29, x30, [sp, #16]
    9cdc:	add	x29, sp, #0x10
    9ce0:	mov	x8, #0x60                  	// #96
    9ce4:	str	x0, [sp, #8]
    9ce8:	str	x1, [sp]
    9cec:	ldr	x0, [sp, #8]
    9cf0:	ldr	x2, [sp]
    9cf4:	mov	x1, x8
    9cf8:	bl	99fc <scols_column_get_header@@SMARTCOLS_2.25+0x18>
    9cfc:	ldp	x29, x30, [sp, #16]
    9d00:	add	sp, sp, #0x20
    9d04:	ret

0000000000009d08 <scols_column_get_safechars@@SMARTCOLS_2.29>:
    9d08:	sub	sp, sp, #0x10
    9d0c:	str	x0, [sp, #8]
    9d10:	ldr	x8, [sp, #8]
    9d14:	ldr	x0, [x8, #96]
    9d18:	add	sp, sp, #0x10
    9d1c:	ret

0000000000009d20 <scols_column_get_width@@SMARTCOLS_2.29>:
    9d20:	sub	sp, sp, #0x10
    9d24:	str	x0, [sp, #8]
    9d28:	ldr	x8, [sp, #8]
    9d2c:	ldr	x0, [x8, #16]
    9d30:	add	sp, sp, #0x10
    9d34:	ret

0000000000009d38 <scols_column_is_hidden@@SMARTCOLS_2.27>:
    9d38:	sub	sp, sp, #0x10
    9d3c:	mov	w8, wzr
    9d40:	mov	w9, #0x1                   	// #1
    9d44:	str	x0, [sp, #8]
    9d48:	ldr	x10, [sp, #8]
    9d4c:	ldr	w11, [x10, #80]
    9d50:	tst	w11, #0x20
    9d54:	csel	w0, w9, w8, ne  // ne = any
    9d58:	add	sp, sp, #0x10
    9d5c:	ret

0000000000009d60 <scols_column_is_trunc@@SMARTCOLS_2.25>:
    9d60:	sub	sp, sp, #0x10
    9d64:	mov	w8, #0x1                   	// #1
    9d68:	mov	w9, wzr
    9d6c:	str	x0, [sp, #8]
    9d70:	ldr	x10, [sp, #8]
    9d74:	ldr	w11, [x10, #80]
    9d78:	tst	w11, #0x1
    9d7c:	csel	w0, w8, w9, ne  // ne = any
    9d80:	add	sp, sp, #0x10
    9d84:	ret

0000000000009d88 <scols_column_is_tree@@SMARTCOLS_2.25>:
    9d88:	sub	sp, sp, #0x10
    9d8c:	mov	w8, wzr
    9d90:	mov	w9, #0x1                   	// #1
    9d94:	str	x0, [sp, #8]
    9d98:	ldr	x10, [sp, #8]
    9d9c:	ldr	w11, [x10, #80]
    9da0:	tst	w11, #0x2
    9da4:	csel	w0, w9, w8, ne  // ne = any
    9da8:	add	sp, sp, #0x10
    9dac:	ret

0000000000009db0 <scols_column_is_right@@SMARTCOLS_2.25>:
    9db0:	sub	sp, sp, #0x10
    9db4:	mov	w8, wzr
    9db8:	mov	w9, #0x1                   	// #1
    9dbc:	str	x0, [sp, #8]
    9dc0:	ldr	x10, [sp, #8]
    9dc4:	ldr	w11, [x10, #80]
    9dc8:	tst	w11, #0x4
    9dcc:	csel	w0, w9, w8, ne  // ne = any
    9dd0:	add	sp, sp, #0x10
    9dd4:	ret

0000000000009dd8 <scols_column_is_strict_width@@SMARTCOLS_2.25>:
    9dd8:	sub	sp, sp, #0x10
    9ddc:	mov	w8, wzr
    9de0:	mov	w9, #0x1                   	// #1
    9de4:	str	x0, [sp, #8]
    9de8:	ldr	x10, [sp, #8]
    9dec:	ldr	w11, [x10, #80]
    9df0:	tst	w11, #0x8
    9df4:	csel	w0, w9, w8, ne  // ne = any
    9df8:	add	sp, sp, #0x10
    9dfc:	ret

0000000000009e00 <scols_column_is_noextremes@@SMARTCOLS_2.25>:
    9e00:	sub	sp, sp, #0x10
    9e04:	mov	w8, wzr
    9e08:	mov	w9, #0x1                   	// #1
    9e0c:	str	x0, [sp, #8]
    9e10:	ldr	x10, [sp, #8]
    9e14:	ldr	w11, [x10, #80]
    9e18:	tst	w11, #0x10
    9e1c:	csel	w0, w9, w8, ne  // ne = any
    9e20:	add	sp, sp, #0x10
    9e24:	ret

0000000000009e28 <scols_column_is_wrap@@SMARTCOLS_2.28>:
    9e28:	sub	sp, sp, #0x10
    9e2c:	mov	w8, wzr
    9e30:	mov	w9, #0x1                   	// #1
    9e34:	str	x0, [sp, #8]
    9e38:	ldr	x10, [sp, #8]
    9e3c:	ldr	w11, [x10, #80]
    9e40:	tst	w11, #0x40
    9e44:	csel	w0, w9, w8, ne  // ne = any
    9e48:	add	sp, sp, #0x10
    9e4c:	ret

0000000000009e50 <scols_column_is_customwrap@@SMARTCOLS_2.29>:
    9e50:	sub	sp, sp, #0x10
    9e54:	str	x0, [sp, #8]
    9e58:	ldr	x8, [sp, #8]
    9e5c:	ldr	w9, [x8, #80]
    9e60:	and	w9, w9, #0x40
    9e64:	mov	w10, #0x0                   	// #0
    9e68:	str	w10, [sp, #4]
    9e6c:	cbz	w9, 9e98 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x48>
    9e70:	ldr	x8, [sp, #8]
    9e74:	ldr	x8, [x8, #144]
    9e78:	mov	w9, #0x0                   	// #0
    9e7c:	str	w9, [sp, #4]
    9e80:	cbz	x8, 9e98 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x48>
    9e84:	ldr	x8, [sp, #8]
    9e88:	ldr	x8, [x8, #152]
    9e8c:	cmp	x8, #0x0
    9e90:	cset	w9, ne  // ne = any
    9e94:	str	w9, [sp, #4]
    9e98:	ldr	w8, [sp, #4]
    9e9c:	mov	w9, #0x1                   	// #1
    9ea0:	mov	w10, wzr
    9ea4:	tst	w8, #0x1
    9ea8:	csel	w0, w9, w10, ne  // ne = any
    9eac:	add	sp, sp, #0x10
    9eb0:	ret
    9eb4:	sub	sp, sp, #0x10
    9eb8:	str	x0, [sp, #8]
    9ebc:	str	x1, [sp]
    9ec0:	ldr	x8, [sp, #8]
    9ec4:	ldr	x9, [sp]
    9ec8:	str	x8, [x9, #8]
    9ecc:	ldr	x8, [sp]
    9ed0:	ldr	x9, [sp, #8]
    9ed4:	str	x8, [x9]
    9ed8:	add	sp, sp, #0x10
    9edc:	ret

0000000000009ee0 <scols_new_line@@SMARTCOLS_2.25>:
    9ee0:	sub	sp, sp, #0x30
    9ee4:	stp	x29, x30, [sp, #32]
    9ee8:	add	x29, sp, #0x20
    9eec:	mov	x0, #0x1                   	// #1
    9ef0:	mov	x1, #0x88                  	// #136
    9ef4:	bl	7ac0 <calloc@plt>
    9ef8:	str	x0, [sp, #16]
    9efc:	ldr	x8, [sp, #16]
    9f00:	cbnz	x8, 9f10 <scols_new_line@@SMARTCOLS_2.25+0x30>
    9f04:	mov	x8, xzr
    9f08:	stur	x8, [x29, #-8]
    9f0c:	b	a010 <scols_new_line@@SMARTCOLS_2.25+0x130>
    9f10:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    9f14:	ldr	x8, [x8, #4024]
    9f18:	ldr	w9, [x8]
    9f1c:	mov	w10, #0x8                   	// #8
    9f20:	and	w9, w10, w9
    9f24:	cbz	w9, 9f7c <scols_new_line@@SMARTCOLS_2.25+0x9c>
    9f28:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    9f2c:	ldr	x8, [x8, #4016]
    9f30:	ldr	x0, [x8]
    9f34:	str	x0, [sp, #8]
    9f38:	bl	7880 <getpid@plt>
    9f3c:	ldr	x8, [sp, #8]
    9f40:	str	w0, [sp, #4]
    9f44:	mov	x0, x8
    9f48:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    9f4c:	add	x1, x1, #0x933
    9f50:	ldr	w2, [sp, #4]
    9f54:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    9f58:	add	x3, x3, #0x941
    9f5c:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    9f60:	add	x4, x4, #0x989
    9f64:	bl	8380 <fprintf@plt>
    9f68:	ldr	x8, [sp, #16]
    9f6c:	mov	x0, x8
    9f70:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    9f74:	add	x1, x1, #0x965
    9f78:	bl	a020 <scols_new_line@@SMARTCOLS_2.25+0x140>
    9f7c:	ldr	x8, [sp, #16]
    9f80:	mov	w9, #0x1                   	// #1
    9f84:	str	w9, [x8]
    9f88:	ldr	x8, [sp, #16]
    9f8c:	add	x8, x8, #0x30
    9f90:	ldr	x9, [sp, #16]
    9f94:	str	x8, [x9, #48]
    9f98:	ldr	x8, [sp, #16]
    9f9c:	add	x8, x8, #0x30
    9fa0:	ldr	x9, [sp, #16]
    9fa4:	str	x8, [x9, #56]
    9fa8:	ldr	x8, [sp, #16]
    9fac:	add	x8, x8, #0x50
    9fb0:	ldr	x9, [sp, #16]
    9fb4:	str	x8, [x9, #80]
    9fb8:	ldr	x8, [sp, #16]
    9fbc:	add	x8, x8, #0x50
    9fc0:	ldr	x9, [sp, #16]
    9fc4:	str	x8, [x9, #88]
    9fc8:	ldr	x8, [sp, #16]
    9fcc:	add	x8, x8, #0x40
    9fd0:	ldr	x9, [sp, #16]
    9fd4:	str	x8, [x9, #64]
    9fd8:	ldr	x8, [sp, #16]
    9fdc:	add	x8, x8, #0x40
    9fe0:	ldr	x9, [sp, #16]
    9fe4:	str	x8, [x9, #72]
    9fe8:	ldr	x8, [sp, #16]
    9fec:	add	x8, x8, #0x60
    9ff0:	ldr	x9, [sp, #16]
    9ff4:	str	x8, [x9, #96]
    9ff8:	ldr	x8, [sp, #16]
    9ffc:	add	x8, x8, #0x60
    a000:	ldr	x9, [sp, #16]
    a004:	str	x8, [x9, #104]
    a008:	ldr	x8, [sp, #16]
    a00c:	stur	x8, [x29, #-8]
    a010:	ldur	x0, [x29, #-8]
    a014:	ldp	x29, x30, [sp, #32]
    a018:	add	sp, sp, #0x30
    a01c:	ret
    a020:	sub	sp, sp, #0x130
    a024:	stp	x29, x30, [sp, #272]
    a028:	str	x28, [sp, #288]
    a02c:	add	x29, sp, #0x110
    a030:	str	q7, [sp, #128]
    a034:	str	q6, [sp, #112]
    a038:	str	q5, [sp, #96]
    a03c:	str	q4, [sp, #80]
    a040:	str	q3, [sp, #64]
    a044:	str	q2, [sp, #48]
    a048:	str	q1, [sp, #32]
    a04c:	str	q0, [sp, #16]
    a050:	stur	x7, [x29, #-88]
    a054:	stur	x6, [x29, #-96]
    a058:	stur	x5, [x29, #-104]
    a05c:	stur	x4, [x29, #-112]
    a060:	stur	x3, [x29, #-120]
    a064:	stur	x2, [x29, #-128]
    a068:	stur	x0, [x29, #-8]
    a06c:	stur	x1, [x29, #-16]
    a070:	ldur	x8, [x29, #-8]
    a074:	cbz	x8, a0b0 <scols_new_line@@SMARTCOLS_2.25+0x1d0>
    a078:	b	a07c <scols_new_line@@SMARTCOLS_2.25+0x19c>
    a07c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    a080:	ldr	x8, [x8, #4024]
    a084:	ldrb	w9, [x8, #3]
    a088:	tbnz	w9, #0, a0b0 <scols_new_line@@SMARTCOLS_2.25+0x1d0>
    a08c:	b	a090 <scols_new_line@@SMARTCOLS_2.25+0x1b0>
    a090:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    a094:	ldr	x8, [x8, #4016]
    a098:	ldr	x0, [x8]
    a09c:	ldur	x2, [x29, #-8]
    a0a0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a0a4:	add	x1, x1, #0x958
    a0a8:	bl	8380 <fprintf@plt>
    a0ac:	b	a0b0 <scols_new_line@@SMARTCOLS_2.25+0x1d0>
    a0b0:	mov	w8, #0xffffff80            	// #-128
    a0b4:	stur	w8, [x29, #-20]
    a0b8:	mov	w8, #0xffffffd0            	// #-48
    a0bc:	stur	w8, [x29, #-24]
    a0c0:	add	x9, x29, #0x20
    a0c4:	stur	x9, [x29, #-48]
    a0c8:	add	x9, sp, #0x10
    a0cc:	add	x9, x9, #0x80
    a0d0:	stur	x9, [x29, #-32]
    a0d4:	sub	x9, x29, #0x80
    a0d8:	add	x9, x9, #0x30
    a0dc:	stur	x9, [x29, #-40]
    a0e0:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    a0e4:	ldr	x9, [x9, #4016]
    a0e8:	ldr	x0, [x9]
    a0ec:	ldur	x1, [x29, #-16]
    a0f0:	ldur	q0, [x29, #-48]
    a0f4:	ldur	q1, [x29, #-32]
    a0f8:	stur	q1, [x29, #-64]
    a0fc:	stur	q0, [x29, #-80]
    a100:	sub	x2, x29, #0x50
    a104:	str	x9, [sp, #8]
    a108:	bl	8210 <vfprintf@plt>
    a10c:	ldr	x9, [sp, #8]
    a110:	ldr	x1, [x9]
    a114:	mov	w8, #0xa                   	// #10
    a118:	str	w0, [sp, #4]
    a11c:	mov	w0, w8
    a120:	bl	7720 <fputc@plt>
    a124:	ldr	x28, [sp, #288]
    a128:	ldp	x29, x30, [sp, #272]
    a12c:	add	sp, sp, #0x130
    a130:	ret

000000000000a134 <scols_ref_line@@SMARTCOLS_2.25>:
    a134:	sub	sp, sp, #0x10
    a138:	str	x0, [sp, #8]
    a13c:	ldr	x8, [sp, #8]
    a140:	cbz	x8, a154 <scols_ref_line@@SMARTCOLS_2.25+0x20>
    a144:	ldr	x8, [sp, #8]
    a148:	ldr	w9, [x8]
    a14c:	add	w9, w9, #0x1
    a150:	str	w9, [x8]
    a154:	add	sp, sp, #0x10
    a158:	ret

000000000000a15c <scols_unref_line@@SMARTCOLS_2.25>:
    a15c:	sub	sp, sp, #0x30
    a160:	stp	x29, x30, [sp, #32]
    a164:	add	x29, sp, #0x20
    a168:	stur	x0, [x29, #-8]
    a16c:	ldur	x8, [x29, #-8]
    a170:	cbz	x8, a248 <scols_unref_line@@SMARTCOLS_2.25+0xec>
    a174:	ldur	x8, [x29, #-8]
    a178:	ldr	w9, [x8]
    a17c:	subs	w9, w9, #0x1
    a180:	str	w9, [x8]
    a184:	cmp	w9, #0x0
    a188:	cset	w9, gt
    a18c:	tbnz	w9, #0, a248 <scols_unref_line@@SMARTCOLS_2.25+0xec>
    a190:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    a194:	ldr	x8, [x8, #4024]
    a198:	ldr	w9, [x8]
    a19c:	mov	w10, #0x4                   	// #4
    a1a0:	and	w9, w10, w9
    a1a4:	cbz	w9, a1fc <scols_unref_line@@SMARTCOLS_2.25+0xa0>
    a1a8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    a1ac:	ldr	x8, [x8, #4016]
    a1b0:	ldr	x0, [x8]
    a1b4:	str	x0, [sp, #16]
    a1b8:	bl	7880 <getpid@plt>
    a1bc:	ldr	x8, [sp, #16]
    a1c0:	str	w0, [sp, #12]
    a1c4:	mov	x0, x8
    a1c8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a1cc:	add	x1, x1, #0x933
    a1d0:	ldr	w2, [sp, #12]
    a1d4:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a1d8:	add	x3, x3, #0x941
    a1dc:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a1e0:	add	x4, x4, #0x94e
    a1e4:	bl	8380 <fprintf@plt>
    a1e8:	ldur	x8, [x29, #-8]
    a1ec:	mov	x0, x8
    a1f0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a1f4:	add	x1, x1, #0x963
    a1f8:	bl	a020 <scols_new_line@@SMARTCOLS_2.25+0x140>
    a1fc:	ldur	x8, [x29, #-8]
    a200:	add	x0, x8, #0x30
    a204:	bl	a254 <scols_unref_line@@SMARTCOLS_2.25+0xf8>
    a208:	ldur	x8, [x29, #-8]
    a20c:	add	x0, x8, #0x50
    a210:	bl	a254 <scols_unref_line@@SMARTCOLS_2.25+0xf8>
    a214:	ldur	x8, [x29, #-8]
    a218:	add	x0, x8, #0x60
    a21c:	bl	a254 <scols_unref_line@@SMARTCOLS_2.25+0xf8>
    a220:	ldur	x8, [x29, #-8]
    a224:	ldr	x0, [x8, #128]
    a228:	bl	1664c <scols_get_library_version@@SMARTCOLS_2.25+0x2564>
    a22c:	ldur	x0, [x29, #-8]
    a230:	bl	7cb0 <scols_line_free_cells@plt>
    a234:	ldur	x8, [x29, #-8]
    a238:	ldr	x0, [x8, #24]
    a23c:	bl	7dd0 <free@plt>
    a240:	ldur	x0, [x29, #-8]
    a244:	bl	7dd0 <free@plt>
    a248:	ldp	x29, x30, [sp, #32]
    a24c:	add	sp, sp, #0x30
    a250:	ret
    a254:	sub	sp, sp, #0x20
    a258:	stp	x29, x30, [sp, #16]
    a25c:	add	x29, sp, #0x10
    a260:	str	x0, [sp, #8]
    a264:	ldr	x8, [sp, #8]
    a268:	ldr	x0, [x8, #8]
    a26c:	ldr	x8, [sp, #8]
    a270:	ldr	x1, [x8]
    a274:	bl	b1fc <scols_copy_line@@SMARTCOLS_2.25+0x198>
    a278:	ldp	x29, x30, [sp, #16]
    a27c:	add	sp, sp, #0x20
    a280:	ret

000000000000a284 <scols_line_free_cells@@SMARTCOLS_2.25>:
    a284:	sub	sp, sp, #0x30
    a288:	stp	x29, x30, [sp, #32]
    a28c:	add	x29, sp, #0x20
    a290:	stur	x0, [x29, #-8]
    a294:	ldur	x8, [x29, #-8]
    a298:	cbz	x8, a2a8 <scols_line_free_cells@@SMARTCOLS_2.25+0x24>
    a29c:	ldur	x8, [x29, #-8]
    a2a0:	ldr	x8, [x8, #32]
    a2a4:	cbnz	x8, a2ac <scols_line_free_cells@@SMARTCOLS_2.25+0x28>
    a2a8:	b	a37c <scols_line_free_cells@@SMARTCOLS_2.25+0xf8>
    a2ac:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    a2b0:	ldr	x8, [x8, #4024]
    a2b4:	ldr	w9, [x8]
    a2b8:	mov	w10, #0x8                   	// #8
    a2bc:	and	w9, w10, w9
    a2c0:	cbz	w9, a318 <scols_line_free_cells@@SMARTCOLS_2.25+0x94>
    a2c4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    a2c8:	ldr	x8, [x8, #4016]
    a2cc:	ldr	x0, [x8]
    a2d0:	str	x0, [sp, #8]
    a2d4:	bl	7880 <getpid@plt>
    a2d8:	ldr	x8, [sp, #8]
    a2dc:	str	w0, [sp, #4]
    a2e0:	mov	x0, x8
    a2e4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a2e8:	add	x1, x1, #0x933
    a2ec:	ldr	w2, [sp, #4]
    a2f0:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a2f4:	add	x3, x3, #0x941
    a2f8:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a2fc:	add	x4, x4, #0x989
    a300:	bl	8380 <fprintf@plt>
    a304:	ldur	x8, [x29, #-8]
    a308:	mov	x0, x8
    a30c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a310:	add	x1, x1, #0x98e
    a314:	bl	a020 <scols_new_line@@SMARTCOLS_2.25+0x140>
    a318:	str	xzr, [sp, #16]
    a31c:	ldr	x8, [sp, #16]
    a320:	ldur	x9, [x29, #-8]
    a324:	ldr	x9, [x9, #40]
    a328:	cmp	x8, x9
    a32c:	b.cs	a35c <scols_line_free_cells@@SMARTCOLS_2.25+0xd8>  // b.hs, b.nlast
    a330:	ldur	x8, [x29, #-8]
    a334:	mov	x9, #0x20                  	// #32
    a338:	ldr	x8, [x8, #32]
    a33c:	ldr	x10, [sp, #16]
    a340:	mul	x9, x9, x10
    a344:	add	x0, x8, x9
    a348:	bl	7e70 <scols_reset_cell@plt>
    a34c:	ldr	x8, [sp, #16]
    a350:	add	x8, x8, #0x1
    a354:	str	x8, [sp, #16]
    a358:	b	a31c <scols_line_free_cells@@SMARTCOLS_2.25+0x98>
    a35c:	ldur	x8, [x29, #-8]
    a360:	ldr	x0, [x8, #32]
    a364:	bl	7dd0 <free@plt>
    a368:	ldur	x8, [x29, #-8]
    a36c:	mov	x9, xzr
    a370:	str	xzr, [x8, #40]
    a374:	ldur	x8, [x29, #-8]
    a378:	str	x9, [x8, #32]
    a37c:	ldp	x29, x30, [sp, #32]
    a380:	add	sp, sp, #0x30
    a384:	ret

000000000000a388 <scols_line_alloc_cells@@SMARTCOLS_2.25>:
    a388:	sub	sp, sp, #0x40
    a38c:	stp	x29, x30, [sp, #48]
    a390:	add	x29, sp, #0x30
    a394:	stur	x0, [x29, #-16]
    a398:	str	x1, [sp, #24]
    a39c:	ldur	x8, [x29, #-16]
    a3a0:	cbnz	x8, a3b0 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x28>
    a3a4:	mov	w8, #0xffffffea            	// #-22
    a3a8:	stur	w8, [x29, #-4]
    a3ac:	b	a4fc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x174>
    a3b0:	ldur	x8, [x29, #-16]
    a3b4:	ldr	x8, [x8, #40]
    a3b8:	ldr	x9, [sp, #24]
    a3bc:	cmp	x8, x9
    a3c0:	b.ne	a3cc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x44>  // b.any
    a3c4:	stur	wzr, [x29, #-4]
    a3c8:	b	a4fc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x174>
    a3cc:	ldr	x8, [sp, #24]
    a3d0:	cbnz	x8, a3e4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x5c>
    a3d4:	ldur	x0, [x29, #-16]
    a3d8:	bl	7cb0 <scols_line_free_cells@plt>
    a3dc:	stur	wzr, [x29, #-4]
    a3e0:	b	a4fc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x174>
    a3e4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    a3e8:	ldr	x8, [x8, #4024]
    a3ec:	ldr	w9, [x8]
    a3f0:	mov	w10, #0x8                   	// #8
    a3f4:	and	w9, w10, w9
    a3f8:	cbz	w9, a454 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xcc>
    a3fc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    a400:	ldr	x8, [x8, #4016]
    a404:	ldr	x0, [x8]
    a408:	str	x0, [sp, #8]
    a40c:	bl	7880 <getpid@plt>
    a410:	ldr	x8, [sp, #8]
    a414:	str	w0, [sp, #4]
    a418:	mov	x0, x8
    a41c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a420:	add	x1, x1, #0x933
    a424:	ldr	w2, [sp, #4]
    a428:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a42c:	add	x3, x3, #0x941
    a430:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a434:	add	x4, x4, #0x989
    a438:	bl	8380 <fprintf@plt>
    a43c:	ldur	x8, [x29, #-16]
    a440:	ldr	x2, [sp, #24]
    a444:	mov	x0, x8
    a448:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a44c:	add	x1, x1, #0x999
    a450:	bl	a020 <scols_new_line@@SMARTCOLS_2.25+0x140>
    a454:	ldur	x8, [x29, #-16]
    a458:	ldr	x0, [x8, #32]
    a45c:	ldr	x8, [sp, #24]
    a460:	mov	x9, #0x20                  	// #32
    a464:	mul	x1, x8, x9
    a468:	bl	7b50 <realloc@plt>
    a46c:	str	x0, [sp, #16]
    a470:	ldr	x8, [sp, #16]
    a474:	cbnz	x8, a490 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x108>
    a478:	bl	8240 <__errno_location@plt>
    a47c:	ldr	w8, [x0]
    a480:	mov	w9, wzr
    a484:	subs	w8, w9, w8
    a488:	stur	w8, [x29, #-4]
    a48c:	b	a4fc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x174>
    a490:	ldr	x8, [sp, #24]
    a494:	ldur	x9, [x29, #-16]
    a498:	ldr	x9, [x9, #40]
    a49c:	cmp	x8, x9
    a4a0:	b.ls	a4e0 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x158>  // b.plast
    a4a4:	ldr	x8, [sp, #16]
    a4a8:	ldur	x9, [x29, #-16]
    a4ac:	ldr	x9, [x9, #40]
    a4b0:	mov	x10, #0x20                  	// #32
    a4b4:	mul	x9, x10, x9
    a4b8:	add	x0, x8, x9
    a4bc:	ldr	x8, [sp, #24]
    a4c0:	ldur	x9, [x29, #-16]
    a4c4:	ldr	x9, [x9, #40]
    a4c8:	subs	x8, x8, x9
    a4cc:	mov	x9, #0x20                  	// #32
    a4d0:	mul	x2, x8, x9
    a4d4:	mov	w11, wzr
    a4d8:	mov	w1, w11
    a4dc:	bl	7a40 <memset@plt>
    a4e0:	ldr	x8, [sp, #16]
    a4e4:	ldur	x9, [x29, #-16]
    a4e8:	str	x8, [x9, #32]
    a4ec:	ldr	x8, [sp, #24]
    a4f0:	ldur	x9, [x29, #-16]
    a4f4:	str	x8, [x9, #40]
    a4f8:	stur	wzr, [x29, #-4]
    a4fc:	ldur	w0, [x29, #-4]
    a500:	ldp	x29, x30, [sp, #48]
    a504:	add	sp, sp, #0x40
    a508:	ret
    a50c:	sub	sp, sp, #0x60
    a510:	stp	x29, x30, [sp, #80]
    a514:	add	x29, sp, #0x50
    a518:	stur	x0, [x29, #-16]
    a51c:	stur	x1, [x29, #-24]
    a520:	stur	x2, [x29, #-32]
    a524:	ldur	x8, [x29, #-16]
    a528:	cbz	x8, a554 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1cc>
    a52c:	ldur	x8, [x29, #-24]
    a530:	ldur	x9, [x29, #-16]
    a534:	ldr	x9, [x9, #40]
    a538:	cmp	x8, x9
    a53c:	b.cs	a554 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1cc>  // b.hs, b.nlast
    a540:	ldur	x8, [x29, #-32]
    a544:	ldur	x9, [x29, #-16]
    a548:	ldr	x9, [x9, #40]
    a54c:	cmp	x8, x9
    a550:	b.cc	a560 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1d8>  // b.lo, b.ul, b.last
    a554:	mov	w8, #0xffffffea            	// #-22
    a558:	stur	w8, [x29, #-4]
    a55c:	b	a710 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x388>
    a560:	ldur	x8, [x29, #-32]
    a564:	ldur	x9, [x29, #-24]
    a568:	cmp	x8, x9
    a56c:	b.ne	a578 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1f0>  // b.any
    a570:	stur	wzr, [x29, #-4]
    a574:	b	a710 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x388>
    a578:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    a57c:	ldr	x8, [x8, #4024]
    a580:	ldr	w9, [x8]
    a584:	mov	w10, #0x8                   	// #8
    a588:	and	w9, w10, w9
    a58c:	cbz	w9, a5ec <scols_line_alloc_cells@@SMARTCOLS_2.25+0x264>
    a590:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    a594:	ldr	x8, [x8, #4016]
    a598:	ldr	x0, [x8]
    a59c:	str	x0, [sp, #8]
    a5a0:	bl	7880 <getpid@plt>
    a5a4:	ldr	x8, [sp, #8]
    a5a8:	str	w0, [sp, #4]
    a5ac:	mov	x0, x8
    a5b0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a5b4:	add	x1, x1, #0x933
    a5b8:	ldr	w2, [sp, #4]
    a5bc:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a5c0:	add	x3, x3, #0x941
    a5c4:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a5c8:	add	x4, x4, #0x989
    a5cc:	bl	8380 <fprintf@plt>
    a5d0:	ldur	x8, [x29, #-16]
    a5d4:	ldur	x2, [x29, #-32]
    a5d8:	ldur	x3, [x29, #-24]
    a5dc:	mov	x0, x8
    a5e0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a5e4:	add	x1, x1, #0x9a9
    a5e8:	bl	a020 <scols_new_line@@SMARTCOLS_2.25+0x140>
    a5ec:	ldur	x8, [x29, #-16]
    a5f0:	mov	x9, #0x20                  	// #32
    a5f4:	ldr	x8, [x8, #32]
    a5f8:	ldur	x10, [x29, #-32]
    a5fc:	mul	x9, x9, x10
    a600:	add	x8, x8, x9
    a604:	ldr	q0, [x8]
    a608:	str	q0, [sp, #16]
    a60c:	ldr	q0, [x8, #16]
    a610:	str	q0, [sp, #32]
    a614:	ldur	x8, [x29, #-32]
    a618:	add	x8, x8, #0x1
    a61c:	ldur	x9, [x29, #-16]
    a620:	ldr	x9, [x9, #40]
    a624:	cmp	x8, x9
    a628:	b.cs	a67c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x2f4>  // b.hs, b.nlast
    a62c:	ldur	x8, [x29, #-16]
    a630:	mov	x9, #0x20                  	// #32
    a634:	ldr	x8, [x8, #32]
    a638:	ldur	x10, [x29, #-32]
    a63c:	mul	x10, x9, x10
    a640:	add	x0, x8, x10
    a644:	ldur	x8, [x29, #-16]
    a648:	ldr	x8, [x8, #32]
    a64c:	ldur	x10, [x29, #-32]
    a650:	mul	x9, x9, x10
    a654:	add	x8, x8, x9
    a658:	add	x1, x8, #0x20
    a65c:	ldur	x8, [x29, #-16]
    a660:	ldr	x8, [x8, #40]
    a664:	ldur	x9, [x29, #-32]
    a668:	subs	x8, x8, x9
    a66c:	subs	x8, x8, #0x1
    a670:	mov	x9, #0x20                  	// #32
    a674:	mul	x2, x8, x9
    a678:	bl	7450 <memmove@plt>
    a67c:	ldur	x8, [x29, #-24]
    a680:	add	x8, x8, #0x1
    a684:	ldur	x9, [x29, #-16]
    a688:	ldr	x9, [x9, #40]
    a68c:	cmp	x8, x9
    a690:	b.cs	a6e4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x35c>  // b.hs, b.nlast
    a694:	ldur	x8, [x29, #-16]
    a698:	mov	x9, #0x20                  	// #32
    a69c:	ldr	x8, [x8, #32]
    a6a0:	ldur	x10, [x29, #-24]
    a6a4:	mul	x10, x9, x10
    a6a8:	add	x8, x8, x10
    a6ac:	add	x0, x8, #0x20
    a6b0:	ldur	x8, [x29, #-16]
    a6b4:	ldr	x8, [x8, #32]
    a6b8:	ldur	x10, [x29, #-24]
    a6bc:	mul	x9, x9, x10
    a6c0:	add	x1, x8, x9
    a6c4:	ldur	x8, [x29, #-16]
    a6c8:	ldr	x8, [x8, #40]
    a6cc:	ldur	x9, [x29, #-24]
    a6d0:	subs	x8, x8, x9
    a6d4:	subs	x8, x8, #0x1
    a6d8:	mov	x9, #0x20                  	// #32
    a6dc:	mul	x2, x8, x9
    a6e0:	bl	7450 <memmove@plt>
    a6e4:	ldur	x8, [x29, #-16]
    a6e8:	mov	x9, #0x20                  	// #32
    a6ec:	ldr	x8, [x8, #32]
    a6f0:	ldur	x10, [x29, #-24]
    a6f4:	mul	x9, x9, x10
    a6f8:	add	x8, x8, x9
    a6fc:	ldr	q0, [sp, #16]
    a700:	str	q0, [x8]
    a704:	ldr	q0, [sp, #32]
    a708:	str	q0, [x8, #16]
    a70c:	stur	wzr, [x29, #-4]
    a710:	ldur	w0, [x29, #-4]
    a714:	ldp	x29, x30, [sp, #80]
    a718:	add	sp, sp, #0x60
    a71c:	ret

000000000000a720 <scols_line_set_userdata@@SMARTCOLS_2.25>:
    a720:	sub	sp, sp, #0x20
    a724:	str	x0, [sp, #16]
    a728:	str	x1, [sp, #8]
    a72c:	ldr	x8, [sp, #16]
    a730:	cbnz	x8, a740 <scols_line_set_userdata@@SMARTCOLS_2.25+0x20>
    a734:	mov	w8, #0xffffffea            	// #-22
    a738:	str	w8, [sp, #28]
    a73c:	b	a750 <scols_line_set_userdata@@SMARTCOLS_2.25+0x30>
    a740:	ldr	x8, [sp, #8]
    a744:	ldr	x9, [sp, #16]
    a748:	str	x8, [x9, #16]
    a74c:	str	wzr, [sp, #28]
    a750:	ldr	w0, [sp, #28]
    a754:	add	sp, sp, #0x20
    a758:	ret

000000000000a75c <scols_line_get_userdata@@SMARTCOLS_2.25>:
    a75c:	sub	sp, sp, #0x10
    a760:	str	x0, [sp, #8]
    a764:	ldr	x8, [sp, #8]
    a768:	ldr	x0, [x8, #16]
    a76c:	add	sp, sp, #0x10
    a770:	ret

000000000000a774 <scols_line_remove_child@@SMARTCOLS_2.25>:
    a774:	sub	sp, sp, #0x40
    a778:	stp	x29, x30, [sp, #48]
    a77c:	add	x29, sp, #0x30
    a780:	stur	x0, [x29, #-16]
    a784:	str	x1, [sp, #24]
    a788:	ldur	x8, [x29, #-16]
    a78c:	cbz	x8, a798 <scols_line_remove_child@@SMARTCOLS_2.25+0x24>
    a790:	ldr	x8, [sp, #24]
    a794:	cbnz	x8, a7a4 <scols_line_remove_child@@SMARTCOLS_2.25+0x30>
    a798:	mov	w8, #0xffffffea            	// #-22
    a79c:	stur	w8, [x29, #-4]
    a7a0:	b	a83c <scols_line_remove_child@@SMARTCOLS_2.25+0xc8>
    a7a4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    a7a8:	ldr	x8, [x8, #4024]
    a7ac:	ldr	w9, [x8]
    a7b0:	mov	w10, #0x8                   	// #8
    a7b4:	and	w9, w10, w9
    a7b8:	cbz	w9, a810 <scols_line_remove_child@@SMARTCOLS_2.25+0x9c>
    a7bc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    a7c0:	ldr	x8, [x8, #4016]
    a7c4:	ldr	x0, [x8]
    a7c8:	str	x0, [sp, #16]
    a7cc:	bl	7880 <getpid@plt>
    a7d0:	ldr	x8, [sp, #16]
    a7d4:	str	w0, [sp, #12]
    a7d8:	mov	x0, x8
    a7dc:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a7e0:	add	x1, x1, #0x933
    a7e4:	ldr	w2, [sp, #12]
    a7e8:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a7ec:	add	x3, x3, #0x941
    a7f0:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a7f4:	add	x4, x4, #0x989
    a7f8:	bl	8380 <fprintf@plt>
    a7fc:	ldur	x8, [x29, #-16]
    a800:	mov	x0, x8
    a804:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a808:	add	x1, x1, #0x9c7
    a80c:	bl	a020 <scols_new_line@@SMARTCOLS_2.25+0x140>
    a810:	ldr	x8, [sp, #24]
    a814:	add	x0, x8, #0x50
    a818:	bl	a84c <scols_line_remove_child@@SMARTCOLS_2.25+0xd8>
    a81c:	ldr	x8, [sp, #24]
    a820:	mov	x9, xzr
    a824:	str	x9, [x8, #112]
    a828:	ldr	x0, [sp, #24]
    a82c:	bl	7af0 <scols_unref_line@plt>
    a830:	ldur	x0, [x29, #-16]
    a834:	bl	7af0 <scols_unref_line@plt>
    a838:	stur	wzr, [x29, #-4]
    a83c:	ldur	w0, [x29, #-4]
    a840:	ldp	x29, x30, [sp, #48]
    a844:	add	sp, sp, #0x40
    a848:	ret
    a84c:	sub	sp, sp, #0x20
    a850:	stp	x29, x30, [sp, #16]
    a854:	add	x29, sp, #0x10
    a858:	str	x0, [sp, #8]
    a85c:	ldr	x8, [sp, #8]
    a860:	ldr	x0, [x8, #8]
    a864:	ldr	x8, [sp, #8]
    a868:	ldr	x1, [x8]
    a86c:	bl	b1fc <scols_copy_line@@SMARTCOLS_2.25+0x198>
    a870:	ldr	x8, [sp, #8]
    a874:	ldr	x9, [sp, #8]
    a878:	str	x8, [x9]
    a87c:	ldr	x8, [sp, #8]
    a880:	ldr	x9, [sp, #8]
    a884:	str	x8, [x9, #8]
    a888:	ldp	x29, x30, [sp, #16]
    a88c:	add	sp, sp, #0x20
    a890:	ret

000000000000a894 <scols_line_add_child@@SMARTCOLS_2.25>:
    a894:	sub	sp, sp, #0x40
    a898:	stp	x29, x30, [sp, #48]
    a89c:	add	x29, sp, #0x30
    a8a0:	stur	x0, [x29, #-16]
    a8a4:	str	x1, [sp, #24]
    a8a8:	ldur	x8, [x29, #-16]
    a8ac:	cbz	x8, a8b8 <scols_line_add_child@@SMARTCOLS_2.25+0x24>
    a8b0:	ldr	x8, [sp, #24]
    a8b4:	cbnz	x8, a8c4 <scols_line_add_child@@SMARTCOLS_2.25+0x30>
    a8b8:	mov	w8, #0xffffffea            	// #-22
    a8bc:	stur	w8, [x29, #-4]
    a8c0:	b	a980 <scols_line_add_child@@SMARTCOLS_2.25+0xec>
    a8c4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    a8c8:	ldr	x8, [x8, #4024]
    a8cc:	ldr	w9, [x8]
    a8d0:	mov	w10, #0x8                   	// #8
    a8d4:	and	w9, w10, w9
    a8d8:	cbz	w9, a930 <scols_line_add_child@@SMARTCOLS_2.25+0x9c>
    a8dc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    a8e0:	ldr	x8, [x8, #4016]
    a8e4:	ldr	x0, [x8]
    a8e8:	str	x0, [sp, #16]
    a8ec:	bl	7880 <getpid@plt>
    a8f0:	ldr	x8, [sp, #16]
    a8f4:	str	w0, [sp, #12]
    a8f8:	mov	x0, x8
    a8fc:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a900:	add	x1, x1, #0x933
    a904:	ldr	w2, [sp, #12]
    a908:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a90c:	add	x3, x3, #0x941
    a910:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a914:	add	x4, x4, #0x989
    a918:	bl	8380 <fprintf@plt>
    a91c:	ldur	x8, [x29, #-16]
    a920:	mov	x0, x8
    a924:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    a928:	add	x1, x1, #0x9d4
    a92c:	bl	a020 <scols_new_line@@SMARTCOLS_2.25+0x140>
    a930:	ldr	x0, [sp, #24]
    a934:	bl	7e90 <scols_ref_line@plt>
    a938:	ldur	x0, [x29, #-16]
    a93c:	bl	7e90 <scols_ref_line@plt>
    a940:	ldr	x8, [sp, #24]
    a944:	ldr	x8, [x8, #112]
    a948:	cbz	x8, a95c <scols_line_add_child@@SMARTCOLS_2.25+0xc8>
    a94c:	ldr	x8, [sp, #24]
    a950:	ldr	x0, [x8, #112]
    a954:	ldr	x1, [sp, #24]
    a958:	bl	7f10 <scols_line_remove_child@plt>
    a95c:	ldr	x8, [sp, #24]
    a960:	add	x0, x8, #0x50
    a964:	ldur	x8, [x29, #-16]
    a968:	add	x1, x8, #0x40
    a96c:	bl	a990 <scols_line_add_child@@SMARTCOLS_2.25+0xfc>
    a970:	ldur	x8, [x29, #-16]
    a974:	ldr	x9, [sp, #24]
    a978:	str	x8, [x9, #112]
    a97c:	stur	wzr, [x29, #-4]
    a980:	ldur	w0, [x29, #-4]
    a984:	ldp	x29, x30, [sp, #48]
    a988:	add	sp, sp, #0x40
    a98c:	ret
    a990:	sub	sp, sp, #0x20
    a994:	stp	x29, x30, [sp, #16]
    a998:	add	x29, sp, #0x10
    a99c:	str	x0, [sp, #8]
    a9a0:	str	x1, [sp]
    a9a4:	ldr	x0, [sp, #8]
    a9a8:	ldr	x8, [sp]
    a9ac:	ldr	x1, [x8, #8]
    a9b0:	ldr	x2, [sp]
    a9b4:	bl	b228 <scols_copy_line@@SMARTCOLS_2.25+0x1c4>
    a9b8:	ldp	x29, x30, [sp, #16]
    a9bc:	add	sp, sp, #0x20
    a9c0:	ret

000000000000a9c4 <scols_line_get_parent@@SMARTCOLS_2.25>:
    a9c4:	sub	sp, sp, #0x10
    a9c8:	str	x0, [sp, #8]
    a9cc:	ldr	x8, [sp, #8]
    a9d0:	cbz	x8, a9e4 <scols_line_get_parent@@SMARTCOLS_2.25+0x20>
    a9d4:	ldr	x8, [sp, #8]
    a9d8:	ldr	x8, [x8, #112]
    a9dc:	str	x8, [sp]
    a9e0:	b	a9ec <scols_line_get_parent@@SMARTCOLS_2.25+0x28>
    a9e4:	mov	x8, xzr
    a9e8:	str	x8, [sp]
    a9ec:	ldr	x8, [sp]
    a9f0:	mov	x0, x8
    a9f4:	add	sp, sp, #0x10
    a9f8:	ret

000000000000a9fc <scols_line_has_children@@SMARTCOLS_2.25>:
    a9fc:	sub	sp, sp, #0x20
    aa00:	stp	x29, x30, [sp, #16]
    aa04:	add	x29, sp, #0x10
    aa08:	str	x0, [sp, #8]
    aa0c:	ldr	x8, [sp, #8]
    aa10:	cbz	x8, aa38 <scols_line_has_children@@SMARTCOLS_2.25+0x3c>
    aa14:	ldr	x8, [sp, #8]
    aa18:	add	x0, x8, #0x40
    aa1c:	bl	aa54 <scols_line_has_children@@SMARTCOLS_2.25+0x58>
    aa20:	cmp	w0, #0x0
    aa24:	cset	w9, ne  // ne = any
    aa28:	eor	w9, w9, #0x1
    aa2c:	and	w9, w9, #0x1
    aa30:	str	w9, [sp, #4]
    aa34:	b	aa40 <scols_line_has_children@@SMARTCOLS_2.25+0x44>
    aa38:	mov	w8, wzr
    aa3c:	str	w8, [sp, #4]
    aa40:	ldr	w8, [sp, #4]
    aa44:	mov	w0, w8
    aa48:	ldp	x29, x30, [sp, #16]
    aa4c:	add	sp, sp, #0x20
    aa50:	ret
    aa54:	sub	sp, sp, #0x10
    aa58:	str	x0, [sp, #8]
    aa5c:	ldr	x8, [sp, #8]
    aa60:	ldr	x8, [x8]
    aa64:	ldr	x9, [sp, #8]
    aa68:	cmp	x8, x9
    aa6c:	cset	w10, eq  // eq = none
    aa70:	and	w0, w10, #0x1
    aa74:	add	sp, sp, #0x10
    aa78:	ret

000000000000aa7c <scols_line_next_child@@SMARTCOLS_2.25>:
    aa7c:	sub	sp, sp, #0x50
    aa80:	mov	w8, #0x1                   	// #1
    aa84:	str	x0, [sp, #64]
    aa88:	str	x1, [sp, #56]
    aa8c:	str	x2, [sp, #48]
    aa90:	str	w8, [sp, #44]
    aa94:	ldr	x9, [sp, #64]
    aa98:	cbz	x9, aaac <scols_line_next_child@@SMARTCOLS_2.25+0x30>
    aa9c:	ldr	x8, [sp, #56]
    aaa0:	cbz	x8, aaac <scols_line_next_child@@SMARTCOLS_2.25+0x30>
    aaa4:	ldr	x8, [sp, #48]
    aaa8:	cbnz	x8, aab8 <scols_line_next_child@@SMARTCOLS_2.25+0x3c>
    aaac:	mov	w8, #0xffffffea            	// #-22
    aab0:	str	w8, [sp, #76]
    aab4:	b	ab9c <scols_line_next_child@@SMARTCOLS_2.25+0x120>
    aab8:	ldr	x8, [sp, #48]
    aabc:	mov	x9, xzr
    aac0:	str	x9, [x8]
    aac4:	ldr	x8, [sp, #56]
    aac8:	ldr	x8, [x8, #8]
    aacc:	cbnz	x8, ab14 <scols_line_next_child@@SMARTCOLS_2.25+0x98>
    aad0:	ldr	x8, [sp, #56]
    aad4:	ldr	w9, [x8, #16]
    aad8:	cbnz	w9, aaec <scols_line_next_child@@SMARTCOLS_2.25+0x70>
    aadc:	ldr	x8, [sp, #64]
    aae0:	ldr	x8, [x8, #64]
    aae4:	str	x8, [sp, #16]
    aae8:	b	aaf8 <scols_line_next_child@@SMARTCOLS_2.25+0x7c>
    aaec:	ldr	x8, [sp, #64]
    aaf0:	ldr	x8, [x8, #72]
    aaf4:	str	x8, [sp, #16]
    aaf8:	ldr	x8, [sp, #16]
    aafc:	ldr	x9, [sp, #56]
    ab00:	str	x8, [x9]
    ab04:	ldr	x8, [sp, #64]
    ab08:	add	x8, x8, #0x40
    ab0c:	ldr	x9, [sp, #56]
    ab10:	str	x8, [x9, #8]
    ab14:	ldr	x8, [sp, #56]
    ab18:	ldr	x8, [x8]
    ab1c:	ldr	x9, [sp, #56]
    ab20:	ldr	x9, [x9, #8]
    ab24:	cmp	x8, x9
    ab28:	b.eq	ab94 <scols_line_next_child@@SMARTCOLS_2.25+0x118>  // b.none
    ab2c:	ldr	x8, [sp, #56]
    ab30:	ldr	x8, [x8]
    ab34:	str	x8, [sp, #32]
    ab38:	ldr	x8, [sp, #32]
    ab3c:	mov	x9, #0xffffffffffffffb0    	// #-80
    ab40:	add	x8, x8, x9
    ab44:	str	x8, [sp, #24]
    ab48:	ldr	x8, [sp, #24]
    ab4c:	ldr	x9, [sp, #48]
    ab50:	str	x8, [x9]
    ab54:	ldr	x8, [sp, #56]
    ab58:	ldr	w10, [x8, #16]
    ab5c:	cbnz	w10, ab74 <scols_line_next_child@@SMARTCOLS_2.25+0xf8>
    ab60:	ldr	x8, [sp, #56]
    ab64:	ldr	x8, [x8]
    ab68:	ldr	x8, [x8]
    ab6c:	str	x8, [sp, #8]
    ab70:	b	ab84 <scols_line_next_child@@SMARTCOLS_2.25+0x108>
    ab74:	ldr	x8, [sp, #56]
    ab78:	ldr	x8, [x8]
    ab7c:	ldr	x8, [x8, #8]
    ab80:	str	x8, [sp, #8]
    ab84:	ldr	x8, [sp, #8]
    ab88:	ldr	x9, [sp, #56]
    ab8c:	str	x8, [x9]
    ab90:	str	wzr, [sp, #44]
    ab94:	ldr	w8, [sp, #44]
    ab98:	str	w8, [sp, #76]
    ab9c:	ldr	w0, [sp, #76]
    aba0:	add	sp, sp, #0x50
    aba4:	ret
    aba8:	sub	sp, sp, #0x50
    abac:	mov	w8, #0x1                   	// #1
    abb0:	str	x0, [sp, #64]
    abb4:	str	x1, [sp, #56]
    abb8:	str	x2, [sp, #48]
    abbc:	str	w8, [sp, #44]
    abc0:	ldr	x9, [sp, #64]
    abc4:	cbz	x9, abe4 <scols_line_next_child@@SMARTCOLS_2.25+0x168>
    abc8:	ldr	x8, [sp, #56]
    abcc:	cbz	x8, abe4 <scols_line_next_child@@SMARTCOLS_2.25+0x168>
    abd0:	ldr	x8, [sp, #48]
    abd4:	cbz	x8, abe4 <scols_line_next_child@@SMARTCOLS_2.25+0x168>
    abd8:	ldr	x8, [sp, #64]
    abdc:	ldr	x8, [x8, #128]
    abe0:	cbnz	x8, abf0 <scols_line_next_child@@SMARTCOLS_2.25+0x174>
    abe4:	mov	w8, #0xffffffea            	// #-22
    abe8:	str	w8, [sp, #76]
    abec:	b	ace0 <scols_line_next_child@@SMARTCOLS_2.25+0x264>
    abf0:	ldr	x8, [sp, #48]
    abf4:	mov	x9, xzr
    abf8:	str	x9, [x8]
    abfc:	ldr	x8, [sp, #56]
    ac00:	ldr	x8, [x8, #8]
    ac04:	cbnz	x8, ac58 <scols_line_next_child@@SMARTCOLS_2.25+0x1dc>
    ac08:	ldr	x8, [sp, #56]
    ac0c:	ldr	w9, [x8, #16]
    ac10:	cbnz	w9, ac28 <scols_line_next_child@@SMARTCOLS_2.25+0x1ac>
    ac14:	ldr	x8, [sp, #64]
    ac18:	ldr	x8, [x8, #128]
    ac1c:	ldr	x8, [x8, #32]
    ac20:	str	x8, [sp, #16]
    ac24:	b	ac38 <scols_line_next_child@@SMARTCOLS_2.25+0x1bc>
    ac28:	ldr	x8, [sp, #64]
    ac2c:	ldr	x8, [x8, #128]
    ac30:	ldr	x8, [x8, #40]
    ac34:	str	x8, [sp, #16]
    ac38:	ldr	x8, [sp, #16]
    ac3c:	ldr	x9, [sp, #56]
    ac40:	str	x8, [x9]
    ac44:	ldr	x8, [sp, #64]
    ac48:	ldr	x8, [x8, #128]
    ac4c:	add	x8, x8, #0x20
    ac50:	ldr	x9, [sp, #56]
    ac54:	str	x8, [x9, #8]
    ac58:	ldr	x8, [sp, #56]
    ac5c:	ldr	x8, [x8]
    ac60:	ldr	x9, [sp, #56]
    ac64:	ldr	x9, [x9, #8]
    ac68:	cmp	x8, x9
    ac6c:	b.eq	acd8 <scols_line_next_child@@SMARTCOLS_2.25+0x25c>  // b.none
    ac70:	ldr	x8, [sp, #56]
    ac74:	ldr	x8, [x8]
    ac78:	str	x8, [sp, #32]
    ac7c:	ldr	x8, [sp, #32]
    ac80:	mov	x9, #0xffffffffffffffb0    	// #-80
    ac84:	add	x8, x8, x9
    ac88:	str	x8, [sp, #24]
    ac8c:	ldr	x8, [sp, #24]
    ac90:	ldr	x9, [sp, #48]
    ac94:	str	x8, [x9]
    ac98:	ldr	x8, [sp, #56]
    ac9c:	ldr	w10, [x8, #16]
    aca0:	cbnz	w10, acb8 <scols_line_next_child@@SMARTCOLS_2.25+0x23c>
    aca4:	ldr	x8, [sp, #56]
    aca8:	ldr	x8, [x8]
    acac:	ldr	x8, [x8]
    acb0:	str	x8, [sp, #8]
    acb4:	b	acc8 <scols_line_next_child@@SMARTCOLS_2.25+0x24c>
    acb8:	ldr	x8, [sp, #56]
    acbc:	ldr	x8, [x8]
    acc0:	ldr	x8, [x8, #8]
    acc4:	str	x8, [sp, #8]
    acc8:	ldr	x8, [sp, #8]
    accc:	ldr	x9, [sp, #56]
    acd0:	str	x8, [x9]
    acd4:	str	wzr, [sp, #44]
    acd8:	ldr	w8, [sp, #44]
    acdc:	str	w8, [sp, #76]
    ace0:	ldr	w0, [sp, #76]
    ace4:	add	sp, sp, #0x50
    ace8:	ret

000000000000acec <scols_line_is_ancestor@@SMARTCOLS_2.30>:
    acec:	sub	sp, sp, #0x30
    acf0:	stp	x29, x30, [sp, #32]
    acf4:	add	x29, sp, #0x20
    acf8:	str	x0, [sp, #16]
    acfc:	str	x1, [sp, #8]
    ad00:	ldr	x8, [sp, #8]
    ad04:	cbz	x8, ad34 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x48>
    ad08:	ldr	x8, [sp, #8]
    ad0c:	ldr	x9, [sp, #16]
    ad10:	cmp	x8, x9
    ad14:	b.ne	ad24 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x38>  // b.any
    ad18:	mov	w8, #0x1                   	// #1
    ad1c:	stur	w8, [x29, #-4]
    ad20:	b	ad38 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x4c>
    ad24:	ldr	x0, [sp, #8]
    ad28:	bl	7960 <scols_line_get_parent@plt>
    ad2c:	str	x0, [sp, #8]
    ad30:	b	ad00 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x14>
    ad34:	stur	wzr, [x29, #-4]
    ad38:	ldur	w0, [x29, #-4]
    ad3c:	ldp	x29, x30, [sp, #32]
    ad40:	add	sp, sp, #0x30
    ad44:	ret

000000000000ad48 <scols_line_set_color@@SMARTCOLS_2.25>:
    ad48:	sub	sp, sp, #0x30
    ad4c:	stp	x29, x30, [sp, #32]
    ad50:	add	x29, sp, #0x20
    ad54:	str	x0, [sp, #16]
    ad58:	str	x1, [sp, #8]
    ad5c:	ldr	x8, [sp, #8]
    ad60:	cbz	x8, ada0 <scols_line_set_color@@SMARTCOLS_2.25+0x58>
    ad64:	bl	7d60 <__ctype_b_loc@plt>
    ad68:	ldr	x8, [x0]
    ad6c:	ldr	x9, [sp, #8]
    ad70:	ldrsb	x9, [x9]
    ad74:	ldrh	w10, [x8, x9, lsl #1]
    ad78:	and	w10, w10, #0x8
    ad7c:	cbz	w10, ada0 <scols_line_set_color@@SMARTCOLS_2.25+0x58>
    ad80:	ldr	x0, [sp, #8]
    ad84:	bl	1bf1c <scols_init_debug@@SMARTCOLS_2.25+0x2e4c>
    ad88:	str	x0, [sp, #8]
    ad8c:	ldr	x8, [sp, #8]
    ad90:	cbnz	x8, ada0 <scols_line_set_color@@SMARTCOLS_2.25+0x58>
    ad94:	mov	w8, #0xffffffea            	// #-22
    ad98:	stur	w8, [x29, #-4]
    ad9c:	b	adb4 <scols_line_set_color@@SMARTCOLS_2.25+0x6c>
    ada0:	ldr	x0, [sp, #16]
    ada4:	ldr	x2, [sp, #8]
    ada8:	mov	x1, #0x18                  	// #24
    adac:	bl	adc4 <scols_line_set_color@@SMARTCOLS_2.25+0x7c>
    adb0:	stur	w0, [x29, #-4]
    adb4:	ldur	w0, [x29, #-4]
    adb8:	ldp	x29, x30, [sp, #32]
    adbc:	add	sp, sp, #0x30
    adc0:	ret
    adc4:	sub	sp, sp, #0x40
    adc8:	stp	x29, x30, [sp, #48]
    adcc:	add	x29, sp, #0x30
    add0:	mov	x8, xzr
    add4:	stur	x0, [x29, #-16]
    add8:	str	x1, [sp, #24]
    addc:	str	x2, [sp, #16]
    ade0:	str	x8, [sp]
    ade4:	ldur	x8, [x29, #-16]
    ade8:	cbnz	x8, adf8 <scols_line_set_color@@SMARTCOLS_2.25+0xb0>
    adec:	mov	w8, #0xffffffea            	// #-22
    adf0:	stur	w8, [x29, #-4]
    adf4:	b	ae4c <scols_line_set_color@@SMARTCOLS_2.25+0x104>
    adf8:	ldur	x8, [x29, #-16]
    adfc:	ldr	x9, [sp, #24]
    ae00:	add	x8, x8, x9
    ae04:	str	x8, [sp, #8]
    ae08:	ldr	x8, [sp, #16]
    ae0c:	cbz	x8, ae30 <scols_line_set_color@@SMARTCOLS_2.25+0xe8>
    ae10:	ldr	x0, [sp, #16]
    ae14:	bl	7b80 <strdup@plt>
    ae18:	str	x0, [sp]
    ae1c:	ldr	x8, [sp]
    ae20:	cbnz	x8, ae30 <scols_line_set_color@@SMARTCOLS_2.25+0xe8>
    ae24:	mov	w8, #0xfffffff4            	// #-12
    ae28:	stur	w8, [x29, #-4]
    ae2c:	b	ae4c <scols_line_set_color@@SMARTCOLS_2.25+0x104>
    ae30:	ldr	x8, [sp, #8]
    ae34:	ldr	x0, [x8]
    ae38:	bl	7dd0 <free@plt>
    ae3c:	ldr	x8, [sp]
    ae40:	ldr	x9, [sp, #8]
    ae44:	str	x8, [x9]
    ae48:	stur	wzr, [x29, #-4]
    ae4c:	ldur	w0, [x29, #-4]
    ae50:	ldp	x29, x30, [sp, #48]
    ae54:	add	sp, sp, #0x40
    ae58:	ret

000000000000ae5c <scols_line_get_color@@SMARTCOLS_2.25>:
    ae5c:	sub	sp, sp, #0x10
    ae60:	str	x0, [sp, #8]
    ae64:	ldr	x8, [sp, #8]
    ae68:	ldr	x0, [x8, #24]
    ae6c:	add	sp, sp, #0x10
    ae70:	ret

000000000000ae74 <scols_line_get_ncells@@SMARTCOLS_2.25>:
    ae74:	sub	sp, sp, #0x10
    ae78:	str	x0, [sp, #8]
    ae7c:	ldr	x8, [sp, #8]
    ae80:	ldr	x0, [x8, #40]
    ae84:	add	sp, sp, #0x10
    ae88:	ret

000000000000ae8c <scols_line_get_cell@@SMARTCOLS_2.25>:
    ae8c:	sub	sp, sp, #0x20
    ae90:	str	x0, [sp, #16]
    ae94:	str	x1, [sp, #8]
    ae98:	ldr	x8, [sp, #16]
    ae9c:	cbz	x8, aeb4 <scols_line_get_cell@@SMARTCOLS_2.25+0x28>
    aea0:	ldr	x8, [sp, #8]
    aea4:	ldr	x9, [sp, #16]
    aea8:	ldr	x9, [x9, #40]
    aeac:	cmp	x8, x9
    aeb0:	b.cc	aec0 <scols_line_get_cell@@SMARTCOLS_2.25+0x34>  // b.lo, b.ul, b.last
    aeb4:	mov	x8, xzr
    aeb8:	str	x8, [sp, #24]
    aebc:	b	aedc <scols_line_get_cell@@SMARTCOLS_2.25+0x50>
    aec0:	ldr	x8, [sp, #16]
    aec4:	mov	x9, #0x20                  	// #32
    aec8:	ldr	x8, [x8, #32]
    aecc:	ldr	x10, [sp, #8]
    aed0:	mul	x9, x9, x10
    aed4:	add	x8, x8, x9
    aed8:	str	x8, [sp, #24]
    aedc:	ldr	x0, [sp, #24]
    aee0:	add	sp, sp, #0x20
    aee4:	ret

000000000000aee8 <scols_line_get_column_cell@@SMARTCOLS_2.25>:
    aee8:	sub	sp, sp, #0x30
    aeec:	stp	x29, x30, [sp, #32]
    aef0:	add	x29, sp, #0x20
    aef4:	str	x0, [sp, #16]
    aef8:	str	x1, [sp, #8]
    aefc:	ldr	x8, [sp, #16]
    af00:	cbz	x8, af0c <scols_line_get_column_cell@@SMARTCOLS_2.25+0x24>
    af04:	ldr	x8, [sp, #8]
    af08:	cbnz	x8, af18 <scols_line_get_column_cell@@SMARTCOLS_2.25+0x30>
    af0c:	mov	x8, xzr
    af10:	stur	x8, [x29, #-8]
    af14:	b	af2c <scols_line_get_column_cell@@SMARTCOLS_2.25+0x44>
    af18:	ldr	x0, [sp, #16]
    af1c:	ldr	x8, [sp, #8]
    af20:	ldr	x1, [x8, #8]
    af24:	bl	8370 <scols_line_get_cell@plt>
    af28:	stur	x0, [x29, #-8]
    af2c:	ldur	x0, [x29, #-8]
    af30:	ldp	x29, x30, [sp, #32]
    af34:	add	sp, sp, #0x30
    af38:	ret

000000000000af3c <scols_line_set_data@@SMARTCOLS_2.25>:
    af3c:	sub	sp, sp, #0x40
    af40:	stp	x29, x30, [sp, #48]
    af44:	add	x29, sp, #0x30
    af48:	stur	x0, [x29, #-16]
    af4c:	str	x1, [sp, #24]
    af50:	str	x2, [sp, #16]
    af54:	ldur	x0, [x29, #-16]
    af58:	ldr	x1, [sp, #24]
    af5c:	bl	8370 <scols_line_get_cell@plt>
    af60:	str	x0, [sp, #8]
    af64:	ldr	x8, [sp, #8]
    af68:	cbnz	x8, af78 <scols_line_set_data@@SMARTCOLS_2.25+0x3c>
    af6c:	mov	w8, #0xffffffea            	// #-22
    af70:	stur	w8, [x29, #-4]
    af74:	b	af88 <scols_line_set_data@@SMARTCOLS_2.25+0x4c>
    af78:	ldr	x0, [sp, #8]
    af7c:	ldr	x1, [sp, #16]
    af80:	bl	7b60 <scols_cell_set_data@plt>
    af84:	stur	w0, [x29, #-4]
    af88:	ldur	w0, [x29, #-4]
    af8c:	ldp	x29, x30, [sp, #48]
    af90:	add	sp, sp, #0x40
    af94:	ret

000000000000af98 <scols_line_set_column_data@@SMARTCOLS_2.28>:
    af98:	sub	sp, sp, #0x30
    af9c:	stp	x29, x30, [sp, #32]
    afa0:	add	x29, sp, #0x20
    afa4:	stur	x0, [x29, #-8]
    afa8:	str	x1, [sp, #16]
    afac:	str	x2, [sp, #8]
    afb0:	ldur	x0, [x29, #-8]
    afb4:	ldr	x8, [sp, #16]
    afb8:	ldr	x1, [x8, #8]
    afbc:	ldr	x2, [sp, #8]
    afc0:	bl	7cf0 <scols_line_set_data@plt>
    afc4:	ldp	x29, x30, [sp, #32]
    afc8:	add	sp, sp, #0x30
    afcc:	ret

000000000000afd0 <scols_line_refer_data@@SMARTCOLS_2.25>:
    afd0:	sub	sp, sp, #0x40
    afd4:	stp	x29, x30, [sp, #48]
    afd8:	add	x29, sp, #0x30
    afdc:	stur	x0, [x29, #-16]
    afe0:	str	x1, [sp, #24]
    afe4:	str	x2, [sp, #16]
    afe8:	ldur	x0, [x29, #-16]
    afec:	ldr	x1, [sp, #24]
    aff0:	bl	8370 <scols_line_get_cell@plt>
    aff4:	str	x0, [sp, #8]
    aff8:	ldr	x8, [sp, #8]
    affc:	cbnz	x8, b00c <scols_line_refer_data@@SMARTCOLS_2.25+0x3c>
    b000:	mov	w8, #0xffffffea            	// #-22
    b004:	stur	w8, [x29, #-4]
    b008:	b	b01c <scols_line_refer_data@@SMARTCOLS_2.25+0x4c>
    b00c:	ldr	x0, [sp, #8]
    b010:	ldr	x1, [sp, #16]
    b014:	bl	7a80 <scols_cell_refer_data@plt>
    b018:	stur	w0, [x29, #-4]
    b01c:	ldur	w0, [x29, #-4]
    b020:	ldp	x29, x30, [sp, #48]
    b024:	add	sp, sp, #0x40
    b028:	ret

000000000000b02c <scols_line_refer_column_data@@SMARTCOLS_2.28>:
    b02c:	sub	sp, sp, #0x30
    b030:	stp	x29, x30, [sp, #32]
    b034:	add	x29, sp, #0x20
    b038:	stur	x0, [x29, #-8]
    b03c:	str	x1, [sp, #16]
    b040:	str	x2, [sp, #8]
    b044:	ldur	x0, [x29, #-8]
    b048:	ldr	x8, [sp, #16]
    b04c:	ldr	x1, [x8, #8]
    b050:	ldr	x2, [sp, #8]
    b054:	bl	7580 <scols_line_refer_data@plt>
    b058:	ldp	x29, x30, [sp, #32]
    b05c:	add	sp, sp, #0x30
    b060:	ret

000000000000b064 <scols_copy_line@@SMARTCOLS_2.25>:
    b064:	sub	sp, sp, #0x40
    b068:	stp	x29, x30, [sp, #48]
    b06c:	add	x29, sp, #0x30
    b070:	stur	x0, [x29, #-16]
    b074:	ldur	x8, [x29, #-16]
    b078:	cbnz	x8, b088 <scols_copy_line@@SMARTCOLS_2.25+0x24>
    b07c:	mov	x8, xzr
    b080:	stur	x8, [x29, #-8]
    b084:	b	b1ec <scols_copy_line@@SMARTCOLS_2.25+0x188>
    b088:	bl	7660 <scols_new_line@plt>
    b08c:	str	x0, [sp, #24]
    b090:	ldr	x8, [sp, #24]
    b094:	cbnz	x8, b0a4 <scols_copy_line@@SMARTCOLS_2.25+0x40>
    b098:	mov	x8, xzr
    b09c:	stur	x8, [x29, #-8]
    b0a0:	b	b1ec <scols_copy_line@@SMARTCOLS_2.25+0x188>
    b0a4:	ldr	x0, [sp, #24]
    b0a8:	ldur	x8, [x29, #-16]
    b0ac:	ldr	x1, [x8, #24]
    b0b0:	bl	8170 <scols_line_set_color@plt>
    b0b4:	cbz	w0, b0bc <scols_copy_line@@SMARTCOLS_2.25+0x58>
    b0b8:	b	b1dc <scols_copy_line@@SMARTCOLS_2.25+0x178>
    b0bc:	ldr	x0, [sp, #24]
    b0c0:	ldur	x8, [x29, #-16]
    b0c4:	ldr	x1, [x8, #40]
    b0c8:	bl	7830 <scols_line_alloc_cells@plt>
    b0cc:	cbz	w0, b0d4 <scols_copy_line@@SMARTCOLS_2.25+0x70>
    b0d0:	b	b1dc <scols_copy_line@@SMARTCOLS_2.25+0x178>
    b0d4:	ldur	x8, [x29, #-16]
    b0d8:	ldr	x8, [x8, #16]
    b0dc:	ldr	x9, [sp, #24]
    b0e0:	str	x8, [x9, #16]
    b0e4:	ldur	x8, [x29, #-16]
    b0e8:	ldr	x8, [x8, #40]
    b0ec:	ldr	x9, [sp, #24]
    b0f0:	str	x8, [x9, #40]
    b0f4:	ldur	x8, [x29, #-16]
    b0f8:	ldr	x8, [x8, #8]
    b0fc:	ldr	x9, [sp, #24]
    b100:	str	x8, [x9, #8]
    b104:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b108:	ldr	x8, [x8, #4024]
    b10c:	ldr	w9, [x8]
    b110:	mov	w10, #0x8                   	// #8
    b114:	and	w9, w10, w9
    b118:	cbz	w9, b170 <scols_copy_line@@SMARTCOLS_2.25+0x10c>
    b11c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b120:	ldr	x8, [x8, #4016]
    b124:	ldr	x0, [x8]
    b128:	str	x0, [sp, #8]
    b12c:	bl	7880 <getpid@plt>
    b130:	ldr	x8, [sp, #8]
    b134:	str	w0, [sp, #4]
    b138:	mov	x0, x8
    b13c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b140:	add	x1, x1, #0x933
    b144:	ldr	w2, [sp, #4]
    b148:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b14c:	add	x3, x3, #0x941
    b150:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b154:	add	x4, x4, #0x989
    b158:	bl	8380 <fprintf@plt>
    b15c:	ldur	x8, [x29, #-16]
    b160:	mov	x0, x8
    b164:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b168:	add	x1, x1, #0x953
    b16c:	bl	a020 <scols_new_line@@SMARTCOLS_2.25+0x140>
    b170:	str	xzr, [sp, #16]
    b174:	ldr	x8, [sp, #16]
    b178:	ldr	x9, [sp, #24]
    b17c:	ldr	x9, [x9, #40]
    b180:	cmp	x8, x9
    b184:	b.cs	b1d0 <scols_copy_line@@SMARTCOLS_2.25+0x16c>  // b.hs, b.nlast
    b188:	ldr	x8, [sp, #24]
    b18c:	mov	x9, #0x20                  	// #32
    b190:	ldr	x8, [x8, #32]
    b194:	ldr	x10, [sp, #16]
    b198:	mul	x10, x9, x10
    b19c:	add	x0, x8, x10
    b1a0:	ldur	x8, [x29, #-16]
    b1a4:	ldr	x8, [x8, #32]
    b1a8:	ldr	x10, [sp, #16]
    b1ac:	mul	x9, x9, x10
    b1b0:	add	x1, x8, x9
    b1b4:	bl	7750 <scols_cell_copy_content@plt>
    b1b8:	cbz	w0, b1c0 <scols_copy_line@@SMARTCOLS_2.25+0x15c>
    b1bc:	b	b1dc <scols_copy_line@@SMARTCOLS_2.25+0x178>
    b1c0:	ldr	x8, [sp, #16]
    b1c4:	add	x8, x8, #0x1
    b1c8:	str	x8, [sp, #16]
    b1cc:	b	b174 <scols_copy_line@@SMARTCOLS_2.25+0x110>
    b1d0:	ldr	x8, [sp, #24]
    b1d4:	stur	x8, [x29, #-8]
    b1d8:	b	b1ec <scols_copy_line@@SMARTCOLS_2.25+0x188>
    b1dc:	ldr	x0, [sp, #24]
    b1e0:	bl	7af0 <scols_unref_line@plt>
    b1e4:	mov	x8, xzr
    b1e8:	stur	x8, [x29, #-8]
    b1ec:	ldur	x0, [x29, #-8]
    b1f0:	ldp	x29, x30, [sp, #48]
    b1f4:	add	sp, sp, #0x40
    b1f8:	ret
    b1fc:	sub	sp, sp, #0x10
    b200:	str	x0, [sp, #8]
    b204:	str	x1, [sp]
    b208:	ldr	x8, [sp, #8]
    b20c:	ldr	x9, [sp]
    b210:	str	x8, [x9, #8]
    b214:	ldr	x8, [sp]
    b218:	ldr	x9, [sp, #8]
    b21c:	str	x8, [x9]
    b220:	add	sp, sp, #0x10
    b224:	ret
    b228:	sub	sp, sp, #0x20
    b22c:	str	x0, [sp, #24]
    b230:	str	x1, [sp, #16]
    b234:	str	x2, [sp, #8]
    b238:	ldr	x8, [sp, #24]
    b23c:	ldr	x9, [sp, #8]
    b240:	str	x8, [x9, #8]
    b244:	ldr	x8, [sp, #8]
    b248:	ldr	x9, [sp, #24]
    b24c:	str	x8, [x9]
    b250:	ldr	x8, [sp, #16]
    b254:	ldr	x9, [sp, #24]
    b258:	str	x8, [x9, #8]
    b25c:	ldr	x8, [sp, #24]
    b260:	ldr	x9, [sp, #16]
    b264:	str	x8, [x9]
    b268:	add	sp, sp, #0x20
    b26c:	ret

000000000000b270 <scols_new_table@@SMARTCOLS_2.25>:
    b270:	sub	sp, sp, #0x40
    b274:	stp	x29, x30, [sp, #48]
    b278:	add	x29, sp, #0x30
    b27c:	mov	x0, #0x1                   	// #1
    b280:	mov	x1, #0x100                 	// #256
    b284:	bl	7ac0 <calloc@plt>
    b288:	stur	x0, [x29, #-16]
    b28c:	ldur	x8, [x29, #-16]
    b290:	cbnz	x8, b2a0 <scols_new_table@@SMARTCOLS_2.25+0x30>
    b294:	mov	x8, xzr
    b298:	stur	x8, [x29, #-8]
    b29c:	b	b430 <scols_new_table@@SMARTCOLS_2.25+0x1c0>
    b2a0:	ldur	x8, [x29, #-16]
    b2a4:	mov	w9, #0x1                   	// #1
    b2a8:	str	w9, [x8]
    b2ac:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b2b0:	ldr	x8, [x8, #4032]
    b2b4:	ldr	x8, [x8]
    b2b8:	ldur	x10, [x29, #-16]
    b2bc:	str	x8, [x10, #72]
    b2c0:	sub	x0, x29, #0x14
    b2c4:	add	x1, sp, #0x18
    b2c8:	bl	25658 <scols_init_debug@@SMARTCOLS_2.25+0xc588>
    b2cc:	ldur	w9, [x29, #-20]
    b2d0:	cmp	w9, #0x0
    b2d4:	cset	w9, le
    b2d8:	tbnz	w9, #0, b2e8 <scols_new_table@@SMARTCOLS_2.25+0x78>
    b2dc:	ldur	w8, [x29, #-20]
    b2e0:	str	w8, [sp, #20]
    b2e4:	b	b2f0 <scols_new_table@@SMARTCOLS_2.25+0x80>
    b2e8:	mov	w8, #0x50                  	// #80
    b2ec:	str	w8, [sp, #20]
    b2f0:	ldr	w8, [sp, #20]
    b2f4:	mov	w0, w8
    b2f8:	sxtw	x9, w0
    b2fc:	ldur	x10, [x29, #-16]
    b300:	str	x9, [x10, #40]
    b304:	ldr	w8, [sp, #24]
    b308:	cmp	w8, #0x0
    b30c:	cset	w8, le
    b310:	tbnz	w8, #0, b320 <scols_new_table@@SMARTCOLS_2.25+0xb0>
    b314:	ldr	w8, [sp, #24]
    b318:	str	w8, [sp, #16]
    b31c:	b	b328 <scols_new_table@@SMARTCOLS_2.25+0xb8>
    b320:	mov	w8, #0x18                  	// #24
    b324:	str	w8, [sp, #16]
    b328:	ldr	w8, [sp, #16]
    b32c:	mov	w0, w8
    b330:	sxtw	x9, w0
    b334:	ldur	x10, [x29, #-16]
    b338:	str	x9, [x10, #48]
    b33c:	ldur	x8, [x29, #-16]
    b340:	add	x8, x8, #0x70
    b344:	ldur	x9, [x29, #-16]
    b348:	str	x8, [x9, #112]
    b34c:	ldur	x8, [x29, #-16]
    b350:	add	x8, x8, #0x70
    b354:	ldur	x9, [x29, #-16]
    b358:	str	x8, [x9, #120]
    b35c:	ldur	x8, [x29, #-16]
    b360:	add	x8, x8, #0x60
    b364:	ldur	x9, [x29, #-16]
    b368:	str	x8, [x9, #96]
    b36c:	ldur	x8, [x29, #-16]
    b370:	add	x8, x8, #0x60
    b374:	ldur	x9, [x29, #-16]
    b378:	str	x8, [x9, #104]
    b37c:	ldur	x8, [x29, #-16]
    b380:	add	x8, x8, #0x80
    b384:	ldur	x9, [x29, #-16]
    b388:	str	x8, [x9, #128]
    b38c:	ldur	x8, [x29, #-16]
    b390:	add	x8, x8, #0x80
    b394:	ldur	x9, [x29, #-16]
    b398:	str	x8, [x9, #136]
    b39c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b3a0:	ldr	x8, [x8, #4024]
    b3a4:	ldr	w9, [x8]
    b3a8:	mov	w10, #0x10                  	// #16
    b3ac:	and	w9, w10, w9
    b3b0:	cbz	w9, b408 <scols_new_table@@SMARTCOLS_2.25+0x198>
    b3b4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b3b8:	ldr	x8, [x8, #4016]
    b3bc:	ldr	x0, [x8]
    b3c0:	str	x0, [sp, #8]
    b3c4:	bl	7880 <getpid@plt>
    b3c8:	ldr	x8, [sp, #8]
    b3cc:	str	w0, [sp, #4]
    b3d0:	mov	x0, x8
    b3d4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b3d8:	add	x1, x1, #0x933
    b3dc:	ldr	w2, [sp, #4]
    b3e0:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b3e4:	add	x3, x3, #0x941
    b3e8:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b3ec:	add	x4, x4, #0x9de
    b3f0:	bl	8380 <fprintf@plt>
    b3f4:	ldur	x8, [x29, #-16]
    b3f8:	mov	x0, x8
    b3fc:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b400:	add	x1, x1, #0x965
    b404:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    b408:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b40c:	ldr	x8, [x8, #4024]
    b410:	ldr	w9, [x8]
    b414:	mov	w10, #0x2                   	// #2
    b418:	and	w9, w10, w9
    b41c:	cbz	w9, b428 <scols_new_table@@SMARTCOLS_2.25+0x1b8>
    b420:	ldur	x0, [x29, #-16]
    b424:	bl	b554 <scols_new_table@@SMARTCOLS_2.25+0x2e4>
    b428:	ldur	x8, [x29, #-16]
    b42c:	stur	x8, [x29, #-8]
    b430:	ldur	x0, [x29, #-8]
    b434:	ldp	x29, x30, [sp, #48]
    b438:	add	sp, sp, #0x40
    b43c:	ret
    b440:	sub	sp, sp, #0x130
    b444:	stp	x29, x30, [sp, #272]
    b448:	str	x28, [sp, #288]
    b44c:	add	x29, sp, #0x110
    b450:	str	q7, [sp, #128]
    b454:	str	q6, [sp, #112]
    b458:	str	q5, [sp, #96]
    b45c:	str	q4, [sp, #80]
    b460:	str	q3, [sp, #64]
    b464:	str	q2, [sp, #48]
    b468:	str	q1, [sp, #32]
    b46c:	str	q0, [sp, #16]
    b470:	stur	x7, [x29, #-88]
    b474:	stur	x6, [x29, #-96]
    b478:	stur	x5, [x29, #-104]
    b47c:	stur	x4, [x29, #-112]
    b480:	stur	x3, [x29, #-120]
    b484:	stur	x2, [x29, #-128]
    b488:	stur	x0, [x29, #-8]
    b48c:	stur	x1, [x29, #-16]
    b490:	ldur	x8, [x29, #-8]
    b494:	cbz	x8, b4d0 <scols_new_table@@SMARTCOLS_2.25+0x260>
    b498:	b	b49c <scols_new_table@@SMARTCOLS_2.25+0x22c>
    b49c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b4a0:	ldr	x8, [x8, #4024]
    b4a4:	ldrb	w9, [x8, #3]
    b4a8:	tbnz	w9, #0, b4d0 <scols_new_table@@SMARTCOLS_2.25+0x260>
    b4ac:	b	b4b0 <scols_new_table@@SMARTCOLS_2.25+0x240>
    b4b0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b4b4:	ldr	x8, [x8, #4016]
    b4b8:	ldr	x0, [x8]
    b4bc:	ldur	x2, [x29, #-8]
    b4c0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b4c4:	add	x1, x1, #0x958
    b4c8:	bl	8380 <fprintf@plt>
    b4cc:	b	b4d0 <scols_new_table@@SMARTCOLS_2.25+0x260>
    b4d0:	mov	w8, #0xffffff80            	// #-128
    b4d4:	stur	w8, [x29, #-20]
    b4d8:	mov	w8, #0xffffffd0            	// #-48
    b4dc:	stur	w8, [x29, #-24]
    b4e0:	add	x9, x29, #0x20
    b4e4:	stur	x9, [x29, #-48]
    b4e8:	add	x9, sp, #0x10
    b4ec:	add	x9, x9, #0x80
    b4f0:	stur	x9, [x29, #-32]
    b4f4:	sub	x9, x29, #0x80
    b4f8:	add	x9, x9, #0x30
    b4fc:	stur	x9, [x29, #-40]
    b500:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b504:	ldr	x9, [x9, #4016]
    b508:	ldr	x0, [x9]
    b50c:	ldur	x1, [x29, #-16]
    b510:	ldur	q0, [x29, #-48]
    b514:	ldur	q1, [x29, #-32]
    b518:	stur	q1, [x29, #-64]
    b51c:	stur	q0, [x29, #-80]
    b520:	sub	x2, x29, #0x50
    b524:	str	x9, [sp, #8]
    b528:	bl	8210 <vfprintf@plt>
    b52c:	ldr	x9, [sp, #8]
    b530:	ldr	x1, [x9]
    b534:	mov	w8, #0xa                   	// #10
    b538:	str	w0, [sp, #4]
    b53c:	mov	w0, w8
    b540:	bl	7720 <fputc@plt>
    b544:	ldr	x28, [sp, #288]
    b548:	ldp	x29, x30, [sp, #272]
    b54c:	add	sp, sp, #0x130
    b550:	ret
    b554:	sub	sp, sp, #0x30
    b558:	stp	x29, x30, [sp, #32]
    b55c:	add	x29, sp, #0x20
    b560:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b564:	ldr	x8, [x8, #4024]
    b568:	stur	x0, [x29, #-8]
    b56c:	ldr	w9, [x8]
    b570:	cbz	w9, b578 <scols_new_table@@SMARTCOLS_2.25+0x308>
    b574:	b	b598 <scols_new_table@@SMARTCOLS_2.25+0x328>
    b578:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b57c:	add	x0, x0, #0xca0
    b580:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b584:	add	x1, x1, #0xa66
    b588:	mov	w2, #0x35                  	// #53
    b58c:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b590:	add	x3, x3, #0xcb8
    b594:	bl	8230 <__assert_fail@plt>
    b598:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b59c:	add	x0, x0, #0xcea
    b5a0:	bl	8270 <getenv@plt>
    b5a4:	str	x0, [sp, #16]
    b5a8:	ldr	x8, [sp, #16]
    b5ac:	cbz	x8, b5d8 <scols_new_table@@SMARTCOLS_2.25+0x368>
    b5b0:	ldr	x0, [sp, #16]
    b5b4:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
    b5b8:	add	x1, x1, #0xcd9
    b5bc:	bl	7d30 <strcmp@plt>
    b5c0:	cbz	w0, b5dc <scols_new_table@@SMARTCOLS_2.25+0x36c>
    b5c4:	ldr	x0, [sp, #16]
    b5c8:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
    b5cc:	add	x1, x1, #0x4e2
    b5d0:	bl	7d30 <strcmp@plt>
    b5d4:	cbz	w0, b5dc <scols_new_table@@SMARTCOLS_2.25+0x36c>
    b5d8:	b	b65c <scols_new_table@@SMARTCOLS_2.25+0x3ec>
    b5dc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b5e0:	ldr	x8, [x8, #4024]
    b5e4:	ldr	w9, [x8]
    b5e8:	mov	w10, #0x2                   	// #2
    b5ec:	and	w9, w10, w9
    b5f0:	cbz	w9, b648 <scols_new_table@@SMARTCOLS_2.25+0x3d8>
    b5f4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b5f8:	ldr	x8, [x8, #4016]
    b5fc:	ldr	x0, [x8]
    b600:	str	x0, [sp, #8]
    b604:	bl	7880 <getpid@plt>
    b608:	ldr	x8, [sp, #8]
    b60c:	str	w0, [sp, #4]
    b610:	mov	x0, x8
    b614:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b618:	add	x1, x1, #0x933
    b61c:	ldr	w2, [sp, #4]
    b620:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b624:	add	x3, x3, #0x941
    b628:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b62c:	add	x4, x4, #0xd05
    b630:	bl	8380 <fprintf@plt>
    b634:	ldur	x8, [x29, #-8]
    b638:	mov	x0, x8
    b63c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b640:	add	x1, x1, #0xd0a
    b644:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    b648:	ldur	x8, [x29, #-8]
    b64c:	ldrh	w9, [x8, #248]
    b650:	and	w9, w9, #0xfffffff7
    b654:	orr	w9, w9, #0x8
    b658:	strh	w9, [x8, #248]
    b65c:	ldp	x29, x30, [sp, #32]
    b660:	add	sp, sp, #0x30
    b664:	ret

000000000000b668 <scols_ref_table@@SMARTCOLS_2.25>:
    b668:	sub	sp, sp, #0x10
    b66c:	str	x0, [sp, #8]
    b670:	ldr	x8, [sp, #8]
    b674:	cbz	x8, b688 <scols_ref_table@@SMARTCOLS_2.25+0x20>
    b678:	ldr	x8, [sp, #8]
    b67c:	ldr	w9, [x8]
    b680:	add	w9, w9, #0x1
    b684:	str	w9, [x8]
    b688:	add	sp, sp, #0x10
    b68c:	ret

000000000000b690 <scols_unref_table@@SMARTCOLS_2.25>:
    b690:	sub	sp, sp, #0x40
    b694:	stp	x29, x30, [sp, #48]
    b698:	add	x29, sp, #0x30
    b69c:	stur	x0, [x29, #-8]
    b6a0:	ldur	x8, [x29, #-8]
    b6a4:	cbz	x8, b808 <scols_unref_table@@SMARTCOLS_2.25+0x178>
    b6a8:	ldur	x8, [x29, #-8]
    b6ac:	ldr	w9, [x8]
    b6b0:	subs	w9, w9, #0x1
    b6b4:	str	w9, [x8]
    b6b8:	cmp	w9, #0x0
    b6bc:	cset	w9, gt
    b6c0:	tbnz	w9, #0, b808 <scols_unref_table@@SMARTCOLS_2.25+0x178>
    b6c4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b6c8:	ldr	x8, [x8, #4024]
    b6cc:	ldr	w9, [x8]
    b6d0:	mov	w10, #0x10                  	// #16
    b6d4:	and	w9, w10, w9
    b6d8:	cbz	w9, b730 <scols_unref_table@@SMARTCOLS_2.25+0xa0>
    b6dc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b6e0:	ldr	x8, [x8, #4016]
    b6e4:	ldr	x0, [x8]
    b6e8:	stur	x0, [x29, #-16]
    b6ec:	bl	7880 <getpid@plt>
    b6f0:	ldur	x8, [x29, #-16]
    b6f4:	stur	w0, [x29, #-20]
    b6f8:	mov	x0, x8
    b6fc:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b700:	add	x1, x1, #0x933
    b704:	ldur	w2, [x29, #-20]
    b708:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b70c:	add	x3, x3, #0x941
    b710:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b714:	add	x4, x4, #0x9de
    b718:	bl	8380 <fprintf@plt>
    b71c:	ldur	x8, [x29, #-8]
    b720:	mov	x0, x8
    b724:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b728:	add	x1, x1, #0x9e2
    b72c:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    b730:	ldur	x0, [x29, #-8]
    b734:	bl	b814 <scols_unref_table@@SMARTCOLS_2.25+0x184>
    b738:	ldur	x0, [x29, #-8]
    b73c:	bl	8030 <scols_table_remove_lines@plt>
    b740:	ldur	x0, [x29, #-8]
    b744:	bl	7ce0 <scols_table_remove_columns@plt>
    b748:	ldur	x8, [x29, #-8]
    b74c:	ldr	x8, [x8, #176]
    b750:	mov	x0, x8
    b754:	bl	7560 <scols_unref_symbols@plt>
    b758:	ldur	x8, [x29, #-8]
    b75c:	add	x0, x8, #0xb8
    b760:	bl	7e70 <scols_reset_cell@plt>
    b764:	ldur	x8, [x29, #-8]
    b768:	ldr	x8, [x8, #144]
    b76c:	mov	x0, x8
    b770:	bl	7dd0 <free@plt>
    b774:	ldur	x8, [x29, #-8]
    b778:	ldr	x0, [x8, #88]
    b77c:	bl	7dd0 <free@plt>
    b780:	ldur	x8, [x29, #-8]
    b784:	ldr	x0, [x8, #80]
    b788:	bl	7dd0 <free@plt>
    b78c:	ldur	x8, [x29, #-8]
    b790:	ldr	x0, [x8, #8]
    b794:	bl	7dd0 <free@plt>
    b798:	ldur	x0, [x29, #-8]
    b79c:	bl	7dd0 <free@plt>
    b7a0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b7a4:	ldr	x8, [x8, #4024]
    b7a8:	ldr	w9, [x8]
    b7ac:	mov	w10, #0x10                  	// #16
    b7b0:	and	w9, w10, w9
    b7b4:	cbz	w9, b808 <scols_unref_table@@SMARTCOLS_2.25+0x178>
    b7b8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b7bc:	ldr	x8, [x8, #4016]
    b7c0:	ldr	x0, [x8]
    b7c4:	str	x0, [sp, #16]
    b7c8:	bl	7880 <getpid@plt>
    b7cc:	ldr	x8, [sp, #16]
    b7d0:	str	w0, [sp, #12]
    b7d4:	mov	x0, x8
    b7d8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b7dc:	add	x1, x1, #0x933
    b7e0:	ldr	w2, [sp, #12]
    b7e4:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b7e8:	add	x3, x3, #0x941
    b7ec:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b7f0:	add	x4, x4, #0x9de
    b7f4:	bl	8380 <fprintf@plt>
    b7f8:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b7fc:	add	x8, x8, #0x9ed
    b800:	mov	x0, x8
    b804:	bl	ba9c <scols_table_remove_columns@@SMARTCOLS_2.25+0x108>
    b808:	ldp	x29, x30, [sp, #48]
    b80c:	add	sp, sp, #0x40
    b810:	ret
    b814:	sub	sp, sp, #0x30
    b818:	stp	x29, x30, [sp, #32]
    b81c:	add	x29, sp, #0x20
    b820:	stur	x0, [x29, #-8]
    b824:	ldur	x8, [x29, #-8]
    b828:	add	x0, x8, #0x80
    b82c:	bl	bf3c <scols_table_add_column@@SMARTCOLS_2.25+0x1a0>
    b830:	cmp	w0, #0x0
    b834:	cset	w9, ne  // ne = any
    b838:	eor	w9, w9, #0x1
    b83c:	tbnz	w9, #0, b844 <scols_unref_table@@SMARTCOLS_2.25+0x1b4>
    b840:	b	b884 <scols_unref_table@@SMARTCOLS_2.25+0x1f4>
    b844:	ldur	x8, [x29, #-8]
    b848:	ldr	x8, [x8, #128]
    b84c:	str	x8, [sp, #8]
    b850:	ldr	x8, [sp, #8]
    b854:	mov	x9, #0xffffffffffffffd0    	// #-48
    b858:	add	x8, x8, x9
    b85c:	str	x8, [sp]
    b860:	ldr	x8, [sp]
    b864:	str	x8, [sp, #16]
    b868:	ldr	x0, [sp, #16]
    b86c:	bl	162a0 <scols_get_library_version@@SMARTCOLS_2.25+0x21b8>
    b870:	ldr	x0, [sp, #16]
    b874:	bl	1652c <scols_get_library_version@@SMARTCOLS_2.25+0x2444>
    b878:	ldr	x0, [sp, #16]
    b87c:	bl	1664c <scols_get_library_version@@SMARTCOLS_2.25+0x2564>
    b880:	b	b824 <scols_unref_table@@SMARTCOLS_2.25+0x194>
    b884:	ldp	x29, x30, [sp, #32]
    b888:	add	sp, sp, #0x30
    b88c:	ret

000000000000b890 <scols_table_remove_lines@@SMARTCOLS_2.25>:
    b890:	sub	sp, sp, #0x40
    b894:	stp	x29, x30, [sp, #48]
    b898:	add	x29, sp, #0x30
    b89c:	stur	x0, [x29, #-8]
    b8a0:	ldur	x8, [x29, #-8]
    b8a4:	cbnz	x8, b8ac <scols_table_remove_lines@@SMARTCOLS_2.25+0x1c>
    b8a8:	b	b988 <scols_table_remove_lines@@SMARTCOLS_2.25+0xf8>
    b8ac:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b8b0:	ldr	x8, [x8, #4024]
    b8b4:	ldr	w9, [x8]
    b8b8:	mov	w10, #0x10                  	// #16
    b8bc:	and	w9, w10, w9
    b8c0:	cbz	w9, b918 <scols_table_remove_lines@@SMARTCOLS_2.25+0x88>
    b8c4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b8c8:	ldr	x8, [x8, #4016]
    b8cc:	ldr	x0, [x8]
    b8d0:	str	x0, [sp, #8]
    b8d4:	bl	7880 <getpid@plt>
    b8d8:	ldr	x8, [sp, #8]
    b8dc:	str	w0, [sp, #4]
    b8e0:	mov	x0, x8
    b8e4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b8e8:	add	x1, x1, #0x933
    b8ec:	ldr	w2, [sp, #4]
    b8f0:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b8f4:	add	x3, x3, #0x941
    b8f8:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b8fc:	add	x4, x4, #0x9de
    b900:	bl	8380 <fprintf@plt>
    b904:	ldur	x8, [x29, #-8]
    b908:	mov	x0, x8
    b90c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    b910:	add	x1, x1, #0xb06
    b914:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    b918:	ldur	x8, [x29, #-8]
    b91c:	add	x0, x8, #0x70
    b920:	bl	bf3c <scols_table_add_column@@SMARTCOLS_2.25+0x1a0>
    b924:	cmp	w0, #0x0
    b928:	cset	w9, ne  // ne = any
    b92c:	eor	w9, w9, #0x1
    b930:	tbnz	w9, #0, b938 <scols_table_remove_lines@@SMARTCOLS_2.25+0xa8>
    b934:	b	b988 <scols_table_remove_lines@@SMARTCOLS_2.25+0xf8>
    b938:	ldur	x8, [x29, #-8]
    b93c:	ldr	x8, [x8, #112]
    b940:	str	x8, [sp, #24]
    b944:	ldr	x8, [sp, #24]
    b948:	mov	x9, #0xffffffffffffffd0    	// #-48
    b94c:	add	x8, x8, x9
    b950:	str	x8, [sp, #16]
    b954:	ldr	x8, [sp, #16]
    b958:	stur	x8, [x29, #-16]
    b95c:	ldur	x8, [x29, #-16]
    b960:	ldr	x8, [x8, #112]
    b964:	cbz	x8, b978 <scols_table_remove_lines@@SMARTCOLS_2.25+0xe8>
    b968:	ldur	x8, [x29, #-16]
    b96c:	ldr	x0, [x8, #112]
    b970:	ldur	x1, [x29, #-16]
    b974:	bl	7f10 <scols_line_remove_child@plt>
    b978:	ldur	x0, [x29, #-8]
    b97c:	ldur	x1, [x29, #-16]
    b980:	bl	74c0 <scols_table_remove_line@plt>
    b984:	b	b918 <scols_table_remove_lines@@SMARTCOLS_2.25+0x88>
    b988:	ldp	x29, x30, [sp, #48]
    b98c:	add	sp, sp, #0x40
    b990:	ret

000000000000b994 <scols_table_remove_columns@@SMARTCOLS_2.25>:
    b994:	sub	sp, sp, #0x50
    b998:	stp	x29, x30, [sp, #64]
    b99c:	add	x29, sp, #0x40
    b9a0:	stur	x0, [x29, #-16]
    b9a4:	ldur	x8, [x29, #-16]
    b9a8:	cbz	x8, b9bc <scols_table_remove_columns@@SMARTCOLS_2.25+0x28>
    b9ac:	ldur	x8, [x29, #-16]
    b9b0:	add	x0, x8, #0x70
    b9b4:	bl	bf3c <scols_table_add_column@@SMARTCOLS_2.25+0x1a0>
    b9b8:	cbnz	w0, b9c8 <scols_table_remove_columns@@SMARTCOLS_2.25+0x34>
    b9bc:	mov	w8, #0xffffffea            	// #-22
    b9c0:	stur	w8, [x29, #-4]
    b9c4:	b	ba8c <scols_table_remove_columns@@SMARTCOLS_2.25+0xf8>
    b9c8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b9cc:	ldr	x8, [x8, #4024]
    b9d0:	ldr	w9, [x8]
    b9d4:	mov	w10, #0x10                  	// #16
    b9d8:	and	w9, w10, w9
    b9dc:	cbz	w9, ba34 <scols_table_remove_columns@@SMARTCOLS_2.25+0xa0>
    b9e0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    b9e4:	ldr	x8, [x8, #4016]
    b9e8:	ldr	x0, [x8]
    b9ec:	str	x0, [sp, #16]
    b9f0:	bl	7880 <getpid@plt>
    b9f4:	ldr	x8, [sp, #16]
    b9f8:	str	w0, [sp, #12]
    b9fc:	mov	x0, x8
    ba00:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ba04:	add	x1, x1, #0x933
    ba08:	ldr	w2, [sp, #12]
    ba0c:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ba10:	add	x3, x3, #0x941
    ba14:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ba18:	add	x4, x4, #0x9de
    ba1c:	bl	8380 <fprintf@plt>
    ba20:	ldur	x8, [x29, #-16]
    ba24:	mov	x0, x8
    ba28:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ba2c:	add	x1, x1, #0xa0e
    ba30:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    ba34:	ldur	x8, [x29, #-16]
    ba38:	add	x0, x8, #0x60
    ba3c:	bl	bf3c <scols_table_add_column@@SMARTCOLS_2.25+0x1a0>
    ba40:	cmp	w0, #0x0
    ba44:	cset	w9, ne  // ne = any
    ba48:	eor	w9, w9, #0x1
    ba4c:	tbnz	w9, #0, ba54 <scols_table_remove_columns@@SMARTCOLS_2.25+0xc0>
    ba50:	b	ba88 <scols_table_remove_columns@@SMARTCOLS_2.25+0xf4>
    ba54:	ldur	x8, [x29, #-16]
    ba58:	ldr	x8, [x8, #96]
    ba5c:	str	x8, [sp, #32]
    ba60:	ldr	x8, [sp, #32]
    ba64:	mov	x9, #0xffffffffffffff38    	// #-200
    ba68:	add	x8, x8, x9
    ba6c:	str	x8, [sp, #24]
    ba70:	ldr	x8, [sp, #24]
    ba74:	stur	x8, [x29, #-24]
    ba78:	ldur	x0, [x29, #-16]
    ba7c:	ldur	x1, [x29, #-24]
    ba80:	bl	83f0 <scols_table_remove_column@plt>
    ba84:	b	ba34 <scols_table_remove_columns@@SMARTCOLS_2.25+0xa0>
    ba88:	stur	wzr, [x29, #-4]
    ba8c:	ldur	w0, [x29, #-4]
    ba90:	ldp	x29, x30, [sp, #64]
    ba94:	add	sp, sp, #0x50
    ba98:	ret
    ba9c:	sub	sp, sp, #0x140
    baa0:	stp	x29, x30, [sp, #288]
    baa4:	str	x28, [sp, #304]
    baa8:	add	x29, sp, #0x120
    baac:	sub	x8, x29, #0x28
    bab0:	str	q7, [sp, #128]
    bab4:	str	q6, [sp, #112]
    bab8:	str	q5, [sp, #96]
    babc:	str	q4, [sp, #80]
    bac0:	str	q3, [sp, #64]
    bac4:	str	q2, [sp, #48]
    bac8:	str	q1, [sp, #32]
    bacc:	str	q0, [sp, #16]
    bad0:	stur	x7, [x29, #-88]
    bad4:	stur	x6, [x29, #-96]
    bad8:	stur	x5, [x29, #-104]
    badc:	stur	x4, [x29, #-112]
    bae0:	stur	x3, [x29, #-120]
    bae4:	stur	x2, [x29, #-128]
    bae8:	stur	x1, [x29, #-136]
    baec:	stur	x0, [x29, #-8]
    baf0:	mov	w9, #0xffffff80            	// #-128
    baf4:	stur	w9, [x29, #-12]
    baf8:	mov	w9, #0xffffffc8            	// #-56
    bafc:	stur	w9, [x29, #-16]
    bb00:	add	x10, sp, #0x10
    bb04:	add	x10, x10, #0x80
    bb08:	stur	x10, [x29, #-24]
    bb0c:	sub	x10, x29, #0x88
    bb10:	add	x10, x10, #0x38
    bb14:	stur	x10, [x29, #-32]
    bb18:	add	x10, x29, #0x20
    bb1c:	stur	x10, [x29, #-40]
    bb20:	adrp	x10, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    bb24:	ldr	x10, [x10, #4016]
    bb28:	ldr	x0, [x10]
    bb2c:	ldur	x1, [x29, #-8]
    bb30:	ldr	q0, [x8]
    bb34:	ldr	q1, [x8, #16]
    bb38:	stur	q1, [x29, #-64]
    bb3c:	stur	q0, [x29, #-80]
    bb40:	sub	x2, x29, #0x50
    bb44:	str	x10, [sp, #8]
    bb48:	bl	8210 <vfprintf@plt>
    bb4c:	ldr	x8, [sp, #8]
    bb50:	ldr	x1, [x8]
    bb54:	mov	w9, #0xa                   	// #10
    bb58:	str	w0, [sp, #4]
    bb5c:	mov	w0, w9
    bb60:	bl	7720 <fputc@plt>
    bb64:	ldr	x28, [sp, #304]
    bb68:	ldp	x29, x30, [sp, #288]
    bb6c:	add	sp, sp, #0x140
    bb70:	ret
    bb74:	sub	sp, sp, #0x50
    bb78:	mov	w8, #0x1                   	// #1
    bb7c:	str	x0, [sp, #64]
    bb80:	str	x1, [sp, #56]
    bb84:	str	x2, [sp, #48]
    bb88:	str	w8, [sp, #44]
    bb8c:	ldr	x9, [sp, #64]
    bb90:	cbz	x9, bba4 <scols_table_remove_columns@@SMARTCOLS_2.25+0x210>
    bb94:	ldr	x8, [sp, #56]
    bb98:	cbz	x8, bba4 <scols_table_remove_columns@@SMARTCOLS_2.25+0x210>
    bb9c:	ldr	x8, [sp, #48]
    bba0:	cbnz	x8, bbb0 <scols_table_remove_columns@@SMARTCOLS_2.25+0x21c>
    bba4:	mov	w8, #0xffffffea            	// #-22
    bba8:	str	w8, [sp, #76]
    bbac:	b	bc94 <scols_table_remove_columns@@SMARTCOLS_2.25+0x300>
    bbb0:	ldr	x8, [sp, #48]
    bbb4:	mov	x9, xzr
    bbb8:	str	x9, [x8]
    bbbc:	ldr	x8, [sp, #56]
    bbc0:	ldr	x8, [x8, #8]
    bbc4:	cbnz	x8, bc0c <scols_table_remove_columns@@SMARTCOLS_2.25+0x278>
    bbc8:	ldr	x8, [sp, #56]
    bbcc:	ldr	w9, [x8, #16]
    bbd0:	cbnz	w9, bbe4 <scols_table_remove_columns@@SMARTCOLS_2.25+0x250>
    bbd4:	ldr	x8, [sp, #64]
    bbd8:	ldr	x8, [x8, #128]
    bbdc:	str	x8, [sp, #16]
    bbe0:	b	bbf0 <scols_table_remove_columns@@SMARTCOLS_2.25+0x25c>
    bbe4:	ldr	x8, [sp, #64]
    bbe8:	ldr	x8, [x8, #136]
    bbec:	str	x8, [sp, #16]
    bbf0:	ldr	x8, [sp, #16]
    bbf4:	ldr	x9, [sp, #56]
    bbf8:	str	x8, [x9]
    bbfc:	ldr	x8, [sp, #64]
    bc00:	add	x8, x8, #0x80
    bc04:	ldr	x9, [sp, #56]
    bc08:	str	x8, [x9, #8]
    bc0c:	ldr	x8, [sp, #56]
    bc10:	ldr	x8, [x8]
    bc14:	ldr	x9, [sp, #56]
    bc18:	ldr	x9, [x9, #8]
    bc1c:	cmp	x8, x9
    bc20:	b.eq	bc8c <scols_table_remove_columns@@SMARTCOLS_2.25+0x2f8>  // b.none
    bc24:	ldr	x8, [sp, #56]
    bc28:	ldr	x8, [x8]
    bc2c:	str	x8, [sp, #32]
    bc30:	ldr	x8, [sp, #32]
    bc34:	mov	x9, #0xffffffffffffffd0    	// #-48
    bc38:	add	x8, x8, x9
    bc3c:	str	x8, [sp, #24]
    bc40:	ldr	x8, [sp, #24]
    bc44:	ldr	x9, [sp, #48]
    bc48:	str	x8, [x9]
    bc4c:	ldr	x8, [sp, #56]
    bc50:	ldr	w10, [x8, #16]
    bc54:	cbnz	w10, bc6c <scols_table_remove_columns@@SMARTCOLS_2.25+0x2d8>
    bc58:	ldr	x8, [sp, #56]
    bc5c:	ldr	x8, [x8]
    bc60:	ldr	x8, [x8]
    bc64:	str	x8, [sp, #8]
    bc68:	b	bc7c <scols_table_remove_columns@@SMARTCOLS_2.25+0x2e8>
    bc6c:	ldr	x8, [sp, #56]
    bc70:	ldr	x8, [x8]
    bc74:	ldr	x8, [x8, #8]
    bc78:	str	x8, [sp, #8]
    bc7c:	ldr	x8, [sp, #8]
    bc80:	ldr	x9, [sp, #56]
    bc84:	str	x8, [x9]
    bc88:	str	wzr, [sp, #44]
    bc8c:	ldr	w8, [sp, #44]
    bc90:	str	w8, [sp, #76]
    bc94:	ldr	w0, [sp, #76]
    bc98:	add	sp, sp, #0x50
    bc9c:	ret

000000000000bca0 <scols_table_set_name@@SMARTCOLS_2.27>:
    bca0:	sub	sp, sp, #0x20
    bca4:	stp	x29, x30, [sp, #16]
    bca8:	add	x29, sp, #0x10
    bcac:	mov	x8, #0x8                   	// #8
    bcb0:	str	x0, [sp, #8]
    bcb4:	str	x1, [sp]
    bcb8:	ldr	x0, [sp, #8]
    bcbc:	ldr	x2, [sp]
    bcc0:	mov	x1, x8
    bcc4:	bl	bcd4 <scols_table_set_name@@SMARTCOLS_2.27+0x34>
    bcc8:	ldp	x29, x30, [sp, #16]
    bccc:	add	sp, sp, #0x20
    bcd0:	ret
    bcd4:	sub	sp, sp, #0x40
    bcd8:	stp	x29, x30, [sp, #48]
    bcdc:	add	x29, sp, #0x30
    bce0:	mov	x8, xzr
    bce4:	stur	x0, [x29, #-16]
    bce8:	str	x1, [sp, #24]
    bcec:	str	x2, [sp, #16]
    bcf0:	str	x8, [sp]
    bcf4:	ldur	x8, [x29, #-16]
    bcf8:	cbnz	x8, bd08 <scols_table_set_name@@SMARTCOLS_2.27+0x68>
    bcfc:	mov	w8, #0xffffffea            	// #-22
    bd00:	stur	w8, [x29, #-4]
    bd04:	b	bd5c <scols_table_set_name@@SMARTCOLS_2.27+0xbc>
    bd08:	ldur	x8, [x29, #-16]
    bd0c:	ldr	x9, [sp, #24]
    bd10:	add	x8, x8, x9
    bd14:	str	x8, [sp, #8]
    bd18:	ldr	x8, [sp, #16]
    bd1c:	cbz	x8, bd40 <scols_table_set_name@@SMARTCOLS_2.27+0xa0>
    bd20:	ldr	x0, [sp, #16]
    bd24:	bl	7b80 <strdup@plt>
    bd28:	str	x0, [sp]
    bd2c:	ldr	x8, [sp]
    bd30:	cbnz	x8, bd40 <scols_table_set_name@@SMARTCOLS_2.27+0xa0>
    bd34:	mov	w8, #0xfffffff4            	// #-12
    bd38:	stur	w8, [x29, #-4]
    bd3c:	b	bd5c <scols_table_set_name@@SMARTCOLS_2.27+0xbc>
    bd40:	ldr	x8, [sp, #8]
    bd44:	ldr	x0, [x8]
    bd48:	bl	7dd0 <free@plt>
    bd4c:	ldr	x8, [sp]
    bd50:	ldr	x9, [sp, #8]
    bd54:	str	x8, [x9]
    bd58:	stur	wzr, [x29, #-4]
    bd5c:	ldur	w0, [x29, #-4]
    bd60:	ldp	x29, x30, [sp, #48]
    bd64:	add	sp, sp, #0x40
    bd68:	ret

000000000000bd6c <scols_table_get_name@@SMARTCOLS_2.29>:
    bd6c:	sub	sp, sp, #0x10
    bd70:	str	x0, [sp, #8]
    bd74:	ldr	x8, [sp, #8]
    bd78:	ldr	x0, [x8, #8]
    bd7c:	add	sp, sp, #0x10
    bd80:	ret

000000000000bd84 <scols_table_get_title@@SMARTCOLS_2.28>:
    bd84:	sub	sp, sp, #0x10
    bd88:	str	x0, [sp, #8]
    bd8c:	ldr	x8, [sp, #8]
    bd90:	add	x0, x8, #0xb8
    bd94:	add	sp, sp, #0x10
    bd98:	ret

000000000000bd9c <scols_table_add_column@@SMARTCOLS_2.25>:
    bd9c:	sub	sp, sp, #0x60
    bda0:	stp	x29, x30, [sp, #80]
    bda4:	add	x29, sp, #0x50
    bda8:	stur	x0, [x29, #-16]
    bdac:	stur	x1, [x29, #-24]
    bdb0:	str	wzr, [sp, #20]
    bdb4:	ldur	x8, [x29, #-16]
    bdb8:	cbz	x8, bdd0 <scols_table_add_column@@SMARTCOLS_2.25+0x34>
    bdbc:	ldur	x8, [x29, #-24]
    bdc0:	cbz	x8, bdd0 <scols_table_add_column@@SMARTCOLS_2.25+0x34>
    bdc4:	ldur	x8, [x29, #-24]
    bdc8:	ldr	x8, [x8, #216]
    bdcc:	cbz	x8, bddc <scols_table_add_column@@SMARTCOLS_2.25+0x40>
    bdd0:	mov	w8, #0xffffffea            	// #-22
    bdd4:	stur	w8, [x29, #-4]
    bdd8:	b	bf2c <scols_table_add_column@@SMARTCOLS_2.25+0x190>
    bddc:	ldur	x8, [x29, #-24]
    bde0:	add	x0, x8, #0xc8
    bde4:	bl	bf3c <scols_table_add_column@@SMARTCOLS_2.25+0x1a0>
    bde8:	cbnz	w0, bdf8 <scols_table_add_column@@SMARTCOLS_2.25+0x5c>
    bdec:	mov	w8, #0xffffffea            	// #-22
    bdf0:	stur	w8, [x29, #-4]
    bdf4:	b	bf2c <scols_table_add_column@@SMARTCOLS_2.25+0x190>
    bdf8:	ldur	x8, [x29, #-24]
    bdfc:	ldr	w9, [x8, #80]
    be00:	and	w9, w9, #0x2
    be04:	cbz	w9, be18 <scols_table_add_column@@SMARTCOLS_2.25+0x7c>
    be08:	ldur	x8, [x29, #-16]
    be0c:	ldr	x9, [x8, #24]
    be10:	add	x9, x9, #0x1
    be14:	str	x9, [x8, #24]
    be18:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    be1c:	ldr	x8, [x8, #4024]
    be20:	ldr	w9, [x8]
    be24:	mov	w10, #0x10                  	// #16
    be28:	and	w9, w10, w9
    be2c:	cbz	w9, be84 <scols_table_add_column@@SMARTCOLS_2.25+0xe8>
    be30:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    be34:	ldr	x8, [x8, #4016]
    be38:	ldr	x0, [x8]
    be3c:	str	x0, [sp, #8]
    be40:	bl	7880 <getpid@plt>
    be44:	ldr	x8, [sp, #8]
    be48:	str	w0, [sp, #4]
    be4c:	mov	x0, x8
    be50:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    be54:	add	x1, x1, #0x933
    be58:	ldr	w2, [sp, #4]
    be5c:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    be60:	add	x3, x3, #0x941
    be64:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    be68:	add	x4, x4, #0x9de
    be6c:	bl	8380 <fprintf@plt>
    be70:	ldur	x8, [x29, #-16]
    be74:	mov	x0, x8
    be78:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    be7c:	add	x1, x1, #0x9f5
    be80:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    be84:	ldur	x8, [x29, #-24]
    be88:	add	x0, x8, #0xc8
    be8c:	ldur	x8, [x29, #-16]
    be90:	add	x1, x8, #0x60
    be94:	bl	bf64 <scols_table_add_column@@SMARTCOLS_2.25+0x1c8>
    be98:	ldur	x8, [x29, #-16]
    be9c:	ldr	x9, [x8, #16]
    bea0:	add	x10, x9, #0x1
    bea4:	str	x10, [x8, #16]
    bea8:	ldur	x8, [x29, #-24]
    beac:	str	x9, [x8, #8]
    beb0:	ldur	x8, [x29, #-16]
    beb4:	ldur	x9, [x29, #-24]
    beb8:	str	x8, [x9, #216]
    bebc:	ldur	x0, [x29, #-24]
    bec0:	bl	82d0 <scols_ref_column@plt>
    bec4:	ldur	x8, [x29, #-16]
    bec8:	add	x0, x8, #0x70
    becc:	bl	bf3c <scols_table_add_column@@SMARTCOLS_2.25+0x1a0>
    bed0:	cbz	w0, bedc <scols_table_add_column@@SMARTCOLS_2.25+0x140>
    bed4:	stur	wzr, [x29, #-4]
    bed8:	b	bf2c <scols_table_add_column@@SMARTCOLS_2.25+0x190>
    bedc:	add	x0, sp, #0x20
    bee0:	mov	w8, wzr
    bee4:	mov	w1, w8
    bee8:	bl	75f0 <scols_reset_iter@plt>
    beec:	ldur	x0, [x29, #-16]
    bef0:	add	x1, sp, #0x20
    bef4:	add	x2, sp, #0x18
    bef8:	bl	7fa0 <scols_table_next_line@plt>
    befc:	cbnz	w0, bf24 <scols_table_add_column@@SMARTCOLS_2.25+0x188>
    bf00:	ldr	x0, [sp, #24]
    bf04:	ldur	x8, [x29, #-16]
    bf08:	ldr	x1, [x8, #16]
    bf0c:	bl	7830 <scols_line_alloc_cells@plt>
    bf10:	str	w0, [sp, #20]
    bf14:	ldr	w9, [sp, #20]
    bf18:	cbz	w9, bf20 <scols_table_add_column@@SMARTCOLS_2.25+0x184>
    bf1c:	b	bf24 <scols_table_add_column@@SMARTCOLS_2.25+0x188>
    bf20:	b	beec <scols_table_add_column@@SMARTCOLS_2.25+0x150>
    bf24:	ldr	w8, [sp, #20]
    bf28:	stur	w8, [x29, #-4]
    bf2c:	ldur	w0, [x29, #-4]
    bf30:	ldp	x29, x30, [sp, #80]
    bf34:	add	sp, sp, #0x60
    bf38:	ret
    bf3c:	sub	sp, sp, #0x10
    bf40:	str	x0, [sp, #8]
    bf44:	ldr	x8, [sp, #8]
    bf48:	ldr	x8, [x8]
    bf4c:	ldr	x9, [sp, #8]
    bf50:	cmp	x8, x9
    bf54:	cset	w10, eq  // eq = none
    bf58:	and	w0, w10, #0x1
    bf5c:	add	sp, sp, #0x10
    bf60:	ret
    bf64:	sub	sp, sp, #0x20
    bf68:	stp	x29, x30, [sp, #16]
    bf6c:	add	x29, sp, #0x10
    bf70:	str	x0, [sp, #8]
    bf74:	str	x1, [sp]
    bf78:	ldr	x0, [sp, #8]
    bf7c:	ldr	x8, [sp]
    bf80:	ldr	x1, [x8, #8]
    bf84:	ldr	x2, [sp]
    bf88:	bl	eaec <scols_table_get_termheight@@SMARTCOLS_2.31+0x18>
    bf8c:	ldp	x29, x30, [sp, #16]
    bf90:	add	sp, sp, #0x20
    bf94:	ret

000000000000bf98 <scols_table_next_line@@SMARTCOLS_2.25>:
    bf98:	sub	sp, sp, #0x50
    bf9c:	mov	w8, #0x1                   	// #1
    bfa0:	str	x0, [sp, #64]
    bfa4:	str	x1, [sp, #56]
    bfa8:	str	x2, [sp, #48]
    bfac:	str	w8, [sp, #44]
    bfb0:	ldr	x9, [sp, #64]
    bfb4:	cbz	x9, bfc8 <scols_table_next_line@@SMARTCOLS_2.25+0x30>
    bfb8:	ldr	x8, [sp, #56]
    bfbc:	cbz	x8, bfc8 <scols_table_next_line@@SMARTCOLS_2.25+0x30>
    bfc0:	ldr	x8, [sp, #48]
    bfc4:	cbnz	x8, bfd4 <scols_table_next_line@@SMARTCOLS_2.25+0x3c>
    bfc8:	mov	w8, #0xffffffea            	// #-22
    bfcc:	str	w8, [sp, #76]
    bfd0:	b	c0b8 <scols_table_next_line@@SMARTCOLS_2.25+0x120>
    bfd4:	ldr	x8, [sp, #48]
    bfd8:	mov	x9, xzr
    bfdc:	str	x9, [x8]
    bfe0:	ldr	x8, [sp, #56]
    bfe4:	ldr	x8, [x8, #8]
    bfe8:	cbnz	x8, c030 <scols_table_next_line@@SMARTCOLS_2.25+0x98>
    bfec:	ldr	x8, [sp, #56]
    bff0:	ldr	w9, [x8, #16]
    bff4:	cbnz	w9, c008 <scols_table_next_line@@SMARTCOLS_2.25+0x70>
    bff8:	ldr	x8, [sp, #64]
    bffc:	ldr	x8, [x8, #112]
    c000:	str	x8, [sp, #16]
    c004:	b	c014 <scols_table_next_line@@SMARTCOLS_2.25+0x7c>
    c008:	ldr	x8, [sp, #64]
    c00c:	ldr	x8, [x8, #120]
    c010:	str	x8, [sp, #16]
    c014:	ldr	x8, [sp, #16]
    c018:	ldr	x9, [sp, #56]
    c01c:	str	x8, [x9]
    c020:	ldr	x8, [sp, #64]
    c024:	add	x8, x8, #0x70
    c028:	ldr	x9, [sp, #56]
    c02c:	str	x8, [x9, #8]
    c030:	ldr	x8, [sp, #56]
    c034:	ldr	x8, [x8]
    c038:	ldr	x9, [sp, #56]
    c03c:	ldr	x9, [x9, #8]
    c040:	cmp	x8, x9
    c044:	b.eq	c0b0 <scols_table_next_line@@SMARTCOLS_2.25+0x118>  // b.none
    c048:	ldr	x8, [sp, #56]
    c04c:	ldr	x8, [x8]
    c050:	str	x8, [sp, #32]
    c054:	ldr	x8, [sp, #32]
    c058:	mov	x9, #0xffffffffffffffd0    	// #-48
    c05c:	add	x8, x8, x9
    c060:	str	x8, [sp, #24]
    c064:	ldr	x8, [sp, #24]
    c068:	ldr	x9, [sp, #48]
    c06c:	str	x8, [x9]
    c070:	ldr	x8, [sp, #56]
    c074:	ldr	w10, [x8, #16]
    c078:	cbnz	w10, c090 <scols_table_next_line@@SMARTCOLS_2.25+0xf8>
    c07c:	ldr	x8, [sp, #56]
    c080:	ldr	x8, [x8]
    c084:	ldr	x8, [x8]
    c088:	str	x8, [sp, #8]
    c08c:	b	c0a0 <scols_table_next_line@@SMARTCOLS_2.25+0x108>
    c090:	ldr	x8, [sp, #56]
    c094:	ldr	x8, [x8]
    c098:	ldr	x8, [x8, #8]
    c09c:	str	x8, [sp, #8]
    c0a0:	ldr	x8, [sp, #8]
    c0a4:	ldr	x9, [sp, #56]
    c0a8:	str	x8, [x9]
    c0ac:	str	wzr, [sp, #44]
    c0b0:	ldr	w8, [sp, #44]
    c0b4:	str	w8, [sp, #76]
    c0b8:	ldr	w0, [sp, #76]
    c0bc:	add	sp, sp, #0x50
    c0c0:	ret

000000000000c0c4 <scols_table_remove_column@@SMARTCOLS_2.25>:
    c0c4:	sub	sp, sp, #0x40
    c0c8:	stp	x29, x30, [sp, #48]
    c0cc:	add	x29, sp, #0x30
    c0d0:	stur	x0, [x29, #-16]
    c0d4:	str	x1, [sp, #24]
    c0d8:	ldur	x8, [x29, #-16]
    c0dc:	cbz	x8, c0f8 <scols_table_remove_column@@SMARTCOLS_2.25+0x34>
    c0e0:	ldr	x8, [sp, #24]
    c0e4:	cbz	x8, c0f8 <scols_table_remove_column@@SMARTCOLS_2.25+0x34>
    c0e8:	ldur	x8, [x29, #-16]
    c0ec:	add	x0, x8, #0x70
    c0f0:	bl	bf3c <scols_table_add_column@@SMARTCOLS_2.25+0x1a0>
    c0f4:	cbnz	w0, c104 <scols_table_remove_column@@SMARTCOLS_2.25+0x40>
    c0f8:	mov	w8, #0xffffffea            	// #-22
    c0fc:	stur	w8, [x29, #-4]
    c100:	b	c1c4 <scols_table_remove_column@@SMARTCOLS_2.25+0x100>
    c104:	ldr	x8, [sp, #24]
    c108:	ldr	w9, [x8, #80]
    c10c:	and	w9, w9, #0x2
    c110:	cbz	w9, c124 <scols_table_remove_column@@SMARTCOLS_2.25+0x60>
    c114:	ldur	x8, [x29, #-16]
    c118:	ldr	x9, [x8, #24]
    c11c:	subs	x9, x9, #0x1
    c120:	str	x9, [x8, #24]
    c124:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    c128:	ldr	x8, [x8, #4024]
    c12c:	ldr	w9, [x8]
    c130:	mov	w10, #0x10                  	// #16
    c134:	and	w9, w10, w9
    c138:	cbz	w9, c190 <scols_table_remove_column@@SMARTCOLS_2.25+0xcc>
    c13c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    c140:	ldr	x8, [x8, #4016]
    c144:	ldr	x0, [x8]
    c148:	str	x0, [sp, #16]
    c14c:	bl	7880 <getpid@plt>
    c150:	ldr	x8, [sp, #16]
    c154:	str	w0, [sp, #12]
    c158:	mov	x0, x8
    c15c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c160:	add	x1, x1, #0x933
    c164:	ldr	w2, [sp, #12]
    c168:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c16c:	add	x3, x3, #0x941
    c170:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c174:	add	x4, x4, #0x9de
    c178:	bl	8380 <fprintf@plt>
    c17c:	ldur	x8, [x29, #-16]
    c180:	mov	x0, x8
    c184:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c188:	add	x1, x1, #0xa00
    c18c:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    c190:	ldr	x8, [sp, #24]
    c194:	add	x0, x8, #0xc8
    c198:	bl	c1d4 <scols_table_remove_column@@SMARTCOLS_2.25+0x110>
    c19c:	ldur	x8, [x29, #-16]
    c1a0:	ldr	x9, [x8, #16]
    c1a4:	subs	x9, x9, #0x1
    c1a8:	str	x9, [x8, #16]
    c1ac:	ldr	x8, [sp, #24]
    c1b0:	mov	x9, xzr
    c1b4:	str	x9, [x8, #216]
    c1b8:	ldr	x0, [sp, #24]
    c1bc:	bl	82f0 <scols_unref_column@plt>
    c1c0:	stur	wzr, [x29, #-4]
    c1c4:	ldur	w0, [x29, #-4]
    c1c8:	ldp	x29, x30, [sp, #48]
    c1cc:	add	sp, sp, #0x40
    c1d0:	ret
    c1d4:	sub	sp, sp, #0x20
    c1d8:	stp	x29, x30, [sp, #16]
    c1dc:	add	x29, sp, #0x10
    c1e0:	str	x0, [sp, #8]
    c1e4:	ldr	x8, [sp, #8]
    c1e8:	ldr	x0, [x8, #8]
    c1ec:	ldr	x8, [sp, #8]
    c1f0:	ldr	x1, [x8]
    c1f4:	bl	eb34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x60>
    c1f8:	ldr	x8, [sp, #8]
    c1fc:	ldr	x9, [sp, #8]
    c200:	str	x8, [x9]
    c204:	ldr	x8, [sp, #8]
    c208:	ldr	x9, [sp, #8]
    c20c:	str	x8, [x9, #8]
    c210:	ldp	x29, x30, [sp, #16]
    c214:	add	sp, sp, #0x20
    c218:	ret

000000000000c21c <scols_table_move_column@@SMARTCOLS_2.30>:
    c21c:	sub	sp, sp, #0xa0
    c220:	stp	x29, x30, [sp, #144]
    c224:	add	x29, sp, #0x90
    c228:	stur	x0, [x29, #-16]
    c22c:	stur	x1, [x29, #-24]
    c230:	stur	x2, [x29, #-32]
    c234:	str	xzr, [sp, #56]
    c238:	ldur	x8, [x29, #-16]
    c23c:	cbz	x8, c248 <scols_table_move_column@@SMARTCOLS_2.30+0x2c>
    c240:	ldur	x8, [x29, #-32]
    c244:	cbnz	x8, c254 <scols_table_move_column@@SMARTCOLS_2.30+0x38>
    c248:	mov	w8, #0xffffffea            	// #-22
    c24c:	stur	w8, [x29, #-4]
    c250:	b	c414 <scols_table_move_column@@SMARTCOLS_2.30+0x1f8>
    c254:	ldur	x8, [x29, #-24]
    c258:	cbz	x8, c280 <scols_table_move_column@@SMARTCOLS_2.30+0x64>
    c25c:	ldur	x8, [x29, #-24]
    c260:	ldr	x8, [x8, #8]
    c264:	add	x8, x8, #0x1
    c268:	ldur	x9, [x29, #-32]
    c26c:	ldr	x9, [x9, #8]
    c270:	cmp	x8, x9
    c274:	b.ne	c280 <scols_table_move_column@@SMARTCOLS_2.30+0x64>  // b.any
    c278:	stur	wzr, [x29, #-4]
    c27c:	b	c414 <scols_table_move_column@@SMARTCOLS_2.30+0x1f8>
    c280:	ldur	x8, [x29, #-24]
    c284:	cbnz	x8, c29c <scols_table_move_column@@SMARTCOLS_2.30+0x80>
    c288:	ldur	x8, [x29, #-32]
    c28c:	ldr	x8, [x8, #8]
    c290:	cbnz	x8, c29c <scols_table_move_column@@SMARTCOLS_2.30+0x80>
    c294:	stur	wzr, [x29, #-4]
    c298:	b	c414 <scols_table_move_column@@SMARTCOLS_2.30+0x1f8>
    c29c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    c2a0:	ldr	x8, [x8, #4024]
    c2a4:	ldr	w9, [x8]
    c2a8:	mov	w10, #0x10                  	// #16
    c2ac:	and	w9, w10, w9
    c2b0:	cbz	w9, c344 <scols_table_move_column@@SMARTCOLS_2.30+0x128>
    c2b4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    c2b8:	ldr	x8, [x8, #4016]
    c2bc:	ldr	x0, [x8]
    c2c0:	str	x0, [sp, #40]
    c2c4:	bl	7880 <getpid@plt>
    c2c8:	ldr	x8, [sp, #40]
    c2cc:	str	w0, [sp, #36]
    c2d0:	mov	x0, x8
    c2d4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c2d8:	add	x1, x1, #0x933
    c2dc:	ldr	w2, [sp, #36]
    c2e0:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c2e4:	add	x3, x3, #0x941
    c2e8:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c2ec:	add	x4, x4, #0x9de
    c2f0:	bl	8380 <fprintf@plt>
    c2f4:	ldur	x8, [x29, #-16]
    c2f8:	ldur	x9, [x29, #-32]
    c2fc:	ldr	x2, [x9, #8]
    c300:	ldur	x9, [x29, #-24]
    c304:	str	x8, [sp, #24]
    c308:	str	x2, [sp, #16]
    c30c:	cbz	x9, c320 <scols_table_move_column@@SMARTCOLS_2.30+0x104>
    c310:	ldur	x8, [x29, #-24]
    c314:	ldr	x8, [x8, #8]
    c318:	str	x8, [sp, #8]
    c31c:	b	c328 <scols_table_move_column@@SMARTCOLS_2.30+0x10c>
    c320:	mov	x8, xzr
    c324:	str	x8, [sp, #8]
    c328:	ldr	x8, [sp, #8]
    c32c:	ldr	x0, [sp, #24]
    c330:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c334:	add	x1, x1, #0xa21
    c338:	ldr	x2, [sp, #16]
    c33c:	mov	x3, x8
    c340:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    c344:	ldur	x8, [x29, #-32]
    c348:	add	x0, x8, #0xc8
    c34c:	bl	c1d4 <scols_table_remove_column@@SMARTCOLS_2.25+0x110>
    c350:	ldur	x8, [x29, #-24]
    c354:	cbz	x8, c368 <scols_table_move_column@@SMARTCOLS_2.30+0x14c>
    c358:	ldur	x8, [x29, #-24]
    c35c:	add	x8, x8, #0xc8
    c360:	str	x8, [sp]
    c364:	b	c374 <scols_table_move_column@@SMARTCOLS_2.30+0x158>
    c368:	ldur	x8, [x29, #-16]
    c36c:	add	x8, x8, #0x60
    c370:	str	x8, [sp]
    c374:	ldr	x8, [sp]
    c378:	stur	x8, [x29, #-40]
    c37c:	ldur	x8, [x29, #-32]
    c380:	add	x0, x8, #0xc8
    c384:	ldur	x1, [x29, #-40]
    c388:	bl	c424 <scols_table_move_column@@SMARTCOLS_2.30+0x208>
    c38c:	ldur	x8, [x29, #-32]
    c390:	ldr	x8, [x8, #8]
    c394:	str	x8, [sp, #48]
    c398:	sub	x0, x29, #0x40
    c39c:	mov	w9, wzr
    c3a0:	mov	w1, w9
    c3a4:	bl	75f0 <scols_reset_iter@plt>
    c3a8:	ldur	x0, [x29, #-16]
    c3ac:	sub	x1, x29, #0x40
    c3b0:	add	x2, sp, #0x48
    c3b4:	bl	80e0 <scols_table_next_column@plt>
    c3b8:	cbnz	w0, c3d4 <scols_table_move_column@@SMARTCOLS_2.30+0x1b8>
    c3bc:	ldr	x8, [sp, #56]
    c3c0:	add	x9, x8, #0x1
    c3c4:	str	x9, [sp, #56]
    c3c8:	ldr	x9, [sp, #72]
    c3cc:	str	x8, [x9, #8]
    c3d0:	b	c3a8 <scols_table_move_column@@SMARTCOLS_2.30+0x18c>
    c3d4:	sub	x0, x29, #0x40
    c3d8:	mov	w8, wzr
    c3dc:	mov	w1, w8
    c3e0:	bl	75f0 <scols_reset_iter@plt>
    c3e4:	ldur	x0, [x29, #-16]
    c3e8:	sub	x1, x29, #0x40
    c3ec:	add	x2, sp, #0x40
    c3f0:	bl	7fa0 <scols_table_next_line@plt>
    c3f4:	cbnz	w0, c410 <scols_table_move_column@@SMARTCOLS_2.30+0x1f4>
    c3f8:	ldr	x0, [sp, #64]
    c3fc:	ldur	x8, [x29, #-32]
    c400:	ldr	x1, [x8, #8]
    c404:	ldr	x2, [sp, #48]
    c408:	bl	a50c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x184>
    c40c:	b	c3e4 <scols_table_move_column@@SMARTCOLS_2.30+0x1c8>
    c410:	stur	wzr, [x29, #-4]
    c414:	ldur	w0, [x29, #-4]
    c418:	ldp	x29, x30, [sp, #144]
    c41c:	add	sp, sp, #0xa0
    c420:	ret
    c424:	sub	sp, sp, #0x20
    c428:	stp	x29, x30, [sp, #16]
    c42c:	add	x29, sp, #0x10
    c430:	str	x0, [sp, #8]
    c434:	str	x1, [sp]
    c438:	ldr	x0, [sp, #8]
    c43c:	ldr	x1, [sp]
    c440:	ldr	x8, [sp]
    c444:	ldr	x2, [x8]
    c448:	bl	eaec <scols_table_get_termheight@@SMARTCOLS_2.31+0x18>
    c44c:	ldp	x29, x30, [sp, #16]
    c450:	add	sp, sp, #0x20
    c454:	ret

000000000000c458 <scols_table_next_column@@SMARTCOLS_2.25>:
    c458:	sub	sp, sp, #0x50
    c45c:	mov	w8, #0x1                   	// #1
    c460:	str	x0, [sp, #64]
    c464:	str	x1, [sp, #56]
    c468:	str	x2, [sp, #48]
    c46c:	str	w8, [sp, #44]
    c470:	ldr	x9, [sp, #64]
    c474:	cbz	x9, c488 <scols_table_next_column@@SMARTCOLS_2.25+0x30>
    c478:	ldr	x8, [sp, #56]
    c47c:	cbz	x8, c488 <scols_table_next_column@@SMARTCOLS_2.25+0x30>
    c480:	ldr	x8, [sp, #48]
    c484:	cbnz	x8, c494 <scols_table_next_column@@SMARTCOLS_2.25+0x3c>
    c488:	mov	w8, #0xffffffea            	// #-22
    c48c:	str	w8, [sp, #76]
    c490:	b	c578 <scols_table_next_column@@SMARTCOLS_2.25+0x120>
    c494:	ldr	x8, [sp, #48]
    c498:	mov	x9, xzr
    c49c:	str	x9, [x8]
    c4a0:	ldr	x8, [sp, #56]
    c4a4:	ldr	x8, [x8, #8]
    c4a8:	cbnz	x8, c4f0 <scols_table_next_column@@SMARTCOLS_2.25+0x98>
    c4ac:	ldr	x8, [sp, #56]
    c4b0:	ldr	w9, [x8, #16]
    c4b4:	cbnz	w9, c4c8 <scols_table_next_column@@SMARTCOLS_2.25+0x70>
    c4b8:	ldr	x8, [sp, #64]
    c4bc:	ldr	x8, [x8, #96]
    c4c0:	str	x8, [sp, #16]
    c4c4:	b	c4d4 <scols_table_next_column@@SMARTCOLS_2.25+0x7c>
    c4c8:	ldr	x8, [sp, #64]
    c4cc:	ldr	x8, [x8, #104]
    c4d0:	str	x8, [sp, #16]
    c4d4:	ldr	x8, [sp, #16]
    c4d8:	ldr	x9, [sp, #56]
    c4dc:	str	x8, [x9]
    c4e0:	ldr	x8, [sp, #64]
    c4e4:	add	x8, x8, #0x60
    c4e8:	ldr	x9, [sp, #56]
    c4ec:	str	x8, [x9, #8]
    c4f0:	ldr	x8, [sp, #56]
    c4f4:	ldr	x8, [x8]
    c4f8:	ldr	x9, [sp, #56]
    c4fc:	ldr	x9, [x9, #8]
    c500:	cmp	x8, x9
    c504:	b.eq	c570 <scols_table_next_column@@SMARTCOLS_2.25+0x118>  // b.none
    c508:	ldr	x8, [sp, #56]
    c50c:	ldr	x8, [x8]
    c510:	str	x8, [sp, #32]
    c514:	ldr	x8, [sp, #32]
    c518:	mov	x9, #0xffffffffffffff38    	// #-200
    c51c:	add	x8, x8, x9
    c520:	str	x8, [sp, #24]
    c524:	ldr	x8, [sp, #24]
    c528:	ldr	x9, [sp, #48]
    c52c:	str	x8, [x9]
    c530:	ldr	x8, [sp, #56]
    c534:	ldr	w10, [x8, #16]
    c538:	cbnz	w10, c550 <scols_table_next_column@@SMARTCOLS_2.25+0xf8>
    c53c:	ldr	x8, [sp, #56]
    c540:	ldr	x8, [x8]
    c544:	ldr	x8, [x8]
    c548:	str	x8, [sp, #8]
    c54c:	b	c560 <scols_table_next_column@@SMARTCOLS_2.25+0x108>
    c550:	ldr	x8, [sp, #56]
    c554:	ldr	x8, [x8]
    c558:	ldr	x8, [x8, #8]
    c55c:	str	x8, [sp, #8]
    c560:	ldr	x8, [sp, #8]
    c564:	ldr	x9, [sp, #56]
    c568:	str	x8, [x9]
    c56c:	str	wzr, [sp, #44]
    c570:	ldr	w8, [sp, #44]
    c574:	str	w8, [sp, #76]
    c578:	ldr	w0, [sp, #76]
    c57c:	add	sp, sp, #0x50
    c580:	ret

000000000000c584 <scols_table_new_column@@SMARTCOLS_2.25>:
    c584:	sub	sp, sp, #0x60
    c588:	stp	x29, x30, [sp, #80]
    c58c:	add	x29, sp, #0x50
    c590:	stur	x0, [x29, #-16]
    c594:	stur	x1, [x29, #-24]
    c598:	stur	d0, [x29, #-32]
    c59c:	stur	w2, [x29, #-36]
    c5a0:	ldur	x8, [x29, #-16]
    c5a4:	cbnz	x8, c5b4 <scols_table_new_column@@SMARTCOLS_2.25+0x30>
    c5a8:	mov	x8, xzr
    c5ac:	stur	x8, [x29, #-8]
    c5b0:	b	c6cc <scols_table_new_column@@SMARTCOLS_2.25+0x148>
    c5b4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    c5b8:	ldr	x8, [x8, #4024]
    c5bc:	ldr	w9, [x8]
    c5c0:	mov	w10, #0x10                  	// #16
    c5c4:	and	w9, w10, w9
    c5c8:	cbz	w9, c62c <scols_table_new_column@@SMARTCOLS_2.25+0xa8>
    c5cc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    c5d0:	ldr	x8, [x8, #4016]
    c5d4:	ldr	x0, [x8]
    c5d8:	str	x0, [sp, #16]
    c5dc:	bl	7880 <getpid@plt>
    c5e0:	ldr	x8, [sp, #16]
    c5e4:	str	w0, [sp, #12]
    c5e8:	mov	x0, x8
    c5ec:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c5f0:	add	x1, x1, #0x933
    c5f4:	ldr	w2, [sp, #12]
    c5f8:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c5fc:	add	x3, x3, #0x941
    c600:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c604:	add	x4, x4, #0x9de
    c608:	bl	8380 <fprintf@plt>
    c60c:	ldur	x8, [x29, #-16]
    c610:	ldur	x2, [x29, #-24]
    c614:	ldur	d0, [x29, #-32]
    c618:	ldur	w3, [x29, #-36]
    c61c:	mov	x0, x8
    c620:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c624:	add	x1, x1, #0xa3c
    c628:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    c62c:	bl	74d0 <scols_new_column@plt>
    c630:	str	x0, [sp, #32]
    c634:	ldr	x8, [sp, #32]
    c638:	cbnz	x8, c648 <scols_table_new_column@@SMARTCOLS_2.25+0xc4>
    c63c:	mov	x8, xzr
    c640:	stur	x8, [x29, #-8]
    c644:	b	c6cc <scols_table_new_column@@SMARTCOLS_2.25+0x148>
    c648:	ldr	x0, [sp, #32]
    c64c:	bl	7a30 <scols_column_get_header@plt>
    c650:	str	x0, [sp, #24]
    c654:	ldr	x8, [sp, #24]
    c658:	cbnz	x8, c660 <scols_table_new_column@@SMARTCOLS_2.25+0xdc>
    c65c:	b	c6bc <scols_table_new_column@@SMARTCOLS_2.25+0x138>
    c660:	ldr	x0, [sp, #24]
    c664:	ldur	x1, [x29, #-24]
    c668:	bl	7b60 <scols_cell_set_data@plt>
    c66c:	cbz	w0, c674 <scols_table_new_column@@SMARTCOLS_2.25+0xf0>
    c670:	b	c6bc <scols_table_new_column@@SMARTCOLS_2.25+0x138>
    c674:	ldr	x0, [sp, #32]
    c678:	ldur	d0, [x29, #-32]
    c67c:	bl	7470 <scols_column_set_whint@plt>
    c680:	ldr	x8, [sp, #32]
    c684:	ldur	w1, [x29, #-36]
    c688:	mov	x0, x8
    c68c:	bl	77b0 <scols_column_set_flags@plt>
    c690:	ldur	x8, [x29, #-16]
    c694:	ldr	x1, [sp, #32]
    c698:	mov	x0, x8
    c69c:	bl	7620 <scols_table_add_column@plt>
    c6a0:	cbz	w0, c6a8 <scols_table_new_column@@SMARTCOLS_2.25+0x124>
    c6a4:	b	c6bc <scols_table_new_column@@SMARTCOLS_2.25+0x138>
    c6a8:	ldr	x0, [sp, #32]
    c6ac:	bl	82f0 <scols_unref_column@plt>
    c6b0:	ldr	x8, [sp, #32]
    c6b4:	stur	x8, [x29, #-8]
    c6b8:	b	c6cc <scols_table_new_column@@SMARTCOLS_2.25+0x148>
    c6bc:	ldr	x0, [sp, #32]
    c6c0:	bl	82f0 <scols_unref_column@plt>
    c6c4:	mov	x8, xzr
    c6c8:	stur	x8, [x29, #-8]
    c6cc:	ldur	x0, [x29, #-8]
    c6d0:	ldp	x29, x30, [sp, #80]
    c6d4:	add	sp, sp, #0x60
    c6d8:	ret

000000000000c6dc <scols_table_set_columns_iter@@SMARTCOLS_2.35>:
    c6dc:	sub	sp, sp, #0x30
    c6e0:	str	x0, [sp, #32]
    c6e4:	str	x1, [sp, #24]
    c6e8:	str	x2, [sp, #16]
    c6ec:	ldr	x8, [sp, #32]
    c6f0:	cbz	x8, c704 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x28>
    c6f4:	ldr	x8, [sp, #24]
    c6f8:	cbz	x8, c704 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x28>
    c6fc:	ldr	x8, [sp, #16]
    c700:	cbnz	x8, c710 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x34>
    c704:	mov	w8, #0xffffffea            	// #-22
    c708:	str	w8, [sp, #44]
    c70c:	b	c788 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0xac>
    c710:	ldr	x8, [sp, #16]
    c714:	ldr	x8, [x8, #216]
    c718:	ldr	x9, [sp, #32]
    c71c:	cmp	x8, x9
    c720:	b.eq	c730 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x54>  // b.none
    c724:	mov	w8, #0xffffffea            	// #-22
    c728:	str	w8, [sp, #44]
    c72c:	b	c788 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0xac>
    c730:	ldr	x8, [sp, #24]
    c734:	ldr	w9, [x8, #16]
    c738:	cbnz	w9, c74c <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x70>
    c73c:	ldr	x8, [sp, #32]
    c740:	ldr	x8, [x8, #96]
    c744:	str	x8, [sp, #8]
    c748:	b	c758 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x7c>
    c74c:	ldr	x8, [sp, #32]
    c750:	ldr	x8, [x8, #104]
    c754:	str	x8, [sp, #8]
    c758:	ldr	x8, [sp, #8]
    c75c:	ldr	x9, [sp, #24]
    c760:	str	x8, [x9]
    c764:	ldr	x8, [sp, #32]
    c768:	add	x8, x8, #0x60
    c76c:	ldr	x9, [sp, #24]
    c770:	str	x8, [x9, #8]
    c774:	ldr	x8, [sp, #16]
    c778:	add	x8, x8, #0xc8
    c77c:	ldr	x9, [sp, #24]
    c780:	str	x8, [x9]
    c784:	str	wzr, [sp, #44]
    c788:	ldr	w0, [sp, #44]
    c78c:	add	sp, sp, #0x30
    c790:	ret

000000000000c794 <scols_table_get_ncols@@SMARTCOLS_2.25>:
    c794:	sub	sp, sp, #0x10
    c798:	str	x0, [sp, #8]
    c79c:	ldr	x8, [sp, #8]
    c7a0:	ldr	x0, [x8, #16]
    c7a4:	add	sp, sp, #0x10
    c7a8:	ret

000000000000c7ac <scols_table_get_nlines@@SMARTCOLS_2.25>:
    c7ac:	sub	sp, sp, #0x10
    c7b0:	str	x0, [sp, #8]
    c7b4:	ldr	x8, [sp, #8]
    c7b8:	ldr	x0, [x8, #32]
    c7bc:	add	sp, sp, #0x10
    c7c0:	ret

000000000000c7c4 <scols_table_set_stream@@SMARTCOLS_2.25>:
    c7c4:	sub	sp, sp, #0x40
    c7c8:	stp	x29, x30, [sp, #48]
    c7cc:	add	x29, sp, #0x30
    c7d0:	stur	x0, [x29, #-16]
    c7d4:	str	x1, [sp, #24]
    c7d8:	ldur	x8, [x29, #-16]
    c7dc:	cbz	x8, c7e4 <scols_table_set_stream@@SMARTCOLS_2.25+0x20>
    c7e0:	b	c804 <scols_table_set_stream@@SMARTCOLS_2.25+0x40>
    c7e4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c7e8:	add	x0, x0, #0xa63
    c7ec:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c7f0:	add	x1, x1, #0xa66
    c7f4:	mov	w2, #0x219                 	// #537
    c7f8:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c7fc:	add	x3, x3, #0xa7f
    c800:	bl	8230 <__assert_fail@plt>
    c804:	ldur	x8, [x29, #-16]
    c808:	cbnz	x8, c818 <scols_table_set_stream@@SMARTCOLS_2.25+0x54>
    c80c:	mov	w8, #0xffffffea            	// #-22
    c810:	stur	w8, [x29, #-4]
    c814:	b	c894 <scols_table_set_stream@@SMARTCOLS_2.25+0xd0>
    c818:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    c81c:	ldr	x8, [x8, #4024]
    c820:	ldr	w9, [x8]
    c824:	mov	w10, #0x10                  	// #16
    c828:	and	w9, w10, w9
    c82c:	cbz	w9, c884 <scols_table_set_stream@@SMARTCOLS_2.25+0xc0>
    c830:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    c834:	ldr	x8, [x8, #4016]
    c838:	ldr	x0, [x8]
    c83c:	str	x0, [sp, #16]
    c840:	bl	7880 <getpid@plt>
    c844:	ldr	x8, [sp, #16]
    c848:	str	w0, [sp, #12]
    c84c:	mov	x0, x8
    c850:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c854:	add	x1, x1, #0x933
    c858:	ldr	w2, [sp, #12]
    c85c:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c860:	add	x3, x3, #0x941
    c864:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c868:	add	x4, x4, #0x9de
    c86c:	bl	8380 <fprintf@plt>
    c870:	ldur	x8, [x29, #-16]
    c874:	mov	x0, x8
    c878:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c87c:	add	x1, x1, #0xabb
    c880:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    c884:	ldr	x8, [sp, #24]
    c888:	ldur	x9, [x29, #-16]
    c88c:	str	x8, [x9, #72]
    c890:	stur	wzr, [x29, #-4]
    c894:	ldur	w0, [x29, #-4]
    c898:	ldp	x29, x30, [sp, #48]
    c89c:	add	sp, sp, #0x40
    c8a0:	ret

000000000000c8a4 <scols_table_get_stream@@SMARTCOLS_2.25>:
    c8a4:	sub	sp, sp, #0x10
    c8a8:	str	x0, [sp, #8]
    c8ac:	ldr	x8, [sp, #8]
    c8b0:	ldr	x0, [x8, #72]
    c8b4:	add	sp, sp, #0x10
    c8b8:	ret

000000000000c8bc <scols_table_reduce_termwidth@@SMARTCOLS_2.25>:
    c8bc:	sub	sp, sp, #0x40
    c8c0:	stp	x29, x30, [sp, #48]
    c8c4:	add	x29, sp, #0x30
    c8c8:	stur	x0, [x29, #-16]
    c8cc:	str	x1, [sp, #24]
    c8d0:	ldur	x8, [x29, #-16]
    c8d4:	cbnz	x8, c8e4 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x28>
    c8d8:	mov	w8, #0xffffffea            	// #-22
    c8dc:	stur	w8, [x29, #-4]
    c8e0:	b	c964 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0xa8>
    c8e4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    c8e8:	ldr	x8, [x8, #4024]
    c8ec:	ldr	w9, [x8]
    c8f0:	mov	w10, #0x10                  	// #16
    c8f4:	and	w9, w10, w9
    c8f8:	cbz	w9, c954 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x98>
    c8fc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    c900:	ldr	x8, [x8, #4016]
    c904:	ldr	x0, [x8]
    c908:	str	x0, [sp, #16]
    c90c:	bl	7880 <getpid@plt>
    c910:	ldr	x8, [sp, #16]
    c914:	str	w0, [sp, #12]
    c918:	mov	x0, x8
    c91c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c920:	add	x1, x1, #0x933
    c924:	ldr	w2, [sp, #12]
    c928:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c92c:	add	x3, x3, #0x941
    c930:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c934:	add	x4, x4, #0x9de
    c938:	bl	8380 <fprintf@plt>
    c93c:	ldur	x8, [x29, #-16]
    c940:	ldr	x2, [sp, #24]
    c944:	mov	x0, x8
    c948:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    c94c:	add	x1, x1, #0xad6
    c950:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    c954:	ldr	x8, [sp, #24]
    c958:	ldur	x9, [x29, #-16]
    c95c:	str	x8, [x9, #56]
    c960:	stur	wzr, [x29, #-4]
    c964:	ldur	w0, [x29, #-4]
    c968:	ldp	x29, x30, [sp, #48]
    c96c:	add	sp, sp, #0x40
    c970:	ret

000000000000c974 <scols_table_get_column@@SMARTCOLS_2.25>:
    c974:	sub	sp, sp, #0x50
    c978:	stp	x29, x30, [sp, #64]
    c97c:	add	x29, sp, #0x40
    c980:	stur	x0, [x29, #-16]
    c984:	stur	x1, [x29, #-24]
    c988:	ldur	x8, [x29, #-16]
    c98c:	cbnz	x8, c99c <scols_table_get_column@@SMARTCOLS_2.25+0x28>
    c990:	mov	x8, xzr
    c994:	stur	x8, [x29, #-8]
    c998:	b	ca0c <scols_table_get_column@@SMARTCOLS_2.25+0x98>
    c99c:	ldur	x8, [x29, #-24]
    c9a0:	ldur	x9, [x29, #-16]
    c9a4:	ldr	x9, [x9, #16]
    c9a8:	cmp	x8, x9
    c9ac:	b.cc	c9bc <scols_table_get_column@@SMARTCOLS_2.25+0x48>  // b.lo, b.ul, b.last
    c9b0:	mov	x8, xzr
    c9b4:	stur	x8, [x29, #-8]
    c9b8:	b	ca0c <scols_table_get_column@@SMARTCOLS_2.25+0x98>
    c9bc:	add	x0, sp, #0x10
    c9c0:	mov	w8, wzr
    c9c4:	mov	w1, w8
    c9c8:	bl	75f0 <scols_reset_iter@plt>
    c9cc:	ldur	x0, [x29, #-16]
    c9d0:	add	x1, sp, #0x10
    c9d4:	add	x2, sp, #0x8
    c9d8:	bl	80e0 <scols_table_next_column@plt>
    c9dc:	cbnz	w0, ca04 <scols_table_get_column@@SMARTCOLS_2.25+0x90>
    c9e0:	ldr	x8, [sp, #8]
    c9e4:	ldr	x8, [x8, #8]
    c9e8:	ldur	x9, [x29, #-24]
    c9ec:	cmp	x8, x9
    c9f0:	b.ne	ca00 <scols_table_get_column@@SMARTCOLS_2.25+0x8c>  // b.any
    c9f4:	ldr	x8, [sp, #8]
    c9f8:	stur	x8, [x29, #-8]
    c9fc:	b	ca0c <scols_table_get_column@@SMARTCOLS_2.25+0x98>
    ca00:	b	c9cc <scols_table_get_column@@SMARTCOLS_2.25+0x58>
    ca04:	mov	x8, xzr
    ca08:	stur	x8, [x29, #-8]
    ca0c:	ldur	x0, [x29, #-8]
    ca10:	ldp	x29, x30, [sp, #64]
    ca14:	add	sp, sp, #0x50
    ca18:	ret

000000000000ca1c <scols_table_add_line@@SMARTCOLS_2.25>:
    ca1c:	sub	sp, sp, #0x40
    ca20:	stp	x29, x30, [sp, #48]
    ca24:	add	x29, sp, #0x30
    ca28:	stur	x0, [x29, #-16]
    ca2c:	str	x1, [sp, #24]
    ca30:	ldur	x8, [x29, #-16]
    ca34:	cbz	x8, ca40 <scols_table_add_line@@SMARTCOLS_2.25+0x24>
    ca38:	ldr	x8, [sp, #24]
    ca3c:	cbnz	x8, ca4c <scols_table_add_line@@SMARTCOLS_2.25+0x30>
    ca40:	mov	w8, #0xffffffea            	// #-22
    ca44:	stur	w8, [x29, #-4]
    ca48:	b	cb4c <scols_table_add_line@@SMARTCOLS_2.25+0x130>
    ca4c:	ldr	x8, [sp, #24]
    ca50:	add	x0, x8, #0x30
    ca54:	bl	bf3c <scols_table_add_column@@SMARTCOLS_2.25+0x1a0>
    ca58:	cbnz	w0, ca68 <scols_table_add_line@@SMARTCOLS_2.25+0x4c>
    ca5c:	mov	w8, #0xffffffea            	// #-22
    ca60:	stur	w8, [x29, #-4]
    ca64:	b	cb4c <scols_table_add_line@@SMARTCOLS_2.25+0x130>
    ca68:	ldur	x8, [x29, #-16]
    ca6c:	ldr	x8, [x8, #16]
    ca70:	ldr	x9, [sp, #24]
    ca74:	ldr	x9, [x9, #40]
    ca78:	cmp	x8, x9
    ca7c:	b.ls	caa8 <scols_table_add_line@@SMARTCOLS_2.25+0x8c>  // b.plast
    ca80:	ldr	x0, [sp, #24]
    ca84:	ldur	x8, [x29, #-16]
    ca88:	ldr	x1, [x8, #16]
    ca8c:	bl	7830 <scols_line_alloc_cells@plt>
    ca90:	str	w0, [sp, #20]
    ca94:	ldr	w9, [sp, #20]
    ca98:	cbz	w9, caa8 <scols_table_add_line@@SMARTCOLS_2.25+0x8c>
    ca9c:	ldr	w8, [sp, #20]
    caa0:	stur	w8, [x29, #-4]
    caa4:	b	cb4c <scols_table_add_line@@SMARTCOLS_2.25+0x130>
    caa8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    caac:	ldr	x8, [x8, #4024]
    cab0:	ldr	w9, [x8]
    cab4:	mov	w10, #0x10                  	// #16
    cab8:	and	w9, w10, w9
    cabc:	cbz	w9, cb14 <scols_table_add_line@@SMARTCOLS_2.25+0xf8>
    cac0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    cac4:	ldr	x8, [x8, #4016]
    cac8:	ldr	x0, [x8]
    cacc:	str	x0, [sp, #8]
    cad0:	bl	7880 <getpid@plt>
    cad4:	ldr	x8, [sp, #8]
    cad8:	str	w0, [sp, #4]
    cadc:	mov	x0, x8
    cae0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    cae4:	add	x1, x1, #0x933
    cae8:	ldr	w2, [sp, #4]
    caec:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    caf0:	add	x3, x3, #0x941
    caf4:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    caf8:	add	x4, x4, #0x9de
    cafc:	bl	8380 <fprintf@plt>
    cb00:	ldur	x8, [x29, #-16]
    cb04:	mov	x0, x8
    cb08:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    cb0c:	add	x1, x1, #0xaf1
    cb10:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    cb14:	ldr	x8, [sp, #24]
    cb18:	add	x0, x8, #0x30
    cb1c:	ldur	x8, [x29, #-16]
    cb20:	add	x1, x8, #0x70
    cb24:	bl	bf64 <scols_table_add_column@@SMARTCOLS_2.25+0x1c8>
    cb28:	ldur	x8, [x29, #-16]
    cb2c:	ldr	x9, [x8, #32]
    cb30:	add	x10, x9, #0x1
    cb34:	str	x10, [x8, #32]
    cb38:	ldr	x8, [sp, #24]
    cb3c:	str	x9, [x8, #8]
    cb40:	ldr	x0, [sp, #24]
    cb44:	bl	7e90 <scols_ref_line@plt>
    cb48:	stur	wzr, [x29, #-4]
    cb4c:	ldur	w0, [x29, #-4]
    cb50:	ldp	x29, x30, [sp, #48]
    cb54:	add	sp, sp, #0x40
    cb58:	ret

000000000000cb5c <scols_table_remove_line@@SMARTCOLS_2.25>:
    cb5c:	sub	sp, sp, #0x40
    cb60:	stp	x29, x30, [sp, #48]
    cb64:	add	x29, sp, #0x30
    cb68:	stur	x0, [x29, #-16]
    cb6c:	str	x1, [sp, #24]
    cb70:	ldur	x8, [x29, #-16]
    cb74:	cbz	x8, cb80 <scols_table_remove_line@@SMARTCOLS_2.25+0x24>
    cb78:	ldr	x8, [sp, #24]
    cb7c:	cbnz	x8, cb8c <scols_table_remove_line@@SMARTCOLS_2.25+0x30>
    cb80:	mov	w8, #0xffffffea            	// #-22
    cb84:	stur	w8, [x29, #-4]
    cb88:	b	cc20 <scols_table_remove_line@@SMARTCOLS_2.25+0xc4>
    cb8c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    cb90:	ldr	x8, [x8, #4024]
    cb94:	ldr	w9, [x8]
    cb98:	mov	w10, #0x10                  	// #16
    cb9c:	and	w9, w10, w9
    cba0:	cbz	w9, cbf8 <scols_table_remove_line@@SMARTCOLS_2.25+0x9c>
    cba4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    cba8:	ldr	x8, [x8, #4016]
    cbac:	ldr	x0, [x8]
    cbb0:	str	x0, [sp, #16]
    cbb4:	bl	7880 <getpid@plt>
    cbb8:	ldr	x8, [sp, #16]
    cbbc:	str	w0, [sp, #12]
    cbc0:	mov	x0, x8
    cbc4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    cbc8:	add	x1, x1, #0x933
    cbcc:	ldr	w2, [sp, #12]
    cbd0:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    cbd4:	add	x3, x3, #0x941
    cbd8:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    cbdc:	add	x4, x4, #0x9de
    cbe0:	bl	8380 <fprintf@plt>
    cbe4:	ldur	x8, [x29, #-16]
    cbe8:	mov	x0, x8
    cbec:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    cbf0:	add	x1, x1, #0xafa
    cbf4:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    cbf8:	ldr	x8, [sp, #24]
    cbfc:	add	x0, x8, #0x30
    cc00:	bl	c1d4 <scols_table_remove_column@@SMARTCOLS_2.25+0x110>
    cc04:	ldur	x8, [x29, #-16]
    cc08:	ldr	x9, [x8, #32]
    cc0c:	subs	x9, x9, #0x1
    cc10:	str	x9, [x8, #32]
    cc14:	ldr	x0, [sp, #24]
    cc18:	bl	7af0 <scols_unref_line@plt>
    cc1c:	stur	wzr, [x29, #-4]
    cc20:	ldur	w0, [x29, #-4]
    cc24:	ldp	x29, x30, [sp, #48]
    cc28:	add	sp, sp, #0x40
    cc2c:	ret

000000000000cc30 <scols_table_new_line@@SMARTCOLS_2.25>:
    cc30:	sub	sp, sp, #0x30
    cc34:	stp	x29, x30, [sp, #32]
    cc38:	add	x29, sp, #0x20
    cc3c:	str	x0, [sp, #16]
    cc40:	str	x1, [sp, #8]
    cc44:	ldr	x8, [sp, #16]
    cc48:	cbnz	x8, cc58 <scols_table_new_line@@SMARTCOLS_2.25+0x28>
    cc4c:	mov	x8, xzr
    cc50:	stur	x8, [x29, #-8]
    cc54:	b	ccc0 <scols_table_new_line@@SMARTCOLS_2.25+0x90>
    cc58:	bl	7660 <scols_new_line@plt>
    cc5c:	str	x0, [sp]
    cc60:	ldr	x8, [sp]
    cc64:	cbnz	x8, cc74 <scols_table_new_line@@SMARTCOLS_2.25+0x44>
    cc68:	mov	x8, xzr
    cc6c:	stur	x8, [x29, #-8]
    cc70:	b	ccc0 <scols_table_new_line@@SMARTCOLS_2.25+0x90>
    cc74:	ldr	x0, [sp, #16]
    cc78:	ldr	x1, [sp]
    cc7c:	bl	81d0 <scols_table_add_line@plt>
    cc80:	cbz	w0, cc88 <scols_table_new_line@@SMARTCOLS_2.25+0x58>
    cc84:	b	ccb0 <scols_table_new_line@@SMARTCOLS_2.25+0x80>
    cc88:	ldr	x8, [sp, #8]
    cc8c:	cbz	x8, cc9c <scols_table_new_line@@SMARTCOLS_2.25+0x6c>
    cc90:	ldr	x0, [sp, #8]
    cc94:	ldr	x1, [sp]
    cc98:	bl	8060 <scols_line_add_child@plt>
    cc9c:	ldr	x0, [sp]
    cca0:	bl	7af0 <scols_unref_line@plt>
    cca4:	ldr	x8, [sp]
    cca8:	stur	x8, [x29, #-8]
    ccac:	b	ccc0 <scols_table_new_line@@SMARTCOLS_2.25+0x90>
    ccb0:	ldr	x0, [sp]
    ccb4:	bl	7af0 <scols_unref_line@plt>
    ccb8:	mov	x8, xzr
    ccbc:	stur	x8, [x29, #-8]
    ccc0:	ldur	x0, [x29, #-8]
    ccc4:	ldp	x29, x30, [sp, #32]
    ccc8:	add	sp, sp, #0x30
    cccc:	ret

000000000000ccd0 <scols_table_get_line@@SMARTCOLS_2.25>:
    ccd0:	sub	sp, sp, #0x50
    ccd4:	stp	x29, x30, [sp, #64]
    ccd8:	add	x29, sp, #0x40
    ccdc:	stur	x0, [x29, #-16]
    cce0:	stur	x1, [x29, #-24]
    cce4:	ldur	x8, [x29, #-16]
    cce8:	cbnz	x8, ccf8 <scols_table_get_line@@SMARTCOLS_2.25+0x28>
    ccec:	mov	x8, xzr
    ccf0:	stur	x8, [x29, #-8]
    ccf4:	b	cd68 <scols_table_get_line@@SMARTCOLS_2.25+0x98>
    ccf8:	ldur	x8, [x29, #-24]
    ccfc:	ldur	x9, [x29, #-16]
    cd00:	ldr	x9, [x9, #32]
    cd04:	cmp	x8, x9
    cd08:	b.cc	cd18 <scols_table_get_line@@SMARTCOLS_2.25+0x48>  // b.lo, b.ul, b.last
    cd0c:	mov	x8, xzr
    cd10:	stur	x8, [x29, #-8]
    cd14:	b	cd68 <scols_table_get_line@@SMARTCOLS_2.25+0x98>
    cd18:	add	x0, sp, #0x10
    cd1c:	mov	w8, wzr
    cd20:	mov	w1, w8
    cd24:	bl	75f0 <scols_reset_iter@plt>
    cd28:	ldur	x0, [x29, #-16]
    cd2c:	add	x1, sp, #0x10
    cd30:	add	x2, sp, #0x8
    cd34:	bl	7fa0 <scols_table_next_line@plt>
    cd38:	cbnz	w0, cd60 <scols_table_get_line@@SMARTCOLS_2.25+0x90>
    cd3c:	ldr	x8, [sp, #8]
    cd40:	ldr	x8, [x8, #8]
    cd44:	ldur	x9, [x29, #-24]
    cd48:	cmp	x8, x9
    cd4c:	b.ne	cd5c <scols_table_get_line@@SMARTCOLS_2.25+0x8c>  // b.any
    cd50:	ldr	x8, [sp, #8]
    cd54:	stur	x8, [x29, #-8]
    cd58:	b	cd68 <scols_table_get_line@@SMARTCOLS_2.25+0x98>
    cd5c:	b	cd28 <scols_table_get_line@@SMARTCOLS_2.25+0x58>
    cd60:	mov	x8, xzr
    cd64:	stur	x8, [x29, #-8]
    cd68:	ldur	x0, [x29, #-8]
    cd6c:	ldp	x29, x30, [sp, #64]
    cd70:	add	sp, sp, #0x50
    cd74:	ret

000000000000cd78 <scols_copy_table@@SMARTCOLS_2.25>:
    cd78:	sub	sp, sp, #0x70
    cd7c:	stp	x29, x30, [sp, #96]
    cd80:	add	x29, sp, #0x60
    cd84:	stur	x0, [x29, #-16]
    cd88:	ldur	x8, [x29, #-16]
    cd8c:	cbnz	x8, cd9c <scols_copy_table@@SMARTCOLS_2.25+0x24>
    cd90:	mov	x8, xzr
    cd94:	stur	x8, [x29, #-8]
    cd98:	b	cf78 <scols_copy_table@@SMARTCOLS_2.25+0x200>
    cd9c:	bl	7b70 <scols_new_table@plt>
    cda0:	stur	x0, [x29, #-24]
    cda4:	ldur	x8, [x29, #-24]
    cda8:	cbnz	x8, cdb8 <scols_copy_table@@SMARTCOLS_2.25+0x40>
    cdac:	mov	x8, xzr
    cdb0:	stur	x8, [x29, #-8]
    cdb4:	b	cf78 <scols_copy_table@@SMARTCOLS_2.25+0x200>
    cdb8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    cdbc:	ldr	x8, [x8, #4024]
    cdc0:	ldr	w9, [x8]
    cdc4:	mov	w10, #0x10                  	// #16
    cdc8:	and	w9, w10, w9
    cdcc:	cbz	w9, ce24 <scols_copy_table@@SMARTCOLS_2.25+0xac>
    cdd0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    cdd4:	ldr	x8, [x8, #4016]
    cdd8:	ldr	x0, [x8]
    cddc:	str	x0, [sp, #8]
    cde0:	bl	7880 <getpid@plt>
    cde4:	ldr	x8, [sp, #8]
    cde8:	str	w0, [sp, #4]
    cdec:	mov	x0, x8
    cdf0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    cdf4:	add	x1, x1, #0x933
    cdf8:	ldr	w2, [sp, #4]
    cdfc:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ce00:	add	x3, x3, #0x941
    ce04:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ce08:	add	x4, x4, #0x9de
    ce0c:	bl	8380 <fprintf@plt>
    ce10:	ldur	x8, [x29, #-16]
    ce14:	mov	x0, x8
    ce18:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ce1c:	add	x1, x1, #0x953
    ce20:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    ce24:	ldur	x8, [x29, #-16]
    ce28:	ldr	x8, [x8, #176]
    ce2c:	cbz	x8, ce40 <scols_copy_table@@SMARTCOLS_2.25+0xc8>
    ce30:	ldur	x0, [x29, #-24]
    ce34:	ldur	x8, [x29, #-16]
    ce38:	ldr	x1, [x8, #176]
    ce3c:	bl	7ca0 <scols_table_set_symbols@plt>
    ce40:	add	x0, sp, #0x20
    ce44:	mov	w8, wzr
    ce48:	mov	w1, w8
    ce4c:	bl	75f0 <scols_reset_iter@plt>
    ce50:	ldur	x0, [x29, #-16]
    ce54:	add	x1, sp, #0x20
    ce58:	sub	x2, x29, #0x28
    ce5c:	bl	80e0 <scols_table_next_column@plt>
    ce60:	cbnz	w0, ce9c <scols_copy_table@@SMARTCOLS_2.25+0x124>
    ce64:	ldur	x0, [x29, #-40]
    ce68:	bl	7f90 <scols_copy_column@plt>
    ce6c:	stur	x0, [x29, #-40]
    ce70:	ldur	x8, [x29, #-40]
    ce74:	cbnz	x8, ce7c <scols_copy_table@@SMARTCOLS_2.25+0x104>
    ce78:	b	cf68 <scols_copy_table@@SMARTCOLS_2.25+0x1f0>
    ce7c:	ldur	x0, [x29, #-24]
    ce80:	ldur	x1, [x29, #-40]
    ce84:	bl	7620 <scols_table_add_column@plt>
    ce88:	cbz	w0, ce90 <scols_copy_table@@SMARTCOLS_2.25+0x118>
    ce8c:	b	cf68 <scols_copy_table@@SMARTCOLS_2.25+0x1f0>
    ce90:	ldur	x0, [x29, #-40]
    ce94:	bl	82f0 <scols_unref_column@plt>
    ce98:	b	ce50 <scols_copy_table@@SMARTCOLS_2.25+0xd8>
    ce9c:	add	x0, sp, #0x20
    cea0:	mov	w8, wzr
    cea4:	mov	w1, w8
    cea8:	bl	75f0 <scols_reset_iter@plt>
    ceac:	ldur	x0, [x29, #-16]
    ceb0:	add	x1, sp, #0x20
    ceb4:	sub	x2, x29, #0x20
    ceb8:	bl	7fa0 <scols_table_next_line@plt>
    cebc:	cbnz	w0, cf30 <scols_copy_table@@SMARTCOLS_2.25+0x1b8>
    cec0:	ldur	x0, [x29, #-32]
    cec4:	bl	7940 <scols_copy_line@plt>
    cec8:	str	x0, [sp, #24]
    cecc:	ldr	x8, [sp, #24]
    ced0:	cbnz	x8, ced8 <scols_copy_table@@SMARTCOLS_2.25+0x160>
    ced4:	b	cf68 <scols_copy_table@@SMARTCOLS_2.25+0x1f0>
    ced8:	ldur	x0, [x29, #-24]
    cedc:	ldr	x1, [sp, #24]
    cee0:	bl	81d0 <scols_table_add_line@plt>
    cee4:	cbz	w0, ceec <scols_copy_table@@SMARTCOLS_2.25+0x174>
    cee8:	b	cf68 <scols_copy_table@@SMARTCOLS_2.25+0x1f0>
    ceec:	ldur	x8, [x29, #-32]
    cef0:	ldr	x8, [x8, #112]
    cef4:	cbz	x8, cf24 <scols_copy_table@@SMARTCOLS_2.25+0x1ac>
    cef8:	ldur	x0, [x29, #-24]
    cefc:	ldur	x8, [x29, #-32]
    cf00:	ldr	x8, [x8, #112]
    cf04:	ldr	x1, [x8, #8]
    cf08:	bl	7980 <scols_table_get_line@plt>
    cf0c:	str	x0, [sp, #16]
    cf10:	ldr	x8, [sp, #16]
    cf14:	cbz	x8, cf24 <scols_copy_table@@SMARTCOLS_2.25+0x1ac>
    cf18:	ldr	x0, [sp, #16]
    cf1c:	ldr	x1, [sp, #24]
    cf20:	bl	8060 <scols_line_add_child@plt>
    cf24:	ldr	x0, [sp, #24]
    cf28:	bl	7af0 <scols_unref_line@plt>
    cf2c:	b	ceac <scols_copy_table@@SMARTCOLS_2.25+0x134>
    cf30:	ldur	x0, [x29, #-24]
    cf34:	ldur	x8, [x29, #-16]
    cf38:	ldr	x1, [x8, #80]
    cf3c:	bl	7fc0 <scols_table_set_column_separator@plt>
    cf40:	cbnz	w0, cf58 <scols_copy_table@@SMARTCOLS_2.25+0x1e0>
    cf44:	ldur	x0, [x29, #-24]
    cf48:	ldur	x8, [x29, #-16]
    cf4c:	ldr	x1, [x8, #88]
    cf50:	bl	8130 <scols_table_set_line_separator@plt>
    cf54:	cbz	w0, cf5c <scols_copy_table@@SMARTCOLS_2.25+0x1e4>
    cf58:	b	cf68 <scols_copy_table@@SMARTCOLS_2.25+0x1f0>
    cf5c:	ldur	x8, [x29, #-24]
    cf60:	stur	x8, [x29, #-8]
    cf64:	b	cf78 <scols_copy_table@@SMARTCOLS_2.25+0x200>
    cf68:	ldur	x0, [x29, #-24]
    cf6c:	bl	7fb0 <scols_unref_table@plt>
    cf70:	mov	x8, xzr
    cf74:	stur	x8, [x29, #-8]
    cf78:	ldur	x0, [x29, #-8]
    cf7c:	ldp	x29, x30, [sp, #96]
    cf80:	add	sp, sp, #0x70
    cf84:	ret

000000000000cf88 <scols_table_set_symbols@@SMARTCOLS_2.25>:
    cf88:	sub	sp, sp, #0x50
    cf8c:	stp	x29, x30, [sp, #64]
    cf90:	add	x29, sp, #0x40
    cf94:	stur	x0, [x29, #-16]
    cf98:	stur	x1, [x29, #-24]
    cf9c:	ldur	x8, [x29, #-16]
    cfa0:	cbnz	x8, cfb0 <scols_table_set_symbols@@SMARTCOLS_2.25+0x28>
    cfa4:	mov	w8, #0xffffffea            	// #-22
    cfa8:	stur	w8, [x29, #-4]
    cfac:	b	d0cc <scols_table_set_symbols@@SMARTCOLS_2.25+0x144>
    cfb0:	ldur	x8, [x29, #-16]
    cfb4:	ldr	x8, [x8, #176]
    cfb8:	cbz	x8, d040 <scols_table_set_symbols@@SMARTCOLS_2.25+0xb8>
    cfbc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    cfc0:	ldr	x8, [x8, #4024]
    cfc4:	ldr	w9, [x8]
    cfc8:	mov	w10, #0x10                  	// #16
    cfcc:	and	w9, w10, w9
    cfd0:	cbz	w9, d028 <scols_table_set_symbols@@SMARTCOLS_2.25+0xa0>
    cfd4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    cfd8:	ldr	x8, [x8, #4016]
    cfdc:	ldr	x0, [x8]
    cfe0:	str	x0, [sp, #32]
    cfe4:	bl	7880 <getpid@plt>
    cfe8:	ldr	x8, [sp, #32]
    cfec:	str	w0, [sp, #28]
    cff0:	mov	x0, x8
    cff4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    cff8:	add	x1, x1, #0x933
    cffc:	ldr	w2, [sp, #28]
    d000:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d004:	add	x3, x3, #0x941
    d008:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d00c:	add	x4, x4, #0x9de
    d010:	bl	8380 <fprintf@plt>
    d014:	ldur	x8, [x29, #-16]
    d018:	mov	x0, x8
    d01c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d020:	add	x1, x1, #0xb8f
    d024:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    d028:	ldur	x8, [x29, #-16]
    d02c:	ldr	x0, [x8, #176]
    d030:	bl	7560 <scols_unref_symbols@plt>
    d034:	ldur	x8, [x29, #-16]
    d038:	mov	x9, xzr
    d03c:	str	x9, [x8, #176]
    d040:	ldur	x8, [x29, #-24]
    d044:	cbz	x8, d0c8 <scols_table_set_symbols@@SMARTCOLS_2.25+0x140>
    d048:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    d04c:	ldr	x8, [x8, #4024]
    d050:	ldr	w9, [x8]
    d054:	mov	w10, #0x10                  	// #16
    d058:	and	w9, w10, w9
    d05c:	cbz	w9, d0b4 <scols_table_set_symbols@@SMARTCOLS_2.25+0x12c>
    d060:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    d064:	ldr	x8, [x8, #4016]
    d068:	ldr	x0, [x8]
    d06c:	str	x0, [sp, #16]
    d070:	bl	7880 <getpid@plt>
    d074:	ldr	x8, [sp, #16]
    d078:	str	w0, [sp, #12]
    d07c:	mov	x0, x8
    d080:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d084:	add	x1, x1, #0x933
    d088:	ldr	w2, [sp, #12]
    d08c:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d090:	add	x3, x3, #0x941
    d094:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d098:	add	x4, x4, #0x9de
    d09c:	bl	8380 <fprintf@plt>
    d0a0:	ldur	x8, [x29, #-16]
    d0a4:	mov	x0, x8
    d0a8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d0ac:	add	x1, x1, #0xba8
    d0b0:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    d0b4:	ldur	x8, [x29, #-24]
    d0b8:	ldur	x9, [x29, #-16]
    d0bc:	str	x8, [x9, #176]
    d0c0:	ldur	x0, [x29, #-24]
    d0c4:	bl	7900 <scols_ref_symbols@plt>
    d0c8:	stur	wzr, [x29, #-4]
    d0cc:	ldur	w0, [x29, #-4]
    d0d0:	ldp	x29, x30, [sp, #64]
    d0d4:	add	sp, sp, #0x50
    d0d8:	ret

000000000000d0dc <scols_table_set_column_separator@@SMARTCOLS_2.25>:
    d0dc:	sub	sp, sp, #0x20
    d0e0:	stp	x29, x30, [sp, #16]
    d0e4:	add	x29, sp, #0x10
    d0e8:	mov	x8, #0x50                  	// #80
    d0ec:	str	x0, [sp, #8]
    d0f0:	str	x1, [sp]
    d0f4:	ldr	x0, [sp, #8]
    d0f8:	ldr	x2, [sp]
    d0fc:	mov	x1, x8
    d100:	bl	bcd4 <scols_table_set_name@@SMARTCOLS_2.27+0x34>
    d104:	ldp	x29, x30, [sp, #16]
    d108:	add	sp, sp, #0x20
    d10c:	ret

000000000000d110 <scols_table_set_line_separator@@SMARTCOLS_2.25>:
    d110:	sub	sp, sp, #0x20
    d114:	stp	x29, x30, [sp, #16]
    d118:	add	x29, sp, #0x10
    d11c:	mov	x8, #0x58                  	// #88
    d120:	str	x0, [sp, #8]
    d124:	str	x1, [sp]
    d128:	ldr	x0, [sp, #8]
    d12c:	ldr	x2, [sp]
    d130:	mov	x1, x8
    d134:	bl	bcd4 <scols_table_set_name@@SMARTCOLS_2.27+0x34>
    d138:	ldp	x29, x30, [sp, #16]
    d13c:	add	sp, sp, #0x20
    d140:	ret

000000000000d144 <scols_table_set_default_symbols@@SMARTCOLS_2.29>:
    d144:	sub	sp, sp, #0x60
    d148:	stp	x29, x30, [sp, #80]
    d14c:	add	x29, sp, #0x50
    d150:	stur	x0, [x29, #-16]
    d154:	ldur	x8, [x29, #-16]
    d158:	cbnz	x8, d168 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x24>
    d15c:	mov	w8, #0xffffffea            	// #-22
    d160:	stur	w8, [x29, #-4]
    d164:	b	d3f4 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x2b0>
    d168:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    d16c:	ldr	x8, [x8, #4024]
    d170:	ldr	w9, [x8]
    d174:	mov	w10, #0x10                  	// #16
    d178:	and	w9, w10, w9
    d17c:	cbz	w9, d1d4 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x90>
    d180:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    d184:	ldr	x8, [x8, #4016]
    d188:	ldr	x0, [x8]
    d18c:	str	x0, [sp, #40]
    d190:	bl	7880 <getpid@plt>
    d194:	ldr	x8, [sp, #40]
    d198:	str	w0, [sp, #36]
    d19c:	mov	x0, x8
    d1a0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d1a4:	add	x1, x1, #0x933
    d1a8:	ldr	w2, [sp, #36]
    d1ac:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d1b0:	add	x3, x3, #0x941
    d1b4:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d1b8:	add	x4, x4, #0x9de
    d1bc:	bl	8380 <fprintf@plt>
    d1c0:	ldur	x8, [x29, #-16]
    d1c4:	mov	x0, x8
    d1c8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d1cc:	add	x1, x1, #0xb17
    d1d0:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    d1d4:	bl	7dc0 <scols_new_symbols@plt>
    d1d8:	stur	x0, [x29, #-24]
    d1dc:	ldur	x8, [x29, #-24]
    d1e0:	cbnz	x8, d1f0 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0xac>
    d1e4:	mov	w8, #0xfffffff4            	// #-12
    d1e8:	stur	w8, [x29, #-4]
    d1ec:	b	d3f4 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x2b0>
    d1f0:	ldur	x0, [x29, #-16]
    d1f4:	bl	7850 <scols_table_is_ascii@plt>
    d1f8:	cbnz	w0, d2dc <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x198>
    d1fc:	mov	w0, #0xe                   	// #14
    d200:	bl	7890 <nl_langinfo@plt>
    d204:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d208:	add	x1, x1, #0xb2f
    d20c:	bl	7d30 <strcmp@plt>
    d210:	cbnz	w0, d2dc <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x198>
    d214:	ldur	x0, [x29, #-24]
    d218:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d21c:	add	x1, x1, #0xb35
    d220:	bl	7490 <scols_symbols_set_branch@plt>
    d224:	ldur	x8, [x29, #-24]
    d228:	mov	x0, x8
    d22c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d230:	add	x1, x1, #0xb3c
    d234:	bl	82e0 <scols_symbols_set_vertical@plt>
    d238:	ldur	x8, [x29, #-24]
    d23c:	mov	x0, x8
    d240:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d244:	add	x1, x1, #0xb41
    d248:	bl	8050 <scols_symbols_set_right@plt>
    d24c:	ldur	x8, [x29, #-24]
    d250:	mov	x0, x8
    d254:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d258:	add	x1, x1, #0xb6d
    d25c:	bl	7840 <scols_symbols_set_group_horizontal@plt>
    d260:	ldur	x8, [x29, #-24]
    d264:	mov	x0, x8
    d268:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d26c:	add	x1, x1, #0xb48
    d270:	bl	78e0 <scols_symbols_set_group_vertical@plt>
    d274:	ldur	x8, [x29, #-24]
    d278:	mov	x0, x8
    d27c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d280:	add	x1, x1, #0xb4c
    d284:	bl	8280 <scols_symbols_set_group_first_member@plt>
    d288:	ldur	x8, [x29, #-24]
    d28c:	mov	x0, x8
    d290:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d294:	add	x1, x1, #0xb56
    d298:	bl	7e60 <scols_symbols_set_group_last_member@plt>
    d29c:	ldur	x8, [x29, #-24]
    d2a0:	mov	x0, x8
    d2a4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d2a8:	add	x1, x1, #0xb60
    d2ac:	bl	7c50 <scols_symbols_set_group_middle_member@plt>
    d2b0:	ldur	x8, [x29, #-24]
    d2b4:	mov	x0, x8
    d2b8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d2bc:	add	x1, x1, #0xb6a
    d2c0:	bl	8070 <scols_symbols_set_group_last_child@plt>
    d2c4:	ldur	x8, [x29, #-24]
    d2c8:	mov	x0, x8
    d2cc:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d2d0:	add	x1, x1, #0xb71
    d2d4:	bl	7bb0 <scols_symbols_set_group_middle_child@plt>
    d2d8:	b	d3a8 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x264>
    d2dc:	ldur	x0, [x29, #-24]
    d2e0:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d2e4:	add	x8, x8, #0xb78
    d2e8:	mov	x1, x8
    d2ec:	str	x8, [sp, #24]
    d2f0:	bl	7490 <scols_symbols_set_branch@plt>
    d2f4:	ldur	x8, [x29, #-24]
    d2f8:	mov	x0, x8
    d2fc:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d300:	add	x1, x1, #0xb7b
    d304:	bl	82e0 <scols_symbols_set_vertical@plt>
    d308:	ldur	x8, [x29, #-24]
    d30c:	mov	x0, x8
    d310:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d314:	add	x8, x8, #0xb7e
    d318:	mov	x1, x8
    d31c:	str	x8, [sp, #16]
    d320:	bl	8050 <scols_symbols_set_right@plt>
    d324:	ldur	x8, [x29, #-24]
    d328:	mov	x0, x8
    d32c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
    d330:	add	x1, x1, #0x6df
    d334:	bl	7840 <scols_symbols_set_group_horizontal@plt>
    d338:	ldur	x8, [x29, #-24]
    d33c:	mov	x0, x8
    d340:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d344:	add	x1, x1, #0xb81
    d348:	bl	78e0 <scols_symbols_set_group_vertical@plt>
    d34c:	ldur	x8, [x29, #-24]
    d350:	mov	x0, x8
    d354:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d358:	add	x1, x1, #0xb83
    d35c:	bl	8280 <scols_symbols_set_group_first_member@plt>
    d360:	ldur	x8, [x29, #-24]
    d364:	mov	x0, x8
    d368:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d36c:	add	x1, x1, #0xb87
    d370:	bl	7e60 <scols_symbols_set_group_last_member@plt>
    d374:	ldur	x8, [x29, #-24]
    d378:	mov	x0, x8
    d37c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d380:	add	x1, x1, #0xb8b
    d384:	bl	7c50 <scols_symbols_set_group_middle_member@plt>
    d388:	ldur	x8, [x29, #-24]
    d38c:	mov	x0, x8
    d390:	ldr	x1, [sp, #16]
    d394:	bl	8070 <scols_symbols_set_group_last_child@plt>
    d398:	ldur	x8, [x29, #-24]
    d39c:	mov	x0, x8
    d3a0:	ldr	x1, [sp, #24]
    d3a4:	bl	7bb0 <scols_symbols_set_group_middle_child@plt>
    d3a8:	ldur	x0, [x29, #-24]
    d3ac:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
    d3b0:	add	x8, x8, #0x40a
    d3b4:	mov	x1, x8
    d3b8:	str	x8, [sp, #8]
    d3bc:	bl	7e10 <scols_symbols_set_title_padding@plt>
    d3c0:	ldur	x8, [x29, #-24]
    d3c4:	mov	x0, x8
    d3c8:	ldr	x1, [sp, #8]
    d3cc:	bl	80b0 <scols_symbols_set_cell_padding@plt>
    d3d0:	ldur	x8, [x29, #-16]
    d3d4:	ldur	x1, [x29, #-24]
    d3d8:	mov	x0, x8
    d3dc:	bl	7ca0 <scols_table_set_symbols@plt>
    d3e0:	stur	w0, [x29, #-28]
    d3e4:	ldur	x0, [x29, #-24]
    d3e8:	bl	7560 <scols_unref_symbols@plt>
    d3ec:	ldur	w9, [x29, #-28]
    d3f0:	stur	w9, [x29, #-4]
    d3f4:	ldur	w0, [x29, #-4]
    d3f8:	ldp	x29, x30, [sp, #80]
    d3fc:	add	sp, sp, #0x60
    d400:	ret

000000000000d404 <scols_table_is_ascii@@SMARTCOLS_2.25>:
    d404:	sub	sp, sp, #0x10
    d408:	str	x0, [sp, #8]
    d40c:	ldr	x8, [sp, #8]
    d410:	ldrh	w9, [x8, #248]
    d414:	and	w9, w9, #0x1
    d418:	and	w0, w9, #0xffff
    d41c:	add	sp, sp, #0x10
    d420:	ret

000000000000d424 <scols_table_get_symbols@@SMARTCOLS_2.29>:
    d424:	sub	sp, sp, #0x10
    d428:	str	x0, [sp, #8]
    d42c:	ldr	x8, [sp, #8]
    d430:	ldr	x0, [x8, #176]
    d434:	add	sp, sp, #0x10
    d438:	ret

000000000000d43c <scols_table_enable_nolinesep@@SMARTCOLS_2.28>:
    d43c:	sub	sp, sp, #0x40
    d440:	stp	x29, x30, [sp, #48]
    d444:	add	x29, sp, #0x30
    d448:	stur	x0, [x29, #-16]
    d44c:	stur	w1, [x29, #-20]
    d450:	ldur	x8, [x29, #-16]
    d454:	cbnz	x8, d464 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x28>
    d458:	mov	w8, #0xffffffea            	// #-22
    d45c:	stur	w8, [x29, #-4]
    d460:	b	d520 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0xe4>
    d464:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    d468:	ldr	x8, [x8, #4024]
    d46c:	ldr	w9, [x8]
    d470:	mov	w10, #0x10                  	// #16
    d474:	and	w9, w10, w9
    d478:	cbz	w9, d4ec <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0xb0>
    d47c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    d480:	ldr	x8, [x8, #4016]
    d484:	ldr	x0, [x8]
    d488:	str	x0, [sp, #16]
    d48c:	bl	7880 <getpid@plt>
    d490:	ldr	x8, [sp, #16]
    d494:	str	w0, [sp, #12]
    d498:	mov	x0, x8
    d49c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d4a0:	add	x1, x1, #0x933
    d4a4:	ldr	w2, [sp, #12]
    d4a8:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d4ac:	add	x3, x3, #0x941
    d4b0:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d4b4:	add	x4, x4, #0x9de
    d4b8:	bl	8380 <fprintf@plt>
    d4bc:	ldur	x8, [x29, #-16]
    d4c0:	ldur	w9, [x29, #-20]
    d4c4:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d4c8:	add	x10, x10, #0xbc2
    d4cc:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d4d0:	add	x11, x11, #0xd19
    d4d4:	cmp	w9, #0x0
    d4d8:	csel	x2, x11, x10, ne  // ne = any
    d4dc:	mov	x0, x8
    d4e0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d4e4:	add	x1, x1, #0xbb4
    d4e8:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    d4ec:	ldur	w8, [x29, #-20]
    d4f0:	mov	w9, wzr
    d4f4:	mov	w10, #0x1                   	// #1
    d4f8:	cmp	w8, #0x0
    d4fc:	csel	w8, w10, w9, ne  // ne = any
    d500:	ldur	x11, [x29, #-16]
    d504:	ldrh	w9, [x11, #248]
    d508:	and	w8, w8, #0x1
    d50c:	lsl	w8, w8, #13
    d510:	and	w9, w9, #0xffffdfff
    d514:	orr	w8, w9, w8
    d518:	strh	w8, [x11, #248]
    d51c:	stur	wzr, [x29, #-4]
    d520:	ldur	w0, [x29, #-4]
    d524:	ldp	x29, x30, [sp, #48]
    d528:	add	sp, sp, #0x40
    d52c:	ret

000000000000d530 <scols_table_is_nolinesep@@SMARTCOLS_2.29>:
    d530:	sub	sp, sp, #0x10
    d534:	str	x0, [sp, #8]
    d538:	ldr	x8, [sp, #8]
    d53c:	ldrh	w9, [x8, #248]
    d540:	mov	w10, #0xd                   	// #13
    d544:	lsr	w9, w9, w10
    d548:	and	w9, w9, #0x1
    d54c:	and	w0, w9, #0xffff
    d550:	add	sp, sp, #0x10
    d554:	ret

000000000000d558 <scols_table_enable_colors@@SMARTCOLS_2.25>:
    d558:	sub	sp, sp, #0x40
    d55c:	stp	x29, x30, [sp, #48]
    d560:	add	x29, sp, #0x30
    d564:	stur	x0, [x29, #-16]
    d568:	stur	w1, [x29, #-20]
    d56c:	ldur	x8, [x29, #-16]
    d570:	cbnz	x8, d580 <scols_table_enable_colors@@SMARTCOLS_2.25+0x28>
    d574:	mov	w8, #0xffffffea            	// #-22
    d578:	stur	w8, [x29, #-4]
    d57c:	b	d630 <scols_table_enable_colors@@SMARTCOLS_2.25+0xd8>
    d580:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    d584:	ldr	x8, [x8, #4024]
    d588:	ldr	w9, [x8]
    d58c:	mov	w10, #0x10                  	// #16
    d590:	and	w9, w10, w9
    d594:	cbz	w9, d608 <scols_table_enable_colors@@SMARTCOLS_2.25+0xb0>
    d598:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    d59c:	ldr	x8, [x8, #4016]
    d5a0:	ldr	x0, [x8]
    d5a4:	str	x0, [sp, #16]
    d5a8:	bl	7880 <getpid@plt>
    d5ac:	ldr	x8, [sp, #16]
    d5b0:	str	w0, [sp, #12]
    d5b4:	mov	x0, x8
    d5b8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d5bc:	add	x1, x1, #0x933
    d5c0:	ldr	w2, [sp, #12]
    d5c4:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d5c8:	add	x3, x3, #0x941
    d5cc:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d5d0:	add	x4, x4, #0x9de
    d5d4:	bl	8380 <fprintf@plt>
    d5d8:	ldur	x8, [x29, #-16]
    d5dc:	ldur	w9, [x29, #-20]
    d5e0:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d5e4:	add	x10, x10, #0xbc2
    d5e8:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d5ec:	add	x11, x11, #0xd19
    d5f0:	cmp	w9, #0x0
    d5f4:	csel	x2, x11, x10, ne  // ne = any
    d5f8:	mov	x0, x8
    d5fc:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d600:	add	x1, x1, #0xbca
    d604:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    d608:	ldur	w8, [x29, #-20]
    d60c:	ldur	x9, [x29, #-16]
    d610:	ldrh	w10, [x9, #248]
    d614:	mov	w11, #0x1                   	// #1
    d618:	and	w8, w8, #0x1
    d61c:	lsl	w8, w8, w11
    d620:	and	w10, w10, #0xfffffffd
    d624:	orr	w8, w10, w8
    d628:	strh	w8, [x9, #248]
    d62c:	stur	wzr, [x29, #-4]
    d630:	ldur	w0, [x29, #-4]
    d634:	ldp	x29, x30, [sp, #48]
    d638:	add	sp, sp, #0x40
    d63c:	ret

000000000000d640 <scols_table_enable_raw@@SMARTCOLS_2.25>:
    d640:	sub	sp, sp, #0x40
    d644:	stp	x29, x30, [sp, #48]
    d648:	add	x29, sp, #0x30
    d64c:	stur	x0, [x29, #-16]
    d650:	stur	w1, [x29, #-20]
    d654:	ldur	x8, [x29, #-16]
    d658:	cbnz	x8, d668 <scols_table_enable_raw@@SMARTCOLS_2.25+0x28>
    d65c:	mov	w8, #0xffffffea            	// #-22
    d660:	stur	w8, [x29, #-4]
    d664:	b	d724 <scols_table_enable_raw@@SMARTCOLS_2.25+0xe4>
    d668:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    d66c:	ldr	x8, [x8, #4024]
    d670:	ldr	w9, [x8]
    d674:	mov	w10, #0x10                  	// #16
    d678:	and	w9, w10, w9
    d67c:	cbz	w9, d6f0 <scols_table_enable_raw@@SMARTCOLS_2.25+0xb0>
    d680:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    d684:	ldr	x8, [x8, #4016]
    d688:	ldr	x0, [x8]
    d68c:	str	x0, [sp, #16]
    d690:	bl	7880 <getpid@plt>
    d694:	ldr	x8, [sp, #16]
    d698:	str	w0, [sp, #12]
    d69c:	mov	x0, x8
    d6a0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d6a4:	add	x1, x1, #0x933
    d6a8:	ldr	w2, [sp, #12]
    d6ac:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d6b0:	add	x3, x3, #0x941
    d6b4:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d6b8:	add	x4, x4, #0x9de
    d6bc:	bl	8380 <fprintf@plt>
    d6c0:	ldur	x8, [x29, #-16]
    d6c4:	ldur	w9, [x29, #-20]
    d6c8:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d6cc:	add	x10, x10, #0xbc2
    d6d0:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d6d4:	add	x11, x11, #0xd19
    d6d8:	cmp	w9, #0x0
    d6dc:	csel	x2, x11, x10, ne  // ne = any
    d6e0:	mov	x0, x8
    d6e4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d6e8:	add	x1, x1, #0xbd5
    d6ec:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    d6f0:	ldur	w8, [x29, #-20]
    d6f4:	cbz	w8, d708 <scols_table_enable_raw@@SMARTCOLS_2.25+0xc8>
    d6f8:	ldur	x8, [x29, #-16]
    d6fc:	mov	w9, #0x1                   	// #1
    d700:	str	w9, [x8, #224]
    d704:	b	d720 <scols_table_enable_raw@@SMARTCOLS_2.25+0xe0>
    d708:	ldur	x8, [x29, #-16]
    d70c:	ldr	w9, [x8, #224]
    d710:	cmp	w9, #0x1
    d714:	b.ne	d720 <scols_table_enable_raw@@SMARTCOLS_2.25+0xe0>  // b.any
    d718:	ldur	x8, [x29, #-16]
    d71c:	str	wzr, [x8, #224]
    d720:	stur	wzr, [x29, #-4]
    d724:	ldur	w0, [x29, #-4]
    d728:	ldp	x29, x30, [sp, #48]
    d72c:	add	sp, sp, #0x40
    d730:	ret

000000000000d734 <scols_table_enable_json@@SMARTCOLS_2.27>:
    d734:	sub	sp, sp, #0x40
    d738:	stp	x29, x30, [sp, #48]
    d73c:	add	x29, sp, #0x30
    d740:	stur	x0, [x29, #-16]
    d744:	stur	w1, [x29, #-20]
    d748:	ldur	x8, [x29, #-16]
    d74c:	cbnz	x8, d75c <scols_table_enable_json@@SMARTCOLS_2.27+0x28>
    d750:	mov	w8, #0xffffffea            	// #-22
    d754:	stur	w8, [x29, #-4]
    d758:	b	d818 <scols_table_enable_json@@SMARTCOLS_2.27+0xe4>
    d75c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    d760:	ldr	x8, [x8, #4024]
    d764:	ldr	w9, [x8]
    d768:	mov	w10, #0x10                  	// #16
    d76c:	and	w9, w10, w9
    d770:	cbz	w9, d7e4 <scols_table_enable_json@@SMARTCOLS_2.27+0xb0>
    d774:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    d778:	ldr	x8, [x8, #4016]
    d77c:	ldr	x0, [x8]
    d780:	str	x0, [sp, #16]
    d784:	bl	7880 <getpid@plt>
    d788:	ldr	x8, [sp, #16]
    d78c:	str	w0, [sp, #12]
    d790:	mov	x0, x8
    d794:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d798:	add	x1, x1, #0x933
    d79c:	ldr	w2, [sp, #12]
    d7a0:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d7a4:	add	x3, x3, #0x941
    d7a8:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d7ac:	add	x4, x4, #0x9de
    d7b0:	bl	8380 <fprintf@plt>
    d7b4:	ldur	x8, [x29, #-16]
    d7b8:	ldur	w9, [x29, #-20]
    d7bc:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d7c0:	add	x10, x10, #0xbc2
    d7c4:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d7c8:	add	x11, x11, #0xd19
    d7cc:	cmp	w9, #0x0
    d7d0:	csel	x2, x11, x10, ne  // ne = any
    d7d4:	mov	x0, x8
    d7d8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d7dc:	add	x1, x1, #0xbdd
    d7e0:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    d7e4:	ldur	w8, [x29, #-20]
    d7e8:	cbz	w8, d7fc <scols_table_enable_json@@SMARTCOLS_2.27+0xc8>
    d7ec:	ldur	x8, [x29, #-16]
    d7f0:	mov	w9, #0x3                   	// #3
    d7f4:	str	w9, [x8, #224]
    d7f8:	b	d814 <scols_table_enable_json@@SMARTCOLS_2.27+0xe0>
    d7fc:	ldur	x8, [x29, #-16]
    d800:	ldr	w9, [x8, #224]
    d804:	cmp	w9, #0x3
    d808:	b.ne	d814 <scols_table_enable_json@@SMARTCOLS_2.27+0xe0>  // b.any
    d80c:	ldur	x8, [x29, #-16]
    d810:	str	wzr, [x8, #224]
    d814:	stur	wzr, [x29, #-4]
    d818:	ldur	w0, [x29, #-4]
    d81c:	ldp	x29, x30, [sp, #48]
    d820:	add	sp, sp, #0x40
    d824:	ret

000000000000d828 <scols_table_enable_export@@SMARTCOLS_2.25>:
    d828:	sub	sp, sp, #0x40
    d82c:	stp	x29, x30, [sp, #48]
    d830:	add	x29, sp, #0x30
    d834:	stur	x0, [x29, #-16]
    d838:	stur	w1, [x29, #-20]
    d83c:	ldur	x8, [x29, #-16]
    d840:	cbnz	x8, d850 <scols_table_enable_export@@SMARTCOLS_2.25+0x28>
    d844:	mov	w8, #0xffffffea            	// #-22
    d848:	stur	w8, [x29, #-4]
    d84c:	b	d90c <scols_table_enable_export@@SMARTCOLS_2.25+0xe4>
    d850:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    d854:	ldr	x8, [x8, #4024]
    d858:	ldr	w9, [x8]
    d85c:	mov	w10, #0x10                  	// #16
    d860:	and	w9, w10, w9
    d864:	cbz	w9, d8d8 <scols_table_enable_export@@SMARTCOLS_2.25+0xb0>
    d868:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    d86c:	ldr	x8, [x8, #4016]
    d870:	ldr	x0, [x8]
    d874:	str	x0, [sp, #16]
    d878:	bl	7880 <getpid@plt>
    d87c:	ldr	x8, [sp, #16]
    d880:	str	w0, [sp, #12]
    d884:	mov	x0, x8
    d888:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d88c:	add	x1, x1, #0x933
    d890:	ldr	w2, [sp, #12]
    d894:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d898:	add	x3, x3, #0x941
    d89c:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d8a0:	add	x4, x4, #0x9de
    d8a4:	bl	8380 <fprintf@plt>
    d8a8:	ldur	x8, [x29, #-16]
    d8ac:	ldur	w9, [x29, #-20]
    d8b0:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d8b4:	add	x10, x10, #0xbc2
    d8b8:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d8bc:	add	x11, x11, #0xd19
    d8c0:	cmp	w9, #0x0
    d8c4:	csel	x2, x11, x10, ne  // ne = any
    d8c8:	mov	x0, x8
    d8cc:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d8d0:	add	x1, x1, #0xbe6
    d8d4:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    d8d8:	ldur	w8, [x29, #-20]
    d8dc:	cbz	w8, d8f0 <scols_table_enable_export@@SMARTCOLS_2.25+0xc8>
    d8e0:	ldur	x8, [x29, #-16]
    d8e4:	mov	w9, #0x2                   	// #2
    d8e8:	str	w9, [x8, #224]
    d8ec:	b	d908 <scols_table_enable_export@@SMARTCOLS_2.25+0xe0>
    d8f0:	ldur	x8, [x29, #-16]
    d8f4:	ldr	w9, [x8, #224]
    d8f8:	cmp	w9, #0x2
    d8fc:	b.ne	d908 <scols_table_enable_export@@SMARTCOLS_2.25+0xe0>  // b.any
    d900:	ldur	x8, [x29, #-16]
    d904:	str	wzr, [x8, #224]
    d908:	stur	wzr, [x29, #-4]
    d90c:	ldur	w0, [x29, #-4]
    d910:	ldp	x29, x30, [sp, #48]
    d914:	add	sp, sp, #0x40
    d918:	ret

000000000000d91c <scols_table_enable_ascii@@SMARTCOLS_2.25>:
    d91c:	sub	sp, sp, #0x40
    d920:	stp	x29, x30, [sp, #48]
    d924:	add	x29, sp, #0x30
    d928:	stur	x0, [x29, #-16]
    d92c:	stur	w1, [x29, #-20]
    d930:	ldur	x8, [x29, #-16]
    d934:	cbnz	x8, d944 <scols_table_enable_ascii@@SMARTCOLS_2.25+0x28>
    d938:	mov	w8, #0xffffffea            	// #-22
    d93c:	stur	w8, [x29, #-4]
    d940:	b	d9fc <scols_table_enable_ascii@@SMARTCOLS_2.25+0xe0>
    d944:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    d948:	ldr	x8, [x8, #4024]
    d94c:	ldr	w9, [x8]
    d950:	mov	w10, #0x10                  	// #16
    d954:	and	w9, w10, w9
    d958:	cbz	w9, d9cc <scols_table_enable_ascii@@SMARTCOLS_2.25+0xb0>
    d95c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    d960:	ldr	x8, [x8, #4016]
    d964:	ldr	x0, [x8]
    d968:	str	x0, [sp, #16]
    d96c:	bl	7880 <getpid@plt>
    d970:	ldr	x8, [sp, #16]
    d974:	str	w0, [sp, #12]
    d978:	mov	x0, x8
    d97c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d980:	add	x1, x1, #0x933
    d984:	ldr	w2, [sp, #12]
    d988:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d98c:	add	x3, x3, #0x941
    d990:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d994:	add	x4, x4, #0x9de
    d998:	bl	8380 <fprintf@plt>
    d99c:	ldur	x8, [x29, #-16]
    d9a0:	ldur	w9, [x29, #-20]
    d9a4:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d9a8:	add	x10, x10, #0xbc2
    d9ac:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d9b0:	add	x11, x11, #0xd19
    d9b4:	cmp	w9, #0x0
    d9b8:	csel	x2, x11, x10, ne  // ne = any
    d9bc:	mov	x0, x8
    d9c0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    d9c4:	add	x1, x1, #0xbf1
    d9c8:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    d9cc:	ldur	w8, [x29, #-20]
    d9d0:	mov	w9, wzr
    d9d4:	mov	w10, #0x1                   	// #1
    d9d8:	cmp	w8, #0x0
    d9dc:	csel	w8, w10, w9, ne  // ne = any
    d9e0:	ldur	x11, [x29, #-16]
    d9e4:	ldrh	w9, [x11, #248]
    d9e8:	and	w8, w8, #0x1
    d9ec:	and	w9, w9, #0xfffffffe
    d9f0:	orr	w8, w9, w8
    d9f4:	strh	w8, [x11, #248]
    d9f8:	stur	wzr, [x29, #-4]
    d9fc:	ldur	w0, [x29, #-4]
    da00:	ldp	x29, x30, [sp, #48]
    da04:	add	sp, sp, #0x40
    da08:	ret

000000000000da0c <scols_table_enable_noheadings@@SMARTCOLS_2.25>:
    da0c:	sub	sp, sp, #0x40
    da10:	stp	x29, x30, [sp, #48]
    da14:	add	x29, sp, #0x30
    da18:	stur	x0, [x29, #-16]
    da1c:	stur	w1, [x29, #-20]
    da20:	ldur	x8, [x29, #-16]
    da24:	cbnz	x8, da34 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x28>
    da28:	mov	w8, #0xffffffea            	// #-22
    da2c:	stur	w8, [x29, #-4]
    da30:	b	daf0 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0xe4>
    da34:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    da38:	ldr	x8, [x8, #4024]
    da3c:	ldr	w9, [x8]
    da40:	mov	w10, #0x10                  	// #16
    da44:	and	w9, w10, w9
    da48:	cbz	w9, dabc <scols_table_enable_noheadings@@SMARTCOLS_2.25+0xb0>
    da4c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    da50:	ldr	x8, [x8, #4016]
    da54:	ldr	x0, [x8]
    da58:	str	x0, [sp, #16]
    da5c:	bl	7880 <getpid@plt>
    da60:	ldr	x8, [sp, #16]
    da64:	str	w0, [sp, #12]
    da68:	mov	x0, x8
    da6c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    da70:	add	x1, x1, #0x933
    da74:	ldr	w2, [sp, #12]
    da78:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    da7c:	add	x3, x3, #0x941
    da80:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    da84:	add	x4, x4, #0x9de
    da88:	bl	8380 <fprintf@plt>
    da8c:	ldur	x8, [x29, #-16]
    da90:	ldur	w9, [x29, #-20]
    da94:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    da98:	add	x10, x10, #0xbc2
    da9c:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    daa0:	add	x11, x11, #0xd19
    daa4:	cmp	w9, #0x0
    daa8:	csel	x2, x11, x10, ne  // ne = any
    daac:	mov	x0, x8
    dab0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dab4:	add	x1, x1, #0xbfb
    dab8:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    dabc:	ldur	w8, [x29, #-20]
    dac0:	mov	w9, wzr
    dac4:	mov	w10, #0x1                   	// #1
    dac8:	cmp	w8, #0x0
    dacc:	csel	w8, w10, w9, ne  // ne = any
    dad0:	ldur	x11, [x29, #-16]
    dad4:	ldrh	w9, [x11, #248]
    dad8:	and	w8, w8, #0x1
    dadc:	lsl	w8, w8, #11
    dae0:	and	w9, w9, #0xfffff7ff
    dae4:	orr	w8, w9, w8
    dae8:	strh	w8, [x11, #248]
    daec:	stur	wzr, [x29, #-4]
    daf0:	ldur	w0, [x29, #-4]
    daf4:	ldp	x29, x30, [sp, #48]
    daf8:	add	sp, sp, #0x40
    dafc:	ret

000000000000db00 <scols_table_enable_header_repeat@@SMARTCOLS_2.31>:
    db00:	sub	sp, sp, #0x40
    db04:	stp	x29, x30, [sp, #48]
    db08:	add	x29, sp, #0x30
    db0c:	stur	x0, [x29, #-16]
    db10:	stur	w1, [x29, #-20]
    db14:	ldur	x8, [x29, #-16]
    db18:	cbnz	x8, db28 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x28>
    db1c:	mov	w8, #0xffffffea            	// #-22
    db20:	stur	w8, [x29, #-4]
    db24:	b	dbe4 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0xe4>
    db28:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    db2c:	ldr	x8, [x8, #4024]
    db30:	ldr	w9, [x8]
    db34:	mov	w10, #0x10                  	// #16
    db38:	and	w9, w10, w9
    db3c:	cbz	w9, dbb0 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0xb0>
    db40:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    db44:	ldr	x8, [x8, #4016]
    db48:	ldr	x0, [x8]
    db4c:	str	x0, [sp, #16]
    db50:	bl	7880 <getpid@plt>
    db54:	ldr	x8, [sp, #16]
    db58:	str	w0, [sp, #12]
    db5c:	mov	x0, x8
    db60:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    db64:	add	x1, x1, #0x933
    db68:	ldr	w2, [sp, #12]
    db6c:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    db70:	add	x3, x3, #0x941
    db74:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    db78:	add	x4, x4, #0x9de
    db7c:	bl	8380 <fprintf@plt>
    db80:	ldur	x8, [x29, #-16]
    db84:	ldur	w9, [x29, #-20]
    db88:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    db8c:	add	x10, x10, #0xbc2
    db90:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    db94:	add	x11, x11, #0xd19
    db98:	cmp	w9, #0x0
    db9c:	csel	x2, x11, x10, ne  // ne = any
    dba0:	mov	x0, x8
    dba4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dba8:	add	x1, x1, #0xc09
    dbac:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    dbb0:	ldur	w8, [x29, #-20]
    dbb4:	mov	w9, wzr
    dbb8:	mov	w10, #0x1                   	// #1
    dbbc:	cmp	w8, #0x0
    dbc0:	csel	w8, w10, w9, ne  // ne = any
    dbc4:	ldur	x11, [x29, #-16]
    dbc8:	ldrh	w9, [x11, #248]
    dbcc:	and	w8, w8, #0x1
    dbd0:	lsl	w8, w8, #7
    dbd4:	and	w9, w9, #0xffffff7f
    dbd8:	orr	w8, w9, w8
    dbdc:	strh	w8, [x11, #248]
    dbe0:	stur	wzr, [x29, #-4]
    dbe4:	ldur	w0, [x29, #-4]
    dbe8:	ldp	x29, x30, [sp, #48]
    dbec:	add	sp, sp, #0x40
    dbf0:	ret

000000000000dbf4 <scols_table_enable_maxout@@SMARTCOLS_2.25>:
    dbf4:	sub	sp, sp, #0x40
    dbf8:	stp	x29, x30, [sp, #48]
    dbfc:	add	x29, sp, #0x30
    dc00:	stur	x0, [x29, #-16]
    dc04:	stur	w1, [x29, #-20]
    dc08:	ldur	x8, [x29, #-16]
    dc0c:	cbz	x8, dc2c <scols_table_enable_maxout@@SMARTCOLS_2.25+0x38>
    dc10:	ldur	x8, [x29, #-16]
    dc14:	ldrh	w9, [x8, #248]
    dc18:	mov	w10, #0x6                   	// #6
    dc1c:	lsr	w9, w9, w10
    dc20:	and	w9, w9, #0x1
    dc24:	and	w9, w9, #0xffff
    dc28:	cbz	w9, dc38 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x44>
    dc2c:	mov	w8, #0xffffffea            	// #-22
    dc30:	stur	w8, [x29, #-4]
    dc34:	b	dcf4 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x100>
    dc38:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    dc3c:	ldr	x8, [x8, #4024]
    dc40:	ldr	w9, [x8]
    dc44:	mov	w10, #0x10                  	// #16
    dc48:	and	w9, w10, w9
    dc4c:	cbz	w9, dcc0 <scols_table_enable_maxout@@SMARTCOLS_2.25+0xcc>
    dc50:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    dc54:	ldr	x8, [x8, #4016]
    dc58:	ldr	x0, [x8]
    dc5c:	str	x0, [sp, #16]
    dc60:	bl	7880 <getpid@plt>
    dc64:	ldr	x8, [sp, #16]
    dc68:	str	w0, [sp, #12]
    dc6c:	mov	x0, x8
    dc70:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dc74:	add	x1, x1, #0x933
    dc78:	ldr	w2, [sp, #12]
    dc7c:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dc80:	add	x3, x3, #0x941
    dc84:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dc88:	add	x4, x4, #0x9de
    dc8c:	bl	8380 <fprintf@plt>
    dc90:	ldur	x8, [x29, #-16]
    dc94:	ldur	w9, [x29, #-20]
    dc98:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dc9c:	add	x10, x10, #0xbc2
    dca0:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dca4:	add	x11, x11, #0xd19
    dca8:	cmp	w9, #0x0
    dcac:	csel	x2, x11, x10, ne  // ne = any
    dcb0:	mov	x0, x8
    dcb4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dcb8:	add	x1, x1, #0xc1b
    dcbc:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    dcc0:	ldur	w8, [x29, #-20]
    dcc4:	mov	w9, wzr
    dcc8:	mov	w10, #0x1                   	// #1
    dccc:	cmp	w8, #0x0
    dcd0:	csel	w8, w10, w9, ne  // ne = any
    dcd4:	ldur	x11, [x29, #-16]
    dcd8:	ldrh	w9, [x11, #248]
    dcdc:	and	w8, w8, #0x1
    dce0:	lsl	w8, w8, #5
    dce4:	and	w9, w9, #0xffffffdf
    dce8:	orr	w8, w9, w8
    dcec:	strh	w8, [x11, #248]
    dcf0:	stur	wzr, [x29, #-4]
    dcf4:	ldur	w0, [x29, #-4]
    dcf8:	ldp	x29, x30, [sp, #48]
    dcfc:	add	sp, sp, #0x40
    dd00:	ret

000000000000dd04 <scols_table_enable_minout@@SMARTCOLS_2.35>:
    dd04:	sub	sp, sp, #0x40
    dd08:	stp	x29, x30, [sp, #48]
    dd0c:	add	x29, sp, #0x30
    dd10:	stur	x0, [x29, #-16]
    dd14:	stur	w1, [x29, #-20]
    dd18:	ldur	x8, [x29, #-16]
    dd1c:	cbz	x8, dd3c <scols_table_enable_minout@@SMARTCOLS_2.35+0x38>
    dd20:	ldur	x8, [x29, #-16]
    dd24:	ldrh	w9, [x8, #248]
    dd28:	mov	w10, #0x5                   	// #5
    dd2c:	lsr	w9, w9, w10
    dd30:	and	w9, w9, #0x1
    dd34:	and	w9, w9, #0xffff
    dd38:	cbz	w9, dd48 <scols_table_enable_minout@@SMARTCOLS_2.35+0x44>
    dd3c:	mov	w8, #0xffffffea            	// #-22
    dd40:	stur	w8, [x29, #-4]
    dd44:	b	de04 <scols_table_enable_minout@@SMARTCOLS_2.35+0x100>
    dd48:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    dd4c:	ldr	x8, [x8, #4024]
    dd50:	ldr	w9, [x8]
    dd54:	mov	w10, #0x10                  	// #16
    dd58:	and	w9, w10, w9
    dd5c:	cbz	w9, ddd0 <scols_table_enable_minout@@SMARTCOLS_2.35+0xcc>
    dd60:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    dd64:	ldr	x8, [x8, #4016]
    dd68:	ldr	x0, [x8]
    dd6c:	str	x0, [sp, #16]
    dd70:	bl	7880 <getpid@plt>
    dd74:	ldr	x8, [sp, #16]
    dd78:	str	w0, [sp, #12]
    dd7c:	mov	x0, x8
    dd80:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dd84:	add	x1, x1, #0x933
    dd88:	ldr	w2, [sp, #12]
    dd8c:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dd90:	add	x3, x3, #0x941
    dd94:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dd98:	add	x4, x4, #0x9de
    dd9c:	bl	8380 <fprintf@plt>
    dda0:	ldur	x8, [x29, #-16]
    dda4:	ldur	w9, [x29, #-20]
    dda8:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ddac:	add	x10, x10, #0xbc2
    ddb0:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ddb4:	add	x11, x11, #0xd19
    ddb8:	cmp	w9, #0x0
    ddbc:	csel	x2, x11, x10, ne  // ne = any
    ddc0:	mov	x0, x8
    ddc4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ddc8:	add	x1, x1, #0xc26
    ddcc:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    ddd0:	ldur	w8, [x29, #-20]
    ddd4:	mov	w9, wzr
    ddd8:	mov	w10, #0x1                   	// #1
    dddc:	cmp	w8, #0x0
    dde0:	csel	w8, w10, w9, ne  // ne = any
    dde4:	ldur	x11, [x29, #-16]
    dde8:	ldrh	w9, [x11, #248]
    ddec:	and	w8, w8, #0x1
    ddf0:	lsl	w8, w8, #6
    ddf4:	and	w9, w9, #0xffffffbf
    ddf8:	orr	w8, w9, w8
    ddfc:	strh	w8, [x11, #248]
    de00:	stur	wzr, [x29, #-4]
    de04:	ldur	w0, [x29, #-4]
    de08:	ldp	x29, x30, [sp, #48]
    de0c:	add	sp, sp, #0x40
    de10:	ret

000000000000de14 <scols_table_enable_nowrap@@SMARTCOLS_2.28>:
    de14:	sub	sp, sp, #0x40
    de18:	stp	x29, x30, [sp, #48]
    de1c:	add	x29, sp, #0x30
    de20:	stur	x0, [x29, #-16]
    de24:	stur	w1, [x29, #-20]
    de28:	ldur	x8, [x29, #-16]
    de2c:	cbnz	x8, de3c <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x28>
    de30:	mov	w8, #0xffffffea            	// #-22
    de34:	stur	w8, [x29, #-4]
    de38:	b	def8 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0xe4>
    de3c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    de40:	ldr	x8, [x8, #4024]
    de44:	ldr	w9, [x8]
    de48:	mov	w10, #0x10                  	// #16
    de4c:	and	w9, w10, w9
    de50:	cbz	w9, dec4 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0xb0>
    de54:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    de58:	ldr	x8, [x8, #4016]
    de5c:	ldr	x0, [x8]
    de60:	str	x0, [sp, #16]
    de64:	bl	7880 <getpid@plt>
    de68:	ldr	x8, [sp, #16]
    de6c:	str	w0, [sp, #12]
    de70:	mov	x0, x8
    de74:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    de78:	add	x1, x1, #0x933
    de7c:	ldr	w2, [sp, #12]
    de80:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    de84:	add	x3, x3, #0x941
    de88:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    de8c:	add	x4, x4, #0x9de
    de90:	bl	8380 <fprintf@plt>
    de94:	ldur	x8, [x29, #-16]
    de98:	ldur	w9, [x29, #-20]
    de9c:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dea0:	add	x10, x10, #0xbc2
    dea4:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dea8:	add	x11, x11, #0xd19
    deac:	cmp	w9, #0x0
    deb0:	csel	x2, x11, x10, ne  // ne = any
    deb4:	mov	x0, x8
    deb8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    debc:	add	x1, x1, #0xc31
    dec0:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    dec4:	ldur	w8, [x29, #-20]
    dec8:	mov	w9, wzr
    decc:	mov	w10, #0x1                   	// #1
    ded0:	cmp	w8, #0x0
    ded4:	csel	w8, w10, w9, ne  // ne = any
    ded8:	ldur	x11, [x29, #-16]
    dedc:	ldrh	w9, [x11, #248]
    dee0:	and	w8, w8, #0x1
    dee4:	lsl	w8, w8, #14
    dee8:	and	w9, w9, #0xffffbfff
    deec:	orr	w8, w9, w8
    def0:	strh	w8, [x11, #248]
    def4:	stur	wzr, [x29, #-4]
    def8:	ldur	w0, [x29, #-4]
    defc:	ldp	x29, x30, [sp, #48]
    df00:	add	sp, sp, #0x40
    df04:	ret

000000000000df08 <scols_table_is_nowrap@@SMARTCOLS_2.29>:
    df08:	sub	sp, sp, #0x10
    df0c:	str	x0, [sp, #8]
    df10:	ldr	x8, [sp, #8]
    df14:	ldrh	w9, [x8, #248]
    df18:	mov	w10, #0xe                   	// #14
    df1c:	lsr	w9, w9, w10
    df20:	and	w9, w9, #0x1
    df24:	and	w0, w9, #0xffff
    df28:	add	sp, sp, #0x10
    df2c:	ret

000000000000df30 <scols_table_enable_noencoding@@SMARTCOLS_2.31>:
    df30:	sub	sp, sp, #0x40
    df34:	stp	x29, x30, [sp, #48]
    df38:	add	x29, sp, #0x30
    df3c:	stur	x0, [x29, #-16]
    df40:	stur	w1, [x29, #-20]
    df44:	ldur	x8, [x29, #-16]
    df48:	cbnz	x8, df58 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x28>
    df4c:	mov	w8, #0xffffffea            	// #-22
    df50:	stur	w8, [x29, #-4]
    df54:	b	e014 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0xe4>
    df58:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    df5c:	ldr	x8, [x8, #4024]
    df60:	ldr	w9, [x8]
    df64:	mov	w10, #0x10                  	// #16
    df68:	and	w9, w10, w9
    df6c:	cbz	w9, dfe0 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0xb0>
    df70:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    df74:	ldr	x8, [x8, #4016]
    df78:	ldr	x0, [x8]
    df7c:	str	x0, [sp, #16]
    df80:	bl	7880 <getpid@plt>
    df84:	ldr	x8, [sp, #16]
    df88:	str	w0, [sp, #12]
    df8c:	mov	x0, x8
    df90:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    df94:	add	x1, x1, #0x933
    df98:	ldr	w2, [sp, #12]
    df9c:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dfa0:	add	x3, x3, #0x941
    dfa4:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dfa8:	add	x4, x4, #0x9de
    dfac:	bl	8380 <fprintf@plt>
    dfb0:	ldur	x8, [x29, #-16]
    dfb4:	ldur	w9, [x29, #-20]
    dfb8:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dfbc:	add	x10, x10, #0xbc2
    dfc0:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dfc4:	add	x11, x11, #0xd19
    dfc8:	cmp	w9, #0x0
    dfcc:	csel	x2, x11, x10, ne  // ne = any
    dfd0:	mov	x0, x8
    dfd4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    dfd8:	add	x1, x1, #0xc3c
    dfdc:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    dfe0:	ldur	w8, [x29, #-20]
    dfe4:	mov	w9, wzr
    dfe8:	mov	w10, #0x1                   	// #1
    dfec:	cmp	w8, #0x0
    dff0:	csel	w8, w10, w9, ne  // ne = any
    dff4:	ldur	x11, [x29, #-16]
    dff8:	ldrh	w9, [x11, #248]
    dffc:	and	w8, w8, #0x1
    e000:	lsl	w8, w8, #12
    e004:	and	w9, w9, #0xffffefff
    e008:	orr	w8, w9, w8
    e00c:	strh	w8, [x11, #248]
    e010:	stur	wzr, [x29, #-4]
    e014:	ldur	w0, [x29, #-4]
    e018:	ldp	x29, x30, [sp, #48]
    e01c:	add	sp, sp, #0x40
    e020:	ret

000000000000e024 <scols_table_is_noencoding@@SMARTCOLS_2.31>:
    e024:	sub	sp, sp, #0x10
    e028:	str	x0, [sp, #8]
    e02c:	ldr	x8, [sp, #8]
    e030:	ldrh	w9, [x8, #248]
    e034:	mov	w10, #0xc                   	// #12
    e038:	lsr	w9, w9, w10
    e03c:	and	w9, w9, #0x1
    e040:	and	w0, w9, #0xffff
    e044:	add	sp, sp, #0x10
    e048:	ret

000000000000e04c <scols_table_colors_wanted@@SMARTCOLS_2.25>:
    e04c:	sub	sp, sp, #0x10
    e050:	str	x0, [sp, #8]
    e054:	ldr	x8, [sp, #8]
    e058:	ldrh	w9, [x8, #248]
    e05c:	mov	w10, #0x1                   	// #1
    e060:	lsr	w9, w9, w10
    e064:	and	w9, w9, w10
    e068:	and	w0, w9, #0xffff
    e06c:	add	sp, sp, #0x10
    e070:	ret

000000000000e074 <scols_table_is_empty@@SMARTCOLS_2.25>:
    e074:	sub	sp, sp, #0x10
    e078:	str	x0, [sp, #8]
    e07c:	ldr	x8, [sp, #8]
    e080:	ldr	x8, [x8, #32]
    e084:	cmp	x8, #0x0
    e088:	cset	w9, ne  // ne = any
    e08c:	eor	w9, w9, #0x1
    e090:	and	w0, w9, #0x1
    e094:	add	sp, sp, #0x10
    e098:	ret

000000000000e09c <scols_table_is_noheadings@@SMARTCOLS_2.25>:
    e09c:	sub	sp, sp, #0x10
    e0a0:	str	x0, [sp, #8]
    e0a4:	ldr	x8, [sp, #8]
    e0a8:	ldrh	w9, [x8, #248]
    e0ac:	mov	w10, #0xb                   	// #11
    e0b0:	lsr	w9, w9, w10
    e0b4:	and	w9, w9, #0x1
    e0b8:	and	w0, w9, #0xffff
    e0bc:	add	sp, sp, #0x10
    e0c0:	ret

000000000000e0c4 <scols_table_is_header_repeat@@SMARTCOLS_2.31>:
    e0c4:	sub	sp, sp, #0x10
    e0c8:	str	x0, [sp, #8]
    e0cc:	ldr	x8, [sp, #8]
    e0d0:	ldrh	w9, [x8, #248]
    e0d4:	mov	w10, #0x7                   	// #7
    e0d8:	lsr	w9, w9, w10
    e0dc:	and	w9, w9, #0x1
    e0e0:	and	w0, w9, #0xffff
    e0e4:	add	sp, sp, #0x10
    e0e8:	ret

000000000000e0ec <scols_table_is_export@@SMARTCOLS_2.25>:
    e0ec:	sub	sp, sp, #0x10
    e0f0:	str	x0, [sp, #8]
    e0f4:	ldr	x8, [sp, #8]
    e0f8:	ldr	w9, [x8, #224]
    e0fc:	cmp	w9, #0x2
    e100:	cset	w9, eq  // eq = none
    e104:	and	w0, w9, #0x1
    e108:	add	sp, sp, #0x10
    e10c:	ret

000000000000e110 <scols_table_is_raw@@SMARTCOLS_2.25>:
    e110:	sub	sp, sp, #0x10
    e114:	str	x0, [sp, #8]
    e118:	ldr	x8, [sp, #8]
    e11c:	ldr	w9, [x8, #224]
    e120:	cmp	w9, #0x1
    e124:	cset	w9, eq  // eq = none
    e128:	and	w0, w9, #0x1
    e12c:	add	sp, sp, #0x10
    e130:	ret

000000000000e134 <scols_table_is_json@@SMARTCOLS_2.27>:
    e134:	sub	sp, sp, #0x10
    e138:	str	x0, [sp, #8]
    e13c:	ldr	x8, [sp, #8]
    e140:	ldr	w9, [x8, #224]
    e144:	cmp	w9, #0x3
    e148:	cset	w9, eq  // eq = none
    e14c:	and	w0, w9, #0x1
    e150:	add	sp, sp, #0x10
    e154:	ret

000000000000e158 <scols_table_is_maxout@@SMARTCOLS_2.25>:
    e158:	sub	sp, sp, #0x10
    e15c:	str	x0, [sp, #8]
    e160:	ldr	x8, [sp, #8]
    e164:	ldrh	w9, [x8, #248]
    e168:	mov	w10, #0x5                   	// #5
    e16c:	lsr	w9, w9, w10
    e170:	and	w9, w9, #0x1
    e174:	and	w0, w9, #0xffff
    e178:	add	sp, sp, #0x10
    e17c:	ret

000000000000e180 <scols_table_is_minout@@SMARTCOLS_2.35>:
    e180:	sub	sp, sp, #0x10
    e184:	str	x0, [sp, #8]
    e188:	ldr	x8, [sp, #8]
    e18c:	ldrh	w9, [x8, #248]
    e190:	mov	w10, #0x6                   	// #6
    e194:	lsr	w9, w9, w10
    e198:	and	w9, w9, #0x1
    e19c:	and	w0, w9, #0xffff
    e1a0:	add	sp, sp, #0x10
    e1a4:	ret

000000000000e1a8 <scols_table_is_tree@@SMARTCOLS_2.25>:
    e1a8:	sub	sp, sp, #0x10
    e1ac:	str	x0, [sp, #8]
    e1b0:	ldr	x8, [sp, #8]
    e1b4:	ldr	x8, [x8, #24]
    e1b8:	cmp	x8, #0x0
    e1bc:	cset	w9, hi  // hi = pmore
    e1c0:	and	w0, w9, #0x1
    e1c4:	add	sp, sp, #0x10
    e1c8:	ret

000000000000e1cc <scols_table_get_column_separator@@SMARTCOLS_2.25>:
    e1cc:	sub	sp, sp, #0x10
    e1d0:	str	x0, [sp, #8]
    e1d4:	ldr	x8, [sp, #8]
    e1d8:	ldr	x0, [x8, #80]
    e1dc:	add	sp, sp, #0x10
    e1e0:	ret

000000000000e1e4 <scols_table_get_line_separator@@SMARTCOLS_2.25>:
    e1e4:	sub	sp, sp, #0x10
    e1e8:	str	x0, [sp, #8]
    e1ec:	ldr	x8, [sp, #8]
    e1f0:	ldr	x0, [x8, #88]
    e1f4:	add	sp, sp, #0x10
    e1f8:	ret

000000000000e1fc <scols_sort_table@@SMARTCOLS_2.25>:
    e1fc:	sub	sp, sp, #0x60
    e200:	stp	x29, x30, [sp, #80]
    e204:	add	x29, sp, #0x50
    e208:	stur	x0, [x29, #-16]
    e20c:	stur	x1, [x29, #-24]
    e210:	ldur	x8, [x29, #-16]
    e214:	cbz	x8, e22c <scols_sort_table@@SMARTCOLS_2.25+0x30>
    e218:	ldur	x8, [x29, #-24]
    e21c:	cbz	x8, e22c <scols_sort_table@@SMARTCOLS_2.25+0x30>
    e220:	ldur	x8, [x29, #-24]
    e224:	ldr	x8, [x8, #128]
    e228:	cbnz	x8, e238 <scols_sort_table@@SMARTCOLS_2.25+0x3c>
    e22c:	mov	w8, #0xffffffea            	// #-22
    e230:	stur	w8, [x29, #-4]
    e234:	b	e300 <scols_sort_table@@SMARTCOLS_2.25+0x104>
    e238:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    e23c:	ldr	x8, [x8, #4024]
    e240:	ldr	w9, [x8]
    e244:	mov	w10, #0x10                  	// #16
    e248:	and	w9, w10, w9
    e24c:	cbz	w9, e2a4 <scols_sort_table@@SMARTCOLS_2.25+0xa8>
    e250:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    e254:	ldr	x8, [x8, #4016]
    e258:	ldr	x0, [x8]
    e25c:	str	x0, [sp, #16]
    e260:	bl	7880 <getpid@plt>
    e264:	ldr	x8, [sp, #16]
    e268:	str	w0, [sp, #12]
    e26c:	mov	x0, x8
    e270:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    e274:	add	x1, x1, #0x933
    e278:	ldr	w2, [sp, #12]
    e27c:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    e280:	add	x3, x3, #0x941
    e284:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    e288:	add	x4, x4, #0x9de
    e28c:	bl	8380 <fprintf@plt>
    e290:	ldur	x8, [x29, #-16]
    e294:	mov	x0, x8
    e298:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    e29c:	add	x1, x1, #0xc49
    e2a0:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    e2a4:	ldur	x8, [x29, #-16]
    e2a8:	add	x0, x8, #0x70
    e2ac:	ldur	x2, [x29, #-24]
    e2b0:	adrp	x1, e000 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0xd0>
    e2b4:	add	x1, x1, #0x508
    e2b8:	bl	e310 <scols_sort_table@@SMARTCOLS_2.25+0x114>
    e2bc:	ldur	x0, [x29, #-16]
    e2c0:	bl	75d0 <scols_table_is_tree@plt>
    e2c4:	cbz	w0, e2fc <scols_sort_table@@SMARTCOLS_2.25+0x100>
    e2c8:	add	x0, sp, #0x18
    e2cc:	mov	w8, wzr
    e2d0:	mov	w1, w8
    e2d4:	bl	75f0 <scols_reset_iter@plt>
    e2d8:	ldur	x0, [x29, #-16]
    e2dc:	add	x1, sp, #0x18
    e2e0:	sub	x2, x29, #0x20
    e2e4:	bl	7fa0 <scols_table_next_line@plt>
    e2e8:	cbnz	w0, e2fc <scols_sort_table@@SMARTCOLS_2.25+0x100>
    e2ec:	ldur	x0, [x29, #-32]
    e2f0:	ldur	x1, [x29, #-24]
    e2f4:	bl	e638 <scols_sort_table@@SMARTCOLS_2.25+0x43c>
    e2f8:	b	e2d8 <scols_sort_table@@SMARTCOLS_2.25+0xdc>
    e2fc:	stur	wzr, [x29, #-4]
    e300:	ldur	w0, [x29, #-4]
    e304:	ldp	x29, x30, [sp, #80]
    e308:	add	sp, sp, #0x60
    e30c:	ret
    e310:	sub	sp, sp, #0x100
    e314:	stp	x29, x30, [sp, #240]
    e318:	add	x29, sp, #0xf0
    e31c:	stur	x0, [x29, #-8]
    e320:	stur	x1, [x29, #-16]
    e324:	stur	x2, [x29, #-24]
    e328:	str	xzr, [sp, #32]
    e32c:	ldur	x0, [x29, #-8]
    e330:	bl	bf3c <scols_table_add_column@@SMARTCOLS_2.25+0x1a0>
    e334:	cbz	w0, e33c <scols_sort_table@@SMARTCOLS_2.25+0x140>
    e338:	b	e4fc <scols_sort_table@@SMARTCOLS_2.25+0x300>
    e33c:	add	x0, sp, #0x30
    e340:	mov	w8, wzr
    e344:	mov	w1, w8
    e348:	mov	x2, #0xa8                  	// #168
    e34c:	bl	7a40 <memset@plt>
    e350:	ldur	x9, [x29, #-8]
    e354:	ldr	x9, [x9, #8]
    e358:	mov	x10, xzr
    e35c:	str	x10, [x9]
    e360:	ldur	x9, [x29, #-8]
    e364:	ldr	x9, [x9]
    e368:	str	x9, [sp, #24]
    e36c:	ldr	x8, [sp, #24]
    e370:	cbz	x8, e464 <scols_sort_table@@SMARTCOLS_2.25+0x268>
    e374:	ldr	x8, [sp, #24]
    e378:	str	x8, [sp, #16]
    e37c:	ldr	x8, [sp, #24]
    e380:	ldr	x8, [x8]
    e384:	str	x8, [sp, #24]
    e388:	ldr	x8, [sp, #16]
    e38c:	mov	x9, xzr
    e390:	str	x9, [x8]
    e394:	str	xzr, [sp, #40]
    e398:	ldr	x8, [sp, #40]
    e39c:	mov	x9, #0x8                   	// #8
    e3a0:	mul	x8, x9, x8
    e3a4:	add	x9, sp, #0x30
    e3a8:	add	x8, x9, x8
    e3ac:	ldr	x8, [x8]
    e3b0:	cbz	x8, e414 <scols_sort_table@@SMARTCOLS_2.25+0x218>
    e3b4:	ldur	x0, [x29, #-16]
    e3b8:	ldur	x1, [x29, #-24]
    e3bc:	ldr	x8, [sp, #40]
    e3c0:	mov	x9, #0x8                   	// #8
    e3c4:	mul	x8, x9, x8
    e3c8:	add	x10, sp, #0x30
    e3cc:	add	x8, x10, x8
    e3d0:	ldr	x2, [x8]
    e3d4:	ldr	x3, [sp, #16]
    e3d8:	str	x9, [sp, #8]
    e3dc:	str	x10, [sp]
    e3e0:	bl	eb60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8c>
    e3e4:	str	x0, [sp, #16]
    e3e8:	ldr	x8, [sp, #40]
    e3ec:	ldr	x9, [sp, #8]
    e3f0:	mul	x8, x9, x8
    e3f4:	ldr	x10, [sp]
    e3f8:	add	x8, x10, x8
    e3fc:	mov	x11, xzr
    e400:	str	x11, [x8]
    e404:	ldr	x8, [sp, #40]
    e408:	add	x8, x8, #0x1
    e40c:	str	x8, [sp, #40]
    e410:	b	e398 <scols_sort_table@@SMARTCOLS_2.25+0x19c>
    e414:	ldr	x8, [sp, #40]
    e418:	ldr	x9, [sp, #32]
    e41c:	cmp	x8, x9
    e420:	b.ls	e444 <scols_sort_table@@SMARTCOLS_2.25+0x248>  // b.plast
    e424:	ldr	x8, [sp, #40]
    e428:	cmp	x8, #0x14
    e42c:	b.cc	e43c <scols_sort_table@@SMARTCOLS_2.25+0x240>  // b.lo, b.ul, b.last
    e430:	ldr	x8, [sp, #40]
    e434:	subs	x8, x8, #0x1
    e438:	str	x8, [sp, #40]
    e43c:	ldr	x8, [sp, #40]
    e440:	str	x8, [sp, #32]
    e444:	ldr	x8, [sp, #16]
    e448:	ldr	x9, [sp, #40]
    e44c:	mov	x10, #0x8                   	// #8
    e450:	mul	x9, x10, x9
    e454:	add	x10, sp, #0x30
    e458:	add	x9, x10, x9
    e45c:	str	x8, [x9]
    e460:	b	e36c <scols_sort_table@@SMARTCOLS_2.25+0x170>
    e464:	str	xzr, [sp, #40]
    e468:	ldr	x8, [sp, #40]
    e46c:	ldr	x9, [sp, #32]
    e470:	cmp	x8, x9
    e474:	b.cs	e4d0 <scols_sort_table@@SMARTCOLS_2.25+0x2d4>  // b.hs, b.nlast
    e478:	ldr	x8, [sp, #40]
    e47c:	mov	x9, #0x8                   	// #8
    e480:	mul	x8, x9, x8
    e484:	add	x9, sp, #0x30
    e488:	add	x8, x9, x8
    e48c:	ldr	x8, [x8]
    e490:	cbz	x8, e4c0 <scols_sort_table@@SMARTCOLS_2.25+0x2c4>
    e494:	ldur	x0, [x29, #-16]
    e498:	ldur	x1, [x29, #-24]
    e49c:	ldr	x8, [sp, #40]
    e4a0:	mov	x9, #0x8                   	// #8
    e4a4:	mul	x8, x9, x8
    e4a8:	add	x9, sp, #0x30
    e4ac:	add	x8, x9, x8
    e4b0:	ldr	x2, [x8]
    e4b4:	ldr	x3, [sp, #24]
    e4b8:	bl	eb60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8c>
    e4bc:	str	x0, [sp, #24]
    e4c0:	ldr	x8, [sp, #40]
    e4c4:	add	x8, x8, #0x1
    e4c8:	str	x8, [sp, #40]
    e4cc:	b	e468 <scols_sort_table@@SMARTCOLS_2.25+0x26c>
    e4d0:	ldur	x0, [x29, #-16]
    e4d4:	ldur	x1, [x29, #-24]
    e4d8:	ldur	x2, [x29, #-8]
    e4dc:	ldr	x8, [sp, #32]
    e4e0:	mov	x9, #0x8                   	// #8
    e4e4:	mul	x8, x9, x8
    e4e8:	add	x9, sp, #0x30
    e4ec:	add	x8, x9, x8
    e4f0:	ldr	x3, [x8]
    e4f4:	ldr	x4, [sp, #24]
    e4f8:	bl	ec4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x178>
    e4fc:	ldp	x29, x30, [sp, #240]
    e500:	add	sp, sp, #0x100
    e504:	ret
    e508:	sub	sp, sp, #0x80
    e50c:	stp	x29, x30, [sp, #112]
    e510:	add	x29, sp, #0x70
    e514:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    e518:	add	x8, x8, #0xa66
    e51c:	adrp	x9, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    e520:	add	x9, x9, #0xd20
    e524:	stur	x0, [x29, #-8]
    e528:	stur	x1, [x29, #-16]
    e52c:	stur	x2, [x29, #-24]
    e530:	ldur	x10, [x29, #-24]
    e534:	stur	x10, [x29, #-32]
    e538:	ldur	x10, [x29, #-8]
    e53c:	str	x8, [sp, #8]
    e540:	str	x9, [sp]
    e544:	cbz	x10, e54c <scols_sort_table@@SMARTCOLS_2.25+0x350>
    e548:	b	e564 <scols_sort_table@@SMARTCOLS_2.25+0x368>
    e54c:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
    e550:	add	x0, x0, #0xdbb
    e554:	ldr	x1, [sp, #8]
    e558:	mov	w2, #0x5a9                 	// #1449
    e55c:	ldr	x3, [sp]
    e560:	bl	8230 <__assert_fail@plt>
    e564:	ldur	x8, [x29, #-16]
    e568:	cbz	x8, e570 <scols_sort_table@@SMARTCOLS_2.25+0x374>
    e56c:	b	e588 <scols_sort_table@@SMARTCOLS_2.25+0x38c>
    e570:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
    e574:	add	x0, x0, #0x21c
    e578:	ldr	x1, [sp, #8]
    e57c:	mov	w2, #0x5aa                 	// #1450
    e580:	ldr	x3, [sp]
    e584:	bl	8230 <__assert_fail@plt>
    e588:	ldur	x8, [x29, #-32]
    e58c:	cbz	x8, e594 <scols_sort_table@@SMARTCOLS_2.25+0x398>
    e590:	b	e5ac <scols_sort_table@@SMARTCOLS_2.25+0x3b0>
    e594:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    e598:	add	x0, x0, #0xd6c
    e59c:	ldr	x1, [sp, #8]
    e5a0:	mov	w2, #0x5ab                 	// #1451
    e5a4:	ldr	x3, [sp]
    e5a8:	bl	8230 <__assert_fail@plt>
    e5ac:	ldur	x8, [x29, #-8]
    e5b0:	str	x8, [sp, #40]
    e5b4:	ldr	x8, [sp, #40]
    e5b8:	mov	x9, #0xffffffffffffffd0    	// #-48
    e5bc:	add	x8, x8, x9
    e5c0:	str	x8, [sp, #32]
    e5c4:	ldr	x8, [sp, #32]
    e5c8:	stur	x8, [x29, #-40]
    e5cc:	ldur	x8, [x29, #-16]
    e5d0:	str	x8, [sp, #24]
    e5d4:	ldr	x8, [sp, #24]
    e5d8:	add	x8, x8, x9
    e5dc:	str	x8, [sp, #16]
    e5e0:	ldr	x8, [sp, #16]
    e5e4:	stur	x8, [x29, #-48]
    e5e8:	ldur	x0, [x29, #-40]
    e5ec:	ldur	x8, [x29, #-32]
    e5f0:	ldr	x1, [x8, #8]
    e5f4:	bl	8370 <scols_line_get_cell@plt>
    e5f8:	str	x0, [sp, #56]
    e5fc:	ldur	x0, [x29, #-48]
    e600:	ldur	x8, [x29, #-32]
    e604:	ldr	x1, [x8, #8]
    e608:	bl	8370 <scols_line_get_cell@plt>
    e60c:	str	x0, [sp, #48]
    e610:	ldur	x8, [x29, #-32]
    e614:	ldr	x8, [x8, #128]
    e618:	ldr	x0, [sp, #56]
    e61c:	ldr	x1, [sp, #48]
    e620:	ldur	x9, [x29, #-32]
    e624:	ldr	x2, [x9, #136]
    e628:	blr	x8
    e62c:	ldp	x29, x30, [sp, #112]
    e630:	add	sp, sp, #0x80
    e634:	ret
    e638:	sub	sp, sp, #0x60
    e63c:	stp	x29, x30, [sp, #80]
    e640:	add	x29, sp, #0x50
    e644:	stur	x0, [x29, #-8]
    e648:	stur	x1, [x29, #-16]
    e64c:	ldur	x8, [x29, #-8]
    e650:	add	x0, x8, #0x40
    e654:	bl	bf3c <scols_table_add_column@@SMARTCOLS_2.25+0x1a0>
    e658:	cbnz	w0, e6d0 <scols_sort_table@@SMARTCOLS_2.25+0x4d4>
    e65c:	ldur	x8, [x29, #-8]
    e660:	ldr	x8, [x8, #64]
    e664:	stur	x8, [x29, #-24]
    e668:	ldur	x8, [x29, #-24]
    e66c:	ldur	x9, [x29, #-8]
    e670:	add	x9, x9, #0x40
    e674:	cmp	x8, x9
    e678:	b.eq	e6b8 <scols_sort_table@@SMARTCOLS_2.25+0x4bc>  // b.none
    e67c:	ldur	x8, [x29, #-24]
    e680:	str	x8, [sp, #40]
    e684:	ldr	x8, [sp, #40]
    e688:	mov	x9, #0xffffffffffffffb0    	// #-80
    e68c:	add	x8, x8, x9
    e690:	str	x8, [sp, #32]
    e694:	ldr	x8, [sp, #32]
    e698:	stur	x8, [x29, #-32]
    e69c:	ldur	x0, [x29, #-32]
    e6a0:	ldur	x1, [x29, #-16]
    e6a4:	bl	e638 <scols_sort_table@@SMARTCOLS_2.25+0x43c>
    e6a8:	ldur	x8, [x29, #-24]
    e6ac:	ldr	x8, [x8]
    e6b0:	stur	x8, [x29, #-24]
    e6b4:	b	e668 <scols_sort_table@@SMARTCOLS_2.25+0x46c>
    e6b8:	ldur	x8, [x29, #-8]
    e6bc:	add	x0, x8, #0x40
    e6c0:	ldur	x2, [x29, #-16]
    e6c4:	adrp	x1, e000 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0xd0>
    e6c8:	add	x1, x1, #0xdac
    e6cc:	bl	e310 <scols_sort_table@@SMARTCOLS_2.25+0x114>
    e6d0:	ldur	x0, [x29, #-8]
    e6d4:	bl	eedc <scols_table_get_termheight@@SMARTCOLS_2.31+0x408>
    e6d8:	cbz	w0, e75c <scols_sort_table@@SMARTCOLS_2.25+0x560>
    e6dc:	ldur	x8, [x29, #-8]
    e6e0:	ldr	x8, [x8, #128]
    e6e4:	ldr	x8, [x8, #32]
    e6e8:	stur	x8, [x29, #-24]
    e6ec:	ldur	x8, [x29, #-24]
    e6f0:	ldur	x9, [x29, #-8]
    e6f4:	ldr	x9, [x9, #128]
    e6f8:	add	x9, x9, #0x20
    e6fc:	cmp	x8, x9
    e700:	b.eq	e740 <scols_sort_table@@SMARTCOLS_2.25+0x544>  // b.none
    e704:	ldur	x8, [x29, #-24]
    e708:	str	x8, [sp, #16]
    e70c:	ldr	x8, [sp, #16]
    e710:	mov	x9, #0xffffffffffffffb0    	// #-80
    e714:	add	x8, x8, x9
    e718:	str	x8, [sp, #8]
    e71c:	ldr	x8, [sp, #8]
    e720:	str	x8, [sp, #24]
    e724:	ldr	x0, [sp, #24]
    e728:	ldur	x1, [x29, #-16]
    e72c:	bl	e638 <scols_sort_table@@SMARTCOLS_2.25+0x43c>
    e730:	ldur	x8, [x29, #-24]
    e734:	ldr	x8, [x8]
    e738:	stur	x8, [x29, #-24]
    e73c:	b	e6ec <scols_sort_table@@SMARTCOLS_2.25+0x4f0>
    e740:	ldur	x8, [x29, #-8]
    e744:	ldr	x8, [x8, #128]
    e748:	add	x0, x8, #0x20
    e74c:	ldur	x2, [x29, #-16]
    e750:	adrp	x1, e000 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0xd0>
    e754:	add	x1, x1, #0xdac
    e758:	bl	e310 <scols_sort_table@@SMARTCOLS_2.25+0x114>
    e75c:	mov	w8, wzr
    e760:	mov	w0, w8
    e764:	ldp	x29, x30, [sp, #80]
    e768:	add	sp, sp, #0x60
    e76c:	ret

000000000000e770 <scols_sort_table_by_tree@@SMARTCOLS_2.30>:
    e770:	sub	sp, sp, #0x50
    e774:	stp	x29, x30, [sp, #64]
    e778:	add	x29, sp, #0x40
    e77c:	stur	x0, [x29, #-16]
    e780:	ldur	x8, [x29, #-16]
    e784:	cbnz	x8, e794 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x24>
    e788:	mov	w8, #0xffffffea            	// #-22
    e78c:	stur	w8, [x29, #-4]
    e790:	b	e84c <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xdc>
    e794:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    e798:	ldr	x8, [x8, #4024]
    e79c:	ldr	w9, [x8]
    e7a0:	mov	w10, #0x10                  	// #16
    e7a4:	and	w9, w10, w9
    e7a8:	cbz	w9, e800 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x90>
    e7ac:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    e7b0:	ldr	x8, [x8, #4016]
    e7b4:	ldr	x0, [x8]
    e7b8:	str	x0, [sp, #8]
    e7bc:	bl	7880 <getpid@plt>
    e7c0:	ldr	x8, [sp, #8]
    e7c4:	str	w0, [sp, #4]
    e7c8:	mov	x0, x8
    e7cc:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    e7d0:	add	x1, x1, #0x933
    e7d4:	ldr	w2, [sp, #4]
    e7d8:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    e7dc:	add	x3, x3, #0x941
    e7e0:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    e7e4:	add	x4, x4, #0x9de
    e7e8:	bl	8380 <fprintf@plt>
    e7ec:	ldur	x8, [x29, #-16]
    e7f0:	mov	x0, x8
    e7f4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    e7f8:	add	x1, x1, #0xc57
    e7fc:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    e800:	add	x0, sp, #0x10
    e804:	mov	w8, wzr
    e808:	mov	w1, w8
    e80c:	bl	75f0 <scols_reset_iter@plt>
    e810:	ldur	x0, [x29, #-16]
    e814:	add	x1, sp, #0x10
    e818:	sub	x2, x29, #0x18
    e81c:	bl	7fa0 <scols_table_next_line@plt>
    e820:	cbnz	w0, e848 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xd8>
    e824:	ldur	x8, [x29, #-24]
    e828:	ldr	x8, [x8, #112]
    e82c:	cbz	x8, e834 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xc4>
    e830:	b	e810 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xa0>
    e834:	ldur	x0, [x29, #-24]
    e838:	mov	x8, xzr
    e83c:	mov	x1, x8
    e840:	bl	e85c <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xec>
    e844:	b	e810 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xa0>
    e848:	stur	wzr, [x29, #-4]
    e84c:	ldur	w0, [x29, #-4]
    e850:	ldp	x29, x30, [sp, #64]
    e854:	add	sp, sp, #0x50
    e858:	ret
    e85c:	sub	sp, sp, #0x40
    e860:	stp	x29, x30, [sp, #48]
    e864:	add	x29, sp, #0x30
    e868:	stur	x0, [x29, #-8]
    e86c:	stur	x1, [x29, #-16]
    e870:	ldur	x8, [x29, #-16]
    e874:	cbz	x8, e898 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x128>
    e878:	ldur	x8, [x29, #-8]
    e87c:	add	x0, x8, #0x30
    e880:	bl	c1d4 <scols_table_remove_column@@SMARTCOLS_2.25+0x110>
    e884:	ldur	x8, [x29, #-8]
    e888:	add	x0, x8, #0x30
    e88c:	ldur	x8, [x29, #-16]
    e890:	add	x1, x8, #0x30
    e894:	bl	c424 <scols_table_move_column@@SMARTCOLS_2.30+0x208>
    e898:	ldur	x8, [x29, #-8]
    e89c:	stur	x8, [x29, #-16]
    e8a0:	ldur	x8, [x29, #-8]
    e8a4:	add	x0, x8, #0x40
    e8a8:	bl	bf3c <scols_table_add_column@@SMARTCOLS_2.25+0x1a0>
    e8ac:	cbnz	w0, e910 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x1a0>
    e8b0:	ldur	x8, [x29, #-8]
    e8b4:	ldr	x8, [x8, #64]
    e8b8:	str	x8, [sp, #24]
    e8bc:	ldr	x8, [sp, #24]
    e8c0:	ldur	x9, [x29, #-8]
    e8c4:	add	x9, x9, #0x40
    e8c8:	cmp	x8, x9
    e8cc:	b.eq	e910 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x1a0>  // b.none
    e8d0:	ldr	x8, [sp, #24]
    e8d4:	str	x8, [sp, #8]
    e8d8:	ldr	x8, [sp, #8]
    e8dc:	mov	x9, #0xffffffffffffffb0    	// #-80
    e8e0:	add	x8, x8, x9
    e8e4:	str	x8, [sp]
    e8e8:	ldr	x8, [sp]
    e8ec:	str	x8, [sp, #16]
    e8f0:	ldr	x0, [sp, #16]
    e8f4:	ldur	x1, [x29, #-16]
    e8f8:	bl	e85c <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xec>
    e8fc:	stur	x0, [x29, #-16]
    e900:	ldr	x8, [sp, #24]
    e904:	ldr	x8, [x8]
    e908:	str	x8, [sp, #24]
    e90c:	b	e8bc <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x14c>
    e910:	ldur	x0, [x29, #-16]
    e914:	ldp	x29, x30, [sp, #48]
    e918:	add	sp, sp, #0x40
    e91c:	ret

000000000000e920 <scols_table_set_termforce@@SMARTCOLS_2.29>:
    e920:	sub	sp, sp, #0x20
    e924:	str	x0, [sp, #16]
    e928:	str	w1, [sp, #12]
    e92c:	ldr	x8, [sp, #16]
    e930:	cbnz	x8, e940 <scols_table_set_termforce@@SMARTCOLS_2.29+0x20>
    e934:	mov	w8, #0xffffffea            	// #-22
    e938:	str	w8, [sp, #28]
    e93c:	b	e950 <scols_table_set_termforce@@SMARTCOLS_2.29+0x30>
    e940:	ldr	w8, [sp, #12]
    e944:	ldr	x9, [sp, #16]
    e948:	str	w8, [x9, #64]
    e94c:	str	wzr, [sp, #28]
    e950:	ldr	w0, [sp, #28]
    e954:	add	sp, sp, #0x20
    e958:	ret

000000000000e95c <scols_table_get_termforce@@SMARTCOLS_2.29>:
    e95c:	sub	sp, sp, #0x10
    e960:	str	x0, [sp, #8]
    e964:	ldr	x8, [sp, #8]
    e968:	ldr	w0, [x8, #64]
    e96c:	add	sp, sp, #0x10
    e970:	ret

000000000000e974 <scols_table_set_termwidth@@SMARTCOLS_2.29>:
    e974:	sub	sp, sp, #0x30
    e978:	stp	x29, x30, [sp, #32]
    e97c:	add	x29, sp, #0x20
    e980:	stur	x0, [x29, #-8]
    e984:	str	x1, [sp, #16]
    e988:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    e98c:	ldr	x8, [x8, #4024]
    e990:	ldr	w9, [x8]
    e994:	mov	w10, #0x10                  	// #16
    e998:	and	w9, w10, w9
    e99c:	cbz	w9, e9f8 <scols_table_set_termwidth@@SMARTCOLS_2.29+0x84>
    e9a0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    e9a4:	ldr	x8, [x8, #4016]
    e9a8:	ldr	x0, [x8]
    e9ac:	str	x0, [sp, #8]
    e9b0:	bl	7880 <getpid@plt>
    e9b4:	ldr	x8, [sp, #8]
    e9b8:	str	w0, [sp, #4]
    e9bc:	mov	x0, x8
    e9c0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    e9c4:	add	x1, x1, #0x933
    e9c8:	ldr	w2, [sp, #4]
    e9cc:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    e9d0:	add	x3, x3, #0x941
    e9d4:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    e9d8:	add	x4, x4, #0x9de
    e9dc:	bl	8380 <fprintf@plt>
    e9e0:	ldur	x8, [x29, #-8]
    e9e4:	ldr	x2, [sp, #16]
    e9e8:	mov	x0, x8
    e9ec:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    e9f0:	add	x1, x1, #0xc6d
    e9f4:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    e9f8:	ldr	x8, [sp, #16]
    e9fc:	ldur	x9, [x29, #-8]
    ea00:	str	x8, [x9, #40]
    ea04:	mov	w10, wzr
    ea08:	mov	w0, w10
    ea0c:	ldp	x29, x30, [sp, #32]
    ea10:	add	sp, sp, #0x30
    ea14:	ret

000000000000ea18 <scols_table_get_termwidth@@SMARTCOLS_2.29>:
    ea18:	sub	sp, sp, #0x10
    ea1c:	str	x0, [sp, #8]
    ea20:	ldr	x8, [sp, #8]
    ea24:	ldr	x0, [x8, #40]
    ea28:	add	sp, sp, #0x10
    ea2c:	ret

000000000000ea30 <scols_table_set_termheight@@SMARTCOLS_2.31>:
    ea30:	sub	sp, sp, #0x30
    ea34:	stp	x29, x30, [sp, #32]
    ea38:	add	x29, sp, #0x20
    ea3c:	stur	x0, [x29, #-8]
    ea40:	str	x1, [sp, #16]
    ea44:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    ea48:	ldr	x8, [x8, #4024]
    ea4c:	ldr	w9, [x8]
    ea50:	mov	w10, #0x10                  	// #16
    ea54:	and	w9, w10, w9
    ea58:	cbz	w9, eab4 <scols_table_set_termheight@@SMARTCOLS_2.31+0x84>
    ea5c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    ea60:	ldr	x8, [x8, #4016]
    ea64:	ldr	x0, [x8]
    ea68:	str	x0, [sp, #8]
    ea6c:	bl	7880 <getpid@plt>
    ea70:	ldr	x8, [sp, #8]
    ea74:	str	w0, [sp, #4]
    ea78:	mov	x0, x8
    ea7c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ea80:	add	x1, x1, #0x933
    ea84:	ldr	w2, [sp, #4]
    ea88:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ea8c:	add	x3, x3, #0x941
    ea90:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ea94:	add	x4, x4, #0x9de
    ea98:	bl	8380 <fprintf@plt>
    ea9c:	ldur	x8, [x29, #-8]
    eaa0:	ldr	x2, [sp, #16]
    eaa4:	mov	x0, x8
    eaa8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    eaac:	add	x1, x1, #0xc86
    eab0:	bl	b440 <scols_new_table@@SMARTCOLS_2.25+0x1d0>
    eab4:	ldr	x8, [sp, #16]
    eab8:	ldur	x9, [x29, #-8]
    eabc:	str	x8, [x9, #48]
    eac0:	mov	w10, wzr
    eac4:	mov	w0, w10
    eac8:	ldp	x29, x30, [sp, #32]
    eacc:	add	sp, sp, #0x30
    ead0:	ret

000000000000ead4 <scols_table_get_termheight@@SMARTCOLS_2.31>:
    ead4:	sub	sp, sp, #0x10
    ead8:	str	x0, [sp, #8]
    eadc:	ldr	x8, [sp, #8]
    eae0:	ldr	x0, [x8, #48]
    eae4:	add	sp, sp, #0x10
    eae8:	ret
    eaec:	sub	sp, sp, #0x20
    eaf0:	str	x0, [sp, #24]
    eaf4:	str	x1, [sp, #16]
    eaf8:	str	x2, [sp, #8]
    eafc:	ldr	x8, [sp, #24]
    eb00:	ldr	x9, [sp, #8]
    eb04:	str	x8, [x9, #8]
    eb08:	ldr	x8, [sp, #8]
    eb0c:	ldr	x9, [sp, #24]
    eb10:	str	x8, [x9]
    eb14:	ldr	x8, [sp, #16]
    eb18:	ldr	x9, [sp, #24]
    eb1c:	str	x8, [x9, #8]
    eb20:	ldr	x8, [sp, #24]
    eb24:	ldr	x9, [sp, #16]
    eb28:	str	x8, [x9]
    eb2c:	add	sp, sp, #0x20
    eb30:	ret
    eb34:	sub	sp, sp, #0x10
    eb38:	str	x0, [sp, #8]
    eb3c:	str	x1, [sp]
    eb40:	ldr	x8, [sp, #8]
    eb44:	ldr	x9, [sp]
    eb48:	str	x8, [x9, #8]
    eb4c:	ldr	x8, [sp]
    eb50:	ldr	x9, [sp, #8]
    eb54:	str	x8, [x9]
    eb58:	add	sp, sp, #0x10
    eb5c:	ret
    eb60:	sub	sp, sp, #0x60
    eb64:	stp	x29, x30, [sp, #80]
    eb68:	add	x29, sp, #0x50
    eb6c:	add	x8, sp, #0x20
    eb70:	stur	x0, [x29, #-8]
    eb74:	stur	x1, [x29, #-16]
    eb78:	stur	x2, [x29, #-24]
    eb7c:	stur	x3, [x29, #-32]
    eb80:	str	x8, [sp, #24]
    eb84:	ldur	x8, [x29, #-24]
    eb88:	mov	w9, #0x0                   	// #0
    eb8c:	str	w9, [sp, #20]
    eb90:	cbz	x8, eba4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd0>
    eb94:	ldur	x8, [x29, #-32]
    eb98:	cmp	x8, #0x0
    eb9c:	cset	w9, ne  // ne = any
    eba0:	str	w9, [sp, #20]
    eba4:	ldr	w8, [sp, #20]
    eba8:	tbnz	w8, #0, ebb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc>
    ebac:	b	ec14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x140>
    ebb0:	ldur	x8, [x29, #-8]
    ebb4:	ldur	x0, [x29, #-24]
    ebb8:	ldur	x1, [x29, #-32]
    ebbc:	ldur	x2, [x29, #-16]
    ebc0:	blr	x8
    ebc4:	cmp	w0, #0x0
    ebc8:	cset	w9, gt
    ebcc:	tbnz	w9, #0, ebec <scols_table_get_termheight@@SMARTCOLS_2.31+0x118>
    ebd0:	ldur	x8, [x29, #-24]
    ebd4:	ldr	x9, [sp, #24]
    ebd8:	str	x8, [x9]
    ebdc:	ldur	x8, [x29, #-24]
    ebe0:	ldr	x8, [x8]
    ebe4:	stur	x8, [x29, #-24]
    ebe8:	b	ec04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x130>
    ebec:	ldur	x8, [x29, #-32]
    ebf0:	ldr	x9, [sp, #24]
    ebf4:	str	x8, [x9]
    ebf8:	ldur	x8, [x29, #-32]
    ebfc:	ldr	x8, [x8]
    ec00:	stur	x8, [x29, #-32]
    ec04:	ldr	x8, [sp, #24]
    ec08:	ldr	x8, [x8]
    ec0c:	str	x8, [sp, #24]
    ec10:	b	eb84 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb0>
    ec14:	ldur	x8, [x29, #-24]
    ec18:	cbz	x8, ec28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x154>
    ec1c:	ldur	x8, [x29, #-24]
    ec20:	str	x8, [sp, #8]
    ec24:	b	ec30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15c>
    ec28:	ldur	x8, [x29, #-32]
    ec2c:	str	x8, [sp, #8]
    ec30:	ldr	x8, [sp, #8]
    ec34:	ldr	x9, [sp, #24]
    ec38:	str	x8, [x9]
    ec3c:	ldr	x0, [sp, #32]
    ec40:	ldp	x29, x30, [sp, #80]
    ec44:	add	sp, sp, #0x60
    ec48:	ret
    ec4c:	sub	sp, sp, #0x50
    ec50:	stp	x29, x30, [sp, #64]
    ec54:	add	x29, sp, #0x40
    ec58:	stur	x0, [x29, #-8]
    ec5c:	stur	x1, [x29, #-16]
    ec60:	stur	x2, [x29, #-24]
    ec64:	str	x3, [sp, #32]
    ec68:	str	x4, [sp, #24]
    ec6c:	ldur	x8, [x29, #-24]
    ec70:	str	x8, [sp, #16]
    ec74:	ldr	x8, [sp, #32]
    ec78:	mov	w9, #0x0                   	// #0
    ec7c:	str	w9, [sp, #12]
    ec80:	cbz	x8, ec94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c0>
    ec84:	ldr	x8, [sp, #24]
    ec88:	cmp	x8, #0x0
    ec8c:	cset	w9, ne  // ne = any
    ec90:	str	w9, [sp, #12]
    ec94:	ldr	w8, [sp, #12]
    ec98:	tbnz	w8, #0, eca0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cc>
    ec9c:	b	ed1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x248>
    eca0:	ldur	x8, [x29, #-8]
    eca4:	ldr	x0, [sp, #32]
    eca8:	ldr	x1, [sp, #24]
    ecac:	ldur	x2, [x29, #-16]
    ecb0:	blr	x8
    ecb4:	cmp	w0, #0x0
    ecb8:	cset	w9, gt
    ecbc:	tbnz	w9, #0, ece8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x214>
    ecc0:	ldr	x8, [sp, #32]
    ecc4:	ldr	x9, [sp, #16]
    ecc8:	str	x8, [x9]
    eccc:	ldr	x8, [sp, #16]
    ecd0:	ldr	x9, [sp, #32]
    ecd4:	str	x8, [x9, #8]
    ecd8:	ldr	x8, [sp, #32]
    ecdc:	ldr	x8, [x8]
    ece0:	str	x8, [sp, #32]
    ece4:	b	ed0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x238>
    ece8:	ldr	x8, [sp, #24]
    ecec:	ldr	x9, [sp, #16]
    ecf0:	str	x8, [x9]
    ecf4:	ldr	x8, [sp, #16]
    ecf8:	ldr	x9, [sp, #24]
    ecfc:	str	x8, [x9, #8]
    ed00:	ldr	x8, [sp, #24]
    ed04:	ldr	x8, [x8]
    ed08:	str	x8, [sp, #24]
    ed0c:	ldr	x8, [sp, #16]
    ed10:	ldr	x8, [x8]
    ed14:	str	x8, [sp, #16]
    ed18:	b	ec74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a0>
    ed1c:	ldr	x8, [sp, #32]
    ed20:	cbz	x8, ed30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25c>
    ed24:	ldr	x8, [sp, #32]
    ed28:	str	x8, [sp]
    ed2c:	b	ed38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x264>
    ed30:	ldr	x8, [sp, #24]
    ed34:	str	x8, [sp]
    ed38:	ldr	x8, [sp]
    ed3c:	ldr	x9, [sp, #16]
    ed40:	str	x8, [x9]
    ed44:	ldur	x8, [x29, #-8]
    ed48:	ldr	x9, [sp, #16]
    ed4c:	ldr	x0, [x9]
    ed50:	ldr	x9, [sp, #16]
    ed54:	ldr	x1, [x9]
    ed58:	ldur	x2, [x29, #-16]
    ed5c:	blr	x8
    ed60:	ldr	x8, [sp, #16]
    ed64:	ldr	x9, [sp, #16]
    ed68:	ldr	x9, [x9]
    ed6c:	str	x8, [x9, #8]
    ed70:	ldr	x8, [sp, #16]
    ed74:	ldr	x8, [x8]
    ed78:	str	x8, [sp, #16]
    ed7c:	ldr	x8, [sp, #16]
    ed80:	ldr	x8, [x8]
    ed84:	cbnz	x8, ed44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x270>
    ed88:	ldur	x8, [x29, #-24]
    ed8c:	ldr	x9, [sp, #16]
    ed90:	str	x8, [x9]
    ed94:	ldr	x8, [sp, #16]
    ed98:	ldur	x9, [x29, #-24]
    ed9c:	str	x8, [x9, #8]
    eda0:	ldp	x29, x30, [sp, #64]
    eda4:	add	sp, sp, #0x50
    eda8:	ret
    edac:	sub	sp, sp, #0x80
    edb0:	stp	x29, x30, [sp, #112]
    edb4:	add	x29, sp, #0x70
    edb8:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    edbc:	add	x8, x8, #0xa66
    edc0:	adrp	x9, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    edc4:	add	x9, x9, #0xd6f
    edc8:	stur	x0, [x29, #-8]
    edcc:	stur	x1, [x29, #-16]
    edd0:	stur	x2, [x29, #-24]
    edd4:	ldur	x10, [x29, #-24]
    edd8:	stur	x10, [x29, #-32]
    eddc:	ldur	x10, [x29, #-8]
    ede0:	str	x8, [sp, #8]
    ede4:	str	x9, [sp]
    ede8:	cbz	x10, edf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x31c>
    edec:	b	ee08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x334>
    edf0:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
    edf4:	add	x0, x0, #0xdbb
    edf8:	ldr	x1, [sp, #8]
    edfc:	mov	w2, #0x5bc                 	// #1468
    ee00:	ldr	x3, [sp]
    ee04:	bl	8230 <__assert_fail@plt>
    ee08:	ldur	x8, [x29, #-16]
    ee0c:	cbz	x8, ee14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x340>
    ee10:	b	ee2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x358>
    ee14:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
    ee18:	add	x0, x0, #0x21c
    ee1c:	ldr	x1, [sp, #8]
    ee20:	mov	w2, #0x5bd                 	// #1469
    ee24:	ldr	x3, [sp]
    ee28:	bl	8230 <__assert_fail@plt>
    ee2c:	ldur	x8, [x29, #-32]
    ee30:	cbz	x8, ee38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x364>
    ee34:	b	ee50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x37c>
    ee38:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ee3c:	add	x0, x0, #0xd6c
    ee40:	ldr	x1, [sp, #8]
    ee44:	mov	w2, #0x5be                 	// #1470
    ee48:	ldr	x3, [sp]
    ee4c:	bl	8230 <__assert_fail@plt>
    ee50:	ldur	x8, [x29, #-8]
    ee54:	str	x8, [sp, #40]
    ee58:	ldr	x8, [sp, #40]
    ee5c:	mov	x9, #0xffffffffffffffb0    	// #-80
    ee60:	add	x8, x8, x9
    ee64:	str	x8, [sp, #32]
    ee68:	ldr	x8, [sp, #32]
    ee6c:	stur	x8, [x29, #-40]
    ee70:	ldur	x8, [x29, #-16]
    ee74:	str	x8, [sp, #24]
    ee78:	ldr	x8, [sp, #24]
    ee7c:	add	x8, x8, x9
    ee80:	str	x8, [sp, #16]
    ee84:	ldr	x8, [sp, #16]
    ee88:	stur	x8, [x29, #-48]
    ee8c:	ldur	x0, [x29, #-40]
    ee90:	ldur	x8, [x29, #-32]
    ee94:	ldr	x1, [x8, #8]
    ee98:	bl	8370 <scols_line_get_cell@plt>
    ee9c:	str	x0, [sp, #56]
    eea0:	ldur	x0, [x29, #-48]
    eea4:	ldur	x8, [x29, #-32]
    eea8:	ldr	x1, [x8, #8]
    eeac:	bl	8370 <scols_line_get_cell@plt>
    eeb0:	str	x0, [sp, #48]
    eeb4:	ldur	x8, [x29, #-32]
    eeb8:	ldr	x8, [x8, #128]
    eebc:	ldr	x0, [sp, #56]
    eec0:	ldr	x1, [sp, #48]
    eec4:	ldur	x9, [x29, #-32]
    eec8:	ldr	x2, [x9, #136]
    eecc:	blr	x8
    eed0:	ldp	x29, x30, [sp, #112]
    eed4:	add	sp, sp, #0x80
    eed8:	ret
    eedc:	sub	sp, sp, #0x20
    eee0:	stp	x29, x30, [sp, #16]
    eee4:	add	x29, sp, #0x10
    eee8:	str	x0, [sp]
    eeec:	ldr	x8, [sp]
    eef0:	cbz	x8, ef00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x42c>
    eef4:	ldr	x8, [sp]
    eef8:	ldr	x8, [x8, #128]
    eefc:	cbnz	x8, ef08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x434>
    ef00:	stur	wzr, [x29, #-4]
    ef04:	b	ef24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x450>
    ef08:	ldr	x8, [sp]
    ef0c:	add	x0, x8, #0x60
    ef10:	ldr	x8, [sp]
    ef14:	ldr	x8, [x8, #128]
    ef18:	add	x1, x8, #0x10
    ef1c:	bl	ef34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x460>
    ef20:	stur	w0, [x29, #-4]
    ef24:	ldur	w0, [x29, #-4]
    ef28:	ldp	x29, x30, [sp, #16]
    ef2c:	add	sp, sp, #0x20
    ef30:	ret
    ef34:	sub	sp, sp, #0x10
    ef38:	str	x0, [sp, #8]
    ef3c:	str	x1, [sp]
    ef40:	ldr	x8, [sp]
    ef44:	ldr	x8, [x8]
    ef48:	ldr	x9, [sp, #8]
    ef4c:	cmp	x8, x9
    ef50:	cset	w10, eq  // eq = none
    ef54:	and	w0, w10, #0x1
    ef58:	add	sp, sp, #0x10
    ef5c:	ret
    ef60:	sub	sp, sp, #0x90
    ef64:	stp	x29, x30, [sp, #128]
    ef68:	add	x29, sp, #0x80
    ef6c:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ef70:	add	x8, x8, #0xe14
    ef74:	adrp	x9, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ef78:	add	x9, x9, #0xe2d
    ef7c:	stur	x0, [x29, #-16]
    ef80:	stur	x1, [x29, #-24]
    ef84:	stur	x2, [x29, #-32]
    ef88:	stur	x3, [x29, #-40]
    ef8c:	stur	wzr, [x29, #-60]
    ef90:	ldur	x10, [x29, #-16]
    ef94:	str	x8, [sp, #56]
    ef98:	str	x9, [sp, #48]
    ef9c:	cbz	x10, efa4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4d0>
    efa0:	b	efbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x4e8>
    efa4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    efa8:	add	x0, x0, #0xa63
    efac:	ldr	x1, [sp, #56]
    efb0:	mov	w2, #0x25c                 	// #604
    efb4:	ldr	x3, [sp, #48]
    efb8:	bl	8230 <__assert_fail@plt>
    efbc:	ldur	x8, [x29, #-24]
    efc0:	cbz	x8, efc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>
    efc4:	b	efe0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x50c>
    efc8:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    efcc:	add	x0, x0, #0xea7
    efd0:	ldr	x1, [sp, #56]
    efd4:	mov	w2, #0x25d                 	// #605
    efd8:	ldr	x3, [sp, #48]
    efdc:	bl	8230 <__assert_fail@plt>
    efe0:	ldur	x8, [x29, #-32]
    efe4:	cbz	x8, efec <scols_table_get_termheight@@SMARTCOLS_2.31+0x518>
    efe8:	b	f004 <scols_table_get_termheight@@SMARTCOLS_2.31+0x530>
    efec:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    eff0:	add	x0, x0, #0xd6c
    eff4:	ldr	x1, [sp, #56]
    eff8:	mov	w2, #0x25e                 	// #606
    effc:	ldr	x3, [sp, #48]
    f000:	bl	8230 <__assert_fail@plt>
    f004:	ldur	x8, [x29, #-40]
    f008:	cbz	x8, f010 <scols_table_get_termheight@@SMARTCOLS_2.31+0x53c>
    f00c:	b	f028 <scols_table_get_termheight@@SMARTCOLS_2.31+0x554>
    f010:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f014:	add	x0, x0, #0xeaa
    f018:	ldr	x1, [sp, #56]
    f01c:	mov	w2, #0x25f                 	// #607
    f020:	ldr	x3, [sp, #48]
    f024:	bl	8230 <__assert_fail@plt>
    f028:	ldur	x8, [x29, #-32]
    f02c:	ldr	x8, [x8, #8]
    f030:	ldur	x9, [x29, #-16]
    f034:	ldr	x9, [x9, #16]
    f038:	cmp	x8, x9
    f03c:	b.hi	f044 <scols_table_get_termheight@@SMARTCOLS_2.31+0x570>  // b.pmore
    f040:	b	f05c <scols_table_get_termheight@@SMARTCOLS_2.31+0x588>
    f044:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f048:	add	x0, x0, #0xeae
    f04c:	ldr	x1, [sp, #56]
    f050:	mov	w2, #0x260                 	// #608
    f054:	ldr	x3, [sp, #48]
    f058:	bl	8230 <__assert_fail@plt>
    f05c:	ldur	x0, [x29, #-40]
    f060:	bl	143d8 <scols_get_library_version@@SMARTCOLS_2.25+0x2f0>
    f064:	ldur	x8, [x29, #-24]
    f068:	ldur	x9, [x29, #-32]
    f06c:	ldr	x1, [x9, #8]
    f070:	mov	x0, x8
    f074:	bl	8370 <scols_line_get_cell@plt>
    f078:	stur	x0, [x29, #-56]
    f07c:	ldur	x8, [x29, #-56]
    f080:	cbz	x8, f094 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5c0>
    f084:	ldur	x0, [x29, #-56]
    f088:	bl	7730 <scols_cell_get_data@plt>
    f08c:	str	x0, [sp, #40]
    f090:	b	f09c <scols_table_get_termheight@@SMARTCOLS_2.31+0x5c8>
    f094:	mov	x8, xzr
    f098:	str	x8, [sp, #40]
    f09c:	ldr	x8, [sp, #40]
    f0a0:	stur	x8, [x29, #-48]
    f0a4:	ldur	x0, [x29, #-32]
    f0a8:	bl	7fd0 <scols_column_is_tree@plt>
    f0ac:	cbnz	w0, f0e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x60c>
    f0b0:	ldur	x8, [x29, #-48]
    f0b4:	cbz	x8, f0cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x5f8>
    f0b8:	ldur	x0, [x29, #-40]
    f0bc:	ldur	x1, [x29, #-48]
    f0c0:	bl	14570 <scols_get_library_version@@SMARTCOLS_2.25+0x488>
    f0c4:	str	w0, [sp, #36]
    f0c8:	b	f0d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x600>
    f0cc:	mov	w8, wzr
    f0d0:	str	w8, [sp, #36]
    f0d4:	ldr	w8, [sp, #36]
    f0d8:	stur	w8, [x29, #-4]
    f0dc:	b	f278 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7a4>
    f0e0:	ldur	x0, [x29, #-16]
    f0e4:	bl	7ee0 <scols_table_is_json@plt>
    f0e8:	cbnz	w0, f11c <scols_table_get_termheight@@SMARTCOLS_2.31+0x648>
    f0ec:	ldur	x8, [x29, #-32]
    f0f0:	ldrb	w9, [x8, #224]
    f0f4:	mov	w10, #0x1                   	// #1
    f0f8:	lsr	w9, w9, w10
    f0fc:	and	w9, w9, w10
    f100:	and	w9, w9, #0xff
    f104:	cbz	w9, f11c <scols_table_get_termheight@@SMARTCOLS_2.31+0x648>
    f108:	ldur	x0, [x29, #-16]
    f10c:	ldur	x1, [x29, #-24]
    f110:	ldur	x2, [x29, #-40]
    f114:	bl	f288 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7b4>
    f118:	stur	w0, [x29, #-60]
    f11c:	ldur	w8, [x29, #-60]
    f120:	cbnz	w8, f20c <scols_table_get_termheight@@SMARTCOLS_2.31+0x738>
    f124:	ldur	x8, [x29, #-24]
    f128:	ldr	x8, [x8, #112]
    f12c:	cbz	x8, f20c <scols_table_get_termheight@@SMARTCOLS_2.31+0x738>
    f130:	ldur	x0, [x29, #-16]
    f134:	bl	7ee0 <scols_table_is_json@plt>
    f138:	cbnz	w0, f20c <scols_table_get_termheight@@SMARTCOLS_2.31+0x738>
    f13c:	ldur	x0, [x29, #-16]
    f140:	ldur	x8, [x29, #-24]
    f144:	ldr	x1, [x8, #112]
    f148:	ldur	x2, [x29, #-40]
    f14c:	bl	f930 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe5c>
    f150:	stur	w0, [x29, #-60]
    f154:	ldur	w9, [x29, #-60]
    f158:	cbnz	w9, f1b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6e4>
    f15c:	ldur	x0, [x29, #-24]
    f160:	bl	fa54 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf80>
    f164:	cbz	w0, f1b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6e4>
    f168:	ldur	x0, [x29, #-40]
    f16c:	ldur	x8, [x29, #-16]
    f170:	ldr	x8, [x8, #176]
    f174:	ldr	x8, [x8, #24]
    f178:	str	x0, [sp, #24]
    f17c:	cbz	x8, f194 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6c0>
    f180:	ldur	x8, [x29, #-16]
    f184:	ldr	x8, [x8, #176]
    f188:	ldr	x8, [x8, #24]
    f18c:	str	x8, [sp, #16]
    f190:	b	f1a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6cc>
    f194:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f198:	add	x8, x8, #0xb7e
    f19c:	str	x8, [sp, #16]
    f1a0:	ldr	x8, [sp, #16]
    f1a4:	ldr	x0, [sp, #24]
    f1a8:	mov	x1, x8
    f1ac:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    f1b0:	stur	w0, [x29, #-60]
    f1b4:	b	f20c <scols_table_get_termheight@@SMARTCOLS_2.31+0x738>
    f1b8:	ldur	w8, [x29, #-60]
    f1bc:	cbnz	w8, f20c <scols_table_get_termheight@@SMARTCOLS_2.31+0x738>
    f1c0:	ldur	x0, [x29, #-40]
    f1c4:	ldur	x8, [x29, #-16]
    f1c8:	ldr	x8, [x8, #176]
    f1cc:	ldr	x8, [x8, #8]
    f1d0:	str	x0, [sp, #8]
    f1d4:	cbz	x8, f1ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x718>
    f1d8:	ldur	x8, [x29, #-16]
    f1dc:	ldr	x8, [x8, #176]
    f1e0:	ldr	x8, [x8, #8]
    f1e4:	str	x8, [sp]
    f1e8:	b	f1f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x724>
    f1ec:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f1f0:	add	x8, x8, #0xb78
    f1f4:	str	x8, [sp]
    f1f8:	ldr	x8, [sp]
    f1fc:	ldr	x0, [sp, #8]
    f200:	mov	x1, x8
    f204:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    f208:	stur	w0, [x29, #-60]
    f20c:	ldur	w8, [x29, #-60]
    f210:	cbnz	w8, f250 <scols_table_get_termheight@@SMARTCOLS_2.31+0x77c>
    f214:	ldur	x8, [x29, #-24]
    f218:	ldr	x8, [x8, #112]
    f21c:	cbnz	x8, f23c <scols_table_get_termheight@@SMARTCOLS_2.31+0x768>
    f220:	ldur	x8, [x29, #-32]
    f224:	ldrb	w9, [x8, #224]
    f228:	mov	w10, #0x1                   	// #1
    f22c:	lsr	w9, w9, w10
    f230:	and	w9, w9, w10
    f234:	and	w9, w9, #0xff
    f238:	cbz	w9, f250 <scols_table_get_termheight@@SMARTCOLS_2.31+0x77c>
    f23c:	ldur	x0, [x29, #-16]
    f240:	bl	7ee0 <scols_table_is_json@plt>
    f244:	cbnz	w0, f250 <scols_table_get_termheight@@SMARTCOLS_2.31+0x77c>
    f248:	ldur	x0, [x29, #-40]
    f24c:	bl	145c8 <scols_get_library_version@@SMARTCOLS_2.25+0x4e0>
    f250:	ldur	w8, [x29, #-60]
    f254:	cbnz	w8, f270 <scols_table_get_termheight@@SMARTCOLS_2.31+0x79c>
    f258:	ldur	x8, [x29, #-48]
    f25c:	cbz	x8, f270 <scols_table_get_termheight@@SMARTCOLS_2.31+0x79c>
    f260:	ldur	x0, [x29, #-40]
    f264:	ldur	x1, [x29, #-48]
    f268:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    f26c:	stur	w0, [x29, #-60]
    f270:	ldur	w8, [x29, #-60]
    f274:	stur	w8, [x29, #-4]
    f278:	ldur	w0, [x29, #-4]
    f27c:	ldp	x29, x30, [sp, #128]
    f280:	add	sp, sp, #0x90
    f284:	ret
    f288:	sub	sp, sp, #0x190
    f28c:	stp	x29, x30, [sp, #368]
    f290:	str	x28, [sp, #384]
    f294:	add	x29, sp, #0x170
    f298:	mov	w8, #0x1                   	// #1
    f29c:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
    f2a0:	add	x9, x9, #0x40a
    f2a4:	adrp	x10, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
    f2a8:	add	x10, x10, #0x987
    f2ac:	adrp	x11, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
    f2b0:	add	x11, x11, #0x6df
    f2b4:	stur	x0, [x29, #-16]
    f2b8:	stur	x1, [x29, #-24]
    f2bc:	stur	x2, [x29, #-32]
    f2c0:	stur	wzr, [x29, #-36]
    f2c4:	stur	xzr, [x29, #-56]
    f2c8:	ldur	x12, [x29, #-16]
    f2cc:	ldrh	w13, [x12, #248]
    f2d0:	mov	w14, #0x3                   	// #3
    f2d4:	lsr	w13, w13, w14
    f2d8:	and	w8, w13, w8
    f2dc:	and	w8, w8, #0xffff
    f2e0:	stur	x9, [x29, #-80]
    f2e4:	stur	x10, [x29, #-88]
    f2e8:	stur	x11, [x29, #-96]
    f2ec:	cbz	w8, f2fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x828>
    f2f0:	ldur	x8, [x29, #-88]
    f2f4:	stur	x8, [x29, #-104]
    f2f8:	b	f330 <scols_table_get_termheight@@SMARTCOLS_2.31+0x85c>
    f2fc:	ldur	x8, [x29, #-16]
    f300:	ldr	x8, [x8, #176]
    f304:	ldr	x8, [x8, #96]
    f308:	cbz	x8, f320 <scols_table_get_termheight@@SMARTCOLS_2.31+0x84c>
    f30c:	ldur	x8, [x29, #-16]
    f310:	ldr	x8, [x8, #176]
    f314:	ldr	x8, [x8, #96]
    f318:	stur	x8, [x29, #-112]
    f31c:	b	f328 <scols_table_get_termheight@@SMARTCOLS_2.31+0x854>
    f320:	ldur	x8, [x29, #-80]
    f324:	stur	x8, [x29, #-112]
    f328:	ldur	x8, [x29, #-112]
    f32c:	stur	x8, [x29, #-104]
    f330:	ldur	x8, [x29, #-104]
    f334:	stur	x8, [x29, #-64]
    f338:	ldur	x0, [x29, #-16]
    f33c:	bl	11cf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3224>
    f340:	cbnz	w0, f34c <scols_table_get_termheight@@SMARTCOLS_2.31+0x878>
    f344:	stur	wzr, [x29, #-4]
    f348:	b	f91c <scols_table_get_termheight@@SMARTCOLS_2.31+0xe48>
    f34c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    f350:	ldr	x8, [x8, #4024]
    f354:	ldr	w9, [x8]
    f358:	mov	w10, #0x8                   	// #8
    f35c:	and	w9, w10, w9
    f360:	cbz	w9, f3b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8e4>
    f364:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    f368:	ldr	x8, [x8, #4016]
    f36c:	ldr	x0, [x8]
    f370:	stur	x0, [x29, #-120]
    f374:	bl	7880 <getpid@plt>
    f378:	ldur	x8, [x29, #-120]
    f37c:	stur	w0, [x29, #-124]
    f380:	mov	x0, x8
    f384:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f388:	add	x1, x1, #0x933
    f38c:	ldur	w2, [x29, #-124]
    f390:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f394:	add	x3, x3, #0x941
    f398:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f39c:	add	x4, x4, #0x989
    f3a0:	bl	8380 <fprintf@plt>
    f3a4:	ldur	x8, [x29, #-24]
    f3a8:	mov	x0, x8
    f3ac:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
    f3b0:	add	x1, x1, #0xc9
    f3b4:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
    f3b8:	ldur	x8, [x29, #-16]
    f3bc:	ldrh	w9, [x8, #248]
    f3c0:	mov	w10, #0x4                   	// #4
    f3c4:	lsr	w9, w9, w10
    f3c8:	and	w9, w9, #0x1
    f3cc:	and	w9, w9, #0xffff
    f3d0:	cbz	w9, f3dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x908>
    f3d4:	stur	wzr, [x29, #-4]
    f3d8:	b	f91c <scols_table_get_termheight@@SMARTCOLS_2.31+0xe48>
    f3dc:	stur	xzr, [x29, #-48]
    f3e0:	ldur	x8, [x29, #-48]
    f3e4:	ldur	x9, [x29, #-16]
    f3e8:	ldr	x9, [x9, #152]
    f3ec:	cmp	x8, x9
    f3f0:	b.cs	f904 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe30>  // b.hs, b.nlast
    f3f4:	ldur	x8, [x29, #-16]
    f3f8:	ldr	x8, [x8, #144]
    f3fc:	ldur	x9, [x29, #-48]
    f400:	mov	x10, #0x8                   	// #8
    f404:	mul	x9, x10, x9
    f408:	add	x8, x8, x9
    f40c:	ldr	x8, [x8]
    f410:	stur	x8, [x29, #-72]
    f414:	ldur	x8, [x29, #-72]
    f418:	cbnz	x8, f498 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9c4>
    f41c:	ldur	x0, [x29, #-32]
    f420:	ldur	x8, [x29, #-16]
    f424:	ldrh	w9, [x8, #248]
    f428:	mov	w10, #0x3                   	// #3
    f42c:	lsr	w9, w9, w10
    f430:	and	w9, w9, #0x1
    f434:	and	w9, w9, #0xffff
    f438:	stur	x0, [x29, #-136]
    f43c:	cbz	w9, f44c <scols_table_get_termheight@@SMARTCOLS_2.31+0x978>
    f440:	ldur	x8, [x29, #-88]
    f444:	stur	x8, [x29, #-144]
    f448:	b	f480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9ac>
    f44c:	ldur	x8, [x29, #-16]
    f450:	ldr	x8, [x8, #176]
    f454:	ldr	x8, [x8, #96]
    f458:	cbz	x8, f470 <scols_table_get_termheight@@SMARTCOLS_2.31+0x99c>
    f45c:	ldur	x8, [x29, #-16]
    f460:	ldr	x8, [x8, #176]
    f464:	ldr	x8, [x8, #96]
    f468:	stur	x8, [x29, #-152]
    f46c:	b	f478 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9a4>
    f470:	ldur	x8, [x29, #-80]
    f474:	stur	x8, [x29, #-152]
    f478:	ldur	x8, [x29, #-152]
    f47c:	stur	x8, [x29, #-144]
    f480:	ldur	x8, [x29, #-144]
    f484:	ldur	x0, [x29, #-136]
    f488:	mov	x1, #0x3                   	// #3
    f48c:	mov	x2, x8
    f490:	bl	144fc <scols_get_library_version@@SMARTCOLS_2.25+0x414>
    f494:	b	f8f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe20>
    f498:	ldur	x8, [x29, #-72]
    f49c:	ldr	w9, [x8, #64]
    f4a0:	subs	w9, w9, #0x1
    f4a4:	mov	w8, w9
    f4a8:	ubfx	x8, x8, #0, #32
    f4ac:	cmp	x8, #0x6
    f4b0:	stur	x8, [x29, #-160]
    f4b4:	b.hi	f8e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe14>  // b.pmore
    f4b8:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f4bc:	add	x8, x8, #0xdc0
    f4c0:	ldur	x11, [x29, #-160]
    f4c4:	ldrsw	x10, [x8, x11, lsl #2]
    f4c8:	add	x9, x8, x10
    f4cc:	br	x9
    f4d0:	ldur	x0, [x29, #-32]
    f4d4:	ldur	x8, [x29, #-16]
    f4d8:	ldr	x8, [x8, #176]
    f4dc:	ldr	x8, [x8, #48]
    f4e0:	stur	x0, [x29, #-168]
    f4e4:	cbz	x8, f4fc <scols_table_get_termheight@@SMARTCOLS_2.31+0xa28>
    f4e8:	ldur	x8, [x29, #-16]
    f4ec:	ldr	x8, [x8, #176]
    f4f0:	ldr	x8, [x8, #48]
    f4f4:	stur	x8, [x29, #-176]
    f4f8:	b	f508 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa34>
    f4fc:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f500:	add	x8, x8, #0xb83
    f504:	stur	x8, [x29, #-176]
    f508:	ldur	x8, [x29, #-176]
    f50c:	ldur	x0, [x29, #-168]
    f510:	mov	x1, x8
    f514:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    f518:	b	f8e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe14>
    f51c:	ldur	x0, [x29, #-32]
    f520:	ldur	x8, [x29, #-16]
    f524:	ldr	x8, [x8, #176]
    f528:	ldr	x8, [x8, #64]
    f52c:	str	x0, [sp, #184]
    f530:	cbz	x8, f548 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa74>
    f534:	ldur	x8, [x29, #-16]
    f538:	ldr	x8, [x8, #176]
    f53c:	ldr	x8, [x8, #64]
    f540:	str	x8, [sp, #176]
    f544:	b	f554 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa80>
    f548:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f54c:	add	x8, x8, #0xb8b
    f550:	str	x8, [sp, #176]
    f554:	ldr	x8, [sp, #176]
    f558:	ldr	x0, [sp, #184]
    f55c:	mov	x1, x8
    f560:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    f564:	b	f8e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe14>
    f568:	ldur	x0, [x29, #-32]
    f56c:	ldur	x8, [x29, #-16]
    f570:	ldr	x8, [x8, #176]
    f574:	ldr	x8, [x8, #56]
    f578:	str	x0, [sp, #168]
    f57c:	cbz	x8, f594 <scols_table_get_termheight@@SMARTCOLS_2.31+0xac0>
    f580:	ldur	x8, [x29, #-16]
    f584:	ldr	x8, [x8, #176]
    f588:	ldr	x8, [x8, #56]
    f58c:	str	x8, [sp, #160]
    f590:	b	f5a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xacc>
    f594:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
    f598:	add	x8, x8, #0xdf
    f59c:	str	x8, [sp, #160]
    f5a0:	ldr	x8, [sp, #160]
    f5a4:	ldr	x0, [sp, #168]
    f5a8:	mov	x1, x8
    f5ac:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    f5b0:	b	f8e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe14>
    f5b4:	ldur	x0, [x29, #-32]
    f5b8:	ldur	x8, [x29, #-16]
    f5bc:	ldr	x8, [x8, #176]
    f5c0:	ldr	x8, [x8, #32]
    f5c4:	str	x0, [sp, #152]
    f5c8:	cbz	x8, f5e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb0c>
    f5cc:	ldur	x8, [x29, #-16]
    f5d0:	ldr	x8, [x8, #176]
    f5d4:	ldr	x8, [x8, #32]
    f5d8:	str	x8, [sp, #144]
    f5dc:	b	f5ec <scols_table_get_termheight@@SMARTCOLS_2.31+0xb18>
    f5e0:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f5e4:	add	x8, x8, #0xb81
    f5e8:	str	x8, [sp, #144]
    f5ec:	ldr	x8, [sp, #144]
    f5f0:	ldr	x0, [sp, #152]
    f5f4:	mov	x1, x8
    f5f8:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    f5fc:	ldur	x8, [x29, #-32]
    f600:	ldur	x2, [x29, #-64]
    f604:	mov	x0, x8
    f608:	mov	x1, #0x2                   	// #2
    f60c:	bl	144fc <scols_get_library_version@@SMARTCOLS_2.25+0x414>
    f610:	b	f8e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe14>
    f614:	ldur	x0, [x29, #-32]
    f618:	ldur	x1, [x29, #-64]
    f61c:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    f620:	ldur	x8, [x29, #-32]
    f624:	ldur	x9, [x29, #-16]
    f628:	ldr	x9, [x9, #176]
    f62c:	ldr	x9, [x9, #80]
    f630:	str	x8, [sp, #136]
    f634:	cbz	x9, f64c <scols_table_get_termheight@@SMARTCOLS_2.31+0xb78>
    f638:	ldur	x8, [x29, #-16]
    f63c:	ldr	x8, [x8, #176]
    f640:	ldr	x8, [x8, #80]
    f644:	str	x8, [sp, #128]
    f648:	b	f658 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb84>
    f64c:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f650:	add	x8, x8, #0xb78
    f654:	str	x8, [sp, #128]
    f658:	ldr	x8, [sp, #128]
    f65c:	ldr	x0, [sp, #136]
    f660:	mov	x1, x8
    f664:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    f668:	ldur	x8, [x29, #-16]
    f66c:	ldur	x9, [x29, #-48]
    f670:	add	x1, x9, #0x3
    f674:	mov	x0, x8
    f678:	sub	x2, x29, #0x38
    f67c:	bl	11d48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3274>
    f680:	cbz	w0, f6e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc0c>
    f684:	ldur	x0, [x29, #-32]
    f688:	ldur	x8, [x29, #-56]
    f68c:	add	x1, x8, #0x1
    f690:	ldur	x8, [x29, #-16]
    f694:	ldr	x8, [x8, #176]
    f698:	ldr	x8, [x8, #40]
    f69c:	str	x0, [sp, #120]
    f6a0:	str	x1, [sp, #112]
    f6a4:	cbz	x8, f6bc <scols_table_get_termheight@@SMARTCOLS_2.31+0xbe8>
    f6a8:	ldur	x8, [x29, #-16]
    f6ac:	ldr	x8, [x8, #176]
    f6b0:	ldr	x8, [x8, #40]
    f6b4:	str	x8, [sp, #104]
    f6b8:	b	f6c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbf0>
    f6bc:	ldur	x8, [x29, #-96]
    f6c0:	str	x8, [sp, #104]
    f6c4:	ldr	x8, [sp, #104]
    f6c8:	ldr	x0, [sp, #120]
    f6cc:	ldr	x1, [sp, #112]
    f6d0:	mov	x2, x8
    f6d4:	bl	144fc <scols_get_library_version@@SMARTCOLS_2.25+0x414>
    f6d8:	mov	w9, #0x1                   	// #1
    f6dc:	stur	w9, [x29, #-36]
    f6e0:	ldur	x8, [x29, #-16]
    f6e4:	ldr	x8, [x8, #176]
    f6e8:	ldr	x8, [x8, #40]
    f6ec:	cbz	x8, f704 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc30>
    f6f0:	ldur	x8, [x29, #-16]
    f6f4:	ldr	x8, [x8, #176]
    f6f8:	ldr	x8, [x8, #40]
    f6fc:	str	x8, [sp, #96]
    f700:	b	f70c <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    f704:	ldur	x8, [x29, #-96]
    f708:	str	x8, [sp, #96]
    f70c:	ldr	x8, [sp, #96]
    f710:	stur	x8, [x29, #-64]
    f714:	b	f8e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe14>
    f718:	ldur	x0, [x29, #-32]
    f71c:	ldur	x8, [x29, #-16]
    f720:	ldrh	w9, [x8, #248]
    f724:	mov	w10, #0x3                   	// #3
    f728:	lsr	w9, w9, w10
    f72c:	and	w9, w9, #0x1
    f730:	and	w9, w9, #0xffff
    f734:	str	x0, [sp, #88]
    f738:	cbz	w9, f748 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc74>
    f73c:	ldur	x8, [x29, #-88]
    f740:	str	x8, [sp, #80]
    f744:	b	f77c <scols_table_get_termheight@@SMARTCOLS_2.31+0xca8>
    f748:	ldur	x8, [x29, #-16]
    f74c:	ldr	x8, [x8, #176]
    f750:	ldr	x8, [x8, #96]
    f754:	cbz	x8, f76c <scols_table_get_termheight@@SMARTCOLS_2.31+0xc98>
    f758:	ldur	x8, [x29, #-16]
    f75c:	ldr	x8, [x8, #176]
    f760:	ldr	x8, [x8, #96]
    f764:	str	x8, [sp, #72]
    f768:	b	f774 <scols_table_get_termheight@@SMARTCOLS_2.31+0xca0>
    f76c:	ldur	x8, [x29, #-80]
    f770:	str	x8, [sp, #72]
    f774:	ldr	x8, [sp, #72]
    f778:	str	x8, [sp, #80]
    f77c:	ldr	x8, [sp, #80]
    f780:	ldr	x0, [sp, #88]
    f784:	mov	x1, x8
    f788:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    f78c:	ldur	x8, [x29, #-32]
    f790:	ldur	x9, [x29, #-16]
    f794:	ldr	x9, [x9, #176]
    f798:	ldr	x9, [x9, #72]
    f79c:	str	x8, [sp, #64]
    f7a0:	cbz	x9, f7b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xce4>
    f7a4:	ldur	x8, [x29, #-16]
    f7a8:	ldr	x8, [x8, #176]
    f7ac:	ldr	x8, [x8, #72]
    f7b0:	str	x8, [sp, #56]
    f7b4:	b	f7c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xcf0>
    f7b8:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f7bc:	add	x8, x8, #0xb7e
    f7c0:	str	x8, [sp, #56]
    f7c4:	ldr	x8, [sp, #56]
    f7c8:	ldr	x0, [sp, #64]
    f7cc:	mov	x1, x8
    f7d0:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    f7d4:	ldur	x8, [x29, #-16]
    f7d8:	ldur	x9, [x29, #-48]
    f7dc:	add	x1, x9, #0x3
    f7e0:	mov	x0, x8
    f7e4:	sub	x2, x29, #0x38
    f7e8:	bl	11d48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3274>
    f7ec:	cbz	w0, f84c <scols_table_get_termheight@@SMARTCOLS_2.31+0xd78>
    f7f0:	ldur	x0, [x29, #-32]
    f7f4:	ldur	x8, [x29, #-56]
    f7f8:	add	x1, x8, #0x1
    f7fc:	ldur	x8, [x29, #-16]
    f800:	ldr	x8, [x8, #176]
    f804:	ldr	x8, [x8, #40]
    f808:	str	x0, [sp, #48]
    f80c:	str	x1, [sp, #40]
    f810:	cbz	x8, f828 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd54>
    f814:	ldur	x8, [x29, #-16]
    f818:	ldr	x8, [x8, #176]
    f81c:	ldr	x8, [x8, #40]
    f820:	str	x8, [sp, #32]
    f824:	b	f830 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd5c>
    f828:	ldur	x8, [x29, #-96]
    f82c:	str	x8, [sp, #32]
    f830:	ldr	x8, [sp, #32]
    f834:	ldr	x0, [sp, #48]
    f838:	ldr	x1, [sp, #40]
    f83c:	mov	x2, x8
    f840:	bl	144fc <scols_get_library_version@@SMARTCOLS_2.25+0x414>
    f844:	mov	w9, #0x1                   	// #1
    f848:	stur	w9, [x29, #-36]
    f84c:	ldur	x8, [x29, #-16]
    f850:	ldr	x8, [x8, #176]
    f854:	ldr	x8, [x8, #40]
    f858:	cbz	x8, f870 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd9c>
    f85c:	ldur	x8, [x29, #-16]
    f860:	ldr	x8, [x8, #176]
    f864:	ldr	x8, [x8, #40]
    f868:	str	x8, [sp, #24]
    f86c:	b	f878 <scols_table_get_termheight@@SMARTCOLS_2.31+0xda4>
    f870:	ldur	x8, [x29, #-96]
    f874:	str	x8, [sp, #24]
    f878:	ldr	x8, [sp, #24]
    f87c:	stur	x8, [x29, #-64]
    f880:	b	f8e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe14>
    f884:	ldur	x0, [x29, #-32]
    f888:	ldur	x1, [x29, #-64]
    f88c:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    f890:	ldur	x8, [x29, #-32]
    f894:	ldur	x9, [x29, #-16]
    f898:	ldr	x9, [x9, #176]
    f89c:	ldr	x9, [x9, #32]
    f8a0:	str	x8, [sp, #16]
    f8a4:	cbz	x9, f8bc <scols_table_get_termheight@@SMARTCOLS_2.31+0xde8>
    f8a8:	ldur	x8, [x29, #-16]
    f8ac:	ldr	x8, [x8, #176]
    f8b0:	ldr	x8, [x8, #32]
    f8b4:	str	x8, [sp, #8]
    f8b8:	b	f8c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdf4>
    f8bc:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f8c0:	add	x8, x8, #0xb81
    f8c4:	str	x8, [sp, #8]
    f8c8:	ldr	x8, [sp, #8]
    f8cc:	ldr	x0, [sp, #16]
    f8d0:	mov	x1, x8
    f8d4:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    f8d8:	ldur	x8, [x29, #-32]
    f8dc:	ldur	x1, [x29, #-64]
    f8e0:	mov	x0, x8
    f8e4:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    f8e8:	ldur	w8, [x29, #-36]
    f8ec:	cbz	w8, f8f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe20>
    f8f0:	b	f904 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe30>
    f8f4:	ldur	x8, [x29, #-48]
    f8f8:	add	x8, x8, #0x3
    f8fc:	stur	x8, [x29, #-48]
    f900:	b	f3e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x90c>
    f904:	ldur	w8, [x29, #-36]
    f908:	cbnz	w8, f918 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe44>
    f90c:	ldur	x0, [x29, #-32]
    f910:	ldur	x1, [x29, #-64]
    f914:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    f918:	stur	wzr, [x29, #-4]
    f91c:	ldur	w0, [x29, #-4]
    f920:	ldr	x28, [sp, #384]
    f924:	ldp	x29, x30, [sp, #368]
    f928:	add	sp, sp, #0x190
    f92c:	ret
    f930:	sub	sp, sp, #0x50
    f934:	stp	x29, x30, [sp, #64]
    f938:	add	x29, sp, #0x40
    f93c:	stur	x0, [x29, #-16]
    f940:	stur	x1, [x29, #-24]
    f944:	str	x2, [sp, #32]
    f948:	ldur	x8, [x29, #-24]
    f94c:	cbz	x8, f954 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe80>
    f950:	b	f974 <scols_table_get_termheight@@SMARTCOLS_2.31+0xea0>
    f954:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f958:	add	x0, x0, #0xea7
    f95c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f960:	add	x1, x1, #0xe14
    f964:	mov	w2, #0x63                  	// #99
    f968:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
    f96c:	add	x3, x3, #0xe3
    f970:	bl	8230 <__assert_fail@plt>
    f974:	ldr	x8, [sp, #32]
    f978:	cbz	x8, f980 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeac>
    f97c:	b	f9a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xecc>
    f980:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f984:	add	x0, x0, #0xeaa
    f988:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    f98c:	add	x1, x1, #0xe14
    f990:	mov	w2, #0x64                  	// #100
    f994:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
    f998:	add	x3, x3, #0xe3
    f99c:	bl	8230 <__assert_fail@plt>
    f9a0:	ldur	x8, [x29, #-24]
    f9a4:	ldr	x8, [x8, #112]
    f9a8:	cbnz	x8, f9b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xee0>
    f9ac:	stur	wzr, [x29, #-4]
    f9b0:	b	fa44 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf70>
    f9b4:	ldur	x0, [x29, #-16]
    f9b8:	ldur	x8, [x29, #-24]
    f9bc:	ldr	x1, [x8, #112]
    f9c0:	ldr	x2, [sp, #32]
    f9c4:	bl	f930 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe5c>
    f9c8:	str	w0, [sp, #20]
    f9cc:	ldr	w9, [sp, #20]
    f9d0:	cbz	w9, f9e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf0c>
    f9d4:	ldr	w8, [sp, #20]
    f9d8:	stur	w8, [x29, #-4]
    f9dc:	b	fa44 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf70>
    f9e0:	ldur	x0, [x29, #-24]
    f9e4:	bl	fa54 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf80>
    f9e8:	cbz	w0, f9fc <scols_table_get_termheight@@SMARTCOLS_2.31+0xf28>
    f9ec:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
    f9f0:	add	x8, x8, #0x409
    f9f4:	str	x8, [sp, #24]
    f9f8:	b	fa34 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf60>
    f9fc:	ldur	x8, [x29, #-16]
    fa00:	ldr	x8, [x8, #176]
    fa04:	ldr	x8, [x8, #16]
    fa08:	cbz	x8, fa20 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf4c>
    fa0c:	ldur	x8, [x29, #-16]
    fa10:	ldr	x8, [x8, #176]
    fa14:	ldr	x8, [x8, #16]
    fa18:	str	x8, [sp, #8]
    fa1c:	b	fa2c <scols_table_get_termheight@@SMARTCOLS_2.31+0xf58>
    fa20:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    fa24:	add	x8, x8, #0xb7b
    fa28:	str	x8, [sp, #8]
    fa2c:	ldr	x8, [sp, #8]
    fa30:	str	x8, [sp, #24]
    fa34:	ldr	x0, [sp, #32]
    fa38:	ldr	x1, [sp, #24]
    fa3c:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
    fa40:	stur	w0, [x29, #-4]
    fa44:	ldur	w0, [x29, #-4]
    fa48:	ldp	x29, x30, [sp, #64]
    fa4c:	add	sp, sp, #0x50
    fa50:	ret
    fa54:	sub	sp, sp, #0x20
    fa58:	stp	x29, x30, [sp, #16]
    fa5c:	add	x29, sp, #0x10
    fa60:	str	x0, [sp]
    fa64:	ldr	x8, [sp]
    fa68:	cbz	x8, fa78 <scols_table_get_termheight@@SMARTCOLS_2.31+0xfa4>
    fa6c:	ldr	x8, [sp]
    fa70:	ldr	x8, [x8, #112]
    fa74:	cbnz	x8, fa80 <scols_table_get_termheight@@SMARTCOLS_2.31+0xfac>
    fa78:	stur	wzr, [x29, #-4]
    fa7c:	b	fa9c <scols_table_get_termheight@@SMARTCOLS_2.31+0xfc8>
    fa80:	ldr	x8, [sp]
    fa84:	add	x0, x8, #0x50
    fa88:	ldr	x8, [sp]
    fa8c:	ldr	x8, [x8, #112]
    fa90:	add	x1, x8, #0x40
    fa94:	bl	11ddc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3308>
    fa98:	stur	w0, [x29, #-4]
    fa9c:	ldur	w0, [x29, #-4]
    faa0:	ldp	x29, x30, [sp, #16]
    faa4:	add	sp, sp, #0x20
    faa8:	ret
    faac:	sub	sp, sp, #0x100
    fab0:	stp	x29, x30, [sp, #240]
    fab4:	add	x29, sp, #0xf0
    fab8:	mov	x8, xzr
    fabc:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    fac0:	ldr	x9, [x9, #4024]
    fac4:	adrp	x10, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
    fac8:	ldr	x10, [x10, #4016]
    facc:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    fad0:	add	x11, x11, #0x933
    fad4:	adrp	x12, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    fad8:	add	x12, x12, #0x941
    fadc:	adrp	x13, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    fae0:	add	x13, x13, #0x9de
    fae4:	stur	x0, [x29, #-16]
    fae8:	stur	wzr, [x29, #-24]
    faec:	stur	xzr, [x29, #-48]
    faf0:	stur	x8, [x29, #-72]
    faf4:	stur	x8, [x29, #-80]
    faf8:	ldur	x8, [x29, #-16]
    fafc:	stur	x9, [x29, #-88]
    fb00:	stur	x10, [x29, #-96]
    fb04:	stur	x11, [x29, #-104]
    fb08:	stur	x12, [x29, #-112]
    fb0c:	str	x13, [sp, #120]
    fb10:	cbz	x8, fb18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1044>
    fb14:	b	fb38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1064>
    fb18:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    fb1c:	add	x0, x0, #0xa63
    fb20:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    fb24:	add	x1, x1, #0xe14
    fb28:	mov	w2, #0x2bf                 	// #703
    fb2c:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    fb30:	add	x3, x3, #0xec6
    fb34:	bl	8230 <__assert_fail@plt>
    fb38:	ldur	x8, [x29, #-16]
    fb3c:	ldr	x8, [x8, #184]
    fb40:	cbnz	x8, fb4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1078>
    fb44:	stur	wzr, [x29, #-4]
    fb48:	b	ffc0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14ec>
    fb4c:	ldur	x8, [x29, #-88]
    fb50:	ldr	w9, [x8]
    fb54:	mov	w10, #0x10                  	// #16
    fb58:	and	w9, w10, w9
    fb5c:	cbz	w9, fba4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10d0>
    fb60:	ldur	x8, [x29, #-96]
    fb64:	ldr	x0, [x8]
    fb68:	str	x0, [sp, #112]
    fb6c:	bl	7880 <getpid@plt>
    fb70:	ldr	x8, [sp, #112]
    fb74:	str	w0, [sp, #108]
    fb78:	mov	x0, x8
    fb7c:	ldur	x1, [x29, #-104]
    fb80:	ldr	w2, [sp, #108]
    fb84:	ldur	x3, [x29, #-112]
    fb88:	ldr	x4, [sp, #120]
    fb8c:	bl	8380 <fprintf@plt>
    fb90:	ldur	x8, [x29, #-16]
    fb94:	mov	x0, x8
    fb98:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    fb9c:	add	x1, x1, #0xef7
    fba0:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
    fba4:	ldur	x8, [x29, #-16]
    fba8:	ldrh	w9, [x8, #248]
    fbac:	mov	w10, #0xc                   	// #12
    fbb0:	lsr	w9, w9, w10
    fbb4:	and	w9, w9, #0x1
    fbb8:	and	w9, w9, #0xffff
    fbbc:	cbz	w9, fc00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x112c>
    fbc0:	ldur	x8, [x29, #-16]
    fbc4:	ldr	x0, [x8, #184]
    fbc8:	bl	74f0 <strlen@plt>
    fbcc:	add	x8, x0, #0x1
    fbd0:	stur	x8, [x29, #-56]
    fbd4:	stur	x8, [x29, #-48]
    fbd8:	ldur	x8, [x29, #-16]
    fbdc:	ldr	x0, [x8, #184]
    fbe0:	bl	7b80 <strdup@plt>
    fbe4:	stur	x0, [x29, #-80]
    fbe8:	ldur	x8, [x29, #-80]
    fbec:	cbnz	x8, fbfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1128>
    fbf0:	mov	w8, #0xfffffff4            	// #-12
    fbf4:	stur	w8, [x29, #-20]
    fbf8:	b	ff4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1478>
    fbfc:	b	fce8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1214>
    fc00:	ldur	x8, [x29, #-16]
    fc04:	ldr	x0, [x8, #184]
    fc08:	bl	74f0 <strlen@plt>
    fc0c:	bl	1cfd0 <scols_init_debug@@SMARTCOLS_2.25+0x3f00>
    fc10:	add	x8, x0, #0x1
    fc14:	stur	x8, [x29, #-56]
    fc18:	ldur	x8, [x29, #-56]
    fc1c:	cmp	x8, #0x1
    fc20:	b.ne	fc84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11b0>  // b.any
    fc24:	ldur	x8, [x29, #-88]
    fc28:	ldr	w9, [x8]
    fc2c:	mov	w10, #0x10                  	// #16
    fc30:	and	w9, w10, w9
    fc34:	cbz	w9, fc7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a8>
    fc38:	ldur	x8, [x29, #-96]
    fc3c:	ldr	x0, [x8]
    fc40:	str	x0, [sp, #96]
    fc44:	bl	7880 <getpid@plt>
    fc48:	ldr	x8, [sp, #96]
    fc4c:	str	w0, [sp, #92]
    fc50:	mov	x0, x8
    fc54:	ldur	x1, [x29, #-104]
    fc58:	ldr	w2, [sp, #92]
    fc5c:	ldur	x3, [x29, #-112]
    fc60:	ldr	x4, [sp, #120]
    fc64:	bl	8380 <fprintf@plt>
    fc68:	ldur	x8, [x29, #-16]
    fc6c:	mov	x0, x8
    fc70:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    fc74:	add	x1, x1, #0xf06
    fc78:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
    fc7c:	stur	wzr, [x29, #-4]
    fc80:	b	ffc0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14ec>
    fc84:	ldur	x0, [x29, #-56]
    fc88:	bl	78f0 <malloc@plt>
    fc8c:	stur	x0, [x29, #-80]
    fc90:	ldur	x8, [x29, #-80]
    fc94:	cbnz	x8, fca4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11d0>
    fc98:	mov	w8, #0xfffffff4            	// #-12
    fc9c:	stur	w8, [x29, #-20]
    fca0:	b	ff4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1478>
    fca4:	ldur	x8, [x29, #-16]
    fca8:	ldr	x0, [x8, #184]
    fcac:	ldur	x2, [x29, #-80]
    fcb0:	sub	x1, x29, #0x30
    fcb4:	mov	x8, xzr
    fcb8:	mov	x3, x8
    fcbc:	bl	1ca58 <scols_init_debug@@SMARTCOLS_2.25+0x3988>
    fcc0:	cbz	x0, fcdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1208>
    fcc4:	ldur	x8, [x29, #-48]
    fcc8:	cbz	x8, fcdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1208>
    fccc:	ldur	x8, [x29, #-48]
    fcd0:	mov	x9, #0xffffffffffffffff    	// #-1
    fcd4:	cmp	x8, x9
    fcd8:	b.ne	fce8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1214>  // b.any
    fcdc:	mov	w8, #0xffffffea            	// #-22
    fce0:	stur	w8, [x29, #-20]
    fce4:	b	ff4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1478>
    fce8:	ldur	x8, [x29, #-16]
    fcec:	ldrh	w9, [x8, #248]
    fcf0:	mov	w10, #0x2                   	// #2
    fcf4:	lsr	w9, w9, w10
    fcf8:	and	w9, w9, #0x1
    fcfc:	and	w9, w9, #0xffff
    fd00:	cbz	w9, fd14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1240>
    fd04:	ldur	x8, [x29, #-16]
    fd08:	ldr	x8, [x8, #40]
    fd0c:	str	x8, [sp, #80]
    fd10:	b	fd1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1248>
    fd14:	mov	x8, #0x50                  	// #80
    fd18:	str	x8, [sp, #80]
    fd1c:	ldr	x8, [sp, #80]
    fd20:	stur	x8, [x29, #-40]
    fd24:	ldur	x8, [x29, #-40]
    fd28:	ldur	x9, [x29, #-56]
    fd2c:	add	x8, x8, x9
    fd30:	stur	x8, [x29, #-64]
    fd34:	ldur	x0, [x29, #-64]
    fd38:	bl	78f0 <malloc@plt>
    fd3c:	stur	x0, [x29, #-72]
    fd40:	ldur	x8, [x29, #-72]
    fd44:	cbnz	x8, fd54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1280>
    fd48:	mov	w8, #0xffffffea            	// #-22
    fd4c:	stur	w8, [x29, #-20]
    fd50:	b	ff4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1478>
    fd54:	ldur	x8, [x29, #-16]
    fd58:	add	x0, x8, #0xb8
    fd5c:	bl	7cd0 <scols_cell_get_alignment@plt>
    fd60:	str	w0, [sp, #76]
    fd64:	cbz	w0, fdac <scols_table_get_termheight@@SMARTCOLS_2.31+0x12d8>
    fd68:	b	fd6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1298>
    fd6c:	ldr	w8, [sp, #76]
    fd70:	cmp	w8, #0x1
    fd74:	b.eq	fda0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12cc>  // b.none
    fd78:	b	fd7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x12a8>
    fd7c:	ldr	w8, [sp, #76]
    fd80:	cmp	w8, #0x2
    fd84:	cset	w9, eq  // eq = none
    fd88:	eor	w9, w9, #0x1
    fd8c:	tbnz	w9, #0, fdac <scols_table_get_termheight@@SMARTCOLS_2.31+0x12d8>
    fd90:	b	fd94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12c0>
    fd94:	mov	w8, #0x1                   	// #1
    fd98:	stur	w8, [x29, #-28]
    fd9c:	b	fe28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1354>
    fda0:	mov	w8, #0x2                   	// #2
    fda4:	stur	w8, [x29, #-28]
    fda8:	b	fe28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1354>
    fdac:	stur	wzr, [x29, #-28]
    fdb0:	ldur	x8, [x29, #-48]
    fdb4:	ldur	x9, [x29, #-40]
    fdb8:	cmp	x8, x9
    fdbc:	b.cs	fe28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1354>  // b.hs, b.nlast
    fdc0:	ldur	x0, [x29, #-16]
    fdc4:	bl	7ad0 <scols_table_is_maxout@plt>
    fdc8:	cbnz	w0, fe28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1354>
    fdcc:	bl	7d60 <__ctype_b_loc@plt>
    fdd0:	ldr	x8, [x0]
    fdd4:	ldur	x9, [x29, #-16]
    fdd8:	ldr	x9, [x9, #176]
    fddc:	ldr	x9, [x9, #88]
    fde0:	str	x8, [sp, #64]
    fde4:	cbz	x9, fdfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1328>
    fde8:	ldur	x8, [x29, #-16]
    fdec:	ldr	x8, [x8, #176]
    fdf0:	ldr	x8, [x8, #88]
    fdf4:	str	x8, [sp, #56]
    fdf8:	b	fe08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1334>
    fdfc:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
    fe00:	add	x8, x8, #0x40a
    fe04:	str	x8, [sp, #56]
    fe08:	ldr	x8, [sp, #56]
    fe0c:	ldrsb	x8, [x8]
    fe10:	ldr	x9, [sp, #64]
    fe14:	ldrh	w10, [x9, x8, lsl #1]
    fe18:	and	w10, w10, #0x1
    fe1c:	cbz	w10, fe28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1354>
    fe20:	ldur	x8, [x29, #-48]
    fe24:	stur	x8, [x29, #-40]
    fe28:	ldur	x0, [x29, #-80]
    fe2c:	ldur	x1, [x29, #-72]
    fe30:	ldur	x2, [x29, #-64]
    fe34:	ldur	w4, [x29, #-28]
    fe38:	ldur	x8, [x29, #-16]
    fe3c:	ldr	x8, [x8, #176]
    fe40:	ldr	x8, [x8, #88]
    fe44:	str	x0, [sp, #48]
    fe48:	str	x1, [sp, #40]
    fe4c:	str	x2, [sp, #32]
    fe50:	str	w4, [sp, #28]
    fe54:	cbz	x8, fe6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1398>
    fe58:	ldur	x8, [x29, #-16]
    fe5c:	ldr	x8, [x8, #176]
    fe60:	ldr	x8, [x8, #88]
    fe64:	str	x8, [sp, #16]
    fe68:	b	fe78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13a4>
    fe6c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
    fe70:	add	x8, x8, #0x40a
    fe74:	str	x8, [sp, #16]
    fe78:	ldr	x8, [sp, #16]
    fe7c:	ldrsb	w6, [x8]
    fe80:	ldr	x0, [sp, #48]
    fe84:	ldr	x1, [sp, #40]
    fe88:	ldr	x2, [sp, #32]
    fe8c:	sub	x3, x29, #0x28
    fe90:	ldr	w4, [sp, #28]
    fe94:	mov	w9, wzr
    fe98:	mov	w5, w9
    fe9c:	bl	1d358 <scols_init_debug@@SMARTCOLS_2.25+0x4288>
    fea0:	stur	w0, [x29, #-20]
    fea4:	ldur	w9, [x29, #-20]
    fea8:	mov	w10, #0xffffffff            	// #-1
    feac:	cmp	w9, w10
    feb0:	b.ne	fec0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13ec>  // b.any
    feb4:	mov	w8, #0xffffffea            	// #-22
    feb8:	stur	w8, [x29, #-20]
    febc:	b	ff4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1478>
    fec0:	ldur	x8, [x29, #-16]
    fec4:	ldrh	w9, [x8, #248]
    fec8:	mov	w10, #0x1                   	// #1
    fecc:	lsr	w9, w9, w10
    fed0:	and	w9, w9, w10
    fed4:	and	w9, w9, #0xffff
    fed8:	cbz	w9, fef0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x141c>
    fedc:	ldur	x8, [x29, #-16]
    fee0:	ldr	x8, [x8, #192]
    fee4:	cbz	x8, fef0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x141c>
    fee8:	mov	w8, #0x1                   	// #1
    feec:	stur	w8, [x29, #-24]
    fef0:	ldur	w8, [x29, #-24]
    fef4:	cbz	w8, ff0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1438>
    fef8:	ldur	x8, [x29, #-16]
    fefc:	ldr	x0, [x8, #192]
    ff00:	ldur	x8, [x29, #-16]
    ff04:	ldr	x1, [x8, #72]
    ff08:	bl	7520 <fputs@plt>
    ff0c:	ldur	x0, [x29, #-72]
    ff10:	ldur	x8, [x29, #-16]
    ff14:	ldr	x1, [x8, #72]
    ff18:	bl	7520 <fputs@plt>
    ff1c:	ldur	w9, [x29, #-24]
    ff20:	cbz	w9, ff38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1464>
    ff24:	ldur	x8, [x29, #-16]
    ff28:	ldr	x1, [x8, #72]
    ff2c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ff30:	add	x0, x0, #0xf26
    ff34:	bl	7520 <fputs@plt>
    ff38:	ldur	x8, [x29, #-16]
    ff3c:	ldr	x1, [x8, #72]
    ff40:	mov	w0, #0xa                   	// #10
    ff44:	bl	7720 <fputc@plt>
    ff48:	stur	wzr, [x29, #-20]
    ff4c:	ldur	x0, [x29, #-80]
    ff50:	bl	7dd0 <free@plt>
    ff54:	ldur	x0, [x29, #-72]
    ff58:	bl	7dd0 <free@plt>
    ff5c:	ldur	x8, [x29, #-88]
    ff60:	ldr	w9, [x8]
    ff64:	mov	w10, #0x10                  	// #16
    ff68:	and	w9, w10, w9
    ff6c:	cbz	w9, ffb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14e4>
    ff70:	ldur	x8, [x29, #-96]
    ff74:	ldr	x0, [x8]
    ff78:	str	x0, [sp, #8]
    ff7c:	bl	7880 <getpid@plt>
    ff80:	ldr	x8, [sp, #8]
    ff84:	str	w0, [sp, #4]
    ff88:	mov	x0, x8
    ff8c:	ldur	x1, [x29, #-104]
    ff90:	ldr	w2, [sp, #4]
    ff94:	ldur	x3, [x29, #-112]
    ff98:	ldr	x4, [sp, #120]
    ff9c:	bl	8380 <fprintf@plt>
    ffa0:	ldur	x8, [x29, #-16]
    ffa4:	ldur	w2, [x29, #-20]
    ffa8:	mov	x0, x8
    ffac:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
    ffb0:	add	x1, x1, #0xf2b
    ffb4:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
    ffb8:	ldur	w8, [x29, #-20]
    ffbc:	stur	w8, [x29, #-4]
    ffc0:	ldur	w0, [x29, #-4]
    ffc4:	ldp	x29, x30, [sp, #240]
    ffc8:	add	sp, sp, #0x100
    ffcc:	ret
    ffd0:	sub	sp, sp, #0x130
    ffd4:	stp	x29, x30, [sp, #272]
    ffd8:	str	x28, [sp, #288]
    ffdc:	add	x29, sp, #0x110
    ffe0:	str	q7, [sp, #128]
    ffe4:	str	q6, [sp, #112]
    ffe8:	str	q5, [sp, #96]
    ffec:	str	q4, [sp, #80]
    fff0:	str	q3, [sp, #64]
    fff4:	str	q2, [sp, #48]
    fff8:	str	q1, [sp, #32]
    fffc:	str	q0, [sp, #16]
   10000:	stur	x7, [x29, #-88]
   10004:	stur	x6, [x29, #-96]
   10008:	stur	x5, [x29, #-104]
   1000c:	stur	x4, [x29, #-112]
   10010:	stur	x3, [x29, #-120]
   10014:	stur	x2, [x29, #-128]
   10018:	stur	x0, [x29, #-8]
   1001c:	stur	x1, [x29, #-16]
   10020:	ldur	x8, [x29, #-8]
   10024:	cbz	x8, 10060 <scols_table_get_termheight@@SMARTCOLS_2.31+0x158c>
   10028:	b	1002c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1558>
   1002c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   10030:	ldr	x8, [x8, #4024]
   10034:	ldrb	w9, [x8, #3]
   10038:	tbnz	w9, #0, 10060 <scols_table_get_termheight@@SMARTCOLS_2.31+0x158c>
   1003c:	b	10040 <scols_table_get_termheight@@SMARTCOLS_2.31+0x156c>
   10040:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   10044:	ldr	x8, [x8, #4016]
   10048:	ldr	x0, [x8]
   1004c:	ldur	x2, [x29, #-8]
   10050:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10054:	add	x1, x1, #0x958
   10058:	bl	8380 <fprintf@plt>
   1005c:	b	10060 <scols_table_get_termheight@@SMARTCOLS_2.31+0x158c>
   10060:	mov	w8, #0xffffff80            	// #-128
   10064:	stur	w8, [x29, #-20]
   10068:	mov	w8, #0xffffffd0            	// #-48
   1006c:	stur	w8, [x29, #-24]
   10070:	add	x9, x29, #0x20
   10074:	stur	x9, [x29, #-48]
   10078:	add	x9, sp, #0x10
   1007c:	add	x9, x9, #0x80
   10080:	stur	x9, [x29, #-32]
   10084:	sub	x9, x29, #0x80
   10088:	add	x9, x9, #0x30
   1008c:	stur	x9, [x29, #-40]
   10090:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   10094:	ldr	x9, [x9, #4016]
   10098:	ldr	x0, [x9]
   1009c:	ldur	x1, [x29, #-16]
   100a0:	ldur	q0, [x29, #-48]
   100a4:	ldur	q1, [x29, #-32]
   100a8:	stur	q1, [x29, #-64]
   100ac:	stur	q0, [x29, #-80]
   100b0:	sub	x2, x29, #0x50
   100b4:	str	x9, [sp, #8]
   100b8:	bl	8210 <vfprintf@plt>
   100bc:	ldr	x9, [sp, #8]
   100c0:	ldr	x1, [x9]
   100c4:	mov	w8, #0xa                   	// #10
   100c8:	str	w0, [sp, #4]
   100cc:	mov	w0, w8
   100d0:	bl	7720 <fputc@plt>
   100d4:	ldr	x28, [sp, #288]
   100d8:	ldp	x29, x30, [sp, #272]
   100dc:	add	sp, sp, #0x130
   100e0:	ret
   100e4:	sub	sp, sp, #0x90
   100e8:	stp	x29, x30, [sp, #128]
   100ec:	add	x29, sp, #0x80
   100f0:	stur	x0, [x29, #-16]
   100f4:	stur	x1, [x29, #-24]
   100f8:	stur	wzr, [x29, #-28]
   100fc:	ldur	x8, [x29, #-16]
   10100:	cbz	x8, 10108 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1634>
   10104:	b	10128 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1654>
   10108:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1010c:	add	x0, x0, #0xa63
   10110:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10114:	add	x1, x1, #0xe14
   10118:	mov	w2, #0x324                 	// #804
   1011c:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10120:	add	x3, x3, #0xf47
   10124:	bl	8230 <__assert_fail@plt>
   10128:	ldur	x8, [x29, #-16]
   1012c:	ldrh	w9, [x8, #248]
   10130:	mov	w10, #0x8                   	// #8
   10134:	lsr	w9, w9, w10
   10138:	and	w9, w9, #0x1
   1013c:	and	w9, w9, #0xffff
   10140:	cmp	w9, #0x1
   10144:	b.ne	10164 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1690>  // b.any
   10148:	ldur	x8, [x29, #-16]
   1014c:	ldrh	w9, [x8, #248]
   10150:	mov	w10, #0x7                   	// #7
   10154:	lsr	w9, w9, w10
   10158:	and	w9, w9, #0x1
   1015c:	and	w9, w9, #0xffff
   10160:	cbz	w9, 10198 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16c4>
   10164:	ldur	x0, [x29, #-16]
   10168:	bl	75c0 <scols_table_is_noheadings@plt>
   1016c:	cbnz	w0, 10198 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16c4>
   10170:	ldur	x0, [x29, #-16]
   10174:	bl	8110 <scols_table_is_export@plt>
   10178:	cbnz	w0, 10198 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16c4>
   1017c:	ldur	x0, [x29, #-16]
   10180:	bl	7ee0 <scols_table_is_json@plt>
   10184:	cbnz	w0, 10198 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16c4>
   10188:	ldur	x8, [x29, #-16]
   1018c:	add	x0, x8, #0x70
   10190:	bl	1048c <scols_table_get_termheight@@SMARTCOLS_2.31+0x19b8>
   10194:	cbz	w0, 101a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16cc>
   10198:	stur	wzr, [x29, #-4]
   1019c:	b	1047c <scols_table_get_termheight@@SMARTCOLS_2.31+0x19a8>
   101a0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   101a4:	ldr	x8, [x8, #4024]
   101a8:	ldr	w9, [x8]
   101ac:	mov	w10, #0x10                  	// #16
   101b0:	and	w9, w10, w9
   101b4:	cbz	w9, 1020c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1738>
   101b8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   101bc:	ldr	x8, [x8, #4016]
   101c0:	ldr	x0, [x8]
   101c4:	str	x0, [sp, #48]
   101c8:	bl	7880 <getpid@plt>
   101cc:	ldr	x8, [sp, #48]
   101d0:	str	w0, [sp, #44]
   101d4:	mov	x0, x8
   101d8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   101dc:	add	x1, x1, #0x933
   101e0:	ldr	w2, [sp, #44]
   101e4:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   101e8:	add	x3, x3, #0x941
   101ec:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   101f0:	add	x4, x4, #0x9de
   101f4:	bl	8380 <fprintf@plt>
   101f8:	ldur	x8, [x29, #-16]
   101fc:	mov	x0, x8
   10200:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10204:	add	x1, x1, #0xf93
   10208:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
   1020c:	add	x0, sp, #0x40
   10210:	mov	w8, wzr
   10214:	mov	w1, w8
   10218:	bl	75f0 <scols_reset_iter@plt>
   1021c:	ldur	w8, [x29, #-28]
   10220:	mov	w9, #0x0                   	// #0
   10224:	str	w9, [sp, #40]
   10228:	cbnz	w8, 10248 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1774>
   1022c:	ldur	x0, [x29, #-16]
   10230:	add	x1, sp, #0x40
   10234:	sub	x2, x29, #0x28
   10238:	bl	80e0 <scols_table_next_column@plt>
   1023c:	cmp	w0, #0x0
   10240:	cset	w8, eq  // eq = none
   10244:	str	w8, [sp, #40]
   10248:	ldr	w8, [sp, #40]
   1024c:	tbnz	w8, #0, 10254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1780>
   10250:	b	10354 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1880>
   10254:	ldur	x0, [x29, #-40]
   10258:	bl	81a0 <scols_column_is_hidden@plt>
   1025c:	cbz	w0, 10264 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1790>
   10260:	b	1021c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1748>
   10264:	ldur	x0, [x29, #-24]
   10268:	bl	143d8 <scols_get_library_version@@SMARTCOLS_2.25+0x2f0>
   1026c:	ldur	x8, [x29, #-40]
   10270:	ldrb	w9, [x8, #224]
   10274:	mov	w10, #0x1                   	// #1
   10278:	lsr	w9, w9, w10
   1027c:	and	w9, w9, w10
   10280:	and	w9, w9, #0xff
   10284:	cbz	w9, 102ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1818>
   10288:	ldur	x0, [x29, #-16]
   1028c:	bl	75d0 <scols_table_is_tree@plt>
   10290:	cbz	w0, 102ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1818>
   10294:	ldur	x0, [x29, #-40]
   10298:	bl	7fd0 <scols_column_is_tree@plt>
   1029c:	cbz	w0, 102ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1818>
   102a0:	str	xzr, [sp, #56]
   102a4:	ldr	x8, [sp, #56]
   102a8:	ldur	x9, [x29, #-16]
   102ac:	ldr	x9, [x9, #152]
   102b0:	add	x9, x9, #0x1
   102b4:	cmp	x8, x9
   102b8:	b.cs	102ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1818>  // b.hs, b.nlast
   102bc:	ldur	x0, [x29, #-24]
   102c0:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   102c4:	add	x1, x1, #0x40a
   102c8:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
   102cc:	stur	w0, [x29, #-28]
   102d0:	ldur	w8, [x29, #-28]
   102d4:	cbz	w8, 102dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1808>
   102d8:	b	102ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1818>
   102dc:	ldr	x8, [sp, #56]
   102e0:	add	x8, x8, #0x1
   102e4:	str	x8, [sp, #56]
   102e8:	b	102a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17d0>
   102ec:	ldur	w8, [x29, #-28]
   102f0:	cbnz	w8, 10324 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1850>
   102f4:	ldur	x0, [x29, #-24]
   102f8:	ldur	x8, [x29, #-40]
   102fc:	add	x8, x8, #0xa8
   10300:	str	x0, [sp, #32]
   10304:	mov	x0, x8
   10308:	bl	7730 <scols_cell_get_data@plt>
   1030c:	ldr	x8, [sp, #32]
   10310:	str	x0, [sp, #24]
   10314:	mov	x0, x8
   10318:	ldr	x1, [sp, #24]
   1031c:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
   10320:	stur	w0, [x29, #-28]
   10324:	ldur	w8, [x29, #-28]
   10328:	cbnz	w8, 10350 <scols_table_get_termheight@@SMARTCOLS_2.31+0x187c>
   1032c:	ldur	x0, [x29, #-16]
   10330:	ldur	x1, [x29, #-40]
   10334:	ldur	x8, [x29, #-40]
   10338:	add	x3, x8, #0xa8
   1033c:	ldur	x4, [x29, #-24]
   10340:	mov	x8, xzr
   10344:	mov	x2, x8
   10348:	bl	104b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19e0>
   1034c:	stur	w0, [x29, #-28]
   10350:	b	1021c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1748>
   10354:	ldur	w8, [x29, #-28]
   10358:	cbnz	w8, 103a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18d4>
   1035c:	ldur	x8, [x29, #-16]
   10360:	ldr	x8, [x8, #88]
   10364:	cbz	x8, 10378 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18a4>
   10368:	ldur	x8, [x29, #-16]
   1036c:	ldr	x8, [x8, #88]
   10370:	str	x8, [sp, #16]
   10374:	b	10384 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18b0>
   10378:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1037c:	add	x8, x8, #0xd48
   10380:	str	x8, [sp, #16]
   10384:	ldr	x8, [sp, #16]
   10388:	ldur	x9, [x29, #-16]
   1038c:	ldr	x1, [x9, #72]
   10390:	mov	x0, x8
   10394:	bl	7520 <fputs@plt>
   10398:	ldur	x8, [x29, #-16]
   1039c:	ldr	x9, [x8, #232]
   103a0:	add	x9, x9, #0x1
   103a4:	str	x9, [x8, #232]
   103a8:	ldur	x8, [x29, #-16]
   103ac:	ldrh	w9, [x8, #248]
   103b0:	and	w9, w9, #0xfffffeff
   103b4:	orr	w9, w9, #0x100
   103b8:	strh	w9, [x8, #248]
   103bc:	ldur	x8, [x29, #-16]
   103c0:	ldr	x8, [x8, #232]
   103c4:	ldur	x10, [x29, #-16]
   103c8:	ldr	x10, [x10, #48]
   103cc:	add	x8, x8, x10
   103d0:	ldur	x10, [x29, #-16]
   103d4:	str	x8, [x10, #240]
   103d8:	ldur	x8, [x29, #-16]
   103dc:	ldrh	w9, [x8, #248]
   103e0:	mov	w11, #0x7                   	// #7
   103e4:	lsr	w9, w9, w11
   103e8:	and	w9, w9, #0x1
   103ec:	and	w9, w9, #0xffff
   103f0:	cbz	w9, 10474 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19a0>
   103f4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   103f8:	ldr	x8, [x8, #4024]
   103fc:	ldr	w9, [x8]
   10400:	mov	w10, #0x10                  	// #16
   10404:	and	w9, w10, w9
   10408:	cbz	w9, 10474 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19a0>
   1040c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   10410:	ldr	x8, [x8, #4016]
   10414:	ldr	x0, [x8]
   10418:	str	x0, [sp, #8]
   1041c:	bl	7880 <getpid@plt>
   10420:	ldr	x8, [sp, #8]
   10424:	str	w0, [sp, #4]
   10428:	mov	x0, x8
   1042c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10430:	add	x1, x1, #0x933
   10434:	ldr	w2, [sp, #4]
   10438:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1043c:	add	x3, x3, #0x941
   10440:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10444:	add	x4, x4, #0x9de
   10448:	bl	8380 <fprintf@plt>
   1044c:	ldur	x8, [x29, #-16]
   10450:	ldur	x9, [x29, #-16]
   10454:	ldr	x2, [x9, #240]
   10458:	ldur	x9, [x29, #-16]
   1045c:	ldr	x3, [x9, #232]
   10460:	ldur	w4, [x29, #-28]
   10464:	mov	x0, x8
   10468:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1046c:	add	x1, x1, #0xfa3
   10470:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
   10474:	ldur	w8, [x29, #-28]
   10478:	stur	w8, [x29, #-4]
   1047c:	ldur	w0, [x29, #-4]
   10480:	ldp	x29, x30, [sp, #128]
   10484:	add	sp, sp, #0x90
   10488:	ret
   1048c:	sub	sp, sp, #0x10
   10490:	str	x0, [sp, #8]
   10494:	ldr	x8, [sp, #8]
   10498:	ldr	x8, [x8]
   1049c:	ldr	x9, [sp, #8]
   104a0:	cmp	x8, x9
   104a4:	cset	w10, eq  // eq = none
   104a8:	and	w0, w10, #0x1
   104ac:	add	sp, sp, #0x10
   104b0:	ret
   104b4:	sub	sp, sp, #0x170
   104b8:	stp	x29, x30, [sp, #336]
   104bc:	str	x28, [sp, #352]
   104c0:	add	x29, sp, #0x150
   104c4:	mov	x8, xzr
   104c8:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   104cc:	add	x9, x9, #0x1e2
   104d0:	adrp	x10, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   104d4:	add	x10, x10, #0x40a
   104d8:	stur	x0, [x29, #-16]
   104dc:	stur	x1, [x29, #-24]
   104e0:	stur	x2, [x29, #-32]
   104e4:	stur	x3, [x29, #-40]
   104e8:	stur	x4, [x29, #-48]
   104ec:	stur	xzr, [x29, #-56]
   104f0:	stur	x8, [x29, #-88]
   104f4:	ldur	x8, [x29, #-16]
   104f8:	stur	x9, [x29, #-136]
   104fc:	stur	x10, [x29, #-144]
   10500:	cbz	x8, 10508 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a34>
   10504:	b	10528 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a54>
   10508:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1050c:	add	x0, x0, #0xa63
   10510:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10514:	add	x1, x1, #0xe14
   10518:	mov	w2, #0x1bd                 	// #445
   1051c:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   10520:	add	x3, x3, #0x14b
   10524:	bl	8230 <__assert_fail@plt>
   10528:	ldur	x8, [x29, #-24]
   1052c:	cbz	x8, 10534 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a60>
   10530:	b	10554 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a80>
   10534:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10538:	add	x0, x0, #0xd6c
   1053c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10540:	add	x1, x1, #0xe14
   10544:	mov	w2, #0x1be                 	// #446
   10548:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1054c:	add	x3, x3, #0x14b
   10550:	bl	8230 <__assert_fail@plt>
   10554:	ldur	x0, [x29, #-48]
   10558:	bl	145fc <scols_get_library_version@@SMARTCOLS_2.25+0x514>
   1055c:	stur	x0, [x29, #-96]
   10560:	ldur	x8, [x29, #-96]
   10564:	cbnz	x8, 10574 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1aa0>
   10568:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1056c:	add	x8, x8, #0x9a5
   10570:	stur	x8, [x29, #-96]
   10574:	ldur	x0, [x29, #-24]
   10578:	bl	11e08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3334>
   1057c:	stur	w0, [x29, #-108]
   10580:	ldur	x8, [x29, #-16]
   10584:	ldr	w9, [x8, #224]
   10588:	subs	w9, w9, #0x0
   1058c:	mov	w8, w9
   10590:	ubfx	x8, x8, #0, #32
   10594:	cmp	x8, #0x3
   10598:	stur	x8, [x29, #-152]
   1059c:	b.hi	10844 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d70>  // b.pmore
   105a0:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   105a4:	add	x8, x8, #0xddc
   105a8:	ldur	x11, [x29, #-152]
   105ac:	ldrsw	x10, [x8, x11, lsl #2]
   105b0:	add	x9, x8, x10
   105b4:	br	x9
   105b8:	ldur	x0, [x29, #-96]
   105bc:	ldur	x8, [x29, #-16]
   105c0:	ldr	x1, [x8, #72]
   105c4:	bl	11ea4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x33d0>
   105c8:	ldur	w9, [x29, #-108]
   105cc:	cbnz	w9, 10608 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b34>
   105d0:	ldur	x8, [x29, #-16]
   105d4:	ldr	x8, [x8, #80]
   105d8:	cbz	x8, 105ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b18>
   105dc:	ldur	x8, [x29, #-16]
   105e0:	ldr	x8, [x8, #80]
   105e4:	stur	x8, [x29, #-160]
   105e8:	b	105f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b20>
   105ec:	ldur	x8, [x29, #-144]
   105f0:	stur	x8, [x29, #-160]
   105f4:	ldur	x8, [x29, #-160]
   105f8:	ldur	x9, [x29, #-16]
   105fc:	ldr	x1, [x9, #72]
   10600:	mov	x0, x8
   10604:	bl	7520 <fputs@plt>
   10608:	stur	wzr, [x29, #-4]
   1060c:	b	10e14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2340>
   10610:	ldur	x8, [x29, #-16]
   10614:	ldr	x0, [x8, #72]
   10618:	ldur	x8, [x29, #-24]
   1061c:	add	x8, x8, #0xa8
   10620:	str	x0, [sp, #168]
   10624:	mov	x0, x8
   10628:	bl	7730 <scols_cell_get_data@plt>
   1062c:	ldr	x8, [sp, #168]
   10630:	str	x0, [sp, #160]
   10634:	mov	x0, x8
   10638:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1063c:	add	x1, x1, #0x1d7
   10640:	ldr	x2, [sp, #160]
   10644:	bl	8380 <fprintf@plt>
   10648:	ldur	x8, [x29, #-96]
   1064c:	ldur	x9, [x29, #-16]
   10650:	ldr	x1, [x9, #72]
   10654:	mov	x0, x8
   10658:	mov	w10, wzr
   1065c:	mov	w2, w10
   10660:	bl	11f9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x34c8>
   10664:	ldur	w10, [x29, #-108]
   10668:	cbnz	w10, 106a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bd0>
   1066c:	ldur	x8, [x29, #-16]
   10670:	ldr	x8, [x8, #80]
   10674:	cbz	x8, 10688 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bb4>
   10678:	ldur	x8, [x29, #-16]
   1067c:	ldr	x8, [x8, #80]
   10680:	str	x8, [sp, #152]
   10684:	b	10690 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bbc>
   10688:	ldur	x8, [x29, #-144]
   1068c:	str	x8, [sp, #152]
   10690:	ldr	x8, [sp, #152]
   10694:	ldur	x9, [x29, #-16]
   10698:	ldr	x1, [x9, #72]
   1069c:	mov	x0, x8
   106a0:	bl	7520 <fputs@plt>
   106a4:	stur	wzr, [x29, #-4]
   106a8:	b	10e14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2340>
   106ac:	ldur	x8, [x29, #-24]
   106b0:	add	x0, x8, #0xa8
   106b4:	bl	7730 <scols_cell_get_data@plt>
   106b8:	ldur	x8, [x29, #-16]
   106bc:	ldr	x1, [x8, #72]
   106c0:	mov	w2, #0xffffffff            	// #-1
   106c4:	bl	12120 <scols_table_get_termheight@@SMARTCOLS_2.31+0x364c>
   106c8:	ldur	x8, [x29, #-16]
   106cc:	ldr	x1, [x8, #72]
   106d0:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   106d4:	add	x0, x0, #0x1db
   106d8:	bl	7520 <fputs@plt>
   106dc:	ldur	x8, [x29, #-24]
   106e0:	ldr	w9, [x8, #76]
   106e4:	str	w9, [sp, #148]
   106e8:	cbz	w9, 10710 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c3c>
   106ec:	b	106f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c1c>
   106f0:	ldr	w8, [sp, #148]
   106f4:	cmp	w8, #0x1
   106f8:	b.eq	10750 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c7c>  // b.none
   106fc:	b	10700 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c2c>
   10700:	ldr	w8, [sp, #148]
   10704:	cmp	w8, #0x2
   10708:	b.eq	10788 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cb4>  // b.none
   1070c:	b	10820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d4c>
   10710:	ldur	x8, [x29, #-96]
   10714:	ldrb	w9, [x8]
   10718:	cbnz	w9, 10734 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c60>
   1071c:	ldur	x8, [x29, #-16]
   10720:	ldr	x1, [x8, #72]
   10724:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   10728:	add	x0, x0, #0x1dd
   1072c:	bl	7520 <fputs@plt>
   10730:	b	1074c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c78>
   10734:	ldur	x0, [x29, #-96]
   10738:	ldur	x8, [x29, #-16]
   1073c:	ldr	x1, [x8, #72]
   10740:	mov	w9, wzr
   10744:	mov	w2, w9
   10748:	bl	12120 <scols_table_get_termheight@@SMARTCOLS_2.31+0x364c>
   1074c:	b	10820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d4c>
   10750:	ldur	x8, [x29, #-96]
   10754:	ldrb	w9, [x8]
   10758:	cbnz	w9, 10774 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ca0>
   1075c:	ldur	x8, [x29, #-16]
   10760:	ldr	x1, [x8, #72]
   10764:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   10768:	add	x0, x0, #0x1dd
   1076c:	bl	7520 <fputs@plt>
   10770:	b	10784 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cb0>
   10774:	ldur	x0, [x29, #-96]
   10778:	ldur	x8, [x29, #-16]
   1077c:	ldr	x1, [x8, #72]
   10780:	bl	7520 <fputs@plt>
   10784:	b	10820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d4c>
   10788:	ldur	x8, [x29, #-96]
   1078c:	ldrb	w9, [x8]
   10790:	cbnz	w9, 107a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ccc>
   10794:	ldur	x8, [x29, #-136]
   10798:	str	x8, [sp, #136]
   1079c:	b	1080c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d38>
   107a0:	ldur	x8, [x29, #-96]
   107a4:	ldrsb	w9, [x8]
   107a8:	cmp	w9, #0x30
   107ac:	b.ne	107bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ce8>  // b.any
   107b0:	ldur	x8, [x29, #-136]
   107b4:	str	x8, [sp, #128]
   107b8:	b	10804 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d30>
   107bc:	ldur	x8, [x29, #-96]
   107c0:	ldrsb	w9, [x8]
   107c4:	mov	w10, #0x1                   	// #1
   107c8:	cmp	w9, #0x4e
   107cc:	str	w10, [sp, #124]
   107d0:	b.eq	107e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d14>  // b.none
   107d4:	ldur	x8, [x29, #-96]
   107d8:	ldrsb	w9, [x8]
   107dc:	cmp	w9, #0x6e
   107e0:	cset	w9, eq  // eq = none
   107e4:	str	w9, [sp, #124]
   107e8:	ldr	w8, [sp, #124]
   107ec:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   107f0:	add	x9, x9, #0x1e8
   107f4:	tst	w8, #0x1
   107f8:	ldur	x10, [x29, #-136]
   107fc:	csel	x9, x10, x9, ne  // ne = any
   10800:	str	x9, [sp, #128]
   10804:	ldr	x8, [sp, #128]
   10808:	str	x8, [sp, #136]
   1080c:	ldr	x8, [sp, #136]
   10810:	ldur	x9, [x29, #-16]
   10814:	ldr	x1, [x9, #72]
   10818:	mov	x0, x8
   1081c:	bl	7520 <fputs@plt>
   10820:	ldur	w8, [x29, #-108]
   10824:	cbnz	w8, 1083c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d68>
   10828:	ldur	x8, [x29, #-16]
   1082c:	ldr	x1, [x8, #72]
   10830:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   10834:	add	x0, x0, #0x1ed
   10838:	bl	7520 <fputs@plt>
   1083c:	stur	wzr, [x29, #-4]
   10840:	b	10e14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2340>
   10844:	ldur	x0, [x29, #-16]
   10848:	ldur	x1, [x29, #-24]
   1084c:	ldur	x2, [x29, #-32]
   10850:	ldur	x3, [x29, #-40]
   10854:	bl	12308 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3834>
   10858:	stur	x0, [x29, #-88]
   1085c:	ldur	x0, [x29, #-16]
   10860:	ldur	x1, [x29, #-48]
   10864:	ldur	x8, [x29, #-24]
   10868:	str	x0, [sp, #112]
   1086c:	mov	x0, x8
   10870:	str	x1, [sp, #104]
   10874:	bl	7550 <scols_column_get_safechars@plt>
   10878:	ldr	x8, [sp, #112]
   1087c:	str	x0, [sp, #96]
   10880:	mov	x0, x8
   10884:	ldr	x1, [sp, #104]
   10888:	sub	x2, x29, #0x38
   1088c:	ldr	x3, [sp, #96]
   10890:	bl	1466c <scols_get_library_version@@SMARTCOLS_2.25+0x584>
   10894:	stur	x0, [x29, #-96]
   10898:	ldur	x8, [x29, #-96]
   1089c:	cbnz	x8, 108ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1dd8>
   108a0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   108a4:	add	x8, x8, #0x9a5
   108a8:	stur	x8, [x29, #-96]
   108ac:	ldur	x0, [x29, #-96]
   108b0:	bl	74f0 <strlen@plt>
   108b4:	stur	x0, [x29, #-80]
   108b8:	ldur	x8, [x29, #-24]
   108bc:	ldr	x8, [x8, #16]
   108c0:	stur	x8, [x29, #-72]
   108c4:	ldur	x8, [x29, #-96]
   108c8:	ldrsb	w9, [x8]
   108cc:	cbz	w9, 1094c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e78>
   108d0:	ldur	x0, [x29, #-24]
   108d4:	bl	7a20 <scols_column_is_customwrap@plt>
   108d8:	cbz	w0, 1094c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e78>
   108dc:	ldur	x8, [x29, #-24]
   108e0:	ldr	x8, [x8, #152]
   108e4:	ldur	x0, [x29, #-24]
   108e8:	ldur	x1, [x29, #-96]
   108ec:	ldur	x9, [x29, #-24]
   108f0:	ldr	x2, [x9, #160]
   108f4:	blr	x8
   108f8:	stur	x0, [x29, #-104]
   108fc:	cbz	x0, 1094c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e78>
   10900:	ldur	x0, [x29, #-24]
   10904:	ldur	x1, [x29, #-104]
   10908:	ldur	x8, [x29, #-80]
   1090c:	ldur	x9, [x29, #-104]
   10910:	ldur	x10, [x29, #-96]
   10914:	subs	x9, x9, x10
   10918:	subs	x2, x8, x9
   1091c:	bl	12398 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38c4>
   10920:	ldur	x8, [x29, #-104]
   10924:	ldur	x9, [x29, #-96]
   10928:	subs	x8, x8, x9
   1092c:	stur	x8, [x29, #-80]
   10930:	ldur	x8, [x29, #-96]
   10934:	ldur	x1, [x29, #-80]
   10938:	mov	x0, x8
   1093c:	mov	x8, xzr
   10940:	mov	x2, x8
   10944:	bl	1c780 <scols_init_debug@@SMARTCOLS_2.25+0x36b0>
   10948:	stur	x0, [x29, #-56]
   1094c:	ldur	w8, [x29, #-108]
   10950:	cbz	w8, 10984 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1eb0>
   10954:	ldur	x8, [x29, #-56]
   10958:	ldur	x9, [x29, #-72]
   1095c:	cmp	x8, x9
   10960:	b.cs	10984 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1eb0>  // b.hs, b.nlast
   10964:	ldur	x0, [x29, #-16]
   10968:	bl	7ad0 <scols_table_is_maxout@plt>
   1096c:	cbnz	w0, 10984 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1eb0>
   10970:	ldur	x0, [x29, #-24]
   10974:	bl	7da0 <scols_column_is_right@plt>
   10978:	cbnz	w0, 10984 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1eb0>
   1097c:	ldur	x8, [x29, #-56]
   10980:	stur	x8, [x29, #-72]
   10984:	ldur	x8, [x29, #-56]
   10988:	ldur	x9, [x29, #-72]
   1098c:	cmp	x8, x9
   10990:	b.ls	109b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ee4>  // b.plast
   10994:	ldur	x0, [x29, #-24]
   10998:	bl	8150 <scols_column_is_trunc@plt>
   1099c:	cbz	w0, 109b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ee4>
   109a0:	ldur	x8, [x29, #-72]
   109a4:	sub	x1, x29, #0x38
   109a8:	stur	x8, [x29, #-56]
   109ac:	ldur	x0, [x29, #-96]
   109b0:	bl	1d150 <scols_init_debug@@SMARTCOLS_2.25+0x4080>
   109b4:	stur	x0, [x29, #-80]
   109b8:	ldur	x8, [x29, #-56]
   109bc:	ldur	x9, [x29, #-72]
   109c0:	cmp	x8, x9
   109c4:	b.ls	10a38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f64>  // b.plast
   109c8:	ldur	x0, [x29, #-24]
   109cc:	bl	7ab0 <scols_column_is_wrap@plt>
   109d0:	cbz	w0, 10a38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f64>
   109d4:	ldur	x0, [x29, #-24]
   109d8:	bl	7a20 <scols_column_is_customwrap@plt>
   109dc:	cbnz	w0, 10a38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f64>
   109e0:	ldur	x0, [x29, #-24]
   109e4:	ldur	x1, [x29, #-96]
   109e8:	ldur	x2, [x29, #-80]
   109ec:	bl	12398 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38c4>
   109f0:	ldur	x8, [x29, #-72]
   109f4:	sub	x1, x29, #0x38
   109f8:	stur	x8, [x29, #-56]
   109fc:	ldur	x8, [x29, #-96]
   10a00:	mov	x0, x8
   10a04:	bl	1d150 <scols_init_debug@@SMARTCOLS_2.25+0x4080>
   10a08:	stur	x0, [x29, #-80]
   10a0c:	ldur	x8, [x29, #-80]
   10a10:	mov	x9, #0xffffffffffffffff    	// #-1
   10a14:	cmp	x8, x9
   10a18:	b.eq	10a38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f64>  // b.none
   10a1c:	ldur	x8, [x29, #-80]
   10a20:	cmp	x8, #0x0
   10a24:	cset	w9, ls  // ls = plast
   10a28:	tbnz	w9, #0, 10a38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f64>
   10a2c:	ldur	x0, [x29, #-24]
   10a30:	ldur	x1, [x29, #-80]
   10a34:	bl	124cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x39f8>
   10a38:	ldur	x8, [x29, #-80]
   10a3c:	mov	x9, #0xffffffffffffffff    	// #-1
   10a40:	cmp	x8, x9
   10a44:	b.ne	10a58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f84>  // b.any
   10a48:	mov	x8, xzr
   10a4c:	stur	xzr, [x29, #-56]
   10a50:	stur	xzr, [x29, #-80]
   10a54:	stur	x8, [x29, #-96]
   10a58:	ldur	x8, [x29, #-96]
   10a5c:	cbz	x8, 10c1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2148>
   10a60:	ldur	x8, [x29, #-96]
   10a64:	ldrsb	w9, [x8]
   10a68:	cbz	w9, 10c1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2148>
   10a6c:	ldur	x0, [x29, #-24]
   10a70:	bl	7da0 <scols_column_is_right@plt>
   10a74:	cbz	w0, 10b64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2090>
   10a78:	ldur	x8, [x29, #-88]
   10a7c:	cbz	x8, 10a90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fbc>
   10a80:	ldur	x0, [x29, #-88]
   10a84:	ldur	x8, [x29, #-16]
   10a88:	ldr	x1, [x8, #72]
   10a8c:	bl	7520 <fputs@plt>
   10a90:	ldur	x8, [x29, #-56]
   10a94:	stur	x8, [x29, #-64]
   10a98:	ldur	x8, [x29, #-64]
   10a9c:	ldur	x9, [x29, #-72]
   10aa0:	cmp	x8, x9
   10aa4:	b.cs	10b2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2058>  // b.hs, b.nlast
   10aa8:	ldur	x8, [x29, #-16]
   10aac:	ldrh	w9, [x8, #248]
   10ab0:	mov	w10, #0x3                   	// #3
   10ab4:	lsr	w9, w9, w10
   10ab8:	and	w9, w9, #0x1
   10abc:	and	w9, w9, #0xffff
   10ac0:	cbz	w9, 10ad4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2000>
   10ac4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   10ac8:	add	x8, x8, #0x987
   10acc:	str	x8, [sp, #88]
   10ad0:	b	10b08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2034>
   10ad4:	ldur	x8, [x29, #-16]
   10ad8:	ldr	x8, [x8, #176]
   10adc:	ldr	x8, [x8, #96]
   10ae0:	cbz	x8, 10af8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2024>
   10ae4:	ldur	x8, [x29, #-16]
   10ae8:	ldr	x8, [x8, #176]
   10aec:	ldr	x8, [x8, #96]
   10af0:	str	x8, [sp, #80]
   10af4:	b	10b00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x202c>
   10af8:	ldur	x8, [x29, #-144]
   10afc:	str	x8, [sp, #80]
   10b00:	ldr	x8, [sp, #80]
   10b04:	str	x8, [sp, #88]
   10b08:	ldr	x8, [sp, #88]
   10b0c:	ldur	x9, [x29, #-16]
   10b10:	ldr	x1, [x9, #72]
   10b14:	mov	x0, x8
   10b18:	bl	7520 <fputs@plt>
   10b1c:	ldur	x8, [x29, #-64]
   10b20:	add	x8, x8, #0x1
   10b24:	stur	x8, [x29, #-64]
   10b28:	b	10a98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fc4>
   10b2c:	ldur	x0, [x29, #-96]
   10b30:	ldur	x8, [x29, #-16]
   10b34:	ldr	x1, [x8, #72]
   10b38:	bl	7520 <fputs@plt>
   10b3c:	ldur	x8, [x29, #-88]
   10b40:	cbz	x8, 10b58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2084>
   10b44:	ldur	x8, [x29, #-16]
   10b48:	ldr	x1, [x8, #72]
   10b4c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10b50:	add	x0, x0, #0xf26
   10b54:	bl	7520 <fputs@plt>
   10b58:	ldur	x8, [x29, #-72]
   10b5c:	stur	x8, [x29, #-56]
   10b60:	b	10c1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2148>
   10b64:	ldur	x8, [x29, #-88]
   10b68:	cbz	x8, 10c0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2138>
   10b6c:	ldur	x8, [x29, #-96]
   10b70:	stur	x8, [x29, #-120]
   10b74:	ldur	x0, [x29, #-48]
   10b78:	bl	147a8 <scols_get_library_version@@SMARTCOLS_2.25+0x6c0>
   10b7c:	stur	x0, [x29, #-128]
   10b80:	ldur	x0, [x29, #-24]
   10b84:	bl	7fd0 <scols_column_is_tree@plt>
   10b88:	cbz	w0, 10bcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x20f8>
   10b8c:	ldur	x8, [x29, #-128]
   10b90:	cbz	x8, 10bcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x20f8>
   10b94:	ldur	x8, [x29, #-128]
   10b98:	ldur	x9, [x29, #-80]
   10b9c:	cmp	x8, x9
   10ba0:	b.cs	10bcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x20f8>  // b.hs, b.nlast
   10ba4:	ldur	x0, [x29, #-120]
   10ba8:	ldur	x2, [x29, #-128]
   10bac:	ldur	x8, [x29, #-16]
   10bb0:	ldr	x3, [x8, #72]
   10bb4:	mov	x1, #0x1                   	// #1
   10bb8:	bl	7f20 <fwrite@plt>
   10bbc:	ldur	x8, [x29, #-128]
   10bc0:	ldur	x9, [x29, #-120]
   10bc4:	add	x8, x9, x8
   10bc8:	stur	x8, [x29, #-120]
   10bcc:	ldur	x0, [x29, #-88]
   10bd0:	ldur	x8, [x29, #-16]
   10bd4:	ldr	x1, [x8, #72]
   10bd8:	bl	7520 <fputs@plt>
   10bdc:	ldur	x8, [x29, #-120]
   10be0:	ldur	x9, [x29, #-16]
   10be4:	ldr	x1, [x9, #72]
   10be8:	mov	x0, x8
   10bec:	bl	7520 <fputs@plt>
   10bf0:	ldur	x8, [x29, #-16]
   10bf4:	ldr	x1, [x8, #72]
   10bf8:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10bfc:	add	x8, x8, #0xf26
   10c00:	mov	x0, x8
   10c04:	bl	7520 <fputs@plt>
   10c08:	b	10c1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2148>
   10c0c:	ldur	x0, [x29, #-96]
   10c10:	ldur	x8, [x29, #-16]
   10c14:	ldr	x1, [x8, #72]
   10c18:	bl	7520 <fputs@plt>
   10c1c:	ldur	x0, [x29, #-16]
   10c20:	bl	7ef0 <scols_table_is_minout@plt>
   10c24:	cbz	w0, 10c44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2170>
   10c28:	ldur	x0, [x29, #-16]
   10c2c:	ldur	x1, [x29, #-24]
   10c30:	ldur	x2, [x29, #-32]
   10c34:	bl	125c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3af0>
   10c38:	cbz	w0, 10c44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2170>
   10c3c:	stur	wzr, [x29, #-4]
   10c40:	b	10e14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2340>
   10c44:	ldur	x0, [x29, #-16]
   10c48:	bl	7ad0 <scols_table_is_maxout@plt>
   10c4c:	cbnz	w0, 10c60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x218c>
   10c50:	ldur	w8, [x29, #-108]
   10c54:	cbz	w8, 10c60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x218c>
   10c58:	stur	wzr, [x29, #-4]
   10c5c:	b	10e14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2340>
   10c60:	ldur	x8, [x29, #-56]
   10c64:	stur	x8, [x29, #-64]
   10c68:	ldur	x8, [x29, #-64]
   10c6c:	ldur	x9, [x29, #-72]
   10c70:	cmp	x8, x9
   10c74:	b.cs	10cfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2228>  // b.hs, b.nlast
   10c78:	ldur	x8, [x29, #-16]
   10c7c:	ldrh	w9, [x8, #248]
   10c80:	mov	w10, #0x3                   	// #3
   10c84:	lsr	w9, w9, w10
   10c88:	and	w9, w9, #0x1
   10c8c:	and	w9, w9, #0xffff
   10c90:	cbz	w9, 10ca4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21d0>
   10c94:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   10c98:	add	x8, x8, #0x987
   10c9c:	str	x8, [sp, #72]
   10ca0:	b	10cd8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2204>
   10ca4:	ldur	x8, [x29, #-16]
   10ca8:	ldr	x8, [x8, #176]
   10cac:	ldr	x8, [x8, #96]
   10cb0:	cbz	x8, 10cc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21f4>
   10cb4:	ldur	x8, [x29, #-16]
   10cb8:	ldr	x8, [x8, #176]
   10cbc:	ldr	x8, [x8, #96]
   10cc0:	str	x8, [sp, #64]
   10cc4:	b	10cd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21fc>
   10cc8:	ldur	x8, [x29, #-144]
   10ccc:	str	x8, [sp, #64]
   10cd0:	ldr	x8, [sp, #64]
   10cd4:	str	x8, [sp, #72]
   10cd8:	ldr	x8, [sp, #72]
   10cdc:	ldur	x9, [x29, #-16]
   10ce0:	ldr	x1, [x9, #72]
   10ce4:	mov	x0, x8
   10ce8:	bl	7520 <fputs@plt>
   10cec:	ldur	x8, [x29, #-64]
   10cf0:	add	x8, x8, #0x1
   10cf4:	stur	x8, [x29, #-64]
   10cf8:	b	10c68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2194>
   10cfc:	ldur	x8, [x29, #-56]
   10d00:	ldur	x9, [x29, #-72]
   10d04:	cmp	x8, x9
   10d08:	b.ls	10dd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22fc>  // b.plast
   10d0c:	ldur	x0, [x29, #-24]
   10d10:	bl	8150 <scols_column_is_trunc@plt>
   10d14:	cbnz	w0, 10dd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22fc>
   10d18:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   10d1c:	ldr	x8, [x8, #4024]
   10d20:	ldr	w9, [x8]
   10d24:	mov	w10, #0x20                  	// #32
   10d28:	and	w9, w10, w9
   10d2c:	cbz	w9, 10d8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x22b8>
   10d30:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   10d34:	ldr	x8, [x8, #4016]
   10d38:	ldr	x0, [x8]
   10d3c:	str	x0, [sp, #56]
   10d40:	bl	7880 <getpid@plt>
   10d44:	ldr	x8, [sp, #56]
   10d48:	str	w0, [sp, #52]
   10d4c:	mov	x0, x8
   10d50:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10d54:	add	x1, x1, #0x933
   10d58:	ldr	w2, [sp, #52]
   10d5c:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10d60:	add	x3, x3, #0x941
   10d64:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10d68:	add	x4, x4, #0x95f
   10d6c:	bl	8380 <fprintf@plt>
   10d70:	ldur	x8, [x29, #-24]
   10d74:	ldur	x2, [x29, #-56]
   10d78:	ldur	x3, [x29, #-72]
   10d7c:	mov	x0, x8
   10d80:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   10d84:	add	x1, x1, #0x1f0
   10d88:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
   10d8c:	ldur	x0, [x29, #-16]
   10d90:	ldur	x1, [x29, #-24]
   10d94:	ldur	x2, [x29, #-32]
   10d98:	ldur	x8, [x29, #-48]
   10d9c:	str	x0, [sp, #40]
   10da0:	mov	x0, x8
   10da4:	str	x1, [sp, #32]
   10da8:	str	x2, [sp, #24]
   10dac:	bl	14634 <scols_get_library_version@@SMARTCOLS_2.25+0x54c>
   10db0:	ldr	x8, [sp, #40]
   10db4:	str	x0, [sp, #16]
   10db8:	mov	x0, x8
   10dbc:	ldr	x1, [sp, #32]
   10dc0:	ldr	x2, [sp, #24]
   10dc4:	ldr	x3, [sp, #16]
   10dc8:	bl	12704 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c30>
   10dcc:	b	10e10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x233c>
   10dd0:	ldur	w8, [x29, #-108]
   10dd4:	cbnz	w8, 10e10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x233c>
   10dd8:	ldur	x8, [x29, #-16]
   10ddc:	ldr	x8, [x8, #80]
   10de0:	cbz	x8, 10df4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2320>
   10de4:	ldur	x8, [x29, #-16]
   10de8:	ldr	x8, [x8, #80]
   10dec:	str	x8, [sp, #8]
   10df0:	b	10dfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2328>
   10df4:	ldur	x8, [x29, #-144]
   10df8:	str	x8, [sp, #8]
   10dfc:	ldr	x8, [sp, #8]
   10e00:	ldur	x9, [x29, #-16]
   10e04:	ldr	x1, [x9, #72]
   10e08:	mov	x0, x8
   10e0c:	bl	7520 <fputs@plt>
   10e10:	stur	wzr, [x29, #-4]
   10e14:	ldur	w0, [x29, #-4]
   10e18:	ldr	x28, [sp, #352]
   10e1c:	ldp	x29, x30, [sp, #336]
   10e20:	add	sp, sp, #0x170
   10e24:	ret
   10e28:	sub	sp, sp, #0x60
   10e2c:	stp	x29, x30, [sp, #80]
   10e30:	add	x29, sp, #0x50
   10e34:	stur	x0, [x29, #-8]
   10e38:	stur	x1, [x29, #-16]
   10e3c:	stur	x2, [x29, #-24]
   10e40:	stur	x3, [x29, #-32]
   10e44:	stur	wzr, [x29, #-36]
   10e48:	ldur	x8, [x29, #-8]
   10e4c:	cbz	x8, 10e54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2380>
   10e50:	b	10e74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23a0>
   10e54:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10e58:	add	x0, x0, #0xa63
   10e5c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10e60:	add	x1, x1, #0xe14
   10e64:	mov	w2, #0x35c                 	// #860
   10e68:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10e6c:	add	x3, x3, #0xfca
   10e70:	bl	8230 <__assert_fail@plt>
   10e74:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   10e78:	ldr	x8, [x8, #4024]
   10e7c:	ldr	w9, [x8]
   10e80:	mov	w10, #0x10                  	// #16
   10e84:	and	w9, w10, w9
   10e88:	cbz	w9, 10ee0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x240c>
   10e8c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   10e90:	ldr	x8, [x8, #4016]
   10e94:	ldr	x0, [x8]
   10e98:	str	x0, [sp, #16]
   10e9c:	bl	7880 <getpid@plt>
   10ea0:	ldr	x8, [sp, #16]
   10ea4:	str	w0, [sp, #12]
   10ea8:	mov	x0, x8
   10eac:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10eb0:	add	x1, x1, #0x933
   10eb4:	ldr	w2, [sp, #12]
   10eb8:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10ebc:	add	x3, x3, #0x941
   10ec0:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   10ec4:	add	x4, x4, #0x9de
   10ec8:	bl	8380 <fprintf@plt>
   10ecc:	ldur	x8, [x29, #-8]
   10ed0:	mov	x0, x8
   10ed4:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   10ed8:	add	x1, x1, #0x45
   10edc:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
   10ee0:	ldur	w8, [x29, #-36]
   10ee4:	mov	w9, #0x0                   	// #0
   10ee8:	str	w9, [sp, #8]
   10eec:	cbnz	w8, 10f0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2438>
   10ef0:	ldur	x0, [x29, #-8]
   10ef4:	ldur	x1, [x29, #-24]
   10ef8:	add	x2, sp, #0x20
   10efc:	bl	7fa0 <scols_table_next_line@plt>
   10f00:	cmp	w0, #0x0
   10f04:	cset	w8, eq  // eq = none
   10f08:	str	w8, [sp, #8]
   10f0c:	ldr	w8, [sp, #8]
   10f10:	tbnz	w8, #0, 10f18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2444>
   10f14:	b	10fb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24e4>
   10f18:	ldur	x0, [x29, #-24]
   10f1c:	bl	10fc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24f4>
   10f20:	str	w0, [sp, #28]
   10f24:	ldur	x0, [x29, #-8]
   10f28:	bl	1369c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4bc8>
   10f2c:	ldur	x0, [x29, #-8]
   10f30:	ldr	x1, [sp, #32]
   10f34:	ldur	x2, [x29, #-16]
   10f38:	bl	11024 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2550>
   10f3c:	stur	w0, [x29, #-36]
   10f40:	ldur	x0, [x29, #-8]
   10f44:	ldr	w1, [sp, #28]
   10f48:	ldr	w2, [sp, #28]
   10f4c:	bl	136f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c20>
   10f50:	ldur	x8, [x29, #-32]
   10f54:	cbz	x8, 10f6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2498>
   10f58:	ldr	x8, [sp, #32]
   10f5c:	ldur	x9, [x29, #-32]
   10f60:	cmp	x8, x9
   10f64:	b.ne	10f6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2498>  // b.any
   10f68:	b	10fb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24e4>
   10f6c:	ldr	w8, [sp, #28]
   10f70:	cbnz	w8, 10fb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24e0>
   10f74:	ldur	x8, [x29, #-8]
   10f78:	ldrh	w9, [x8, #248]
   10f7c:	mov	w10, #0x7                   	// #7
   10f80:	lsr	w9, w9, w10
   10f84:	and	w9, w9, #0x1
   10f88:	and	w9, w9, #0xffff
   10f8c:	cbz	w9, 10fa8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24d4>
   10f90:	ldur	x8, [x29, #-8]
   10f94:	ldr	x8, [x8, #240]
   10f98:	ldur	x9, [x29, #-8]
   10f9c:	ldr	x9, [x9, #232]
   10fa0:	cmp	x8, x9
   10fa4:	b.hi	10fb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24e0>  // b.pmore
   10fa8:	ldur	x0, [x29, #-8]
   10fac:	ldur	x1, [x29, #-16]
   10fb0:	bl	100e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1610>
   10fb4:	b	10ee0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x240c>
   10fb8:	ldur	w0, [x29, #-36]
   10fbc:	ldp	x29, x30, [sp, #80]
   10fc0:	add	sp, sp, #0x60
   10fc4:	ret
   10fc8:	sub	sp, sp, #0x10
   10fcc:	str	x0, [sp]
   10fd0:	ldr	x8, [sp]
   10fd4:	cbz	x8, 10ff0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x251c>
   10fd8:	ldr	x8, [sp]
   10fdc:	ldr	x8, [x8, #8]
   10fe0:	cbz	x8, 10ff0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x251c>
   10fe4:	ldr	x8, [sp]
   10fe8:	ldr	x8, [x8]
   10fec:	cbnz	x8, 10ff8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2524>
   10ff0:	str	wzr, [sp, #12]
   10ff4:	b	11018 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2544>
   10ff8:	ldr	x8, [sp]
   10ffc:	ldr	x8, [x8]
   11000:	ldr	x9, [sp]
   11004:	ldr	x9, [x9, #8]
   11008:	cmp	x8, x9
   1100c:	cset	w10, eq  // eq = none
   11010:	and	w10, w10, #0x1
   11014:	str	w10, [sp, #12]
   11018:	ldr	w0, [sp, #12]
   1101c:	add	sp, sp, #0x10
   11020:	ret
   11024:	sub	sp, sp, #0xf0
   11028:	stp	x29, x30, [sp, #224]
   1102c:	add	x29, sp, #0xe0
   11030:	stur	x0, [x29, #-8]
   11034:	stur	x1, [x29, #-16]
   11038:	stur	x2, [x29, #-24]
   1103c:	stur	wzr, [x29, #-28]
   11040:	stur	wzr, [x29, #-32]
   11044:	ldur	x8, [x29, #-16]
   11048:	cbz	x8, 11050 <scols_table_get_termheight@@SMARTCOLS_2.31+0x257c>
   1104c:	b	11070 <scols_table_get_termheight@@SMARTCOLS_2.31+0x259c>
   11050:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   11054:	add	x0, x0, #0xea7
   11058:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1105c:	add	x1, x1, #0xe14
   11060:	mov	w2, #0x290                 	// #656
   11064:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   11068:	add	x3, x3, #0x349
   1106c:	bl	8230 <__assert_fail@plt>
   11070:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   11074:	ldr	x8, [x8, #4024]
   11078:	ldr	w9, [x8]
   1107c:	mov	w10, #0x8                   	// #8
   11080:	and	w9, w10, w9
   11084:	cbz	w9, 110dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2608>
   11088:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1108c:	ldr	x8, [x8, #4016]
   11090:	ldr	x0, [x8]
   11094:	stur	x0, [x29, #-72]
   11098:	bl	7880 <getpid@plt>
   1109c:	ldur	x8, [x29, #-72]
   110a0:	stur	w0, [x29, #-76]
   110a4:	mov	x0, x8
   110a8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   110ac:	add	x1, x1, #0x933
   110b0:	ldur	w2, [x29, #-76]
   110b4:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   110b8:	add	x3, x3, #0x941
   110bc:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   110c0:	add	x4, x4, #0x989
   110c4:	bl	8380 <fprintf@plt>
   110c8:	ldur	x8, [x29, #-16]
   110cc:	mov	x0, x8
   110d0:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   110d4:	add	x1, x1, #0x3a3
   110d8:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
   110dc:	sub	x0, x29, #0x40
   110e0:	mov	w8, wzr
   110e4:	mov	w1, w8
   110e8:	bl	75f0 <scols_reset_iter@plt>
   110ec:	ldur	w8, [x29, #-28]
   110f0:	mov	w9, #0x0                   	// #0
   110f4:	stur	w9, [x29, #-80]
   110f8:	cbnz	w8, 11118 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2644>
   110fc:	ldur	x0, [x29, #-8]
   11100:	sub	x1, x29, #0x40
   11104:	sub	x2, x29, #0x28
   11108:	bl	80e0 <scols_table_next_column@plt>
   1110c:	cmp	w0, #0x0
   11110:	cset	w8, eq  // eq = none
   11114:	stur	w8, [x29, #-80]
   11118:	ldur	w8, [x29, #-80]
   1111c:	tbnz	w8, #0, 11124 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2650>
   11120:	b	111c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26f4>
   11124:	ldur	x0, [x29, #-40]
   11128:	bl	81a0 <scols_column_is_hidden@plt>
   1112c:	cbz	w0, 11134 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2660>
   11130:	b	110ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x2618>
   11134:	ldur	x0, [x29, #-8]
   11138:	ldur	x1, [x29, #-16]
   1113c:	ldur	x2, [x29, #-40]
   11140:	ldur	x3, [x29, #-24]
   11144:	bl	ef60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x48c>
   11148:	stur	w0, [x29, #-28]
   1114c:	ldur	w8, [x29, #-28]
   11150:	cbnz	w8, 111a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26d4>
   11154:	ldur	x0, [x29, #-8]
   11158:	ldur	x1, [x29, #-40]
   1115c:	ldur	x2, [x29, #-16]
   11160:	ldur	x8, [x29, #-16]
   11164:	ldur	x9, [x29, #-40]
   11168:	ldr	x9, [x9, #8]
   1116c:	stur	x0, [x29, #-88]
   11170:	mov	x0, x8
   11174:	stur	x1, [x29, #-96]
   11178:	mov	x1, x9
   1117c:	stur	x2, [x29, #-104]
   11180:	bl	8370 <scols_line_get_cell@plt>
   11184:	ldur	x4, [x29, #-24]
   11188:	ldur	x8, [x29, #-88]
   1118c:	str	x0, [sp, #112]
   11190:	mov	x0, x8
   11194:	ldur	x1, [x29, #-96]
   11198:	ldur	x2, [x29, #-104]
   1119c:	ldr	x3, [sp, #112]
   111a0:	bl	104b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19e0>
   111a4:	stur	w0, [x29, #-28]
   111a8:	ldur	w8, [x29, #-28]
   111ac:	cbnz	w8, 111c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26f0>
   111b0:	ldur	x8, [x29, #-40]
   111b4:	ldr	x8, [x8, #104]
   111b8:	cbz	x8, 111c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26f0>
   111bc:	mov	w8, #0x1                   	// #1
   111c0:	stur	w8, [x29, #-32]
   111c4:	b	110ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x2618>
   111c8:	ldur	w8, [x29, #-28]
   111cc:	mov	w9, #0x0                   	// #0
   111d0:	str	w9, [sp, #108]
   111d4:	cbnz	w8, 111e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2714>
   111d8:	ldur	w8, [x29, #-32]
   111dc:	cmp	w8, #0x0
   111e0:	cset	w8, ne  // ne = any
   111e4:	str	w8, [sp, #108]
   111e8:	ldr	w8, [sp, #108]
   111ec:	tbnz	w8, #0, 111f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2720>
   111f0:	b	113d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28fc>
   111f4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   111f8:	ldr	x8, [x8, #4024]
   111fc:	ldr	w9, [x8]
   11200:	mov	w10, #0x8                   	// #8
   11204:	and	w9, w10, w9
   11208:	cbz	w9, 11260 <scols_table_get_termheight@@SMARTCOLS_2.31+0x278c>
   1120c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   11210:	ldr	x8, [x8, #4016]
   11214:	ldr	x0, [x8]
   11218:	str	x0, [sp, #96]
   1121c:	bl	7880 <getpid@plt>
   11220:	ldr	x8, [sp, #96]
   11224:	str	w0, [sp, #92]
   11228:	mov	x0, x8
   1122c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   11230:	add	x1, x1, #0x933
   11234:	ldr	w2, [sp, #92]
   11238:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1123c:	add	x3, x3, #0x941
   11240:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   11244:	add	x4, x4, #0x989
   11248:	bl	8380 <fprintf@plt>
   1124c:	ldur	x8, [x29, #-16]
   11250:	mov	x0, x8
   11254:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   11258:	add	x1, x1, #0x3b1
   1125c:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
   11260:	stur	wzr, [x29, #-32]
   11264:	ldur	x8, [x29, #-8]
   11268:	ldr	x8, [x8, #88]
   1126c:	cbz	x8, 11280 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27ac>
   11270:	ldur	x8, [x29, #-8]
   11274:	ldr	x8, [x8, #88]
   11278:	str	x8, [sp, #80]
   1127c:	b	1128c <scols_table_get_termheight@@SMARTCOLS_2.31+0x27b8>
   11280:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   11284:	add	x8, x8, #0xd48
   11288:	str	x8, [sp, #80]
   1128c:	ldr	x8, [sp, #80]
   11290:	ldur	x9, [x29, #-8]
   11294:	ldr	x1, [x9, #72]
   11298:	mov	x0, x8
   1129c:	bl	7520 <fputs@plt>
   112a0:	ldur	x8, [x29, #-8]
   112a4:	ldr	x9, [x8, #232]
   112a8:	add	x9, x9, #0x1
   112ac:	str	x9, [x8, #232]
   112b0:	sub	x8, x29, #0x40
   112b4:	mov	x0, x8
   112b8:	mov	w10, wzr
   112bc:	mov	w1, w10
   112c0:	bl	75f0 <scols_reset_iter@plt>
   112c4:	ldur	w8, [x29, #-28]
   112c8:	mov	w9, #0x0                   	// #0
   112cc:	str	w9, [sp, #76]
   112d0:	cbnz	w8, 112f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x281c>
   112d4:	ldur	x0, [x29, #-8]
   112d8:	sub	x1, x29, #0x40
   112dc:	sub	x2, x29, #0x28
   112e0:	bl	80e0 <scols_table_next_column@plt>
   112e4:	cmp	w0, #0x0
   112e8:	cset	w8, eq  // eq = none
   112ec:	str	w8, [sp, #76]
   112f0:	ldr	w8, [sp, #76]
   112f4:	tbnz	w8, #0, 112fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2828>
   112f8:	b	113cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x28f8>
   112fc:	ldur	x0, [x29, #-40]
   11300:	bl	81a0 <scols_column_is_hidden@plt>
   11304:	cbz	w0, 1130c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2838>
   11308:	b	112c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27f0>
   1130c:	ldur	x8, [x29, #-40]
   11310:	ldr	x8, [x8, #104]
   11314:	cbz	x8, 11388 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28b4>
   11318:	ldur	x0, [x29, #-8]
   1131c:	ldur	x1, [x29, #-40]
   11320:	ldur	x2, [x29, #-16]
   11324:	ldur	x8, [x29, #-16]
   11328:	ldur	x9, [x29, #-40]
   1132c:	ldr	x9, [x9, #8]
   11330:	str	x0, [sp, #64]
   11334:	mov	x0, x8
   11338:	str	x1, [sp, #56]
   1133c:	mov	x1, x9
   11340:	str	x2, [sp, #48]
   11344:	bl	8370 <scols_line_get_cell@plt>
   11348:	ldr	x8, [sp, #64]
   1134c:	str	x0, [sp, #40]
   11350:	mov	x0, x8
   11354:	ldr	x1, [sp, #56]
   11358:	ldr	x2, [sp, #48]
   1135c:	ldr	x3, [sp, #40]
   11360:	bl	12c54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4180>
   11364:	stur	w0, [x29, #-28]
   11368:	ldur	w10, [x29, #-28]
   1136c:	cbnz	w10, 11384 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28b0>
   11370:	ldur	x8, [x29, #-40]
   11374:	ldr	x8, [x8, #104]
   11378:	cbz	x8, 11384 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28b0>
   1137c:	mov	w8, #0x1                   	// #1
   11380:	stur	w8, [x29, #-32]
   11384:	b	113c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28f4>
   11388:	ldur	x0, [x29, #-8]
   1138c:	ldur	x1, [x29, #-40]
   11390:	ldur	x2, [x29, #-16]
   11394:	ldur	x8, [x29, #-24]
   11398:	str	x0, [sp, #32]
   1139c:	mov	x0, x8
   113a0:	str	x1, [sp, #24]
   113a4:	str	x2, [sp, #16]
   113a8:	bl	14634 <scols_get_library_version@@SMARTCOLS_2.25+0x54c>
   113ac:	ldr	x8, [sp, #32]
   113b0:	str	x0, [sp, #8]
   113b4:	mov	x0, x8
   113b8:	ldr	x1, [sp, #24]
   113bc:	ldr	x2, [sp, #16]
   113c0:	ldr	x3, [sp, #8]
   113c4:	bl	12898 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3dc4>
   113c8:	b	112c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27f0>
   113cc:	b	111c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26f4>
   113d0:	mov	w8, wzr
   113d4:	mov	w0, w8
   113d8:	ldp	x29, x30, [sp, #224]
   113dc:	add	sp, sp, #0xf0
   113e0:	ret
   113e4:	sub	sp, sp, #0x50
   113e8:	stp	x29, x30, [sp, #64]
   113ec:	add	x29, sp, #0x40
   113f0:	mov	w8, wzr
   113f4:	mov	x9, xzr
   113f8:	add	x10, sp, #0x18
   113fc:	stur	x0, [x29, #-8]
   11400:	stur	x1, [x29, #-16]
   11404:	mov	x0, x10
   11408:	mov	w1, w8
   1140c:	str	x9, [sp, #16]
   11410:	str	x10, [sp, #8]
   11414:	bl	75f0 <scols_reset_iter@plt>
   11418:	ldur	x0, [x29, #-8]
   1141c:	ldur	x1, [x29, #-16]
   11420:	ldr	x2, [sp, #8]
   11424:	ldr	x3, [sp, #16]
   11428:	bl	10e28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2354>
   1142c:	ldp	x29, x30, [sp, #64]
   11430:	add	sp, sp, #0x50
   11434:	ret
   11438:	sub	sp, sp, #0x30
   1143c:	stp	x29, x30, [sp, #32]
   11440:	add	x29, sp, #0x20
   11444:	stur	x0, [x29, #-8]
   11448:	str	x1, [sp, #16]
   1144c:	ldur	x8, [x29, #-8]
   11450:	cbz	x8, 11458 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2984>
   11454:	b	11478 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29a4>
   11458:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1145c:	add	x0, x0, #0xa63
   11460:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   11464:	add	x1, x1, #0xe14
   11468:	mov	w2, #0x3ad                 	// #941
   1146c:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   11470:	add	x3, x3, #0x54
   11474:	bl	8230 <__assert_fail@plt>
   11478:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1147c:	ldr	x8, [x8, #4024]
   11480:	ldr	w9, [x8]
   11484:	mov	w10, #0x10                  	// #16
   11488:	and	w9, w10, w9
   1148c:	cbz	w9, 114e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a10>
   11490:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   11494:	ldr	x8, [x8, #4016]
   11498:	ldr	x0, [x8]
   1149c:	str	x0, [sp, #8]
   114a0:	bl	7880 <getpid@plt>
   114a4:	ldr	x8, [sp, #8]
   114a8:	str	w0, [sp, #4]
   114ac:	mov	x0, x8
   114b0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   114b4:	add	x1, x1, #0x933
   114b8:	ldr	w2, [sp, #4]
   114bc:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   114c0:	add	x3, x3, #0x941
   114c4:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   114c8:	add	x4, x4, #0x9de
   114cc:	bl	8380 <fprintf@plt>
   114d0:	ldur	x8, [x29, #-8]
   114d4:	mov	x0, x8
   114d8:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   114dc:	add	x1, x1, #0x9e
   114e0:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
   114e4:	ldur	x0, [x29, #-8]
   114e8:	ldr	x3, [sp, #16]
   114ec:	mov	x8, xzr
   114f0:	mov	x1, x8
   114f4:	adrp	x2, 11000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x252c>
   114f8:	add	x2, x2, #0x50c
   114fc:	bl	18968 <scols_line_link_group@@SMARTCOLS_2.34+0x1150>
   11500:	ldp	x29, x30, [sp, #32]
   11504:	add	sp, sp, #0x30
   11508:	ret
   1150c:	sub	sp, sp, #0x70
   11510:	stp	x29, x30, [sp, #96]
   11514:	add	x29, sp, #0x60
   11518:	stur	x0, [x29, #-16]
   1151c:	stur	x1, [x29, #-24]
   11520:	stur	x2, [x29, #-32]
   11524:	stur	x3, [x29, #-40]
   11528:	ldur	x8, [x29, #-40]
   1152c:	str	x8, [sp, #48]
   11530:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   11534:	ldr	x8, [x8, #4024]
   11538:	ldr	w9, [x8]
   1153c:	mov	w10, #0x8                   	// #8
   11540:	and	w9, w10, w9
   11544:	cbz	w9, 1159c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ac8>
   11548:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1154c:	ldr	x8, [x8, #4016]
   11550:	ldr	x0, [x8]
   11554:	str	x0, [sp, #24]
   11558:	bl	7880 <getpid@plt>
   1155c:	ldr	x8, [sp, #24]
   11560:	str	w0, [sp, #20]
   11564:	mov	x0, x8
   11568:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1156c:	add	x1, x1, #0x933
   11570:	ldr	w2, [sp, #20]
   11574:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   11578:	add	x3, x3, #0x941
   1157c:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   11580:	add	x4, x4, #0x989
   11584:	bl	8380 <fprintf@plt>
   11588:	ldur	x8, [x29, #-24]
   1158c:	mov	x0, x8
   11590:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   11594:	add	x1, x1, #0x3c7
   11598:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
   1159c:	ldur	x0, [x29, #-16]
   115a0:	bl	1369c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4bc8>
   115a4:	ldur	x0, [x29, #-16]
   115a8:	ldur	x1, [x29, #-24]
   115ac:	ldr	x2, [sp, #48]
   115b0:	bl	11024 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2550>
   115b4:	str	w0, [sp, #44]
   115b8:	ldr	w8, [sp, #44]
   115bc:	cbz	w8, 115cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2af8>
   115c0:	ldr	w8, [sp, #44]
   115c4:	stur	w8, [x29, #-4]
   115c8:	b	11738 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c64>
   115cc:	ldur	x0, [x29, #-24]
   115d0:	bl	12fa0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x44cc>
   115d4:	cbz	w0, 115e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b10>
   115d8:	ldur	x0, [x29, #-16]
   115dc:	bl	13508 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a34>
   115e0:	b	11734 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c60>
   115e4:	ldur	x0, [x29, #-16]
   115e8:	ldur	x1, [x29, #-24]
   115ec:	bl	18348 <scols_line_link_group@@SMARTCOLS_2.34+0xb30>
   115f0:	str	w0, [sp, #40]
   115f4:	ldur	x0, [x29, #-16]
   115f8:	bl	7ee0 <scols_table_is_json@plt>
   115fc:	cbz	w0, 116c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bf4>
   11600:	ldur	x0, [x29, #-24]
   11604:	bl	12ff0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x451c>
   11608:	cbz	w0, 11620 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b4c>
   1160c:	ldur	x0, [x29, #-24]
   11610:	bl	fa54 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf80>
   11614:	mov	w8, #0x1                   	// #1
   11618:	str	w8, [sp, #16]
   1161c:	cbnz	w0, 11654 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b80>
   11620:	ldur	x0, [x29, #-24]
   11624:	bl	1302c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4558>
   11628:	mov	w8, #0x0                   	// #0
   1162c:	str	w8, [sp, #12]
   11630:	cbz	w0, 1164c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b78>
   11634:	ldur	x0, [x29, #-16]
   11638:	ldur	x1, [x29, #-24]
   1163c:	bl	13080 <scols_table_get_termheight@@SMARTCOLS_2.31+0x45ac>
   11640:	cmp	w0, #0x0
   11644:	cset	w8, ne  // ne = any
   11648:	str	w8, [sp, #12]
   1164c:	ldr	w8, [sp, #12]
   11650:	str	w8, [sp, #16]
   11654:	ldr	w8, [sp, #16]
   11658:	and	w8, w8, #0x1
   1165c:	str	w8, [sp, #36]
   11660:	ldur	x0, [x29, #-16]
   11664:	ldr	w1, [sp, #36]
   11668:	ldr	w2, [sp, #40]
   1166c:	bl	136f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c20>
   11670:	ldr	w8, [sp, #36]
   11674:	cbz	w8, 1168c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bb8>
   11678:	ldur	x0, [x29, #-24]
   1167c:	bl	12ff0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x451c>
   11680:	cbz	w0, 1168c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bb8>
   11684:	ldur	x0, [x29, #-16]
   11688:	bl	13604 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4b30>
   1168c:	str	wzr, [sp, #40]
   11690:	ldur	x8, [x29, #-24]
   11694:	ldr	x8, [x8, #112]
   11698:	stur	x8, [x29, #-24]
   1169c:	ldur	x8, [x29, #-24]
   116a0:	mov	w9, #0x0                   	// #0
   116a4:	str	w9, [sp, #8]
   116a8:	cbz	x8, 116bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2be8>
   116ac:	ldr	w8, [sp, #36]
   116b0:	cmp	w8, #0x0
   116b4:	cset	w8, ne  // ne = any
   116b8:	str	w8, [sp, #8]
   116bc:	ldr	w8, [sp, #8]
   116c0:	tbnz	w8, #0, 11600 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b2c>
   116c4:	b	11734 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c60>
   116c8:	ldur	x0, [x29, #-24]
   116cc:	bl	12ff0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x451c>
   116d0:	cbz	w0, 116e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c14>
   116d4:	ldur	x0, [x29, #-24]
   116d8:	bl	fa54 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf80>
   116dc:	mov	w8, #0x1                   	// #1
   116e0:	str	w8, [sp, #4]
   116e4:	cbnz	w0, 11718 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c44>
   116e8:	ldur	x0, [x29, #-24]
   116ec:	bl	130cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x45f8>
   116f0:	mov	w8, #0x0                   	// #0
   116f4:	str	w8, [sp]
   116f8:	cbz	w0, 11710 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c3c>
   116fc:	ldur	x0, [x29, #-24]
   11700:	bl	13108 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4634>
   11704:	cmp	w0, #0x0
   11708:	cset	w8, ne  // ne = any
   1170c:	str	w8, [sp]
   11710:	ldr	w8, [sp]
   11714:	str	w8, [sp, #4]
   11718:	ldr	w8, [sp, #4]
   1171c:	and	w8, w8, #0x1
   11720:	str	w8, [sp, #36]
   11724:	ldur	x0, [x29, #-16]
   11728:	ldr	w1, [sp, #36]
   1172c:	ldr	w2, [sp, #40]
   11730:	bl	136f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c20>
   11734:	stur	wzr, [x29, #-4]
   11738:	ldur	w0, [x29, #-4]
   1173c:	ldp	x29, x30, [sp, #96]
   11740:	add	sp, sp, #0x70
   11744:	ret
   11748:	sub	sp, sp, #0x20
   1174c:	stp	x29, x30, [sp, #16]
   11750:	add	x29, sp, #0x10
   11754:	str	x0, [sp, #8]
   11758:	str	x1, [sp]
   1175c:	ldr	x8, [sp, #8]
   11760:	cbnz	x8, 11768 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c94>
   11764:	b	117ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cd8>
   11768:	ldr	x0, [sp]
   1176c:	bl	14330 <scols_get_library_version@@SMARTCOLS_2.25+0x248>
   11770:	ldr	x8, [sp, #8]
   11774:	ldrh	w9, [x8, #248]
   11778:	mov	w10, #0x9                   	// #9
   1177c:	lsr	w9, w9, w10
   11780:	and	w9, w9, #0x1
   11784:	and	w9, w9, #0xffff
   11788:	cbz	w9, 117ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cd8>
   1178c:	ldr	x0, [sp, #8]
   11790:	mov	x8, xzr
   11794:	mov	x1, x8
   11798:	bl	7ca0 <scols_table_set_symbols@plt>
   1179c:	ldr	x8, [sp, #8]
   117a0:	ldrh	w9, [x8, #248]
   117a4:	and	w9, w9, #0xfffffdff
   117a8:	strh	w9, [x8, #248]
   117ac:	ldp	x29, x30, [sp, #16]
   117b0:	add	sp, sp, #0x20
   117b4:	ret
   117b8:	sub	sp, sp, #0xb0
   117bc:	stp	x29, x30, [sp, #160]
   117c0:	add	x29, sp, #0xa0
   117c4:	stur	x0, [x29, #-16]
   117c8:	stur	x1, [x29, #-24]
   117cc:	stur	xzr, [x29, #-40]
   117d0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   117d4:	ldr	x8, [x8, #4024]
   117d8:	ldr	w9, [x8]
   117dc:	mov	w10, #0x10                  	// #16
   117e0:	and	w9, w10, w9
   117e4:	cbz	w9, 1183c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d68>
   117e8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   117ec:	ldr	x8, [x8, #4016]
   117f0:	ldr	x0, [x8]
   117f4:	str	x0, [sp, #48]
   117f8:	bl	7880 <getpid@plt>
   117fc:	ldr	x8, [sp, #48]
   11800:	str	w0, [sp, #44]
   11804:	mov	x0, x8
   11808:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1180c:	add	x1, x1, #0x933
   11810:	ldr	w2, [sp, #44]
   11814:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   11818:	add	x3, x3, #0x941
   1181c:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   11820:	add	x4, x4, #0x9de
   11824:	bl	8380 <fprintf@plt>
   11828:	ldur	x8, [x29, #-16]
   1182c:	mov	x0, x8
   11830:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   11834:	add	x1, x1, #0xb5
   11838:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
   1183c:	ldur	x8, [x29, #-24]
   11840:	mov	x9, xzr
   11844:	str	x9, [x8]
   11848:	ldur	x8, [x29, #-16]
   1184c:	ldr	x8, [x8, #176]
   11850:	cbnz	x8, 11884 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2db0>
   11854:	ldur	x0, [x29, #-16]
   11858:	bl	8120 <scols_table_set_default_symbols@plt>
   1185c:	stur	w0, [x29, #-76]
   11860:	ldur	w8, [x29, #-76]
   11864:	cbz	w8, 1186c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d98>
   11868:	b	11bf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x311c>
   1186c:	ldur	x8, [x29, #-16]
   11870:	ldrh	w9, [x8, #248]
   11874:	and	w9, w9, #0xfffffdff
   11878:	orr	w9, w9, #0x200
   1187c:	strh	w9, [x8, #248]
   11880:	b	11894 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dc0>
   11884:	ldur	x8, [x29, #-16]
   11888:	ldrh	w9, [x8, #248]
   1188c:	and	w9, w9, #0xfffffdff
   11890:	strh	w9, [x8, #248]
   11894:	ldur	x8, [x29, #-16]
   11898:	ldr	w9, [x8, #224]
   1189c:	cbnz	w9, 1190c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e38>
   118a0:	ldur	x8, [x29, #-16]
   118a4:	ldr	w9, [x8, #64]
   118a8:	cmp	w9, #0x1
   118ac:	b.ne	118bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2de8>  // b.any
   118b0:	mov	w8, wzr
   118b4:	str	w8, [sp, #40]
   118b8:	b	118ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e18>
   118bc:	ldur	x8, [x29, #-16]
   118c0:	ldr	w9, [x8, #64]
   118c4:	cmp	w9, #0x2
   118c8:	b.ne	118d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e04>  // b.any
   118cc:	mov	w8, #0x1                   	// #1
   118d0:	str	w8, [sp, #36]
   118d4:	b	118e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e10>
   118d8:	mov	w0, #0x1                   	// #1
   118dc:	bl	8000 <isatty@plt>
   118e0:	str	w0, [sp, #36]
   118e4:	ldr	w8, [sp, #36]
   118e8:	str	w8, [sp, #40]
   118ec:	ldr	w8, [sp, #40]
   118f0:	ldur	x9, [x29, #-16]
   118f4:	ldrh	w10, [x9, #248]
   118f8:	and	w8, w8, #0x1
   118fc:	lsl	w8, w8, #2
   11900:	and	w10, w10, #0xfffffffb
   11904:	orr	w8, w10, w8
   11908:	strh	w8, [x9, #248]
   1190c:	ldur	x8, [x29, #-16]
   11910:	ldrh	w9, [x8, #248]
   11914:	mov	w10, #0x2                   	// #2
   11918:	lsr	w9, w9, w10
   1191c:	and	w9, w9, #0x1
   11920:	and	w9, w9, #0xffff
   11924:	cbz	w9, 11988 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2eb4>
   11928:	ldur	x0, [x29, #-16]
   1192c:	bl	7e30 <scols_table_get_termwidth@plt>
   11930:	str	x0, [sp, #72]
   11934:	ldur	x8, [x29, #-16]
   11938:	ldr	x8, [x8, #56]
   1193c:	cmp	x8, #0x0
   11940:	cset	w9, ls  // ls = plast
   11944:	tbnz	w9, #0, 1197c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ea8>
   11948:	ldur	x8, [x29, #-16]
   1194c:	ldr	x8, [x8, #56]
   11950:	ldr	x9, [sp, #72]
   11954:	cmp	x8, x9
   11958:	b.cs	1197c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ea8>  // b.hs, b.nlast
   1195c:	ldur	x8, [x29, #-16]
   11960:	ldr	x8, [x8, #56]
   11964:	ldr	x9, [sp, #72]
   11968:	subs	x8, x9, x8
   1196c:	str	x8, [sp, #72]
   11970:	ldur	x0, [x29, #-16]
   11974:	ldr	x1, [sp, #72]
   11978:	bl	7820 <scols_table_set_termwidth@plt>
   1197c:	ldr	x8, [sp, #72]
   11980:	stur	x8, [x29, #-32]
   11984:	b	11990 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ebc>
   11988:	mov	x8, #0x2000                	// #8192
   1198c:	stur	x8, [x29, #-32]
   11990:	ldur	x8, [x29, #-16]
   11994:	ldrh	w9, [x8, #248]
   11998:	mov	w10, #0x2                   	// #2
   1199c:	lsr	w9, w9, w10
   119a0:	and	w9, w9, #0x1
   119a4:	and	w9, w9, #0xffff
   119a8:	cbz	w9, 119c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ef0>
   119ac:	ldur	x8, [x29, #-16]
   119b0:	ldr	w9, [x8, #224]
   119b4:	cbnz	w9, 119c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ef0>
   119b8:	ldur	x0, [x29, #-16]
   119bc:	bl	75d0 <scols_table_is_tree@plt>
   119c0:	cbz	w0, 119d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f00>
   119c4:	ldur	x8, [x29, #-16]
   119c8:	ldrh	w9, [x8, #248]
   119cc:	and	w9, w9, #0xffffff7f
   119d0:	strh	w9, [x8, #248]
   119d4:	ldur	x0, [x29, #-16]
   119d8:	bl	75d0 <scols_table_is_tree@plt>
   119dc:	cbz	w0, 11a3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f68>
   119e0:	ldur	x8, [x29, #-16]
   119e4:	ldr	x8, [x8, #32]
   119e8:	ldur	x9, [x29, #-16]
   119ec:	ldr	x9, [x9, #176]
   119f0:	ldr	x9, [x9, #16]
   119f4:	str	x8, [sp, #24]
   119f8:	cbz	x9, 11a10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f3c>
   119fc:	ldur	x8, [x29, #-16]
   11a00:	ldr	x8, [x8, #176]
   11a04:	ldr	x8, [x8, #16]
   11a08:	str	x8, [sp, #16]
   11a0c:	b	11a1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f48>
   11a10:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   11a14:	add	x8, x8, #0xb7b
   11a18:	str	x8, [sp, #16]
   11a1c:	ldr	x8, [sp, #16]
   11a20:	mov	x0, x8
   11a24:	bl	74f0 <strlen@plt>
   11a28:	ldr	x8, [sp, #24]
   11a2c:	mul	x9, x8, x0
   11a30:	ldur	x10, [x29, #-40]
   11a34:	add	x9, x10, x9
   11a38:	stur	x9, [x29, #-40]
   11a3c:	ldur	x8, [x29, #-16]
   11a40:	ldr	w9, [x8, #224]
   11a44:	subs	w9, w9, #0x0
   11a48:	mov	w8, w9
   11a4c:	ubfx	x8, x8, #0, #32
   11a50:	cmp	x8, #0x3
   11a54:	str	x8, [sp, #8]
   11a58:	b.hi	11b1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3048>  // b.pmore
   11a5c:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   11a60:	add	x8, x8, #0xdec
   11a64:	ldr	x11, [sp, #8]
   11a68:	ldrsw	x10, [x8, x11, lsl #2]
   11a6c:	add	x9, x8, x10
   11a70:	br	x9
   11a74:	ldur	x8, [x29, #-16]
   11a78:	ldr	x8, [x8, #16]
   11a7c:	ldur	x9, [x29, #-40]
   11a80:	add	x8, x9, x8
   11a84:	stur	x8, [x29, #-40]
   11a88:	b	11b1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3048>
   11a8c:	ldur	x8, [x29, #-16]
   11a90:	ldr	w9, [x8, #224]
   11a94:	cmp	w9, #0x3
   11a98:	b.ne	11ab8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fe4>  // b.any
   11a9c:	ldur	x8, [x29, #-16]
   11aa0:	ldr	x8, [x8, #32]
   11aa4:	mov	x9, #0x3                   	// #3
   11aa8:	mul	x8, x8, x9
   11aac:	ldur	x9, [x29, #-40]
   11ab0:	add	x8, x9, x8
   11ab4:	stur	x8, [x29, #-40]
   11ab8:	sub	x0, x29, #0x48
   11abc:	mov	w8, wzr
   11ac0:	mov	w1, w8
   11ac4:	bl	75f0 <scols_reset_iter@plt>
   11ac8:	ldur	x0, [x29, #-16]
   11acc:	sub	x1, x29, #0x48
   11ad0:	add	x2, sp, #0x40
   11ad4:	bl	80e0 <scols_table_next_column@plt>
   11ad8:	cbnz	w0, 11b18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3044>
   11adc:	ldr	x0, [sp, #64]
   11ae0:	bl	81a0 <scols_column_is_hidden@plt>
   11ae4:	cbz	w0, 11aec <scols_table_get_termheight@@SMARTCOLS_2.31+0x3018>
   11ae8:	b	11ac8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ff4>
   11aec:	ldr	x8, [sp, #64]
   11af0:	add	x0, x8, #0xa8
   11af4:	bl	7730 <scols_cell_get_data@plt>
   11af8:	bl	74f0 <strlen@plt>
   11afc:	ldur	x8, [x29, #-40]
   11b00:	add	x8, x8, x0
   11b04:	stur	x8, [x29, #-40]
   11b08:	ldur	x8, [x29, #-40]
   11b0c:	add	x8, x8, #0x2
   11b10:	stur	x8, [x29, #-40]
   11b14:	b	11ac8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ff4>
   11b18:	b	11b1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3048>
   11b1c:	sub	x0, x29, #0x48
   11b20:	mov	w8, wzr
   11b24:	mov	w1, w8
   11b28:	bl	75f0 <scols_reset_iter@plt>
   11b2c:	ldur	x0, [x29, #-16]
   11b30:	sub	x1, x29, #0x48
   11b34:	sub	x2, x29, #0x30
   11b38:	bl	7fa0 <scols_table_next_line@plt>
   11b3c:	cbnz	w0, 11b70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x309c>
   11b40:	ldur	x0, [x29, #-48]
   11b44:	bl	11c18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3144>
   11b48:	ldur	x8, [x29, #-40]
   11b4c:	add	x8, x0, x8
   11b50:	str	x8, [sp, #56]
   11b54:	ldr	x8, [sp, #56]
   11b58:	ldur	x9, [x29, #-32]
   11b5c:	cmp	x8, x9
   11b60:	b.ls	11b6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3098>  // b.plast
   11b64:	ldr	x8, [sp, #56]
   11b68:	stur	x8, [x29, #-32]
   11b6c:	b	11b2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3058>
   11b70:	ldur	x8, [x29, #-32]
   11b74:	add	x0, x8, #0x1
   11b78:	bl	14130 <scols_get_library_version@@SMARTCOLS_2.25+0x48>
   11b7c:	ldur	x8, [x29, #-24]
   11b80:	str	x0, [x8]
   11b84:	ldur	x8, [x29, #-24]
   11b88:	ldr	x8, [x8]
   11b8c:	cbnz	x8, 11b9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x30c8>
   11b90:	mov	w8, #0xfffffff4            	// #-12
   11b94:	stur	w8, [x29, #-76]
   11b98:	b	11bf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x311c>
   11b9c:	ldur	x0, [x29, #-16]
   11ba0:	bl	11cf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3224>
   11ba4:	cbz	w0, 11bbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x30e8>
   11ba8:	ldur	x0, [x29, #-16]
   11bac:	bl	75d0 <scols_table_is_tree@plt>
   11bb0:	cbz	w0, 11bbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x30e8>
   11bb4:	ldur	x0, [x29, #-16]
   11bb8:	bl	16744 <scols_get_library_version@@SMARTCOLS_2.25+0x265c>
   11bbc:	ldur	x8, [x29, #-16]
   11bc0:	ldr	w9, [x8, #224]
   11bc4:	cbnz	w9, 11be8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3114>
   11bc8:	ldur	x0, [x29, #-16]
   11bcc:	ldur	x8, [x29, #-24]
   11bd0:	ldr	x1, [x8]
   11bd4:	bl	14810 <scols_get_library_version@@SMARTCOLS_2.25+0x728>
   11bd8:	stur	w0, [x29, #-76]
   11bdc:	ldur	w9, [x29, #-76]
   11be0:	cbz	w9, 11be8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3114>
   11be4:	b	11bf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x311c>
   11be8:	stur	wzr, [x29, #-4]
   11bec:	b	11c08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3134>
   11bf0:	ldur	x0, [x29, #-16]
   11bf4:	ldur	x8, [x29, #-24]
   11bf8:	ldr	x1, [x8]
   11bfc:	bl	11748 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c74>
   11c00:	ldur	w9, [x29, #-76]
   11c04:	stur	w9, [x29, #-4]
   11c08:	ldur	w0, [x29, #-4]
   11c0c:	ldp	x29, x30, [sp, #160]
   11c10:	add	sp, sp, #0xb0
   11c14:	ret
   11c18:	sub	sp, sp, #0x50
   11c1c:	stp	x29, x30, [sp, #64]
   11c20:	add	x29, sp, #0x40
   11c24:	stur	x0, [x29, #-8]
   11c28:	stur	xzr, [x29, #-24]
   11c2c:	ldur	x8, [x29, #-8]
   11c30:	cbz	x8, 11c38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3164>
   11c34:	b	11c58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3184>
   11c38:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   11c3c:	add	x0, x0, #0xea7
   11c40:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   11c44:	add	x1, x1, #0xe14
   11c48:	mov	w2, #0x3b7                 	// #951
   11c4c:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   11c50:	add	x3, x3, #0x3dd
   11c54:	bl	8230 <__assert_fail@plt>
   11c58:	stur	xzr, [x29, #-16]
   11c5c:	ldur	x8, [x29, #-16]
   11c60:	ldur	x9, [x29, #-8]
   11c64:	ldr	x9, [x9, #40]
   11c68:	cmp	x8, x9
   11c6c:	b.cs	11ce8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3214>  // b.hs, b.nlast
   11c70:	ldur	x0, [x29, #-8]
   11c74:	ldur	x1, [x29, #-16]
   11c78:	bl	8370 <scols_line_get_cell@plt>
   11c7c:	str	x0, [sp, #32]
   11c80:	ldr	x8, [sp, #32]
   11c84:	cbz	x8, 11c98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x31c4>
   11c88:	ldr	x0, [sp, #32]
   11c8c:	bl	7730 <scols_cell_get_data@plt>
   11c90:	str	x0, [sp, #16]
   11c94:	b	11ca0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x31cc>
   11c98:	mov	x8, xzr
   11c9c:	str	x8, [sp, #16]
   11ca0:	ldr	x8, [sp, #16]
   11ca4:	str	x8, [sp, #24]
   11ca8:	ldr	x8, [sp, #24]
   11cac:	cbz	x8, 11cc0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x31ec>
   11cb0:	ldr	x0, [sp, #24]
   11cb4:	bl	74f0 <strlen@plt>
   11cb8:	str	x0, [sp, #8]
   11cbc:	b	11cc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x31f4>
   11cc0:	mov	x8, xzr
   11cc4:	str	x8, [sp, #8]
   11cc8:	ldr	x8, [sp, #8]
   11ccc:	ldur	x9, [x29, #-24]
   11cd0:	add	x8, x9, x8
   11cd4:	stur	x8, [x29, #-24]
   11cd8:	ldur	x8, [x29, #-16]
   11cdc:	add	x8, x8, #0x1
   11ce0:	stur	x8, [x29, #-16]
   11ce4:	b	11c5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3188>
   11ce8:	ldur	x0, [x29, #-24]
   11cec:	ldp	x29, x30, [sp, #64]
   11cf0:	add	sp, sp, #0x50
   11cf4:	ret
   11cf8:	sub	sp, sp, #0x20
   11cfc:	stp	x29, x30, [sp, #16]
   11d00:	add	x29, sp, #0x10
   11d04:	str	x0, [sp, #8]
   11d08:	ldr	x8, [sp, #8]
   11d0c:	mov	w9, #0x0                   	// #0
   11d10:	str	w9, [sp, #4]
   11d14:	cbz	x8, 11d34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3260>
   11d18:	ldr	x8, [sp, #8]
   11d1c:	add	x0, x8, #0x80
   11d20:	bl	1048c <scols_table_get_termheight@@SMARTCOLS_2.31+0x19b8>
   11d24:	cmp	w0, #0x0
   11d28:	cset	w9, ne  // ne = any
   11d2c:	eor	w9, w9, #0x1
   11d30:	str	w9, [sp, #4]
   11d34:	ldr	w8, [sp, #4]
   11d38:	and	w0, w8, #0x1
   11d3c:	ldp	x29, x30, [sp, #16]
   11d40:	add	sp, sp, #0x20
   11d44:	ret
   11d48:	sub	sp, sp, #0x30
   11d4c:	str	x0, [sp, #32]
   11d50:	str	x1, [sp, #24]
   11d54:	str	x2, [sp, #16]
   11d58:	ldr	x8, [sp, #24]
   11d5c:	str	x8, [sp, #8]
   11d60:	ldr	x8, [sp, #8]
   11d64:	ldr	x9, [sp, #32]
   11d68:	ldr	x9, [x9, #152]
   11d6c:	cmp	x8, x9
   11d70:	b.cs	11dc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32f4>  // b.hs, b.nlast
   11d74:	ldr	x8, [sp, #32]
   11d78:	ldr	x8, [x8, #144]
   11d7c:	ldr	x9, [sp, #8]
   11d80:	mov	x10, #0x8                   	// #8
   11d84:	mul	x9, x10, x9
   11d88:	add	x8, x8, x9
   11d8c:	ldr	x8, [x8]
   11d90:	cbnz	x8, 11db0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32dc>
   11d94:	ldr	x8, [sp, #16]
   11d98:	cbz	x8, 11dac <scols_table_get_termheight@@SMARTCOLS_2.31+0x32d8>
   11d9c:	ldr	x8, [sp, #16]
   11da0:	ldr	x9, [x8]
   11da4:	add	x9, x9, #0x1
   11da8:	str	x9, [x8]
   11dac:	b	11db8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32e4>
   11db0:	str	wzr, [sp, #44]
   11db4:	b	11dd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32fc>
   11db8:	ldr	x8, [sp, #8]
   11dbc:	add	x8, x8, #0x1
   11dc0:	str	x8, [sp, #8]
   11dc4:	b	11d60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x328c>
   11dc8:	mov	w8, #0x1                   	// #1
   11dcc:	str	w8, [sp, #44]
   11dd0:	ldr	w0, [sp, #44]
   11dd4:	add	sp, sp, #0x30
   11dd8:	ret
   11ddc:	sub	sp, sp, #0x10
   11de0:	str	x0, [sp, #8]
   11de4:	str	x1, [sp]
   11de8:	ldr	x8, [sp]
   11dec:	ldr	x8, [x8, #8]
   11df0:	ldr	x9, [sp, #8]
   11df4:	cmp	x8, x9
   11df8:	cset	w10, eq  // eq = none
   11dfc:	and	w0, w10, #0x1
   11e00:	add	sp, sp, #0x10
   11e04:	ret
   11e08:	sub	sp, sp, #0x40
   11e0c:	stp	x29, x30, [sp, #48]
   11e10:	add	x29, sp, #0x30
   11e14:	stur	x0, [x29, #-16]
   11e18:	ldur	x8, [x29, #-16]
   11e1c:	add	x0, x8, #0xc8
   11e20:	ldur	x8, [x29, #-16]
   11e24:	ldr	x8, [x8, #216]
   11e28:	add	x1, x8, #0x60
   11e2c:	bl	11ddc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3308>
   11e30:	cbz	w0, 11e40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x336c>
   11e34:	mov	w8, #0x1                   	// #1
   11e38:	stur	w8, [x29, #-4]
   11e3c:	b	11e94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x33c0>
   11e40:	ldur	x8, [x29, #-16]
   11e44:	ldr	x8, [x8, #200]
   11e48:	str	x8, [sp, #16]
   11e4c:	ldr	x8, [sp, #16]
   11e50:	mov	x9, #0xffffffffffffff38    	// #-200
   11e54:	add	x8, x8, x9
   11e58:	str	x8, [sp, #8]
   11e5c:	ldr	x8, [sp, #8]
   11e60:	str	x8, [sp, #24]
   11e64:	ldr	x8, [sp, #24]
   11e68:	cbz	x8, 11e90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x33bc>
   11e6c:	ldr	x0, [sp, #24]
   11e70:	bl	81a0 <scols_column_is_hidden@plt>
   11e74:	cbz	w0, 11e90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x33bc>
   11e78:	ldr	x0, [sp, #24]
   11e7c:	bl	11e08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3334>
   11e80:	cbz	w0, 11e90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x33bc>
   11e84:	mov	w8, #0x1                   	// #1
   11e88:	stur	w8, [x29, #-4]
   11e8c:	b	11e94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x33c0>
   11e90:	stur	wzr, [x29, #-4]
   11e94:	ldur	w0, [x29, #-4]
   11e98:	ldp	x29, x30, [sp, #48]
   11e9c:	add	sp, sp, #0x40
   11ea0:	ret
   11ea4:	sub	sp, sp, #0x30
   11ea8:	stp	x29, x30, [sp, #32]
   11eac:	add	x29, sp, #0x20
   11eb0:	stur	x0, [x29, #-8]
   11eb4:	str	x1, [sp, #16]
   11eb8:	ldur	x8, [x29, #-8]
   11ebc:	str	x8, [sp, #8]
   11ec0:	ldr	x8, [sp, #8]
   11ec4:	mov	w9, #0x0                   	// #0
   11ec8:	str	w9, [sp, #4]
   11ecc:	cbz	x8, 11ee4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3410>
   11ed0:	ldr	x8, [sp, #8]
   11ed4:	ldrsb	w9, [x8]
   11ed8:	cmp	w9, #0x0
   11edc:	cset	w9, ne  // ne = any
   11ee0:	str	w9, [sp, #4]
   11ee4:	ldr	w8, [sp, #4]
   11ee8:	tbnz	w8, #0, 11ef0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x341c>
   11eec:	b	11f90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x34bc>
   11ef0:	bl	7d60 <__ctype_b_loc@plt>
   11ef4:	ldr	x8, [x0]
   11ef8:	ldr	x9, [sp, #8]
   11efc:	ldrb	w10, [x9]
   11f00:	ldrh	w10, [x8, w10, sxtw #1]
   11f04:	and	w10, w10, #0x1
   11f08:	cbnz	w10, 11f54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3480>
   11f0c:	ldr	x8, [sp, #8]
   11f10:	ldrb	w9, [x8]
   11f14:	cmp	w9, #0x5c
   11f18:	b.eq	11f54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3480>  // b.none
   11f1c:	bl	7d60 <__ctype_b_loc@plt>
   11f20:	ldr	x8, [x0]
   11f24:	ldr	x9, [sp, #8]
   11f28:	ldrb	w10, [x9]
   11f2c:	ldrh	w10, [x8, w10, sxtw #1]
   11f30:	and	w10, w10, #0x4000
   11f34:	cbz	w10, 11f54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3480>
   11f38:	bl	7d60 <__ctype_b_loc@plt>
   11f3c:	ldr	x8, [x0]
   11f40:	ldr	x9, [sp, #8]
   11f44:	ldrb	w10, [x9]
   11f48:	ldrh	w10, [x8, w10, sxtw #1]
   11f4c:	and	w10, w10, #0x2
   11f50:	cbz	w10, 11f70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x349c>
   11f54:	ldr	x0, [sp, #16]
   11f58:	ldr	x8, [sp, #8]
   11f5c:	ldrb	w2, [x8]
   11f60:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   11f64:	add	x1, x1, #0x214
   11f68:	bl	8380 <fprintf@plt>
   11f6c:	b	11f80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x34ac>
   11f70:	ldr	x8, [sp, #8]
   11f74:	ldrsb	w0, [x8]
   11f78:	ldr	x1, [sp, #16]
   11f7c:	bl	7720 <fputc@plt>
   11f80:	ldr	x8, [sp, #8]
   11f84:	add	x8, x8, #0x1
   11f88:	str	x8, [sp, #8]
   11f8c:	b	11ec0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x33ec>
   11f90:	ldp	x29, x30, [sp, #32]
   11f94:	add	sp, sp, #0x30
   11f98:	ret
   11f9c:	sub	sp, sp, #0x40
   11fa0:	stp	x29, x30, [sp, #48]
   11fa4:	add	x29, sp, #0x30
   11fa8:	mov	w8, #0x22                  	// #34
   11fac:	stur	x0, [x29, #-8]
   11fb0:	stur	x1, [x29, #-16]
   11fb4:	stur	w2, [x29, #-20]
   11fb8:	ldur	x1, [x29, #-16]
   11fbc:	mov	w0, w8
   11fc0:	bl	7720 <fputc@plt>
   11fc4:	ldur	x9, [x29, #-8]
   11fc8:	str	x9, [sp, #16]
   11fcc:	ldr	x8, [sp, #16]
   11fd0:	mov	w9, #0x0                   	// #0
   11fd4:	str	w9, [sp, #12]
   11fd8:	cbz	x8, 11ff0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x351c>
   11fdc:	ldr	x8, [sp, #16]
   11fe0:	ldrsb	w9, [x8]
   11fe4:	cmp	w9, #0x0
   11fe8:	cset	w9, ne  // ne = any
   11fec:	str	w9, [sp, #12]
   11ff0:	ldr	w8, [sp, #12]
   11ff4:	tbnz	w8, #0, 11ffc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3528>
   11ff8:	b	12108 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3634>
   11ffc:	ldr	x8, [sp, #16]
   12000:	ldrb	w9, [x8]
   12004:	cmp	w9, #0x22
   12008:	b.eq	12074 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35a0>  // b.none
   1200c:	ldr	x8, [sp, #16]
   12010:	ldrb	w9, [x8]
   12014:	cmp	w9, #0x5c
   12018:	b.eq	12074 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35a0>  // b.none
   1201c:	ldr	x8, [sp, #16]
   12020:	ldrb	w9, [x8]
   12024:	cmp	w9, #0x60
   12028:	b.eq	12074 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35a0>  // b.none
   1202c:	ldr	x8, [sp, #16]
   12030:	ldrb	w9, [x8]
   12034:	cmp	w9, #0x24
   12038:	b.eq	12074 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35a0>  // b.none
   1203c:	bl	7d60 <__ctype_b_loc@plt>
   12040:	ldr	x8, [x0]
   12044:	ldr	x9, [sp, #16]
   12048:	ldrb	w10, [x9]
   1204c:	ldrh	w10, [x8, w10, sxtw #1]
   12050:	and	w10, w10, #0x4000
   12054:	cbz	w10, 12074 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35a0>
   12058:	bl	7d60 <__ctype_b_loc@plt>
   1205c:	ldr	x8, [x0]
   12060:	ldr	x9, [sp, #16]
   12064:	ldrb	w10, [x9]
   12068:	ldrh	w10, [x8, w10, sxtw #1]
   1206c:	and	w10, w10, #0x2
   12070:	cbz	w10, 12090 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35bc>
   12074:	ldur	x0, [x29, #-16]
   12078:	ldr	x8, [sp, #16]
   1207c:	ldrb	w2, [x8]
   12080:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   12084:	add	x1, x1, #0x214
   12088:	bl	8380 <fprintf@plt>
   1208c:	b	120f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3624>
   12090:	ldur	w8, [x29, #-20]
   12094:	cmp	w8, #0x1
   12098:	b.ne	120b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35dc>  // b.any
   1209c:	ldr	x8, [sp, #16]
   120a0:	ldrsb	w0, [x8]
   120a4:	bl	7910 <toupper@plt>
   120a8:	str	w0, [sp, #8]
   120ac:	b	120e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3614>
   120b0:	ldur	w8, [x29, #-20]
   120b4:	mov	w9, #0xffffffff            	// #-1
   120b8:	cmp	w8, w9
   120bc:	b.ne	120d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3600>  // b.any
   120c0:	ldr	x8, [sp, #16]
   120c4:	ldrsb	w0, [x8]
   120c8:	bl	8250 <tolower@plt>
   120cc:	str	w0, [sp, #4]
   120d0:	b	120e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x360c>
   120d4:	ldr	x8, [sp, #16]
   120d8:	ldrsb	w9, [x8]
   120dc:	str	w9, [sp, #4]
   120e0:	ldr	w8, [sp, #4]
   120e4:	str	w8, [sp, #8]
   120e8:	ldr	w8, [sp, #8]
   120ec:	ldur	x1, [x29, #-16]
   120f0:	mov	w0, w8
   120f4:	bl	7720 <fputc@plt>
   120f8:	ldr	x8, [sp, #16]
   120fc:	add	x8, x8, #0x1
   12100:	str	x8, [sp, #16]
   12104:	b	11fcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x34f8>
   12108:	ldur	x1, [x29, #-16]
   1210c:	mov	w0, #0x22                  	// #34
   12110:	bl	7720 <fputc@plt>
   12114:	ldp	x29, x30, [sp, #48]
   12118:	add	sp, sp, #0x40
   1211c:	ret
   12120:	sub	sp, sp, #0x50
   12124:	stp	x29, x30, [sp, #64]
   12128:	add	x29, sp, #0x40
   1212c:	mov	w8, #0x22                  	// #34
   12130:	stur	x0, [x29, #-8]
   12134:	stur	x1, [x29, #-16]
   12138:	stur	w2, [x29, #-20]
   1213c:	ldur	x1, [x29, #-16]
   12140:	mov	w0, w8
   12144:	bl	7720 <fputc@plt>
   12148:	ldur	x9, [x29, #-8]
   1214c:	str	x9, [sp, #32]
   12150:	ldr	x8, [sp, #32]
   12154:	mov	w9, #0x0                   	// #0
   12158:	str	w9, [sp, #24]
   1215c:	cbz	x8, 12174 <scols_table_get_termheight@@SMARTCOLS_2.31+0x36a0>
   12160:	ldr	x8, [sp, #32]
   12164:	ldrsb	w9, [x8]
   12168:	cmp	w9, #0x0
   1216c:	cset	w9, ne  // ne = any
   12170:	str	w9, [sp, #24]
   12174:	ldr	w8, [sp, #24]
   12178:	tbnz	w8, #0, 12180 <scols_table_get_termheight@@SMARTCOLS_2.31+0x36ac>
   1217c:	b	122f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x381c>
   12180:	ldr	x8, [sp, #32]
   12184:	ldrb	w9, [x8]
   12188:	strb	w9, [sp, #31]
   1218c:	ldrb	w9, [sp, #31]
   12190:	cmp	w9, #0x22
   12194:	b.eq	121a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x36d0>  // b.none
   12198:	ldrb	w8, [sp, #31]
   1219c:	cmp	w8, #0x5c
   121a0:	b.ne	121c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x36f0>  // b.any
   121a4:	ldur	x1, [x29, #-16]
   121a8:	mov	w0, #0x5c                  	// #92
   121ac:	bl	7720 <fputc@plt>
   121b0:	ldrb	w8, [sp, #31]
   121b4:	ldur	x1, [x29, #-16]
   121b8:	mov	w0, w8
   121bc:	bl	7720 <fputc@plt>
   121c0:	b	122e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x380c>
   121c4:	ldrb	w8, [sp, #31]
   121c8:	cmp	w8, #0x20
   121cc:	b.lt	12234 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3760>  // b.tstop
   121d0:	ldur	w8, [x29, #-20]
   121d4:	cmp	w8, #0x1
   121d8:	b.ne	121ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x3718>  // b.any
   121dc:	ldrb	w0, [sp, #31]
   121e0:	bl	7910 <toupper@plt>
   121e4:	str	w0, [sp, #20]
   121e8:	b	12220 <scols_table_get_termheight@@SMARTCOLS_2.31+0x374c>
   121ec:	ldur	w8, [x29, #-20]
   121f0:	mov	w9, #0xffffffff            	// #-1
   121f4:	cmp	w8, w9
   121f8:	b.ne	1220c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3738>  // b.any
   121fc:	ldrb	w0, [sp, #31]
   12200:	bl	8250 <tolower@plt>
   12204:	str	w0, [sp, #16]
   12208:	b	12218 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3744>
   1220c:	ldr	x8, [sp, #32]
   12210:	ldrsb	w9, [x8]
   12214:	str	w9, [sp, #16]
   12218:	ldr	w8, [sp, #16]
   1221c:	str	w8, [sp, #20]
   12220:	ldr	w8, [sp, #20]
   12224:	ldur	x1, [x29, #-16]
   12228:	mov	w0, w8
   1222c:	bl	7720 <fputc@plt>
   12230:	b	122e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x380c>
   12234:	ldrb	w8, [sp, #31]
   12238:	subs	w8, w8, #0x8
   1223c:	mov	w9, w8
   12240:	ubfx	x9, x9, #0, #32
   12244:	cmp	x9, #0x5
   12248:	str	x9, [sp, #8]
   1224c:	b.hi	122cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x37f8>  // b.pmore
   12250:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   12254:	add	x8, x8, #0xdfc
   12258:	ldr	x11, [sp, #8]
   1225c:	ldrsw	x10, [x8, x11, lsl #2]
   12260:	add	x9, x8, x10
   12264:	br	x9
   12268:	ldur	x1, [x29, #-16]
   1226c:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   12270:	add	x0, x0, #0x21b
   12274:	bl	7520 <fputs@plt>
   12278:	b	122e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x380c>
   1227c:	ldur	x1, [x29, #-16]
   12280:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   12284:	add	x0, x0, #0x21e
   12288:	bl	7520 <fputs@plt>
   1228c:	b	122e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x380c>
   12290:	ldur	x1, [x29, #-16]
   12294:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   12298:	add	x0, x0, #0x221
   1229c:	bl	7520 <fputs@plt>
   122a0:	b	122e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x380c>
   122a4:	ldur	x1, [x29, #-16]
   122a8:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   122ac:	add	x0, x0, #0x224
   122b0:	bl	7520 <fputs@plt>
   122b4:	b	122e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x380c>
   122b8:	ldur	x1, [x29, #-16]
   122bc:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   122c0:	add	x0, x0, #0x227
   122c4:	bl	7520 <fputs@plt>
   122c8:	b	122e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x380c>
   122cc:	ldur	x0, [x29, #-16]
   122d0:	ldrb	w2, [sp, #31]
   122d4:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   122d8:	add	x1, x1, #0x22a
   122dc:	bl	8380 <fprintf@plt>
   122e0:	ldr	x8, [sp, #32]
   122e4:	add	x8, x8, #0x1
   122e8:	str	x8, [sp, #32]
   122ec:	b	12150 <scols_table_get_termheight@@SMARTCOLS_2.31+0x367c>
   122f0:	ldur	x1, [x29, #-16]
   122f4:	mov	w0, #0x22                  	// #34
   122f8:	bl	7720 <fputc@plt>
   122fc:	ldp	x29, x30, [sp, #64]
   12300:	add	sp, sp, #0x50
   12304:	ret
   12308:	sub	sp, sp, #0x30
   1230c:	mov	x8, xzr
   12310:	str	x0, [sp, #40]
   12314:	str	x1, [sp, #32]
   12318:	str	x2, [sp, #24]
   1231c:	str	x3, [sp, #16]
   12320:	str	x8, [sp, #8]
   12324:	ldr	x8, [sp, #40]
   12328:	cbz	x8, 1238c <scols_table_get_termheight@@SMARTCOLS_2.31+0x38b8>
   1232c:	ldr	x8, [sp, #40]
   12330:	ldrh	w9, [x8, #248]
   12334:	mov	w10, #0x1                   	// #1
   12338:	lsr	w9, w9, w10
   1233c:	and	w9, w9, w10
   12340:	and	w9, w9, #0xffff
   12344:	cbz	w9, 1238c <scols_table_get_termheight@@SMARTCOLS_2.31+0x38b8>
   12348:	ldr	x8, [sp, #16]
   1234c:	cbz	x8, 1235c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3888>
   12350:	ldr	x8, [sp, #16]
   12354:	ldr	x8, [x8, #8]
   12358:	str	x8, [sp, #8]
   1235c:	ldr	x8, [sp, #24]
   12360:	cbz	x8, 12378 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38a4>
   12364:	ldr	x8, [sp, #8]
   12368:	cbnz	x8, 12378 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38a4>
   1236c:	ldr	x8, [sp, #24]
   12370:	ldr	x8, [x8, #24]
   12374:	str	x8, [sp, #8]
   12378:	ldr	x8, [sp, #8]
   1237c:	cbnz	x8, 1238c <scols_table_get_termheight@@SMARTCOLS_2.31+0x38b8>
   12380:	ldr	x8, [sp, #32]
   12384:	ldr	x8, [x8, #88]
   12388:	str	x8, [sp, #8]
   1238c:	ldr	x0, [sp, #8]
   12390:	add	sp, sp, #0x30
   12394:	ret
   12398:	sub	sp, sp, #0x50
   1239c:	stp	x29, x30, [sp, #64]
   123a0:	add	x29, sp, #0x40
   123a4:	mov	x8, xzr
   123a8:	stur	x0, [x29, #-16]
   123ac:	stur	x1, [x29, #-24]
   123b0:	str	x2, [sp, #32]
   123b4:	str	x8, [sp, #24]
   123b8:	ldur	x8, [x29, #-24]
   123bc:	cbz	x8, 12484 <scols_table_get_termheight@@SMARTCOLS_2.31+0x39b0>
   123c0:	ldur	x8, [x29, #-24]
   123c4:	ldrsb	w9, [x8]
   123c8:	cbz	w9, 12484 <scols_table_get_termheight@@SMARTCOLS_2.31+0x39b0>
   123cc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   123d0:	ldr	x8, [x8, #4024]
   123d4:	ldr	w9, [x8]
   123d8:	mov	w10, #0x20                  	// #32
   123dc:	and	w9, w10, w9
   123e0:	cbz	w9, 12438 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3964>
   123e4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   123e8:	ldr	x8, [x8, #4016]
   123ec:	ldr	x0, [x8]
   123f0:	str	x0, [sp, #16]
   123f4:	bl	7880 <getpid@plt>
   123f8:	ldr	x8, [sp, #16]
   123fc:	str	w0, [sp, #12]
   12400:	mov	x0, x8
   12404:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   12408:	add	x1, x1, #0x933
   1240c:	ldr	w2, [sp, #12]
   12410:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   12414:	add	x3, x3, #0x941
   12418:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1241c:	add	x4, x4, #0x95f
   12420:	bl	8380 <fprintf@plt>
   12424:	ldur	x8, [x29, #-16]
   12428:	mov	x0, x8
   1242c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   12430:	add	x1, x1, #0x233
   12434:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
   12438:	ldr	x8, [sp, #32]
   1243c:	cbz	x8, 12444 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3970>
   12440:	b	12464 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3990>
   12444:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   12448:	add	x0, x0, #0x248
   1244c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   12450:	add	x1, x1, #0xe14
   12454:	mov	w2, #0x156                 	// #342
   12458:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1245c:	add	x3, x3, #0x24b
   12460:	bl	8230 <__assert_fail@plt>
   12464:	ldur	x0, [x29, #-24]
   12468:	bl	7b80 <strdup@plt>
   1246c:	str	x0, [sp, #24]
   12470:	ldr	x8, [sp, #24]
   12474:	cbnz	x8, 12484 <scols_table_get_termheight@@SMARTCOLS_2.31+0x39b0>
   12478:	mov	w8, #0xfffffff4            	// #-12
   1247c:	stur	w8, [x29, #-4]
   12480:	b	124bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x39e8>
   12484:	ldur	x8, [x29, #-16]
   12488:	ldr	x0, [x8, #120]
   1248c:	bl	7dd0 <free@plt>
   12490:	ldr	x8, [sp, #24]
   12494:	ldur	x9, [x29, #-16]
   12498:	str	x8, [x9, #120]
   1249c:	ldr	x8, [sp, #32]
   124a0:	ldur	x9, [x29, #-16]
   124a4:	str	x8, [x9, #112]
   124a8:	ldur	x8, [x29, #-16]
   124ac:	ldr	x8, [x8, #120]
   124b0:	ldur	x9, [x29, #-16]
   124b4:	str	x8, [x9, #104]
   124b8:	stur	wzr, [x29, #-4]
   124bc:	ldur	w0, [x29, #-4]
   124c0:	ldp	x29, x30, [sp, #64]
   124c4:	add	sp, sp, #0x50
   124c8:	ret
   124cc:	sub	sp, sp, #0x40
   124d0:	stp	x29, x30, [sp, #48]
   124d4:	add	x29, sp, #0x30
   124d8:	stur	x0, [x29, #-16]
   124dc:	str	x1, [sp, #24]
   124e0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   124e4:	ldr	x8, [x8, #4024]
   124e8:	ldr	w9, [x8]
   124ec:	mov	w10, #0x20                  	// #32
   124f0:	and	w9, w10, w9
   124f4:	cbz	w9, 12558 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3a84>
   124f8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   124fc:	ldr	x8, [x8, #4016]
   12500:	ldr	x0, [x8]
   12504:	str	x0, [sp, #16]
   12508:	bl	7880 <getpid@plt>
   1250c:	ldr	x8, [sp, #16]
   12510:	str	w0, [sp, #12]
   12514:	mov	x0, x8
   12518:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1251c:	add	x1, x1, #0x933
   12520:	ldr	w2, [sp, #12]
   12524:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   12528:	add	x3, x3, #0x941
   1252c:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   12530:	add	x4, x4, #0x95f
   12534:	bl	8380 <fprintf@plt>
   12538:	ldur	x8, [x29, #-16]
   1253c:	ldur	x9, [x29, #-16]
   12540:	ldr	x2, [x9, #112]
   12544:	ldr	x3, [sp, #24]
   12548:	mov	x0, x8
   1254c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   12550:	add	x1, x1, #0x290
   12554:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
   12558:	ldr	x8, [sp, #24]
   1255c:	ldur	x9, [x29, #-16]
   12560:	ldr	x9, [x9, #112]
   12564:	cmp	x8, x9
   12568:	b.cc	12588 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ab4>  // b.lo, b.ul, b.last
   1256c:	ldur	x0, [x29, #-16]
   12570:	mov	x8, xzr
   12574:	mov	x1, x8
   12578:	mov	x2, x8
   1257c:	bl	12398 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38c4>
   12580:	stur	w0, [x29, #-4]
   12584:	b	125b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ae0>
   12588:	ldr	x8, [sp, #24]
   1258c:	ldur	x9, [x29, #-16]
   12590:	ldr	x10, [x9, #104]
   12594:	add	x8, x10, x8
   12598:	str	x8, [x9, #104]
   1259c:	ldr	x8, [sp, #24]
   125a0:	ldur	x9, [x29, #-16]
   125a4:	ldr	x10, [x9, #112]
   125a8:	subs	x8, x10, x8
   125ac:	str	x8, [x9, #112]
   125b0:	stur	wzr, [x29, #-4]
   125b4:	ldur	w0, [x29, #-4]
   125b8:	ldp	x29, x30, [sp, #48]
   125bc:	add	sp, sp, #0x40
   125c0:	ret
   125c4:	sub	sp, sp, #0x70
   125c8:	stp	x29, x30, [sp, #96]
   125cc:	add	x29, sp, #0x60
   125d0:	stur	x0, [x29, #-16]
   125d4:	stur	x1, [x29, #-24]
   125d8:	stur	x2, [x29, #-32]
   125dc:	ldur	x8, [x29, #-16]
   125e0:	cbz	x8, 125ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x3b18>
   125e4:	ldur	x8, [x29, #-24]
   125e8:	cbnz	x8, 125f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3b20>
   125ec:	stur	wzr, [x29, #-4]
   125f0:	b	126f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c20>
   125f4:	ldur	x0, [x29, #-24]
   125f8:	bl	11e08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3334>
   125fc:	cbz	w0, 1260c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3b38>
   12600:	mov	w8, #0x1                   	// #1
   12604:	stur	w8, [x29, #-4]
   12608:	b	126f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c20>
   1260c:	ldur	x8, [x29, #-32]
   12610:	cbnz	x8, 1261c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3b48>
   12614:	stur	wzr, [x29, #-4]
   12618:	b	126f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c20>
   1261c:	add	x8, sp, #0x28
   12620:	mov	x0, x8
   12624:	mov	w9, wzr
   12628:	mov	w1, w9
   1262c:	str	x8, [sp, #16]
   12630:	bl	75f0 <scols_reset_iter@plt>
   12634:	ldur	x0, [x29, #-16]
   12638:	sub	x2, x29, #0x18
   1263c:	ldur	x8, [x29, #-24]
   12640:	ldr	x1, [sp, #16]
   12644:	str	x2, [sp, #8]
   12648:	mov	x2, x8
   1264c:	bl	7950 <scols_table_set_columns_iter@plt>
   12650:	ldur	x8, [x29, #-16]
   12654:	mov	x0, x8
   12658:	ldr	x1, [sp, #16]
   1265c:	ldr	x2, [sp, #8]
   12660:	bl	80e0 <scols_table_next_column@plt>
   12664:	ldur	x0, [x29, #-16]
   12668:	add	x1, sp, #0x28
   1266c:	sub	x2, x29, #0x18
   12670:	bl	80e0 <scols_table_next_column@plt>
   12674:	cbnz	w0, 126ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c18>
   12678:	mov	x8, xzr
   1267c:	str	x8, [sp, #24]
   12680:	ldur	x0, [x29, #-24]
   12684:	bl	81a0 <scols_column_is_hidden@plt>
   12688:	cbz	w0, 12690 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3bbc>
   1268c:	b	12664 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3b90>
   12690:	ldur	x0, [x29, #-24]
   12694:	bl	7fd0 <scols_column_is_tree@plt>
   12698:	cbz	w0, 126a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3bd0>
   1269c:	stur	wzr, [x29, #-4]
   126a0:	b	126f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c20>
   126a4:	ldur	x0, [x29, #-32]
   126a8:	ldur	x8, [x29, #-24]
   126ac:	ldr	x1, [x8, #8]
   126b0:	bl	8370 <scols_line_get_cell@plt>
   126b4:	str	x0, [sp, #32]
   126b8:	ldr	x8, [sp, #32]
   126bc:	cbz	x8, 126cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3bf8>
   126c0:	ldr	x0, [sp, #32]
   126c4:	bl	7730 <scols_cell_get_data@plt>
   126c8:	str	x0, [sp, #24]
   126cc:	ldr	x8, [sp, #24]
   126d0:	cbz	x8, 126e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c14>
   126d4:	ldr	x8, [sp, #24]
   126d8:	ldrsb	w9, [x8]
   126dc:	cbz	w9, 126e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c14>
   126e0:	stur	wzr, [x29, #-4]
   126e4:	b	126f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c20>
   126e8:	b	12664 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3b90>
   126ec:	mov	w8, #0x1                   	// #1
   126f0:	stur	w8, [x29, #-4]
   126f4:	ldur	w0, [x29, #-4]
   126f8:	ldp	x29, x30, [sp, #96]
   126fc:	add	sp, sp, #0x70
   12700:	ret
   12704:	sub	sp, sp, #0x60
   12708:	stp	x29, x30, [sp, #80]
   1270c:	add	x29, sp, #0x50
   12710:	stur	x0, [x29, #-8]
   12714:	stur	x1, [x29, #-16]
   12718:	stur	x2, [x29, #-24]
   1271c:	stur	x3, [x29, #-32]
   12720:	ldur	x8, [x29, #-8]
   12724:	cbz	x8, 1272c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c58>
   12728:	b	1274c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c78>
   1272c:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   12730:	add	x0, x0, #0xa63
   12734:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   12738:	add	x1, x1, #0xe14
   1273c:	mov	w2, #0x135                 	// #309
   12740:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   12744:	add	x3, x3, #0x2ad
   12748:	bl	8230 <__assert_fail@plt>
   1274c:	ldur	x8, [x29, #-16]
   12750:	cbz	x8, 12758 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c84>
   12754:	b	12778 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ca4>
   12758:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1275c:	add	x0, x0, #0xd6c
   12760:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   12764:	add	x1, x1, #0xe14
   12768:	mov	w2, #0x136                 	// #310
   1276c:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   12770:	add	x3, x3, #0x2ad
   12774:	bl	8230 <__assert_fail@plt>
   12778:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1277c:	ldr	x8, [x8, #4024]
   12780:	ldr	w9, [x8]
   12784:	mov	w10, #0x8                   	// #8
   12788:	and	w9, w10, w9
   1278c:	cbz	w9, 127e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3d10>
   12790:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   12794:	ldr	x8, [x8, #4016]
   12798:	ldr	x0, [x8]
   1279c:	str	x0, [sp, #32]
   127a0:	bl	7880 <getpid@plt>
   127a4:	ldr	x8, [sp, #32]
   127a8:	str	w0, [sp, #28]
   127ac:	mov	x0, x8
   127b0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   127b4:	add	x1, x1, #0x933
   127b8:	ldr	w2, [sp, #28]
   127bc:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   127c0:	add	x3, x3, #0x941
   127c4:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   127c8:	add	x4, x4, #0x989
   127cc:	bl	8380 <fprintf@plt>
   127d0:	ldur	x8, [x29, #-24]
   127d4:	mov	x0, x8
   127d8:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   127dc:	add	x1, x1, #0x31b
   127e0:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
   127e4:	ldur	x8, [x29, #-8]
   127e8:	ldr	x8, [x8, #88]
   127ec:	cbz	x8, 12800 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3d2c>
   127f0:	ldur	x8, [x29, #-8]
   127f4:	ldr	x8, [x8, #88]
   127f8:	str	x8, [sp, #16]
   127fc:	b	1280c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3d38>
   12800:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   12804:	add	x8, x8, #0xd48
   12808:	str	x8, [sp, #16]
   1280c:	ldr	x8, [sp, #16]
   12810:	ldur	x9, [x29, #-8]
   12814:	ldr	x1, [x9, #72]
   12818:	mov	x0, x8
   1281c:	bl	7520 <fputs@plt>
   12820:	ldur	x8, [x29, #-8]
   12824:	ldr	x9, [x8, #232]
   12828:	add	x9, x9, #0x1
   1282c:	str	x9, [x8, #232]
   12830:	str	xzr, [sp, #40]
   12834:	ldr	x8, [sp, #40]
   12838:	ldur	x9, [x29, #-16]
   1283c:	ldr	x9, [x9, #8]
   12840:	cmp	x8, x9
   12844:	b.hi	1288c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3db8>  // b.pmore
   12848:	ldur	x0, [x29, #-8]
   1284c:	ldur	x8, [x29, #-8]
   12850:	ldr	x1, [sp, #40]
   12854:	str	x0, [sp, #8]
   12858:	mov	x0, x8
   1285c:	bl	83a0 <scols_table_get_column@plt>
   12860:	ldur	x2, [x29, #-24]
   12864:	ldur	x3, [x29, #-32]
   12868:	ldr	x8, [sp, #8]
   1286c:	str	x0, [sp]
   12870:	mov	x0, x8
   12874:	ldr	x1, [sp]
   12878:	bl	12898 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3dc4>
   1287c:	ldr	x8, [sp, #40]
   12880:	add	x8, x8, #0x1
   12884:	str	x8, [sp, #40]
   12888:	b	12834 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3d60>
   1288c:	ldp	x29, x30, [sp, #80]
   12890:	add	sp, sp, #0x60
   12894:	ret
   12898:	sub	sp, sp, #0xa0
   1289c:	stp	x29, x30, [sp, #144]
   128a0:	add	x29, sp, #0x90
   128a4:	adrp	x8, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   128a8:	add	x8, x8, #0xb7b
   128ac:	stur	x0, [x29, #-8]
   128b0:	stur	x1, [x29, #-16]
   128b4:	stur	x2, [x29, #-24]
   128b8:	stur	x3, [x29, #-32]
   128bc:	stur	xzr, [x29, #-40]
   128c0:	stur	x8, [x29, #-64]
   128c4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   128c8:	ldr	x8, [x8, #4024]
   128cc:	ldr	w9, [x8]
   128d0:	mov	w10, #0x20                  	// #32
   128d4:	and	w9, w10, w9
   128d8:	cbz	w9, 12930 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e5c>
   128dc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   128e0:	ldr	x8, [x8, #4016]
   128e4:	ldr	x0, [x8]
   128e8:	str	x0, [sp, #72]
   128ec:	bl	7880 <getpid@plt>
   128f0:	ldr	x8, [sp, #72]
   128f4:	str	w0, [sp, #68]
   128f8:	mov	x0, x8
   128fc:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   12900:	add	x1, x1, #0x933
   12904:	ldr	w2, [sp, #68]
   12908:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1290c:	add	x3, x3, #0x941
   12910:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   12914:	add	x4, x4, #0x95f
   12918:	bl	8380 <fprintf@plt>
   1291c:	ldur	x8, [x29, #-16]
   12920:	mov	x0, x8
   12924:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   12928:	add	x1, x1, #0x334
   1292c:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
   12930:	ldur	x8, [x29, #-24]
   12934:	cbz	x8, 12aac <scols_table_get_termheight@@SMARTCOLS_2.31+0x3fd8>
   12938:	ldur	x0, [x29, #-16]
   1293c:	bl	7fd0 <scols_column_is_tree@plt>
   12940:	cbz	w0, 12aac <scols_table_get_termheight@@SMARTCOLS_2.31+0x3fd8>
   12944:	ldur	x8, [x29, #-24]
   12948:	ldr	x8, [x8, #112]
   1294c:	cbnz	x8, 129e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f0c>
   12950:	ldur	x8, [x29, #-24]
   12954:	add	x0, x8, #0x40
   12958:	bl	1048c <scols_table_get_termheight@@SMARTCOLS_2.31+0x19b8>
   1295c:	cbnz	w0, 129dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f08>
   12960:	ldur	x8, [x29, #-8]
   12964:	ldr	x8, [x8, #176]
   12968:	ldr	x8, [x8, #16]
   1296c:	cbz	x8, 12984 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3eb0>
   12970:	ldur	x8, [x29, #-8]
   12974:	ldr	x8, [x8, #176]
   12978:	ldr	x8, [x8, #16]
   1297c:	str	x8, [sp, #56]
   12980:	b	1298c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3eb8>
   12984:	ldur	x8, [x29, #-64]
   12988:	str	x8, [sp, #56]
   1298c:	ldr	x8, [sp, #56]
   12990:	ldur	x9, [x29, #-8]
   12994:	ldr	x1, [x9, #72]
   12998:	mov	x0, x8
   1299c:	bl	7520 <fputs@plt>
   129a0:	ldur	x8, [x29, #-8]
   129a4:	ldr	x8, [x8, #176]
   129a8:	ldr	x8, [x8, #16]
   129ac:	cbz	x8, 129c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ef0>
   129b0:	ldur	x8, [x29, #-8]
   129b4:	ldr	x8, [x8, #176]
   129b8:	ldr	x8, [x8, #16]
   129bc:	str	x8, [sp, #48]
   129c0:	b	129cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ef8>
   129c4:	ldur	x8, [x29, #-64]
   129c8:	str	x8, [sp, #48]
   129cc:	ldr	x8, [sp, #48]
   129d0:	mov	x0, x8
   129d4:	bl	1c9e8 <scols_init_debug@@SMARTCOLS_2.25+0x3918>
   129d8:	stur	x0, [x29, #-40]
   129dc:	b	12aac <scols_table_get_termheight@@SMARTCOLS_2.31+0x3fd8>
   129e0:	ldur	x0, [x29, #-32]
   129e4:	bl	14130 <scols_get_library_version@@SMARTCOLS_2.25+0x48>
   129e8:	stur	x0, [x29, #-48]
   129ec:	ldur	x8, [x29, #-48]
   129f0:	cbz	x8, 12aac <scols_table_get_termheight@@SMARTCOLS_2.31+0x3fd8>
   129f4:	ldur	x0, [x29, #-8]
   129f8:	ldur	x1, [x29, #-24]
   129fc:	ldur	x2, [x29, #-48]
   12a00:	bl	f930 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe5c>
   12a04:	ldur	x8, [x29, #-24]
   12a08:	add	x8, x8, #0x40
   12a0c:	mov	x0, x8
   12a10:	bl	1048c <scols_table_get_termheight@@SMARTCOLS_2.31+0x19b8>
   12a14:	cbnz	w0, 12a68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f94>
   12a18:	ldur	x0, [x29, #-8]
   12a1c:	bl	12bdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x4108>
   12a20:	cbz	w0, 12a68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f94>
   12a24:	ldur	x0, [x29, #-48]
   12a28:	ldur	x8, [x29, #-8]
   12a2c:	ldr	x8, [x8, #176]
   12a30:	ldr	x8, [x8, #16]
   12a34:	str	x0, [sp, #40]
   12a38:	cbz	x8, 12a50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f7c>
   12a3c:	ldur	x8, [x29, #-8]
   12a40:	ldr	x8, [x8, #176]
   12a44:	ldr	x8, [x8, #16]
   12a48:	str	x8, [sp, #32]
   12a4c:	b	12a58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f84>
   12a50:	ldur	x8, [x29, #-64]
   12a54:	str	x8, [sp, #32]
   12a58:	ldr	x8, [sp, #32]
   12a5c:	ldr	x0, [sp, #40]
   12a60:	mov	x1, x8
   12a64:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
   12a68:	ldur	x0, [x29, #-8]
   12a6c:	ldur	x1, [x29, #-48]
   12a70:	sub	x2, x29, #0x28
   12a74:	mov	x8, xzr
   12a78:	mov	x3, x8
   12a7c:	bl	1466c <scols_get_library_version@@SMARTCOLS_2.25+0x584>
   12a80:	stur	x0, [x29, #-56]
   12a84:	ldur	x8, [x29, #-56]
   12a88:	cbz	x8, 12aa4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3fd0>
   12a8c:	ldur	x8, [x29, #-40]
   12a90:	cbz	x8, 12aa4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3fd0>
   12a94:	ldur	x0, [x29, #-56]
   12a98:	ldur	x8, [x29, #-8]
   12a9c:	ldr	x1, [x8, #72]
   12aa0:	bl	7520 <fputs@plt>
   12aa4:	ldur	x0, [x29, #-48]
   12aa8:	bl	14330 <scols_get_library_version@@SMARTCOLS_2.25+0x248>
   12aac:	ldur	x0, [x29, #-8]
   12ab0:	bl	7ef0 <scols_table_is_minout@plt>
   12ab4:	cbz	w0, 12ad0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ffc>
   12ab8:	ldur	x0, [x29, #-8]
   12abc:	ldur	x1, [x29, #-16]
   12ac0:	ldur	x2, [x29, #-24]
   12ac4:	bl	125c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3af0>
   12ac8:	cbz	w0, 12ad0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ffc>
   12acc:	b	12bd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x40fc>
   12ad0:	ldur	x0, [x29, #-8]
   12ad4:	bl	7ad0 <scols_table_is_maxout@plt>
   12ad8:	cbnz	w0, 12aec <scols_table_get_termheight@@SMARTCOLS_2.31+0x4018>
   12adc:	ldur	x0, [x29, #-16]
   12ae0:	bl	11e08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3334>
   12ae4:	cbz	w0, 12aec <scols_table_get_termheight@@SMARTCOLS_2.31+0x4018>
   12ae8:	b	12bd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x40fc>
   12aec:	ldur	x8, [x29, #-40]
   12af0:	ldur	x9, [x29, #-16]
   12af4:	ldr	x9, [x9, #16]
   12af8:	cmp	x8, x9
   12afc:	b.cs	12b88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x40b4>  // b.hs, b.nlast
   12b00:	ldur	x8, [x29, #-8]
   12b04:	ldrh	w9, [x8, #248]
   12b08:	mov	w10, #0x3                   	// #3
   12b0c:	lsr	w9, w9, w10
   12b10:	and	w9, w9, #0x1
   12b14:	and	w9, w9, #0xffff
   12b18:	cbz	w9, 12b2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4058>
   12b1c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   12b20:	add	x8, x8, #0x987
   12b24:	str	x8, [sp, #24]
   12b28:	b	12b64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4090>
   12b2c:	ldur	x8, [x29, #-8]
   12b30:	ldr	x8, [x8, #176]
   12b34:	ldr	x8, [x8, #96]
   12b38:	cbz	x8, 12b50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x407c>
   12b3c:	ldur	x8, [x29, #-8]
   12b40:	ldr	x8, [x8, #176]
   12b44:	ldr	x8, [x8, #96]
   12b48:	str	x8, [sp, #16]
   12b4c:	b	12b5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4088>
   12b50:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   12b54:	add	x8, x8, #0x40a
   12b58:	str	x8, [sp, #16]
   12b5c:	ldr	x8, [sp, #16]
   12b60:	str	x8, [sp, #24]
   12b64:	ldr	x8, [sp, #24]
   12b68:	ldur	x9, [x29, #-8]
   12b6c:	ldr	x1, [x9, #72]
   12b70:	mov	x0, x8
   12b74:	bl	7520 <fputs@plt>
   12b78:	ldur	x8, [x29, #-40]
   12b7c:	add	x8, x8, #0x1
   12b80:	stur	x8, [x29, #-40]
   12b84:	b	12aec <scols_table_get_termheight@@SMARTCOLS_2.31+0x4018>
   12b88:	ldur	x0, [x29, #-16]
   12b8c:	bl	11e08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3334>
   12b90:	cbnz	w0, 12bd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x40fc>
   12b94:	ldur	x8, [x29, #-8]
   12b98:	ldr	x8, [x8, #80]
   12b9c:	cbz	x8, 12bb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x40dc>
   12ba0:	ldur	x8, [x29, #-8]
   12ba4:	ldr	x8, [x8, #80]
   12ba8:	str	x8, [sp, #8]
   12bac:	b	12bbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x40e8>
   12bb0:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   12bb4:	add	x8, x8, #0x40a
   12bb8:	str	x8, [sp, #8]
   12bbc:	ldr	x8, [sp, #8]
   12bc0:	ldur	x9, [x29, #-8]
   12bc4:	ldr	x1, [x9, #72]
   12bc8:	mov	x0, x8
   12bcc:	bl	7520 <fputs@plt>
   12bd0:	ldp	x29, x30, [sp, #144]
   12bd4:	add	sp, sp, #0xa0
   12bd8:	ret
   12bdc:	sub	sp, sp, #0x40
   12be0:	stp	x29, x30, [sp, #48]
   12be4:	add	x29, sp, #0x30
   12be8:	mov	w8, wzr
   12bec:	mov	x9, sp
   12bf0:	stur	x0, [x29, #-16]
   12bf4:	mov	x0, x9
   12bf8:	mov	w1, w8
   12bfc:	bl	75f0 <scols_reset_iter@plt>
   12c00:	ldur	x0, [x29, #-16]
   12c04:	mov	x1, sp
   12c08:	add	x2, sp, #0x18
   12c0c:	bl	80e0 <scols_table_next_column@plt>
   12c10:	cbnz	w0, 12c40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x416c>
   12c14:	ldr	x0, [sp, #24]
   12c18:	bl	81a0 <scols_column_is_hidden@plt>
   12c1c:	cbz	w0, 12c24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4150>
   12c20:	b	12c00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x412c>
   12c24:	ldr	x8, [sp, #24]
   12c28:	ldr	x8, [x8, #104]
   12c2c:	cbz	x8, 12c3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4168>
   12c30:	mov	w8, #0x1                   	// #1
   12c34:	stur	w8, [x29, #-4]
   12c38:	b	12c44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4170>
   12c3c:	b	12c00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x412c>
   12c40:	stur	wzr, [x29, #-4]
   12c44:	ldur	w0, [x29, #-4]
   12c48:	ldp	x29, x30, [sp, #48]
   12c4c:	add	sp, sp, #0x40
   12c50:	ret
   12c54:	sub	sp, sp, #0xa0
   12c58:	stp	x29, x30, [sp, #144]
   12c5c:	add	x29, sp, #0x90
   12c60:	mov	x8, xzr
   12c64:	stur	x0, [x29, #-16]
   12c68:	stur	x1, [x29, #-24]
   12c6c:	stur	x2, [x29, #-32]
   12c70:	stur	x3, [x29, #-40]
   12c74:	ldur	x0, [x29, #-16]
   12c78:	ldur	x1, [x29, #-24]
   12c7c:	ldur	x2, [x29, #-32]
   12c80:	ldur	x3, [x29, #-40]
   12c84:	str	x8, [sp, #40]
   12c88:	bl	12308 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3834>
   12c8c:	stur	x0, [x29, #-48]
   12c90:	ldur	x8, [x29, #-24]
   12c94:	ldr	x8, [x8, #16]
   12c98:	stur	x8, [x29, #-56]
   12c9c:	ldur	x8, [x29, #-56]
   12ca0:	str	x8, [sp, #72]
   12ca4:	ldr	x8, [sp, #40]
   12ca8:	str	x8, [sp, #48]
   12cac:	ldur	x9, [x29, #-24]
   12cb0:	ldr	x9, [x9, #104]
   12cb4:	cbnz	x9, 12cc0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x41ec>
   12cb8:	stur	wzr, [x29, #-4]
   12cbc:	b	12f90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x44bc>
   12cc0:	ldur	x8, [x29, #-56]
   12cc4:	cbnz	x8, 12cd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4200>
   12cc8:	mov	w8, #0xffffffea            	// #-22
   12ccc:	stur	w8, [x29, #-4]
   12cd0:	b	12f90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x44bc>
   12cd4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   12cd8:	ldr	x8, [x8, #4024]
   12cdc:	ldr	w9, [x8]
   12ce0:	mov	w10, #0x20                  	// #32
   12ce4:	and	w9, w10, w9
   12ce8:	cbz	w9, 12d40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x426c>
   12cec:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   12cf0:	ldr	x8, [x8, #4016]
   12cf4:	ldr	x0, [x8]
   12cf8:	str	x0, [sp, #32]
   12cfc:	bl	7880 <getpid@plt>
   12d00:	ldr	x8, [sp, #32]
   12d04:	str	w0, [sp, #28]
   12d08:	mov	x0, x8
   12d0c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   12d10:	add	x1, x1, #0x933
   12d14:	ldr	w2, [sp, #28]
   12d18:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   12d1c:	add	x3, x3, #0x941
   12d20:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   12d24:	add	x4, x4, #0x95f
   12d28:	bl	8380 <fprintf@plt>
   12d2c:	ldur	x8, [x29, #-24]
   12d30:	mov	x0, x8
   12d34:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   12d38:	add	x1, x1, #0x3b1
   12d3c:	bl	ffd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
   12d40:	ldur	x8, [x29, #-24]
   12d44:	ldr	x0, [x8, #104]
   12d48:	bl	7b80 <strdup@plt>
   12d4c:	str	x0, [sp, #56]
   12d50:	ldr	x8, [sp, #56]
   12d54:	cbnz	x8, 12d5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4288>
   12d58:	b	12f74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x44a0>
   12d5c:	ldur	x0, [x29, #-24]
   12d60:	bl	7a20 <scols_column_is_customwrap@plt>
   12d64:	cbz	w0, 12db8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x42e4>
   12d68:	ldur	x8, [x29, #-24]
   12d6c:	ldr	x8, [x8, #152]
   12d70:	ldur	x0, [x29, #-24]
   12d74:	ldr	x1, [sp, #56]
   12d78:	ldur	x9, [x29, #-24]
   12d7c:	ldr	x2, [x9, #160]
   12d80:	blr	x8
   12d84:	str	x0, [sp, #48]
   12d88:	cbz	x0, 12db8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x42e4>
   12d8c:	ldr	x8, [sp, #48]
   12d90:	ldr	x9, [sp, #56]
   12d94:	subs	x8, x8, x9
   12d98:	stur	x8, [x29, #-64]
   12d9c:	ldr	x0, [sp, #56]
   12da0:	ldur	x1, [x29, #-64]
   12da4:	mov	x8, xzr
   12da8:	mov	x2, x8
   12dac:	bl	1c780 <scols_init_debug@@SMARTCOLS_2.25+0x36b0>
   12db0:	str	x0, [sp, #72]
   12db4:	b	12dc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x42f4>
   12db8:	ldr	x0, [sp, #56]
   12dbc:	add	x1, sp, #0x48
   12dc0:	bl	1d150 <scols_init_debug@@SMARTCOLS_2.25+0x4080>
   12dc4:	stur	x0, [x29, #-64]
   12dc8:	ldur	x8, [x29, #-64]
   12dcc:	mov	x9, #0xffffffffffffffff    	// #-1
   12dd0:	cmp	x8, x9
   12dd4:	b.ne	12ddc <scols_table_get_termheight@@SMARTCOLS_2.31+0x4308>  // b.any
   12dd8:	b	12f74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x44a0>
   12ddc:	ldur	x8, [x29, #-64]
   12de0:	cbz	x8, 12df0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x431c>
   12de4:	ldur	x0, [x29, #-24]
   12de8:	ldur	x1, [x29, #-64]
   12dec:	bl	124cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x39f8>
   12df0:	ldur	x8, [x29, #-48]
   12df4:	cbz	x8, 12e08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4334>
   12df8:	ldur	x0, [x29, #-48]
   12dfc:	ldur	x8, [x29, #-16]
   12e00:	ldr	x1, [x8, #72]
   12e04:	bl	7520 <fputs@plt>
   12e08:	ldr	x0, [sp, #56]
   12e0c:	ldur	x8, [x29, #-16]
   12e10:	ldr	x1, [x8, #72]
   12e14:	bl	7520 <fputs@plt>
   12e18:	ldur	x8, [x29, #-48]
   12e1c:	cbz	x8, 12e34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4360>
   12e20:	ldur	x8, [x29, #-16]
   12e24:	ldr	x1, [x8, #72]
   12e28:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   12e2c:	add	x0, x0, #0xf26
   12e30:	bl	7520 <fputs@plt>
   12e34:	ldr	x0, [sp, #56]
   12e38:	bl	7dd0 <free@plt>
   12e3c:	ldur	x0, [x29, #-16]
   12e40:	bl	7ef0 <scols_table_is_minout@plt>
   12e44:	cbz	w0, 12e64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4390>
   12e48:	ldur	x0, [x29, #-16]
   12e4c:	ldur	x1, [x29, #-24]
   12e50:	ldur	x2, [x29, #-32]
   12e54:	bl	125c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3af0>
   12e58:	cbz	w0, 12e64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4390>
   12e5c:	stur	wzr, [x29, #-4]
   12e60:	b	12f90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x44bc>
   12e64:	ldur	x0, [x29, #-16]
   12e68:	bl	7ad0 <scols_table_is_maxout@plt>
   12e6c:	cbnz	w0, 12e84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x43b0>
   12e70:	ldur	x0, [x29, #-24]
   12e74:	bl	11e08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3334>
   12e78:	cbz	w0, 12e84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x43b0>
   12e7c:	stur	wzr, [x29, #-4]
   12e80:	b	12f90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x44bc>
   12e84:	ldr	x8, [sp, #72]
   12e88:	str	x8, [sp, #64]
   12e8c:	ldr	x8, [sp, #64]
   12e90:	ldur	x9, [x29, #-56]
   12e94:	cmp	x8, x9
   12e98:	b.cs	12f24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4450>  // b.hs, b.nlast
   12e9c:	ldur	x8, [x29, #-16]
   12ea0:	ldrh	w9, [x8, #248]
   12ea4:	mov	w10, #0x3                   	// #3
   12ea8:	lsr	w9, w9, w10
   12eac:	and	w9, w9, #0x1
   12eb0:	and	w9, w9, #0xffff
   12eb4:	cbz	w9, 12ec8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x43f4>
   12eb8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   12ebc:	add	x8, x8, #0x987
   12ec0:	str	x8, [sp, #16]
   12ec4:	b	12f00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x442c>
   12ec8:	ldur	x8, [x29, #-16]
   12ecc:	ldr	x8, [x8, #176]
   12ed0:	ldr	x8, [x8, #96]
   12ed4:	cbz	x8, 12eec <scols_table_get_termheight@@SMARTCOLS_2.31+0x4418>
   12ed8:	ldur	x8, [x29, #-16]
   12edc:	ldr	x8, [x8, #176]
   12ee0:	ldr	x8, [x8, #96]
   12ee4:	str	x8, [sp, #8]
   12ee8:	b	12ef8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4424>
   12eec:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   12ef0:	add	x8, x8, #0x40a
   12ef4:	str	x8, [sp, #8]
   12ef8:	ldr	x8, [sp, #8]
   12efc:	str	x8, [sp, #16]
   12f00:	ldr	x8, [sp, #16]
   12f04:	ldur	x9, [x29, #-16]
   12f08:	ldr	x1, [x9, #72]
   12f0c:	mov	x0, x8
   12f10:	bl	7520 <fputs@plt>
   12f14:	ldr	x8, [sp, #64]
   12f18:	add	x8, x8, #0x1
   12f1c:	str	x8, [sp, #64]
   12f20:	b	12e8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x43b8>
   12f24:	ldur	x0, [x29, #-24]
   12f28:	bl	11e08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3334>
   12f2c:	cbnz	w0, 12f6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4498>
   12f30:	ldur	x8, [x29, #-16]
   12f34:	ldr	x8, [x8, #80]
   12f38:	cbz	x8, 12f4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4478>
   12f3c:	ldur	x8, [x29, #-16]
   12f40:	ldr	x8, [x8, #80]
   12f44:	str	x8, [sp]
   12f48:	b	12f58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4484>
   12f4c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   12f50:	add	x8, x8, #0x40a
   12f54:	str	x8, [sp]
   12f58:	ldr	x8, [sp]
   12f5c:	ldur	x9, [x29, #-16]
   12f60:	ldr	x1, [x9, #72]
   12f64:	mov	x0, x8
   12f68:	bl	7520 <fputs@plt>
   12f6c:	stur	wzr, [x29, #-4]
   12f70:	b	12f90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x44bc>
   12f74:	ldr	x0, [sp, #56]
   12f78:	bl	7dd0 <free@plt>
   12f7c:	bl	8240 <__errno_location@plt>
   12f80:	ldr	w8, [x0]
   12f84:	mov	w9, wzr
   12f88:	subs	w8, w9, w8
   12f8c:	stur	w8, [x29, #-4]
   12f90:	ldur	w0, [x29, #-4]
   12f94:	ldp	x29, x30, [sp, #144]
   12f98:	add	sp, sp, #0xa0
   12f9c:	ret
   12fa0:	sub	sp, sp, #0x20
   12fa4:	stp	x29, x30, [sp, #16]
   12fa8:	add	x29, sp, #0x10
   12fac:	str	x0, [sp, #8]
   12fb0:	ldr	x8, [sp, #8]
   12fb4:	mov	w9, #0x0                   	// #0
   12fb8:	str	w9, [sp, #4]
   12fbc:	cbz	x8, 12fdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x4508>
   12fc0:	ldr	x8, [sp, #8]
   12fc4:	add	x0, x8, #0x40
   12fc8:	bl	1048c <scols_table_get_termheight@@SMARTCOLS_2.31+0x19b8>
   12fcc:	cmp	w0, #0x0
   12fd0:	cset	w9, ne  // ne = any
   12fd4:	eor	w9, w9, #0x1
   12fd8:	str	w9, [sp, #4]
   12fdc:	ldr	w8, [sp, #4]
   12fe0:	and	w0, w8, #0x1
   12fe4:	ldp	x29, x30, [sp, #16]
   12fe8:	add	sp, sp, #0x20
   12fec:	ret
   12ff0:	sub	sp, sp, #0x10
   12ff4:	str	x0, [sp, #8]
   12ff8:	ldr	x8, [sp, #8]
   12ffc:	mov	w9, #0x0                   	// #0
   13000:	str	w9, [sp, #4]
   13004:	cbz	x8, 1301c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4548>
   13008:	ldr	x8, [sp, #8]
   1300c:	ldr	x8, [x8, #112]
   13010:	cmp	x8, #0x0
   13014:	cset	w9, ne  // ne = any
   13018:	str	w9, [sp, #4]
   1301c:	ldr	w8, [sp, #4]
   13020:	and	w0, w8, #0x1
   13024:	add	sp, sp, #0x10
   13028:	ret
   1302c:	sub	sp, sp, #0x10
   13030:	str	x0, [sp, #8]
   13034:	ldr	x8, [sp, #8]
   13038:	mov	w9, #0x0                   	// #0
   1303c:	str	w9, [sp, #4]
   13040:	cbz	x8, 13070 <scols_table_get_termheight@@SMARTCOLS_2.31+0x459c>
   13044:	ldr	x8, [sp, #8]
   13048:	ldr	x8, [x8, #112]
   1304c:	mov	w9, #0x0                   	// #0
   13050:	str	w9, [sp, #4]
   13054:	cbnz	x8, 13070 <scols_table_get_termheight@@SMARTCOLS_2.31+0x459c>
   13058:	ldr	x8, [sp, #8]
   1305c:	ldr	x8, [x8, #120]
   13060:	cmp	x8, #0x0
   13064:	cset	w9, ne  // ne = any
   13068:	eor	w9, w9, #0x1
   1306c:	str	w9, [sp, #4]
   13070:	ldr	w8, [sp, #4]
   13074:	and	w0, w8, #0x1
   13078:	add	sp, sp, #0x10
   1307c:	ret
   13080:	sub	sp, sp, #0x20
   13084:	str	x0, [sp, #16]
   13088:	str	x1, [sp, #8]
   1308c:	ldr	x8, [sp, #8]
   13090:	cbz	x8, 130b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x45dc>
   13094:	ldr	x8, [sp, #16]
   13098:	cbz	x8, 130b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x45dc>
   1309c:	ldr	x8, [sp, #16]
   130a0:	ldr	x8, [x8, #168]
   130a4:	ldr	x9, [sp, #8]
   130a8:	cmp	x8, x9
   130ac:	b.eq	130b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x45e4>  // b.none
   130b0:	str	wzr, [sp, #28]
   130b4:	b	130c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x45ec>
   130b8:	mov	w8, #0x1                   	// #1
   130bc:	str	w8, [sp, #28]
   130c0:	ldr	w0, [sp, #28]
   130c4:	add	sp, sp, #0x20
   130c8:	ret
   130cc:	sub	sp, sp, #0x10
   130d0:	str	x0, [sp, #8]
   130d4:	ldr	x8, [sp, #8]
   130d8:	mov	w9, #0x0                   	// #0
   130dc:	str	w9, [sp, #4]
   130e0:	cbz	x8, 130f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4624>
   130e4:	ldr	x8, [sp, #8]
   130e8:	ldr	x8, [x8, #120]
   130ec:	cmp	x8, #0x0
   130f0:	cset	w9, ne  // ne = any
   130f4:	str	w9, [sp, #4]
   130f8:	ldr	w8, [sp, #4]
   130fc:	and	w0, w8, #0x1
   13100:	add	sp, sp, #0x10
   13104:	ret
   13108:	sub	sp, sp, #0x20
   1310c:	stp	x29, x30, [sp, #16]
   13110:	add	x29, sp, #0x10
   13114:	str	x0, [sp]
   13118:	ldr	x8, [sp]
   1311c:	cbz	x8, 1312c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4658>
   13120:	ldr	x8, [sp]
   13124:	ldr	x8, [x8, #120]
   13128:	cbnz	x8, 13134 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4660>
   1312c:	stur	wzr, [x29, #-4]
   13130:	b	13150 <scols_table_get_termheight@@SMARTCOLS_2.31+0x467c>
   13134:	ldr	x8, [sp]
   13138:	add	x0, x8, #0x50
   1313c:	ldr	x8, [sp]
   13140:	ldr	x8, [x8, #120]
   13144:	add	x1, x8, #0x20
   13148:	bl	11ddc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3308>
   1314c:	stur	w0, [x29, #-4]
   13150:	ldur	w0, [x29, #-4]
   13154:	ldp	x29, x30, [sp, #16]
   13158:	add	sp, sp, #0x20
   1315c:	ret
   13160:	sub	sp, sp, #0x20
   13164:	stp	x29, x30, [sp, #16]
   13168:	add	x29, sp, #0x10
   1316c:	str	x0, [sp, #8]
   13170:	str	wzr, [sp, #4]
   13174:	ldr	w8, [sp, #4]
   13178:	ldr	x9, [sp, #8]
   1317c:	ldr	w10, [x9, #216]
   13180:	cmp	w8, w10
   13184:	b.gt	131ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x46d8>
   13188:	ldr	x8, [sp, #8]
   1318c:	ldr	x1, [x8, #72]
   13190:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   13194:	add	x0, x0, #0x408
   13198:	bl	7520 <fputs@plt>
   1319c:	ldr	w8, [sp, #4]
   131a0:	add	w8, w8, #0x1
   131a4:	str	w8, [sp, #4]
   131a8:	b	13174 <scols_table_get_termheight@@SMARTCOLS_2.31+0x46a0>
   131ac:	ldp	x29, x30, [sp, #16]
   131b0:	add	sp, sp, #0x20
   131b4:	ret
   131b8:	sub	sp, sp, #0x30
   131bc:	stp	x29, x30, [sp, #32]
   131c0:	add	x29, sp, #0x20
   131c4:	stur	x0, [x29, #-8]
   131c8:	ldur	x8, [x29, #-8]
   131cc:	str	wzr, [x8, #216]
   131d0:	ldur	x0, [x29, #-8]
   131d4:	bl	7ee0 <scols_table_is_json@plt>
   131d8:	cbz	w0, 132bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x47e8>
   131dc:	ldur	x8, [x29, #-8]
   131e0:	ldr	x1, [x8, #72]
   131e4:	mov	w0, #0x7b                  	// #123
   131e8:	bl	7720 <fputc@plt>
   131ec:	ldur	x8, [x29, #-8]
   131f0:	ldr	x8, [x8, #88]
   131f4:	cbz	x8, 13208 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4734>
   131f8:	ldur	x8, [x29, #-8]
   131fc:	ldr	x8, [x8, #88]
   13200:	str	x8, [sp, #16]
   13204:	b	13214 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4740>
   13208:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1320c:	add	x8, x8, #0xd48
   13210:	str	x8, [sp, #16]
   13214:	ldr	x8, [sp, #16]
   13218:	ldur	x9, [x29, #-8]
   1321c:	ldr	x1, [x9, #72]
   13220:	mov	x0, x8
   13224:	bl	7520 <fputs@plt>
   13228:	ldur	x8, [x29, #-8]
   1322c:	mov	x0, x8
   13230:	bl	13160 <scols_table_get_termheight@@SMARTCOLS_2.31+0x468c>
   13234:	ldur	x8, [x29, #-8]
   13238:	ldr	x0, [x8, #8]
   1323c:	ldur	x8, [x29, #-8]
   13240:	ldr	x1, [x8, #72]
   13244:	mov	w10, wzr
   13248:	mov	w2, w10
   1324c:	bl	132c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x47f4>
   13250:	ldur	x8, [x29, #-8]
   13254:	ldr	x1, [x8, #72]
   13258:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1325c:	add	x0, x0, #0x416
   13260:	bl	7520 <fputs@plt>
   13264:	ldur	x8, [x29, #-8]
   13268:	ldr	x8, [x8, #88]
   1326c:	cbz	x8, 13280 <scols_table_get_termheight@@SMARTCOLS_2.31+0x47ac>
   13270:	ldur	x8, [x29, #-8]
   13274:	ldr	x8, [x8, #88]
   13278:	str	x8, [sp, #8]
   1327c:	b	1328c <scols_table_get_termheight@@SMARTCOLS_2.31+0x47b8>
   13280:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   13284:	add	x8, x8, #0xd48
   13288:	str	x8, [sp, #8]
   1328c:	ldr	x8, [sp, #8]
   13290:	ldur	x9, [x29, #-8]
   13294:	ldr	x1, [x9, #72]
   13298:	mov	x0, x8
   1329c:	bl	7520 <fputs@plt>
   132a0:	ldur	x8, [x29, #-8]
   132a4:	ldr	w10, [x8, #216]
   132a8:	mov	w11, #0x1                   	// #1
   132ac:	add	w10, w10, #0x1
   132b0:	str	w10, [x8, #216]
   132b4:	ldur	x8, [x29, #-8]
   132b8:	str	w11, [x8, #220]
   132bc:	ldp	x29, x30, [sp, #32]
   132c0:	add	sp, sp, #0x30
   132c4:	ret
   132c8:	sub	sp, sp, #0x40
   132cc:	stp	x29, x30, [sp, #48]
   132d0:	add	x29, sp, #0x30
   132d4:	mov	w8, #0x22                  	// #34
   132d8:	stur	x0, [x29, #-8]
   132dc:	stur	x1, [x29, #-16]
   132e0:	stur	w2, [x29, #-20]
   132e4:	ldur	x1, [x29, #-16]
   132e8:	mov	w0, w8
   132ec:	bl	7720 <fputc@plt>
   132f0:	ldur	x9, [x29, #-8]
   132f4:	str	x9, [sp, #16]
   132f8:	ldr	x8, [sp, #16]
   132fc:	mov	w9, #0x0                   	// #0
   13300:	str	w9, [sp, #12]
   13304:	cbz	x8, 1331c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4848>
   13308:	ldr	x8, [sp, #16]
   1330c:	ldrsb	w9, [x8]
   13310:	cmp	w9, #0x0
   13314:	cset	w9, ne  // ne = any
   13318:	str	w9, [sp, #12]
   1331c:	ldr	w8, [sp, #12]
   13320:	tbnz	w8, #0, 13328 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4854>
   13324:	b	13434 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4960>
   13328:	ldr	x8, [sp, #16]
   1332c:	ldrb	w9, [x8]
   13330:	cmp	w9, #0x22
   13334:	b.eq	133a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x48cc>  // b.none
   13338:	ldr	x8, [sp, #16]
   1333c:	ldrb	w9, [x8]
   13340:	cmp	w9, #0x5c
   13344:	b.eq	133a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x48cc>  // b.none
   13348:	ldr	x8, [sp, #16]
   1334c:	ldrb	w9, [x8]
   13350:	cmp	w9, #0x60
   13354:	b.eq	133a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x48cc>  // b.none
   13358:	ldr	x8, [sp, #16]
   1335c:	ldrb	w9, [x8]
   13360:	cmp	w9, #0x24
   13364:	b.eq	133a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x48cc>  // b.none
   13368:	bl	7d60 <__ctype_b_loc@plt>
   1336c:	ldr	x8, [x0]
   13370:	ldr	x9, [sp, #16]
   13374:	ldrb	w10, [x9]
   13378:	ldrh	w10, [x8, w10, sxtw #1]
   1337c:	and	w10, w10, #0x4000
   13380:	cbz	w10, 133a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x48cc>
   13384:	bl	7d60 <__ctype_b_loc@plt>
   13388:	ldr	x8, [x0]
   1338c:	ldr	x9, [sp, #16]
   13390:	ldrb	w10, [x9]
   13394:	ldrh	w10, [x8, w10, sxtw #1]
   13398:	and	w10, w10, #0x2
   1339c:	cbz	w10, 133bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x48e8>
   133a0:	ldur	x0, [x29, #-16]
   133a4:	ldr	x8, [sp, #16]
   133a8:	ldrb	w2, [x8]
   133ac:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   133b0:	add	x1, x1, #0x214
   133b4:	bl	8380 <fprintf@plt>
   133b8:	b	13424 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4950>
   133bc:	ldur	w8, [x29, #-20]
   133c0:	cmp	w8, #0x1
   133c4:	b.ne	133dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x4908>  // b.any
   133c8:	ldr	x8, [sp, #16]
   133cc:	ldrsb	w0, [x8]
   133d0:	bl	7910 <toupper@plt>
   133d4:	str	w0, [sp, #8]
   133d8:	b	13414 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4940>
   133dc:	ldur	w8, [x29, #-20]
   133e0:	mov	w9, #0xffffffff            	// #-1
   133e4:	cmp	w8, w9
   133e8:	b.ne	13400 <scols_table_get_termheight@@SMARTCOLS_2.31+0x492c>  // b.any
   133ec:	ldr	x8, [sp, #16]
   133f0:	ldrsb	w0, [x8]
   133f4:	bl	8250 <tolower@plt>
   133f8:	str	w0, [sp, #4]
   133fc:	b	1340c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4938>
   13400:	ldr	x8, [sp, #16]
   13404:	ldrsb	w9, [x8]
   13408:	str	w9, [sp, #4]
   1340c:	ldr	w8, [sp, #4]
   13410:	str	w8, [sp, #8]
   13414:	ldr	w8, [sp, #8]
   13418:	ldur	x1, [x29, #-16]
   1341c:	mov	w0, w8
   13420:	bl	7720 <fputc@plt>
   13424:	ldr	x8, [sp, #16]
   13428:	add	x8, x8, #0x1
   1342c:	str	x8, [sp, #16]
   13430:	b	132f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4824>
   13434:	ldur	x1, [x29, #-16]
   13438:	mov	w0, #0x22                  	// #34
   1343c:	bl	7720 <fputc@plt>
   13440:	ldp	x29, x30, [sp, #48]
   13444:	add	sp, sp, #0x40
   13448:	ret
   1344c:	sub	sp, sp, #0x20
   13450:	stp	x29, x30, [sp, #16]
   13454:	add	x29, sp, #0x10
   13458:	str	x0, [sp, #8]
   1345c:	ldr	x8, [sp, #8]
   13460:	ldr	w9, [x8, #216]
   13464:	subs	w9, w9, #0x1
   13468:	str	w9, [x8, #216]
   1346c:	ldr	x0, [sp, #8]
   13470:	bl	7ee0 <scols_table_is_json@plt>
   13474:	cbz	w0, 134fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a28>
   13478:	ldr	x0, [sp, #8]
   1347c:	bl	13160 <scols_table_get_termheight@@SMARTCOLS_2.31+0x468c>
   13480:	ldr	x8, [sp, #8]
   13484:	ldr	x1, [x8, #72]
   13488:	mov	w0, #0x5d                  	// #93
   1348c:	bl	7720 <fputc@plt>
   13490:	ldr	x8, [sp, #8]
   13494:	ldr	w9, [x8, #216]
   13498:	subs	w9, w9, #0x1
   1349c:	str	w9, [x8, #216]
   134a0:	ldr	x8, [sp, #8]
   134a4:	ldr	x8, [x8, #88]
   134a8:	cbz	x8, 134bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x49e8>
   134ac:	ldr	x8, [sp, #8]
   134b0:	ldr	x8, [x8, #88]
   134b4:	str	x8, [sp]
   134b8:	b	134c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x49f4>
   134bc:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   134c0:	add	x8, x8, #0xd48
   134c4:	str	x8, [sp]
   134c8:	ldr	x8, [sp]
   134cc:	ldr	x9, [sp, #8]
   134d0:	ldr	x1, [x9, #72]
   134d4:	mov	x0, x8
   134d8:	bl	7520 <fputs@plt>
   134dc:	ldr	x8, [sp, #8]
   134e0:	ldr	x1, [x8, #72]
   134e4:	mov	w10, #0x7d                  	// #125
   134e8:	mov	w0, w10
   134ec:	bl	7720 <fputc@plt>
   134f0:	ldr	x8, [sp, #8]
   134f4:	mov	w10, #0x1                   	// #1
   134f8:	str	w10, [x8, #220]
   134fc:	ldp	x29, x30, [sp, #16]
   13500:	add	sp, sp, #0x20
   13504:	ret
   13508:	sub	sp, sp, #0x30
   1350c:	stp	x29, x30, [sp, #32]
   13510:	add	x29, sp, #0x20
   13514:	stur	x0, [x29, #-8]
   13518:	ldur	x0, [x29, #-8]
   1351c:	bl	7ee0 <scols_table_is_json@plt>
   13520:	cbz	w0, 13590 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4abc>
   13524:	ldur	x8, [x29, #-8]
   13528:	ldr	x1, [x8, #72]
   1352c:	mov	w0, #0x2c                  	// #44
   13530:	bl	7720 <fputc@plt>
   13534:	ldur	x8, [x29, #-8]
   13538:	ldr	x8, [x8, #88]
   1353c:	cbz	x8, 13550 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a7c>
   13540:	ldur	x8, [x29, #-8]
   13544:	ldr	x8, [x8, #88]
   13548:	str	x8, [sp, #16]
   1354c:	b	1355c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a88>
   13550:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   13554:	add	x8, x8, #0xd48
   13558:	str	x8, [sp, #16]
   1355c:	ldr	x8, [sp, #16]
   13560:	ldur	x9, [x29, #-8]
   13564:	ldr	x1, [x9, #72]
   13568:	mov	x0, x8
   1356c:	bl	7520 <fputs@plt>
   13570:	ldur	x8, [x29, #-8]
   13574:	mov	x0, x8
   13578:	bl	13160 <scols_table_get_termheight@@SMARTCOLS_2.31+0x468c>
   1357c:	ldur	x8, [x29, #-8]
   13580:	ldr	x1, [x8, #72]
   13584:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   13588:	add	x0, x0, #0x40c
   1358c:	bl	7520 <fputs@plt>
   13590:	ldur	x8, [x29, #-8]
   13594:	ldr	x8, [x8, #88]
   13598:	cbz	x8, 135ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x4ad8>
   1359c:	ldur	x8, [x29, #-8]
   135a0:	ldr	x8, [x8, #88]
   135a4:	str	x8, [sp, #8]
   135a8:	b	135b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4ae4>
   135ac:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   135b0:	add	x8, x8, #0xd48
   135b4:	str	x8, [sp, #8]
   135b8:	ldr	x8, [sp, #8]
   135bc:	ldur	x9, [x29, #-8]
   135c0:	ldr	x1, [x9, #72]
   135c4:	mov	x0, x8
   135c8:	bl	7520 <fputs@plt>
   135cc:	ldur	x8, [x29, #-8]
   135d0:	mov	w10, #0x1                   	// #1
   135d4:	str	w10, [x8, #220]
   135d8:	ldur	x8, [x29, #-8]
   135dc:	ldr	w10, [x8, #216]
   135e0:	add	w10, w10, #0x1
   135e4:	str	w10, [x8, #216]
   135e8:	ldur	x8, [x29, #-8]
   135ec:	ldr	x9, [x8, #232]
   135f0:	add	x9, x9, #0x1
   135f4:	str	x9, [x8, #232]
   135f8:	ldp	x29, x30, [sp, #32]
   135fc:	add	sp, sp, #0x30
   13600:	ret
   13604:	sub	sp, sp, #0x20
   13608:	stp	x29, x30, [sp, #16]
   1360c:	add	x29, sp, #0x10
   13610:	str	x0, [sp, #8]
   13614:	ldr	x8, [sp, #8]
   13618:	ldr	w9, [x8, #216]
   1361c:	subs	w9, w9, #0x1
   13620:	str	w9, [x8, #216]
   13624:	ldr	x0, [sp, #8]
   13628:	bl	7ee0 <scols_table_is_json@plt>
   1362c:	cbz	w0, 13690 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4bbc>
   13630:	ldr	x0, [sp, #8]
   13634:	bl	13160 <scols_table_get_termheight@@SMARTCOLS_2.31+0x468c>
   13638:	ldr	x8, [sp, #8]
   1363c:	ldr	x1, [x8, #72]
   13640:	mov	w0, #0x5d                  	// #93
   13644:	bl	7720 <fputc@plt>
   13648:	ldr	x8, [sp, #8]
   1364c:	ldr	x8, [x8, #88]
   13650:	cbz	x8, 13664 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4b90>
   13654:	ldr	x8, [sp, #8]
   13658:	ldr	x8, [x8, #88]
   1365c:	str	x8, [sp]
   13660:	b	13670 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4b9c>
   13664:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   13668:	add	x8, x8, #0xd48
   1366c:	str	x8, [sp]
   13670:	ldr	x8, [sp]
   13674:	ldr	x9, [sp, #8]
   13678:	ldr	x1, [x9, #72]
   1367c:	mov	x0, x8
   13680:	bl	7520 <fputs@plt>
   13684:	ldr	x8, [sp, #8]
   13688:	mov	w10, #0x1                   	// #1
   1368c:	str	w10, [x8, #220]
   13690:	ldp	x29, x30, [sp, #16]
   13694:	add	sp, sp, #0x20
   13698:	ret
   1369c:	sub	sp, sp, #0x20
   136a0:	stp	x29, x30, [sp, #16]
   136a4:	add	x29, sp, #0x10
   136a8:	str	x0, [sp, #8]
   136ac:	ldr	x0, [sp, #8]
   136b0:	bl	7ee0 <scols_table_is_json@plt>
   136b4:	cbz	w0, 136d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c04>
   136b8:	ldr	x0, [sp, #8]
   136bc:	bl	13160 <scols_table_get_termheight@@SMARTCOLS_2.31+0x468c>
   136c0:	ldr	x8, [sp, #8]
   136c4:	ldr	x1, [x8, #72]
   136c8:	mov	w0, #0x7b                  	// #123
   136cc:	bl	7720 <fputc@plt>
   136d0:	ldr	x8, [sp, #8]
   136d4:	str	wzr, [x8, #220]
   136d8:	ldr	x8, [sp, #8]
   136dc:	ldr	w9, [x8, #216]
   136e0:	add	w9, w9, #0x1
   136e4:	str	w9, [x8, #216]
   136e8:	ldp	x29, x30, [sp, #16]
   136ec:	add	sp, sp, #0x20
   136f0:	ret
   136f4:	sub	sp, sp, #0x30
   136f8:	stp	x29, x30, [sp, #32]
   136fc:	add	x29, sp, #0x20
   13700:	stur	x0, [x29, #-8]
   13704:	stur	w1, [x29, #-12]
   13708:	str	w2, [sp, #16]
   1370c:	ldur	x8, [x29, #-8]
   13710:	ldr	w9, [x8, #216]
   13714:	subs	w9, w9, #0x1
   13718:	str	w9, [x8, #216]
   1371c:	ldur	x0, [x29, #-8]
   13720:	bl	7ee0 <scols_table_is_json@plt>
   13724:	cbz	w0, 137c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4cec>
   13728:	ldur	x8, [x29, #-8]
   1372c:	ldr	w9, [x8, #220]
   13730:	cbz	w9, 1373c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c68>
   13734:	ldur	x0, [x29, #-8]
   13738:	bl	13160 <scols_table_get_termheight@@SMARTCOLS_2.31+0x468c>
   1373c:	ldur	w8, [x29, #-12]
   13740:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   13744:	add	x9, x9, #0x41c
   13748:	adrp	x10, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1374c:	add	x10, x10, #0x41a
   13750:	cmp	w8, #0x0
   13754:	csel	x0, x10, x9, ne  // ne = any
   13758:	ldur	x9, [x29, #-8]
   1375c:	ldr	x1, [x9, #72]
   13760:	bl	7520 <fputs@plt>
   13764:	ldur	x9, [x29, #-8]
   13768:	ldrh	w8, [x9, #248]
   1376c:	mov	w11, #0xd                   	// #13
   13770:	lsr	w8, w8, w11
   13774:	and	w8, w8, #0x1
   13778:	and	w8, w8, #0xffff
   1377c:	cbnz	w8, 137bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x4ce8>
   13780:	ldur	x8, [x29, #-8]
   13784:	ldr	x8, [x8, #88]
   13788:	cbz	x8, 1379c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4cc8>
   1378c:	ldur	x8, [x29, #-8]
   13790:	ldr	x8, [x8, #88]
   13794:	str	x8, [sp, #8]
   13798:	b	137a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4cd4>
   1379c:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   137a0:	add	x8, x8, #0xd48
   137a4:	str	x8, [sp, #8]
   137a8:	ldr	x8, [sp, #8]
   137ac:	ldur	x9, [x29, #-8]
   137b0:	ldr	x1, [x9, #72]
   137b4:	mov	x0, x8
   137b8:	bl	7520 <fputs@plt>
   137bc:	b	13830 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4d5c>
   137c0:	ldur	x8, [x29, #-8]
   137c4:	ldrh	w9, [x8, #248]
   137c8:	mov	w10, #0xd                   	// #13
   137cc:	lsr	w9, w9, w10
   137d0:	and	w9, w9, #0x1
   137d4:	and	w9, w9, #0xffff
   137d8:	cbnz	w9, 13830 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4d5c>
   137dc:	ldr	w8, [sp, #16]
   137e0:	cbnz	w8, 13830 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4d5c>
   137e4:	ldur	x8, [x29, #-8]
   137e8:	ldr	x8, [x8, #88]
   137ec:	cbz	x8, 13800 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4d2c>
   137f0:	ldur	x8, [x29, #-8]
   137f4:	ldr	x8, [x8, #88]
   137f8:	str	x8, [sp]
   137fc:	b	1380c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4d38>
   13800:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   13804:	add	x8, x8, #0xd48
   13808:	str	x8, [sp]
   1380c:	ldr	x8, [sp]
   13810:	ldur	x9, [x29, #-8]
   13814:	ldr	x1, [x9, #72]
   13818:	mov	x0, x8
   1381c:	bl	7520 <fputs@plt>
   13820:	ldur	x8, [x29, #-8]
   13824:	ldr	x9, [x8, #232]
   13828:	add	x9, x9, #0x1
   1382c:	str	x9, [x8, #232]
   13830:	ldur	x8, [x29, #-8]
   13834:	mov	w9, #0x1                   	// #1
   13838:	str	w9, [x8, #220]
   1383c:	ldp	x29, x30, [sp, #32]
   13840:	add	sp, sp, #0x30
   13844:	ret

0000000000013848 <scols_table_print_range@@SMARTCOLS_2.28>:
   13848:	sub	sp, sp, #0x70
   1384c:	stp	x29, x30, [sp, #96]
   13850:	add	x29, sp, #0x60
   13854:	mov	x8, xzr
   13858:	stur	x0, [x29, #-16]
   1385c:	stur	x1, [x29, #-24]
   13860:	stur	x2, [x29, #-32]
   13864:	stur	x8, [x29, #-40]
   13868:	ldur	x0, [x29, #-16]
   1386c:	bl	75d0 <scols_table_is_tree@plt>
   13870:	cbz	w0, 13880 <scols_table_print_range@@SMARTCOLS_2.28+0x38>
   13874:	mov	w8, #0xffffffea            	// #-22
   13878:	stur	w8, [x29, #-4]
   1387c:	b	139b0 <scols_table_print_range@@SMARTCOLS_2.28+0x168>
   13880:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   13884:	ldr	x8, [x8, #4024]
   13888:	ldr	w9, [x8]
   1388c:	mov	w10, #0x10                  	// #16
   13890:	and	w9, w10, w9
   13894:	cbz	w9, 138ec <scols_table_print_range@@SMARTCOLS_2.28+0xa4>
   13898:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1389c:	ldr	x8, [x8, #4016]
   138a0:	ldr	x0, [x8]
   138a4:	str	x0, [sp, #16]
   138a8:	bl	7880 <getpid@plt>
   138ac:	ldr	x8, [sp, #16]
   138b0:	str	w0, [sp, #12]
   138b4:	mov	x0, x8
   138b8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   138bc:	add	x1, x1, #0x933
   138c0:	ldr	w2, [sp, #12]
   138c4:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   138c8:	add	x3, x3, #0x941
   138cc:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   138d0:	add	x4, x4, #0x9de
   138d4:	bl	8380 <fprintf@plt>
   138d8:	ldur	x8, [x29, #-16]
   138dc:	mov	x0, x8
   138e0:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   138e4:	add	x1, x1, #0x41f
   138e8:	bl	139c0 <scols_table_print_range@@SMARTCOLS_2.28+0x178>
   138ec:	ldur	x0, [x29, #-16]
   138f0:	sub	x1, x29, #0x28
   138f4:	bl	117b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ce4>
   138f8:	str	w0, [sp, #28]
   138fc:	ldr	w8, [sp, #28]
   13900:	cbz	w8, 13910 <scols_table_print_range@@SMARTCOLS_2.28+0xc8>
   13904:	ldr	w8, [sp, #28]
   13908:	stur	w8, [x29, #-4]
   1390c:	b	139b0 <scols_table_print_range@@SMARTCOLS_2.28+0x168>
   13910:	ldur	x8, [x29, #-24]
   13914:	cbz	x8, 1393c <scols_table_print_range@@SMARTCOLS_2.28+0xf4>
   13918:	add	x8, sp, #0x20
   1391c:	str	wzr, [sp, #48]
   13920:	ldur	x9, [x29, #-16]
   13924:	add	x9, x9, #0x70
   13928:	str	x9, [x8, #8]
   1392c:	ldur	x8, [x29, #-24]
   13930:	add	x8, x8, #0x30
   13934:	str	x8, [sp, #32]
   13938:	b	1394c <scols_table_print_range@@SMARTCOLS_2.28+0x104>
   1393c:	add	x0, sp, #0x20
   13940:	mov	w8, wzr
   13944:	mov	w1, w8
   13948:	bl	75f0 <scols_reset_iter@plt>
   1394c:	ldur	x8, [x29, #-24]
   13950:	cbz	x8, 13968 <scols_table_print_range@@SMARTCOLS_2.28+0x120>
   13954:	ldr	x8, [sp, #32]
   13958:	ldur	x9, [x29, #-16]
   1395c:	ldr	x9, [x9, #112]
   13960:	cmp	x8, x9
   13964:	b.ne	13984 <scols_table_print_range@@SMARTCOLS_2.28+0x13c>  // b.any
   13968:	ldur	x0, [x29, #-16]
   1396c:	ldur	x1, [x29, #-40]
   13970:	bl	100e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1610>
   13974:	str	w0, [sp, #28]
   13978:	ldr	w8, [sp, #28]
   1397c:	cbz	w8, 13984 <scols_table_print_range@@SMARTCOLS_2.28+0x13c>
   13980:	b	1399c <scols_table_print_range@@SMARTCOLS_2.28+0x154>
   13984:	ldur	x0, [x29, #-16]
   13988:	ldur	x1, [x29, #-40]
   1398c:	ldur	x3, [x29, #-32]
   13990:	add	x2, sp, #0x20
   13994:	bl	10e28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2354>
   13998:	str	w0, [sp, #28]
   1399c:	ldur	x0, [x29, #-16]
   139a0:	ldur	x1, [x29, #-40]
   139a4:	bl	11748 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c74>
   139a8:	ldr	w8, [sp, #28]
   139ac:	stur	w8, [x29, #-4]
   139b0:	ldur	w0, [x29, #-4]
   139b4:	ldp	x29, x30, [sp, #96]
   139b8:	add	sp, sp, #0x70
   139bc:	ret
   139c0:	sub	sp, sp, #0x130
   139c4:	stp	x29, x30, [sp, #272]
   139c8:	str	x28, [sp, #288]
   139cc:	add	x29, sp, #0x110
   139d0:	str	q7, [sp, #128]
   139d4:	str	q6, [sp, #112]
   139d8:	str	q5, [sp, #96]
   139dc:	str	q4, [sp, #80]
   139e0:	str	q3, [sp, #64]
   139e4:	str	q2, [sp, #48]
   139e8:	str	q1, [sp, #32]
   139ec:	str	q0, [sp, #16]
   139f0:	stur	x7, [x29, #-88]
   139f4:	stur	x6, [x29, #-96]
   139f8:	stur	x5, [x29, #-104]
   139fc:	stur	x4, [x29, #-112]
   13a00:	stur	x3, [x29, #-120]
   13a04:	stur	x2, [x29, #-128]
   13a08:	stur	x0, [x29, #-8]
   13a0c:	stur	x1, [x29, #-16]
   13a10:	ldur	x8, [x29, #-8]
   13a14:	cbz	x8, 13a50 <scols_table_print_range@@SMARTCOLS_2.28+0x208>
   13a18:	b	13a1c <scols_table_print_range@@SMARTCOLS_2.28+0x1d4>
   13a1c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   13a20:	ldr	x8, [x8, #4024]
   13a24:	ldrb	w9, [x8, #3]
   13a28:	tbnz	w9, #0, 13a50 <scols_table_print_range@@SMARTCOLS_2.28+0x208>
   13a2c:	b	13a30 <scols_table_print_range@@SMARTCOLS_2.28+0x1e8>
   13a30:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   13a34:	ldr	x8, [x8, #4016]
   13a38:	ldr	x0, [x8]
   13a3c:	ldur	x2, [x29, #-8]
   13a40:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   13a44:	add	x1, x1, #0x958
   13a48:	bl	8380 <fprintf@plt>
   13a4c:	b	13a50 <scols_table_print_range@@SMARTCOLS_2.28+0x208>
   13a50:	mov	w8, #0xffffff80            	// #-128
   13a54:	stur	w8, [x29, #-20]
   13a58:	mov	w8, #0xffffffd0            	// #-48
   13a5c:	stur	w8, [x29, #-24]
   13a60:	add	x9, x29, #0x20
   13a64:	stur	x9, [x29, #-48]
   13a68:	add	x9, sp, #0x10
   13a6c:	add	x9, x9, #0x80
   13a70:	stur	x9, [x29, #-32]
   13a74:	sub	x9, x29, #0x80
   13a78:	add	x9, x9, #0x30
   13a7c:	stur	x9, [x29, #-40]
   13a80:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   13a84:	ldr	x9, [x9, #4016]
   13a88:	ldr	x0, [x9]
   13a8c:	ldur	x1, [x29, #-16]
   13a90:	ldur	q0, [x29, #-48]
   13a94:	ldur	q1, [x29, #-32]
   13a98:	stur	q1, [x29, #-64]
   13a9c:	stur	q0, [x29, #-80]
   13aa0:	sub	x2, x29, #0x50
   13aa4:	str	x9, [sp, #8]
   13aa8:	bl	8210 <vfprintf@plt>
   13aac:	ldr	x9, [sp, #8]
   13ab0:	ldr	x1, [x9]
   13ab4:	mov	w8, #0xa                   	// #10
   13ab8:	str	w0, [sp, #4]
   13abc:	mov	w0, w8
   13ac0:	bl	7720 <fputc@plt>
   13ac4:	ldr	x28, [sp, #288]
   13ac8:	ldp	x29, x30, [sp, #272]
   13acc:	add	sp, sp, #0x130
   13ad0:	ret

0000000000013ad4 <scols_table_print_range_to_string@@SMARTCOLS_2.28>:
   13ad4:	sub	sp, sp, #0x70
   13ad8:	stp	x29, x30, [sp, #96]
   13adc:	add	x29, sp, #0x60
   13ae0:	stur	x0, [x29, #-16]
   13ae4:	stur	x1, [x29, #-24]
   13ae8:	stur	x2, [x29, #-32]
   13aec:	stur	x3, [x29, #-40]
   13af0:	ldur	x8, [x29, #-16]
   13af4:	cbnz	x8, 13b04 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x30>
   13af8:	mov	w8, #0xffffffea            	// #-22
   13afc:	stur	w8, [x29, #-4]
   13b00:	b	13be4 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x110>
   13b04:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   13b08:	ldr	x8, [x8, #4024]
   13b0c:	ldr	w9, [x8]
   13b10:	mov	w10, #0x10                  	// #16
   13b14:	and	w9, w10, w9
   13b18:	cbz	w9, 13b70 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x9c>
   13b1c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   13b20:	ldr	x8, [x8, #4016]
   13b24:	ldr	x0, [x8]
   13b28:	str	x0, [sp, #16]
   13b2c:	bl	7880 <getpid@plt>
   13b30:	ldr	x8, [sp, #16]
   13b34:	str	w0, [sp, #12]
   13b38:	mov	x0, x8
   13b3c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   13b40:	add	x1, x1, #0x933
   13b44:	ldr	w2, [sp, #12]
   13b48:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   13b4c:	add	x3, x3, #0x941
   13b50:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   13b54:	add	x4, x4, #0x9de
   13b58:	bl	8380 <fprintf@plt>
   13b5c:	ldur	x8, [x29, #-16]
   13b60:	mov	x0, x8
   13b64:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   13b68:	add	x1, x1, #0x437
   13b6c:	bl	139c0 <scols_table_print_range@@SMARTCOLS_2.28+0x178>
   13b70:	ldur	x0, [x29, #-40]
   13b74:	add	x1, sp, #0x20
   13b78:	bl	82b0 <open_memstream@plt>
   13b7c:	str	x0, [sp, #48]
   13b80:	ldr	x8, [sp, #48]
   13b84:	cbnz	x8, 13b94 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xc0>
   13b88:	mov	w8, #0xfffffff4            	// #-12
   13b8c:	stur	w8, [x29, #-4]
   13b90:	b	13be4 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x110>
   13b94:	ldur	x0, [x29, #-16]
   13b98:	bl	7810 <scols_table_get_stream@plt>
   13b9c:	str	x0, [sp, #40]
   13ba0:	ldur	x0, [x29, #-16]
   13ba4:	ldr	x1, [sp, #48]
   13ba8:	bl	78d0 <scols_table_set_stream@plt>
   13bac:	ldur	x8, [x29, #-16]
   13bb0:	ldur	x1, [x29, #-24]
   13bb4:	ldur	x2, [x29, #-32]
   13bb8:	mov	x0, x8
   13bbc:	bl	7870 <scols_table_print_range@plt>
   13bc0:	str	w0, [sp, #28]
   13bc4:	ldr	x0, [sp, #48]
   13bc8:	bl	7860 <fclose@plt>
   13bcc:	ldur	x8, [x29, #-16]
   13bd0:	ldr	x1, [sp, #40]
   13bd4:	mov	x0, x8
   13bd8:	bl	78d0 <scols_table_set_stream@plt>
   13bdc:	ldr	w9, [sp, #28]
   13be0:	stur	w9, [x29, #-4]
   13be4:	ldur	w0, [x29, #-4]
   13be8:	ldp	x29, x30, [sp, #96]
   13bec:	add	sp, sp, #0x70
   13bf0:	ret

0000000000013bf4 <scols_print_table@@SMARTCOLS_2.25>:
   13bf4:	sub	sp, sp, #0x20
   13bf8:	stp	x29, x30, [sp, #16]
   13bfc:	add	x29, sp, #0x10
   13c00:	add	x1, sp, #0x4
   13c04:	str	x0, [sp, #8]
   13c08:	str	wzr, [sp, #4]
   13c0c:	ldr	x0, [sp, #8]
   13c10:	bl	13c48 <scols_print_table@@SMARTCOLS_2.25+0x54>
   13c14:	str	w0, [sp]
   13c18:	ldr	w8, [sp]
   13c1c:	cbnz	w8, 13c38 <scols_print_table@@SMARTCOLS_2.25+0x44>
   13c20:	ldr	w8, [sp, #4]
   13c24:	cbnz	w8, 13c38 <scols_print_table@@SMARTCOLS_2.25+0x44>
   13c28:	ldr	x8, [sp, #8]
   13c2c:	ldr	x1, [x8, #72]
   13c30:	mov	w0, #0xa                   	// #10
   13c34:	bl	7720 <fputc@plt>
   13c38:	ldr	w0, [sp]
   13c3c:	ldp	x29, x30, [sp, #16]
   13c40:	add	sp, sp, #0x20
   13c44:	ret
   13c48:	sub	sp, sp, #0x90
   13c4c:	stp	x29, x30, [sp, #128]
   13c50:	add	x29, sp, #0x80
   13c54:	mov	x8, xzr
   13c58:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   13c5c:	ldr	x9, [x9, #4024]
   13c60:	adrp	x10, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   13c64:	ldr	x10, [x10, #4016]
   13c68:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   13c6c:	add	x11, x11, #0x933
   13c70:	adrp	x12, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   13c74:	add	x12, x12, #0x941
   13c78:	adrp	x13, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   13c7c:	add	x13, x13, #0x9de
   13c80:	stur	x0, [x29, #-16]
   13c84:	stur	x1, [x29, #-24]
   13c88:	stur	wzr, [x29, #-28]
   13c8c:	stur	x8, [x29, #-40]
   13c90:	ldur	x8, [x29, #-16]
   13c94:	stur	x9, [x29, #-48]
   13c98:	stur	x10, [x29, #-56]
   13c9c:	str	x11, [sp, #64]
   13ca0:	str	x12, [sp, #56]
   13ca4:	str	x13, [sp, #48]
   13ca8:	cbnz	x8, 13cb8 <scols_print_table@@SMARTCOLS_2.25+0xc4>
   13cac:	mov	w8, #0xffffffea            	// #-22
   13cb0:	stur	w8, [x29, #-4]
   13cb4:	b	13ed0 <scols_print_table@@SMARTCOLS_2.25+0x2dc>
   13cb8:	ldur	x8, [x29, #-48]
   13cbc:	ldr	w9, [x8]
   13cc0:	mov	w10, #0x10                  	// #16
   13cc4:	and	w9, w10, w9
   13cc8:	cbz	w9, 13d10 <scols_print_table@@SMARTCOLS_2.25+0x11c>
   13ccc:	ldur	x8, [x29, #-56]
   13cd0:	ldr	x0, [x8]
   13cd4:	str	x0, [sp, #40]
   13cd8:	bl	7880 <getpid@plt>
   13cdc:	ldr	x8, [sp, #40]
   13ce0:	str	w0, [sp, #36]
   13ce4:	mov	x0, x8
   13ce8:	ldr	x1, [sp, #64]
   13cec:	ldr	w2, [sp, #36]
   13cf0:	ldr	x3, [sp, #56]
   13cf4:	ldr	x4, [sp, #48]
   13cf8:	bl	8380 <fprintf@plt>
   13cfc:	ldur	x8, [x29, #-16]
   13d00:	mov	x0, x8
   13d04:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   13d08:	add	x1, x1, #0xc0
   13d0c:	bl	139c0 <scols_table_print_range@@SMARTCOLS_2.28+0x178>
   13d10:	ldur	x8, [x29, #-24]
   13d14:	cbz	x8, 13d20 <scols_print_table@@SMARTCOLS_2.25+0x12c>
   13d18:	ldur	x8, [x29, #-24]
   13d1c:	str	wzr, [x8]
   13d20:	ldur	x8, [x29, #-16]
   13d24:	add	x0, x8, #0x60
   13d28:	bl	13ff8 <scols_print_table_to_string@@SMARTCOLS_2.25+0x118>
   13d2c:	cbz	w0, 13d94 <scols_print_table@@SMARTCOLS_2.25+0x1a0>
   13d30:	ldur	x8, [x29, #-48]
   13d34:	ldr	w9, [x8]
   13d38:	mov	w10, #0x10                  	// #16
   13d3c:	and	w9, w10, w9
   13d40:	cbz	w9, 13d88 <scols_print_table@@SMARTCOLS_2.25+0x194>
   13d44:	ldur	x8, [x29, #-56]
   13d48:	ldr	x0, [x8]
   13d4c:	str	x0, [sp, #24]
   13d50:	bl	7880 <getpid@plt>
   13d54:	ldr	x8, [sp, #24]
   13d58:	str	w0, [sp, #20]
   13d5c:	mov	x0, x8
   13d60:	ldr	x1, [sp, #64]
   13d64:	ldr	w2, [sp, #20]
   13d68:	ldr	x3, [sp, #56]
   13d6c:	ldr	x4, [sp, #48]
   13d70:	bl	8380 <fprintf@plt>
   13d74:	ldur	x8, [x29, #-16]
   13d78:	mov	x0, x8
   13d7c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   13d80:	add	x1, x1, #0x463
   13d84:	bl	139c0 <scols_table_print_range@@SMARTCOLS_2.28+0x178>
   13d88:	mov	w8, #0xffffffea            	// #-22
   13d8c:	stur	w8, [x29, #-4]
   13d90:	b	13ed0 <scols_print_table@@SMARTCOLS_2.25+0x2dc>
   13d94:	ldur	x8, [x29, #-16]
   13d98:	add	x0, x8, #0x70
   13d9c:	bl	13ff8 <scols_print_table_to_string@@SMARTCOLS_2.25+0x118>
   13da0:	cbz	w0, 13e18 <scols_print_table@@SMARTCOLS_2.25+0x224>
   13da4:	ldur	x8, [x29, #-48]
   13da8:	ldr	w9, [x8]
   13dac:	mov	w10, #0x10                  	// #16
   13db0:	and	w9, w10, w9
   13db4:	cbz	w9, 13dfc <scols_print_table@@SMARTCOLS_2.25+0x208>
   13db8:	ldur	x8, [x29, #-56]
   13dbc:	ldr	x0, [x8]
   13dc0:	str	x0, [sp, #8]
   13dc4:	bl	7880 <getpid@plt>
   13dc8:	ldr	x8, [sp, #8]
   13dcc:	str	w0, [sp, #4]
   13dd0:	mov	x0, x8
   13dd4:	ldr	x1, [sp, #64]
   13dd8:	ldr	w2, [sp, #4]
   13ddc:	ldr	x3, [sp, #56]
   13de0:	ldr	x4, [sp, #48]
   13de4:	bl	8380 <fprintf@plt>
   13de8:	ldur	x8, [x29, #-16]
   13dec:	mov	x0, x8
   13df0:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   13df4:	add	x1, x1, #0x477
   13df8:	bl	139c0 <scols_table_print_range@@SMARTCOLS_2.28+0x178>
   13dfc:	ldur	x8, [x29, #-24]
   13e00:	cbz	x8, 13e10 <scols_print_table@@SMARTCOLS_2.25+0x21c>
   13e04:	ldur	x8, [x29, #-24]
   13e08:	mov	w9, #0x1                   	// #1
   13e0c:	str	w9, [x8]
   13e10:	stur	wzr, [x29, #-4]
   13e14:	b	13ed0 <scols_print_table@@SMARTCOLS_2.25+0x2dc>
   13e18:	ldur	x8, [x29, #-16]
   13e1c:	ldrh	w9, [x8, #248]
   13e20:	and	w9, w9, #0xfffffeff
   13e24:	strh	w9, [x8, #248]
   13e28:	ldur	x0, [x29, #-16]
   13e2c:	sub	x1, x29, #0x28
   13e30:	bl	117b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ce4>
   13e34:	stur	w0, [x29, #-28]
   13e38:	ldur	w9, [x29, #-28]
   13e3c:	cbz	w9, 13e4c <scols_print_table@@SMARTCOLS_2.25+0x258>
   13e40:	ldur	w8, [x29, #-28]
   13e44:	stur	w8, [x29, #-4]
   13e48:	b	13ed0 <scols_print_table@@SMARTCOLS_2.25+0x2dc>
   13e4c:	ldur	x0, [x29, #-16]
   13e50:	bl	131b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x46e4>
   13e54:	ldur	x8, [x29, #-16]
   13e58:	ldr	w9, [x8, #224]
   13e5c:	cbnz	w9, 13e68 <scols_print_table@@SMARTCOLS_2.25+0x274>
   13e60:	ldur	x0, [x29, #-16]
   13e64:	bl	faac <scols_table_get_termheight@@SMARTCOLS_2.31+0xfd8>
   13e68:	ldur	x0, [x29, #-16]
   13e6c:	ldur	x1, [x29, #-40]
   13e70:	bl	100e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1610>
   13e74:	stur	w0, [x29, #-28]
   13e78:	ldur	w8, [x29, #-28]
   13e7c:	cbz	w8, 13e84 <scols_print_table@@SMARTCOLS_2.25+0x290>
   13e80:	b	13ebc <scols_print_table@@SMARTCOLS_2.25+0x2c8>
   13e84:	ldur	x0, [x29, #-16]
   13e88:	bl	75d0 <scols_table_is_tree@plt>
   13e8c:	cbz	w0, 13ea4 <scols_print_table@@SMARTCOLS_2.25+0x2b0>
   13e90:	ldur	x0, [x29, #-16]
   13e94:	ldur	x1, [x29, #-40]
   13e98:	bl	11438 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2964>
   13e9c:	stur	w0, [x29, #-28]
   13ea0:	b	13eb4 <scols_print_table@@SMARTCOLS_2.25+0x2c0>
   13ea4:	ldur	x0, [x29, #-16]
   13ea8:	ldur	x1, [x29, #-40]
   13eac:	bl	113e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2910>
   13eb0:	stur	w0, [x29, #-28]
   13eb4:	ldur	x0, [x29, #-16]
   13eb8:	bl	1344c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4978>
   13ebc:	ldur	x0, [x29, #-16]
   13ec0:	ldur	x1, [x29, #-40]
   13ec4:	bl	11748 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c74>
   13ec8:	ldur	w8, [x29, #-28]
   13ecc:	stur	w8, [x29, #-4]
   13ed0:	ldur	w0, [x29, #-4]
   13ed4:	ldp	x29, x30, [sp, #128]
   13ed8:	add	sp, sp, #0x90
   13edc:	ret

0000000000013ee0 <scols_print_table_to_string@@SMARTCOLS_2.25>:
   13ee0:	sub	sp, sp, #0x60
   13ee4:	stp	x29, x30, [sp, #80]
   13ee8:	add	x29, sp, #0x50
   13eec:	stur	x0, [x29, #-16]
   13ef0:	stur	x1, [x29, #-24]
   13ef4:	ldur	x8, [x29, #-16]
   13ef8:	cbnz	x8, 13f08 <scols_print_table_to_string@@SMARTCOLS_2.25+0x28>
   13efc:	mov	w8, #0xffffffea            	// #-22
   13f00:	stur	w8, [x29, #-4]
   13f04:	b	13fe8 <scols_print_table_to_string@@SMARTCOLS_2.25+0x108>
   13f08:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   13f0c:	ldr	x8, [x8, #4024]
   13f10:	ldr	w9, [x8]
   13f14:	mov	w10, #0x10                  	// #16
   13f18:	and	w9, w10, w9
   13f1c:	cbz	w9, 13f74 <scols_print_table_to_string@@SMARTCOLS_2.25+0x94>
   13f20:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   13f24:	ldr	x8, [x8, #4016]
   13f28:	ldr	x0, [x8]
   13f2c:	str	x0, [sp, #16]
   13f30:	bl	7880 <getpid@plt>
   13f34:	ldr	x8, [sp, #16]
   13f38:	str	w0, [sp, #12]
   13f3c:	mov	x0, x8
   13f40:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   13f44:	add	x1, x1, #0x933
   13f48:	ldr	w2, [sp, #12]
   13f4c:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   13f50:	add	x3, x3, #0x941
   13f54:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   13f58:	add	x4, x4, #0x9de
   13f5c:	bl	8380 <fprintf@plt>
   13f60:	ldur	x8, [x29, #-16]
   13f64:	mov	x0, x8
   13f68:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   13f6c:	add	x1, x1, #0x450
   13f70:	bl	139c0 <scols_table_print_range@@SMARTCOLS_2.28+0x178>
   13f74:	ldur	x0, [x29, #-24]
   13f78:	add	x1, sp, #0x20
   13f7c:	bl	82b0 <open_memstream@plt>
   13f80:	stur	x0, [x29, #-32]
   13f84:	ldur	x8, [x29, #-32]
   13f88:	cbnz	x8, 13f98 <scols_print_table_to_string@@SMARTCOLS_2.25+0xb8>
   13f8c:	mov	w8, #0xfffffff4            	// #-12
   13f90:	stur	w8, [x29, #-4]
   13f94:	b	13fe8 <scols_print_table_to_string@@SMARTCOLS_2.25+0x108>
   13f98:	ldur	x0, [x29, #-16]
   13f9c:	bl	7810 <scols_table_get_stream@plt>
   13fa0:	str	x0, [sp, #40]
   13fa4:	ldur	x0, [x29, #-16]
   13fa8:	ldur	x1, [x29, #-32]
   13fac:	bl	78d0 <scols_table_set_stream@plt>
   13fb0:	ldur	x8, [x29, #-16]
   13fb4:	mov	x0, x8
   13fb8:	mov	x8, xzr
   13fbc:	mov	x1, x8
   13fc0:	bl	13c48 <scols_print_table@@SMARTCOLS_2.25+0x54>
   13fc4:	str	w0, [sp, #28]
   13fc8:	ldur	x0, [x29, #-32]
   13fcc:	bl	7860 <fclose@plt>
   13fd0:	ldur	x8, [x29, #-16]
   13fd4:	ldr	x1, [sp, #40]
   13fd8:	mov	x0, x8
   13fdc:	bl	78d0 <scols_table_set_stream@plt>
   13fe0:	ldr	w9, [sp, #28]
   13fe4:	stur	w9, [x29, #-4]
   13fe8:	ldur	w0, [x29, #-4]
   13fec:	ldp	x29, x30, [sp, #80]
   13ff0:	add	sp, sp, #0x60
   13ff4:	ret
   13ff8:	sub	sp, sp, #0x10
   13ffc:	str	x0, [sp, #8]
   14000:	ldr	x8, [sp, #8]
   14004:	ldr	x8, [x8]
   14008:	ldr	x9, [sp, #8]
   1400c:	cmp	x8, x9
   14010:	cset	w10, eq  // eq = none
   14014:	and	w0, w10, #0x1
   14018:	add	sp, sp, #0x10
   1401c:	ret

0000000000014020 <scols_parse_version_string@@SMARTCOLS_2.25>:
   14020:	sub	sp, sp, #0x30
   14024:	stp	x29, x30, [sp, #32]
   14028:	add	x29, sp, #0x20
   1402c:	stur	x0, [x29, #-8]
   14030:	str	wzr, [sp, #12]
   14034:	ldur	x8, [x29, #-8]
   14038:	cbz	x8, 14040 <scols_parse_version_string@@SMARTCOLS_2.25+0x20>
   1403c:	b	14060 <scols_parse_version_string@@SMARTCOLS_2.25+0x40>
   14040:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   14044:	add	x0, x0, #0x48a
   14048:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1404c:	add	x1, x1, #0x495
   14050:	mov	w2, #0x25                  	// #37
   14054:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   14058:	add	x3, x3, #0x4b0
   1405c:	bl	8230 <__assert_fail@plt>
   14060:	ldur	x8, [x29, #-8]
   14064:	str	x8, [sp, #16]
   14068:	ldr	x8, [sp, #16]
   1406c:	ldrb	w9, [x8]
   14070:	cbz	w9, 140d8 <scols_parse_version_string@@SMARTCOLS_2.25+0xb8>
   14074:	ldr	x8, [sp, #16]
   14078:	ldrsb	w9, [x8]
   1407c:	cmp	w9, #0x2e
   14080:	b.ne	14088 <scols_parse_version_string@@SMARTCOLS_2.25+0x68>  // b.any
   14084:	b	140c8 <scols_parse_version_string@@SMARTCOLS_2.25+0xa8>
   14088:	bl	7d60 <__ctype_b_loc@plt>
   1408c:	ldr	x8, [x0]
   14090:	ldr	x9, [sp, #16]
   14094:	ldrsb	x9, [x9]
   14098:	ldrh	w10, [x8, x9, lsl #1]
   1409c:	and	w10, w10, #0x800
   140a0:	cbnz	w10, 140a8 <scols_parse_version_string@@SMARTCOLS_2.25+0x88>
   140a4:	b	140d8 <scols_parse_version_string@@SMARTCOLS_2.25+0xb8>
   140a8:	ldr	w8, [sp, #12]
   140ac:	mov	w9, #0xa                   	// #10
   140b0:	mul	w8, w8, w9
   140b4:	ldr	x10, [sp, #16]
   140b8:	ldrsb	w9, [x10]
   140bc:	subs	w9, w9, #0x30
   140c0:	add	w8, w8, w9
   140c4:	str	w8, [sp, #12]
   140c8:	ldr	x8, [sp, #16]
   140cc:	add	x8, x8, #0x1
   140d0:	str	x8, [sp, #16]
   140d4:	b	14068 <scols_parse_version_string@@SMARTCOLS_2.25+0x48>
   140d8:	ldr	w0, [sp, #12]
   140dc:	ldp	x29, x30, [sp, #32]
   140e0:	add	sp, sp, #0x30
   140e4:	ret

00000000000140e8 <scols_get_library_version@@SMARTCOLS_2.25>:
   140e8:	sub	sp, sp, #0x20
   140ec:	stp	x29, x30, [sp, #16]
   140f0:	add	x29, sp, #0x10
   140f4:	str	x0, [sp, #8]
   140f8:	ldr	x8, [sp, #8]
   140fc:	cbz	x8, 14114 <scols_get_library_version@@SMARTCOLS_2.25+0x2c>
   14100:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   14104:	add	x8, x8, #0x810
   14108:	ldr	x8, [x8]
   1410c:	ldr	x9, [sp, #8]
   14110:	str	x8, [x9]
   14114:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   14118:	add	x8, x8, #0x810
   1411c:	ldr	x0, [x8]
   14120:	bl	7460 <scols_parse_version_string@plt>
   14124:	ldp	x29, x30, [sp, #16]
   14128:	add	sp, sp, #0x20
   1412c:	ret
   14130:	sub	sp, sp, #0x40
   14134:	stp	x29, x30, [sp, #48]
   14138:	add	x29, sp, #0x30
   1413c:	stur	x0, [x29, #-16]
   14140:	ldur	x8, [x29, #-16]
   14144:	add	x0, x8, #0x28
   14148:	bl	78f0 <malloc@plt>
   1414c:	str	x0, [sp, #24]
   14150:	ldr	x8, [sp, #24]
   14154:	cbnz	x8, 14164 <scols_get_library_version@@SMARTCOLS_2.25+0x7c>
   14158:	mov	x8, xzr
   1415c:	stur	x8, [x29, #-8]
   14160:	b	1420c <scols_get_library_version@@SMARTCOLS_2.25+0x124>
   14164:	ldr	x8, [sp, #24]
   14168:	add	x8, x8, #0x28
   1416c:	ldr	x9, [sp, #24]
   14170:	str	x8, [x9]
   14174:	ldr	x9, [sp, #24]
   14178:	str	x8, [x9, #8]
   1417c:	ldr	x8, [sp, #24]
   14180:	mov	x9, xzr
   14184:	str	x9, [x8, #16]
   14188:	ldur	x8, [x29, #-16]
   1418c:	ldr	x9, [sp, #24]
   14190:	str	x8, [x9, #24]
   14194:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   14198:	ldr	x8, [x8, #4024]
   1419c:	ldr	w9, [x8]
   141a0:	mov	w10, #0x40                  	// #64
   141a4:	and	w9, w10, w9
   141a8:	cbz	w9, 14204 <scols_get_library_version@@SMARTCOLS_2.25+0x11c>
   141ac:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   141b0:	ldr	x8, [x8, #4016]
   141b4:	ldr	x0, [x8]
   141b8:	str	x0, [sp, #16]
   141bc:	bl	7880 <getpid@plt>
   141c0:	ldr	x8, [sp, #16]
   141c4:	str	w0, [sp, #12]
   141c8:	mov	x0, x8
   141cc:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   141d0:	add	x1, x1, #0x933
   141d4:	ldr	w2, [sp, #12]
   141d8:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   141dc:	add	x3, x3, #0x941
   141e0:	adrp	x4, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   141e4:	add	x4, x4, #0x4e4
   141e8:	bl	8380 <fprintf@plt>
   141ec:	ldr	x8, [sp, #24]
   141f0:	ldur	x2, [x29, #-16]
   141f4:	mov	x0, x8
   141f8:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   141fc:	add	x1, x1, #0x4e9
   14200:	bl	1421c <scols_get_library_version@@SMARTCOLS_2.25+0x134>
   14204:	ldr	x8, [sp, #24]
   14208:	stur	x8, [x29, #-8]
   1420c:	ldur	x0, [x29, #-8]
   14210:	ldp	x29, x30, [sp, #48]
   14214:	add	sp, sp, #0x40
   14218:	ret
   1421c:	sub	sp, sp, #0x130
   14220:	stp	x29, x30, [sp, #272]
   14224:	str	x28, [sp, #288]
   14228:	add	x29, sp, #0x110
   1422c:	str	q7, [sp, #128]
   14230:	str	q6, [sp, #112]
   14234:	str	q5, [sp, #96]
   14238:	str	q4, [sp, #80]
   1423c:	str	q3, [sp, #64]
   14240:	str	q2, [sp, #48]
   14244:	str	q1, [sp, #32]
   14248:	str	q0, [sp, #16]
   1424c:	stur	x7, [x29, #-88]
   14250:	stur	x6, [x29, #-96]
   14254:	stur	x5, [x29, #-104]
   14258:	stur	x4, [x29, #-112]
   1425c:	stur	x3, [x29, #-120]
   14260:	stur	x2, [x29, #-128]
   14264:	stur	x0, [x29, #-8]
   14268:	stur	x1, [x29, #-16]
   1426c:	ldur	x8, [x29, #-8]
   14270:	cbz	x8, 142ac <scols_get_library_version@@SMARTCOLS_2.25+0x1c4>
   14274:	b	14278 <scols_get_library_version@@SMARTCOLS_2.25+0x190>
   14278:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1427c:	ldr	x8, [x8, #4024]
   14280:	ldrb	w9, [x8, #3]
   14284:	tbnz	w9, #0, 142ac <scols_get_library_version@@SMARTCOLS_2.25+0x1c4>
   14288:	b	1428c <scols_get_library_version@@SMARTCOLS_2.25+0x1a4>
   1428c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   14290:	ldr	x8, [x8, #4016]
   14294:	ldr	x0, [x8]
   14298:	ldur	x2, [x29, #-8]
   1429c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   142a0:	add	x1, x1, #0x958
   142a4:	bl	8380 <fprintf@plt>
   142a8:	b	142ac <scols_get_library_version@@SMARTCOLS_2.25+0x1c4>
   142ac:	mov	w8, #0xffffff80            	// #-128
   142b0:	stur	w8, [x29, #-20]
   142b4:	mov	w8, #0xffffffd0            	// #-48
   142b8:	stur	w8, [x29, #-24]
   142bc:	add	x9, x29, #0x20
   142c0:	stur	x9, [x29, #-48]
   142c4:	add	x9, sp, #0x10
   142c8:	add	x9, x9, #0x80
   142cc:	stur	x9, [x29, #-32]
   142d0:	sub	x9, x29, #0x80
   142d4:	add	x9, x9, #0x30
   142d8:	stur	x9, [x29, #-40]
   142dc:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   142e0:	ldr	x9, [x9, #4016]
   142e4:	ldr	x0, [x9]
   142e8:	ldur	x1, [x29, #-16]
   142ec:	ldur	q0, [x29, #-48]
   142f0:	ldur	q1, [x29, #-32]
   142f4:	stur	q1, [x29, #-64]
   142f8:	stur	q0, [x29, #-80]
   142fc:	sub	x2, x29, #0x50
   14300:	str	x9, [sp, #8]
   14304:	bl	8210 <vfprintf@plt>
   14308:	ldr	x9, [sp, #8]
   1430c:	ldr	x1, [x9]
   14310:	mov	w8, #0xa                   	// #10
   14314:	str	w0, [sp, #4]
   14318:	mov	w0, w8
   1431c:	bl	7720 <fputc@plt>
   14320:	ldr	x28, [sp, #288]
   14324:	ldp	x29, x30, [sp, #272]
   14328:	add	sp, sp, #0x130
   1432c:	ret
   14330:	sub	sp, sp, #0x30
   14334:	stp	x29, x30, [sp, #32]
   14338:	add	x29, sp, #0x20
   1433c:	stur	x0, [x29, #-8]
   14340:	ldur	x8, [x29, #-8]
   14344:	cbnz	x8, 1434c <scols_get_library_version@@SMARTCOLS_2.25+0x264>
   14348:	b	143cc <scols_get_library_version@@SMARTCOLS_2.25+0x2e4>
   1434c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   14350:	ldr	x8, [x8, #4024]
   14354:	ldr	w9, [x8]
   14358:	mov	w10, #0x40                  	// #64
   1435c:	and	w9, w10, w9
   14360:	cbz	w9, 143b8 <scols_get_library_version@@SMARTCOLS_2.25+0x2d0>
   14364:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   14368:	ldr	x8, [x8, #4016]
   1436c:	ldr	x0, [x8]
   14370:	str	x0, [sp, #16]
   14374:	bl	7880 <getpid@plt>
   14378:	ldr	x8, [sp, #16]
   1437c:	str	w0, [sp, #12]
   14380:	mov	x0, x8
   14384:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   14388:	add	x1, x1, #0x933
   1438c:	ldr	w2, [sp, #12]
   14390:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   14394:	add	x3, x3, #0x941
   14398:	adrp	x4, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1439c:	add	x4, x4, #0x4e4
   143a0:	bl	8380 <fprintf@plt>
   143a4:	ldur	x8, [x29, #-8]
   143a8:	mov	x0, x8
   143ac:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   143b0:	add	x1, x1, #0x963
   143b4:	bl	1421c <scols_get_library_version@@SMARTCOLS_2.25+0x134>
   143b8:	ldur	x8, [x29, #-8]
   143bc:	ldr	x0, [x8, #16]
   143c0:	bl	7dd0 <free@plt>
   143c4:	ldur	x0, [x29, #-8]
   143c8:	bl	7dd0 <free@plt>
   143cc:	ldp	x29, x30, [sp, #32]
   143d0:	add	sp, sp, #0x30
   143d4:	ret
   143d8:	sub	sp, sp, #0x10
   143dc:	str	x0, [sp]
   143e0:	ldr	x8, [sp]
   143e4:	cbnz	x8, 143f4 <scols_get_library_version@@SMARTCOLS_2.25+0x30c>
   143e8:	mov	w8, #0xffffffea            	// #-22
   143ec:	str	w8, [sp, #12]
   143f0:	b	14420 <scols_get_library_version@@SMARTCOLS_2.25+0x338>
   143f4:	ldr	x8, [sp]
   143f8:	ldr	x8, [x8]
   143fc:	mov	w9, #0x0                   	// #0
   14400:	strb	w9, [x8]
   14404:	ldr	x8, [sp]
   14408:	ldr	x8, [x8]
   1440c:	ldr	x10, [sp]
   14410:	str	x8, [x10, #8]
   14414:	ldr	x8, [sp]
   14418:	str	xzr, [x8, #32]
   1441c:	str	wzr, [sp, #12]
   14420:	ldr	w0, [sp, #12]
   14424:	add	sp, sp, #0x10
   14428:	ret
   1442c:	sub	sp, sp, #0x40
   14430:	stp	x29, x30, [sp, #48]
   14434:	add	x29, sp, #0x30
   14438:	stur	x0, [x29, #-16]
   1443c:	str	x1, [sp, #24]
   14440:	ldur	x8, [x29, #-16]
   14444:	cbnz	x8, 14454 <scols_get_library_version@@SMARTCOLS_2.25+0x36c>
   14448:	mov	w8, #0xffffffea            	// #-22
   1444c:	stur	w8, [x29, #-4]
   14450:	b	144ec <scols_get_library_version@@SMARTCOLS_2.25+0x404>
   14454:	ldr	x8, [sp, #24]
   14458:	cbz	x8, 14468 <scols_get_library_version@@SMARTCOLS_2.25+0x380>
   1445c:	ldr	x8, [sp, #24]
   14460:	ldrb	w9, [x8]
   14464:	cbnz	w9, 14470 <scols_get_library_version@@SMARTCOLS_2.25+0x388>
   14468:	stur	wzr, [x29, #-4]
   1446c:	b	144ec <scols_get_library_version@@SMARTCOLS_2.25+0x404>
   14470:	ldr	x0, [sp, #24]
   14474:	bl	74f0 <strlen@plt>
   14478:	str	x0, [sp, #8]
   1447c:	ldur	x8, [x29, #-16]
   14480:	ldr	x8, [x8, #24]
   14484:	ldur	x9, [x29, #-16]
   14488:	ldr	x9, [x9, #8]
   1448c:	ldur	x10, [x29, #-16]
   14490:	ldr	x10, [x10]
   14494:	subs	x9, x9, x10
   14498:	subs	x8, x8, x9
   1449c:	str	x8, [sp, #16]
   144a0:	ldr	x8, [sp, #16]
   144a4:	ldr	x9, [sp, #8]
   144a8:	cmp	x8, x9
   144ac:	b.hi	144bc <scols_get_library_version@@SMARTCOLS_2.25+0x3d4>  // b.pmore
   144b0:	mov	w8, #0xffffffea            	// #-22
   144b4:	stur	w8, [x29, #-4]
   144b8:	b	144ec <scols_get_library_version@@SMARTCOLS_2.25+0x404>
   144bc:	ldur	x8, [x29, #-16]
   144c0:	ldr	x0, [x8, #8]
   144c4:	ldr	x1, [sp, #24]
   144c8:	ldr	x8, [sp, #8]
   144cc:	add	x2, x8, #0x1
   144d0:	bl	7430 <memcpy@plt>
   144d4:	ldr	x8, [sp, #8]
   144d8:	ldur	x9, [x29, #-16]
   144dc:	ldr	x10, [x9, #8]
   144e0:	add	x8, x10, x8
   144e4:	str	x8, [x9, #8]
   144e8:	stur	wzr, [x29, #-4]
   144ec:	ldur	w0, [x29, #-4]
   144f0:	ldp	x29, x30, [sp, #48]
   144f4:	add	sp, sp, #0x40
   144f8:	ret
   144fc:	sub	sp, sp, #0x40
   14500:	stp	x29, x30, [sp, #48]
   14504:	add	x29, sp, #0x30
   14508:	stur	x0, [x29, #-16]
   1450c:	str	x1, [sp, #24]
   14510:	str	x2, [sp, #16]
   14514:	str	xzr, [sp, #8]
   14518:	ldr	x8, [sp, #8]
   1451c:	ldr	x9, [sp, #24]
   14520:	cmp	x8, x9
   14524:	b.cs	1455c <scols_get_library_version@@SMARTCOLS_2.25+0x474>  // b.hs, b.nlast
   14528:	ldur	x0, [x29, #-16]
   1452c:	ldr	x1, [sp, #16]
   14530:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
   14534:	str	w0, [sp, #4]
   14538:	ldr	w8, [sp, #4]
   1453c:	cbz	w8, 1454c <scols_get_library_version@@SMARTCOLS_2.25+0x464>
   14540:	ldr	w8, [sp, #4]
   14544:	stur	w8, [x29, #-4]
   14548:	b	14560 <scols_get_library_version@@SMARTCOLS_2.25+0x478>
   1454c:	ldr	x8, [sp, #8]
   14550:	add	x8, x8, #0x1
   14554:	str	x8, [sp, #8]
   14558:	b	14518 <scols_get_library_version@@SMARTCOLS_2.25+0x430>
   1455c:	stur	wzr, [x29, #-4]
   14560:	ldur	w0, [x29, #-4]
   14564:	ldp	x29, x30, [sp, #48]
   14568:	add	sp, sp, #0x40
   1456c:	ret
   14570:	sub	sp, sp, #0x30
   14574:	stp	x29, x30, [sp, #32]
   14578:	add	x29, sp, #0x20
   1457c:	stur	x0, [x29, #-8]
   14580:	str	x1, [sp, #16]
   14584:	ldur	x0, [x29, #-8]
   14588:	bl	143d8 <scols_get_library_version@@SMARTCOLS_2.25+0x2f0>
   1458c:	str	w0, [sp, #12]
   14590:	ldr	w8, [sp, #12]
   14594:	cbz	w8, 145a4 <scols_get_library_version@@SMARTCOLS_2.25+0x4bc>
   14598:	ldr	w8, [sp, #12]
   1459c:	str	w8, [sp, #8]
   145a0:	b	145b4 <scols_get_library_version@@SMARTCOLS_2.25+0x4cc>
   145a4:	ldur	x0, [x29, #-8]
   145a8:	ldr	x1, [sp, #16]
   145ac:	bl	1442c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
   145b0:	str	w0, [sp, #8]
   145b4:	ldr	w8, [sp, #8]
   145b8:	mov	w0, w8
   145bc:	ldp	x29, x30, [sp, #32]
   145c0:	add	sp, sp, #0x30
   145c4:	ret
   145c8:	sub	sp, sp, #0x10
   145cc:	str	x0, [sp, #8]
   145d0:	ldr	x8, [sp, #8]
   145d4:	cbz	x8, 145f4 <scols_get_library_version@@SMARTCOLS_2.25+0x50c>
   145d8:	ldr	x8, [sp, #8]
   145dc:	ldr	x8, [x8, #8]
   145e0:	ldr	x9, [sp, #8]
   145e4:	ldr	x9, [x9]
   145e8:	subs	x8, x8, x9
   145ec:	ldr	x9, [sp, #8]
   145f0:	str	x8, [x9, #32]
   145f4:	add	sp, sp, #0x10
   145f8:	ret
   145fc:	sub	sp, sp, #0x10
   14600:	str	x0, [sp, #8]
   14604:	ldr	x8, [sp, #8]
   14608:	cbz	x8, 1461c <scols_get_library_version@@SMARTCOLS_2.25+0x534>
   1460c:	ldr	x8, [sp, #8]
   14610:	ldr	x8, [x8]
   14614:	str	x8, [sp]
   14618:	b	14624 <scols_get_library_version@@SMARTCOLS_2.25+0x53c>
   1461c:	mov	x8, xzr
   14620:	str	x8, [sp]
   14624:	ldr	x8, [sp]
   14628:	mov	x0, x8
   1462c:	add	sp, sp, #0x10
   14630:	ret
   14634:	sub	sp, sp, #0x10
   14638:	str	x0, [sp, #8]
   1463c:	ldr	x8, [sp, #8]
   14640:	cbz	x8, 14654 <scols_get_library_version@@SMARTCOLS_2.25+0x56c>
   14644:	ldr	x8, [sp, #8]
   14648:	ldr	x8, [x8, #24]
   1464c:	str	x8, [sp]
   14650:	b	1465c <scols_get_library_version@@SMARTCOLS_2.25+0x574>
   14654:	mov	x8, xzr
   14658:	str	x8, [sp]
   1465c:	ldr	x8, [sp]
   14660:	mov	x0, x8
   14664:	add	sp, sp, #0x10
   14668:	ret
   1466c:	sub	sp, sp, #0x50
   14670:	stp	x29, x30, [sp, #64]
   14674:	add	x29, sp, #0x40
   14678:	mov	x8, xzr
   1467c:	stur	x0, [x29, #-16]
   14680:	stur	x1, [x29, #-24]
   14684:	str	x2, [sp, #32]
   14688:	str	x3, [sp, #24]
   1468c:	ldur	x0, [x29, #-24]
   14690:	str	x8, [sp]
   14694:	bl	145fc <scols_get_library_version@@SMARTCOLS_2.25+0x514>
   14698:	str	x0, [sp, #16]
   1469c:	ldr	x8, [sp]
   146a0:	str	x8, [sp, #8]
   146a4:	ldr	x9, [sp, #16]
   146a8:	cbnz	x9, 146b0 <scols_get_library_version@@SMARTCOLS_2.25+0x5c8>
   146ac:	b	14788 <scols_get_library_version@@SMARTCOLS_2.25+0x6a0>
   146b0:	ldur	x8, [x29, #-24]
   146b4:	ldr	x8, [x8, #16]
   146b8:	cbnz	x8, 146e8 <scols_get_library_version@@SMARTCOLS_2.25+0x600>
   146bc:	ldur	x8, [x29, #-24]
   146c0:	ldr	x0, [x8, #24]
   146c4:	bl	1cfd0 <scols_init_debug@@SMARTCOLS_2.25+0x3f00>
   146c8:	add	x0, x0, #0x1
   146cc:	bl	78f0 <malloc@plt>
   146d0:	ldur	x8, [x29, #-24]
   146d4:	str	x0, [x8, #16]
   146d8:	ldur	x8, [x29, #-24]
   146dc:	ldr	x8, [x8, #16]
   146e0:	cbnz	x8, 146e8 <scols_get_library_version@@SMARTCOLS_2.25+0x600>
   146e4:	b	14788 <scols_get_library_version@@SMARTCOLS_2.25+0x6a0>
   146e8:	ldur	x8, [x29, #-16]
   146ec:	ldrh	w9, [x8, #248]
   146f0:	mov	w10, #0xc                   	// #12
   146f4:	lsr	w9, w9, w10
   146f8:	and	w9, w9, #0x1
   146fc:	and	w9, w9, #0xffff
   14700:	cbz	w9, 14734 <scols_get_library_version@@SMARTCOLS_2.25+0x64c>
   14704:	ldr	x0, [sp, #16]
   14708:	bl	1c9e8 <scols_init_debug@@SMARTCOLS_2.25+0x3918>
   1470c:	ldr	x8, [sp, #32]
   14710:	str	x0, [x8]
   14714:	ldur	x8, [x29, #-24]
   14718:	ldr	x0, [x8, #16]
   1471c:	ldr	x1, [sp, #16]
   14720:	bl	7f70 <strcpy@plt>
   14724:	ldur	x8, [x29, #-24]
   14728:	ldr	x8, [x8, #16]
   1472c:	str	x8, [sp, #8]
   14730:	b	14750 <scols_get_library_version@@SMARTCOLS_2.25+0x668>
   14734:	ldr	x0, [sp, #16]
   14738:	ldr	x1, [sp, #32]
   1473c:	ldur	x8, [x29, #-24]
   14740:	ldr	x2, [x8, #16]
   14744:	ldr	x3, [sp, #24]
   14748:	bl	1ca58 <scols_init_debug@@SMARTCOLS_2.25+0x3988>
   1474c:	str	x0, [sp, #8]
   14750:	ldr	x8, [sp, #8]
   14754:	cbz	x8, 14778 <scols_get_library_version@@SMARTCOLS_2.25+0x690>
   14758:	ldr	x8, [sp, #32]
   1475c:	ldr	x8, [x8]
   14760:	cbz	x8, 14778 <scols_get_library_version@@SMARTCOLS_2.25+0x690>
   14764:	ldr	x8, [sp, #32]
   14768:	ldr	x8, [x8]
   1476c:	mov	x9, #0xffffffffffffffff    	// #-1
   14770:	cmp	x8, x9
   14774:	b.ne	1477c <scols_get_library_version@@SMARTCOLS_2.25+0x694>  // b.any
   14778:	b	14788 <scols_get_library_version@@SMARTCOLS_2.25+0x6a0>
   1477c:	ldr	x8, [sp, #8]
   14780:	stur	x8, [x29, #-8]
   14784:	b	14798 <scols_get_library_version@@SMARTCOLS_2.25+0x6b0>
   14788:	ldr	x8, [sp, #32]
   1478c:	mov	x9, xzr
   14790:	str	xzr, [x8]
   14794:	stur	x9, [x29, #-8]
   14798:	ldur	x0, [x29, #-8]
   1479c:	ldp	x29, x30, [sp, #64]
   147a0:	add	sp, sp, #0x50
   147a4:	ret
   147a8:	sub	sp, sp, #0x30
   147ac:	stp	x29, x30, [sp, #32]
   147b0:	add	x29, sp, #0x20
   147b4:	str	x0, [sp, #16]
   147b8:	ldr	x0, [sp, #16]
   147bc:	bl	145fc <scols_get_library_version@@SMARTCOLS_2.25+0x514>
   147c0:	str	x0, [sp, #8]
   147c4:	str	xzr, [sp]
   147c8:	ldr	x8, [sp, #8]
   147cc:	cbz	x8, 147dc <scols_get_library_version@@SMARTCOLS_2.25+0x6f4>
   147d0:	ldr	x8, [sp, #16]
   147d4:	ldr	x8, [x8, #32]
   147d8:	cbnz	x8, 147e4 <scols_get_library_version@@SMARTCOLS_2.25+0x6fc>
   147dc:	stur	xzr, [x29, #-8]
   147e0:	b	14800 <scols_get_library_version@@SMARTCOLS_2.25+0x718>
   147e4:	ldr	x0, [sp, #8]
   147e8:	ldr	x8, [sp, #16]
   147ec:	ldr	x1, [x8, #32]
   147f0:	mov	x2, sp
   147f4:	bl	1c780 <scols_init_debug@@SMARTCOLS_2.25+0x36b0>
   147f8:	ldr	x8, [sp]
   147fc:	stur	x8, [x29, #-8]
   14800:	ldur	x0, [x29, #-8]
   14804:	ldp	x29, x30, [sp, #32]
   14808:	add	sp, sp, #0x30
   1480c:	ret
   14810:	stp	x29, x30, [sp, #-32]!
   14814:	str	x28, [sp, #16]
   14818:	mov	x29, sp
   1481c:	sub	sp, sp, #0x1e0
   14820:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   14824:	ldr	x8, [x8, #4024]
   14828:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1482c:	ldr	x9, [x9, #4016]
   14830:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   14834:	add	x10, x10, #0x933
   14838:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1483c:	add	x11, x11, #0x941
   14840:	adrp	x12, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   14844:	add	x12, x12, #0x9de
   14848:	stur	x0, [x29, #-8]
   1484c:	stur	x1, [x29, #-16]
   14850:	stur	xzr, [x29, #-56]
   14854:	stur	xzr, [x29, #-64]
   14858:	stur	wzr, [x29, #-72]
   1485c:	stur	wzr, [x29, #-76]
   14860:	stur	wzr, [x29, #-80]
   14864:	stur	x8, [x29, #-168]
   14868:	stur	x9, [x29, #-176]
   1486c:	stur	x10, [x29, #-184]
   14870:	stur	x11, [x29, #-192]
   14874:	stur	x12, [x29, #-200]
   14878:	ldur	x8, [x29, #-168]
   1487c:	ldr	w9, [x8]
   14880:	mov	w10, #0x10                  	// #16
   14884:	and	w9, w10, w9
   14888:	cbz	w9, 148d8 <scols_get_library_version@@SMARTCOLS_2.25+0x7f0>
   1488c:	ldur	x8, [x29, #-176]
   14890:	ldr	x0, [x8]
   14894:	stur	x0, [x29, #-208]
   14898:	bl	7880 <getpid@plt>
   1489c:	ldur	x8, [x29, #-208]
   148a0:	stur	w0, [x29, #-212]
   148a4:	mov	x0, x8
   148a8:	ldur	x1, [x29, #-184]
   148ac:	ldur	w2, [x29, #-212]
   148b0:	ldur	x3, [x29, #-192]
   148b4:	ldur	x4, [x29, #-200]
   148b8:	bl	8380 <fprintf@plt>
   148bc:	ldur	x8, [x29, #-8]
   148c0:	ldur	x9, [x29, #-8]
   148c4:	ldr	x2, [x9, #40]
   148c8:	mov	x0, x8
   148cc:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   148d0:	add	x1, x1, #0x4fa
   148d4:	bl	15708 <scols_get_library_version@@SMARTCOLS_2.25+0x1620>
   148d8:	ldur	x8, [x29, #-8]
   148dc:	ldrh	w9, [x8, #248]
   148e0:	and	w9, w9, #0xffffffef
   148e4:	orr	w9, w9, #0x10
   148e8:	strh	w9, [x8, #248]
   148ec:	ldur	x8, [x29, #-8]
   148f0:	ldr	x8, [x8, #80]
   148f4:	cbz	x8, 14908 <scols_get_library_version@@SMARTCOLS_2.25+0x820>
   148f8:	ldur	x8, [x29, #-8]
   148fc:	ldr	x8, [x8, #80]
   14900:	stur	x8, [x29, #-224]
   14904:	b	14914 <scols_get_library_version@@SMARTCOLS_2.25+0x82c>
   14908:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1490c:	add	x8, x8, #0x40a
   14910:	stur	x8, [x29, #-224]
   14914:	ldur	x8, [x29, #-224]
   14918:	mov	x0, x8
   1491c:	bl	1c9e8 <scols_init_debug@@SMARTCOLS_2.25+0x3918>
   14920:	stur	x0, [x29, #-88]
   14924:	ldur	x0, [x29, #-8]
   14928:	bl	1581c <scols_get_library_version@@SMARTCOLS_2.25+0x1734>
   1492c:	cbz	w0, 14938 <scols_get_library_version@@SMARTCOLS_2.25+0x850>
   14930:	mov	w8, #0x1                   	// #1
   14934:	stur	w8, [x29, #-80]
   14938:	sub	x0, x29, #0x30
   1493c:	mov	w8, wzr
   14940:	mov	w1, w8
   14944:	bl	75f0 <scols_reset_iter@plt>
   14948:	ldur	x0, [x29, #-8]
   1494c:	sub	x1, x29, #0x30
   14950:	sub	x2, x29, #0x18
   14954:	bl	80e0 <scols_table_next_column@plt>
   14958:	cbnz	w0, 14a74 <scols_get_library_version@@SMARTCOLS_2.25+0x98c>
   1495c:	ldur	x0, [x29, #-24]
   14960:	bl	81a0 <scols_column_is_hidden@plt>
   14964:	cbz	w0, 1496c <scols_get_library_version@@SMARTCOLS_2.25+0x884>
   14968:	b	14948 <scols_get_library_version@@SMARTCOLS_2.25+0x860>
   1496c:	ldur	x0, [x29, #-24]
   14970:	bl	7fd0 <scols_column_is_tree@plt>
   14974:	cbz	w0, 149a4 <scols_get_library_version@@SMARTCOLS_2.25+0x8bc>
   14978:	ldur	w8, [x29, #-80]
   1497c:	cmp	w8, #0x1
   14980:	b.ne	149a4 <scols_get_library_version@@SMARTCOLS_2.25+0x8bc>  // b.any
   14984:	ldur	x8, [x29, #-24]
   14988:	ldrb	w9, [x8, #224]
   1498c:	and	w9, w9, #0xfffffffd
   14990:	orr	w9, w9, #0x2
   14994:	strb	w9, [x8, #224]
   14998:	ldur	w9, [x29, #-80]
   1499c:	add	w9, w9, #0x1
   149a0:	stur	w9, [x29, #-80]
   149a4:	ldur	x0, [x29, #-8]
   149a8:	ldur	x1, [x29, #-24]
   149ac:	ldur	x2, [x29, #-16]
   149b0:	bl	1586c <scols_get_library_version@@SMARTCOLS_2.25+0x1784>
   149b4:	stur	w0, [x29, #-72]
   149b8:	ldur	w8, [x29, #-72]
   149bc:	cbz	w8, 149c4 <scols_get_library_version@@SMARTCOLS_2.25+0x8dc>
   149c0:	b	15668 <scols_get_library_version@@SMARTCOLS_2.25+0x1580>
   149c4:	ldur	x0, [x29, #-24]
   149c8:	bl	15cb0 <scols_get_library_version@@SMARTCOLS_2.25+0x1bc8>
   149cc:	stur	w0, [x29, #-92]
   149d0:	ldur	x8, [x29, #-24]
   149d4:	ldr	x8, [x8, #16]
   149d8:	ldur	w9, [x29, #-92]
   149dc:	stur	x8, [x29, #-232]
   149e0:	cbz	w9, 149f0 <scols_get_library_version@@SMARTCOLS_2.25+0x908>
   149e4:	mov	x8, xzr
   149e8:	str	x8, [sp, #240]
   149ec:	b	149f8 <scols_get_library_version@@SMARTCOLS_2.25+0x910>
   149f0:	ldur	x8, [x29, #-88]
   149f4:	str	x8, [sp, #240]
   149f8:	ldr	x8, [sp, #240]
   149fc:	ldur	x9, [x29, #-232]
   14a00:	add	x8, x9, x8
   14a04:	ldur	x10, [x29, #-56]
   14a08:	add	x8, x10, x8
   14a0c:	stur	x8, [x29, #-56]
   14a10:	ldur	x8, [x29, #-24]
   14a14:	ldr	x8, [x8, #24]
   14a18:	ldur	w11, [x29, #-92]
   14a1c:	str	x8, [sp, #232]
   14a20:	cbz	w11, 14a30 <scols_get_library_version@@SMARTCOLS_2.25+0x948>
   14a24:	mov	x8, xzr
   14a28:	str	x8, [sp, #224]
   14a2c:	b	14a38 <scols_get_library_version@@SMARTCOLS_2.25+0x950>
   14a30:	ldur	x8, [x29, #-88]
   14a34:	str	x8, [sp, #224]
   14a38:	ldr	x8, [sp, #224]
   14a3c:	ldr	x9, [sp, #232]
   14a40:	add	x8, x9, x8
   14a44:	ldur	x10, [x29, #-64]
   14a48:	add	x8, x10, x8
   14a4c:	stur	x8, [x29, #-64]
   14a50:	ldur	x8, [x29, #-24]
   14a54:	ldrb	w11, [x8, #224]
   14a58:	and	w11, w11, #0x1
   14a5c:	and	w11, w11, #0xff
   14a60:	cbz	w11, 14a70 <scols_get_library_version@@SMARTCOLS_2.25+0x988>
   14a64:	ldur	w8, [x29, #-76]
   14a68:	add	w8, w8, #0x1
   14a6c:	stur	w8, [x29, #-76]
   14a70:	b	14948 <scols_get_library_version@@SMARTCOLS_2.25+0x860>
   14a74:	ldur	x8, [x29, #-8]
   14a78:	ldrh	w9, [x8, #248]
   14a7c:	mov	w10, #0x2                   	// #2
   14a80:	lsr	w9, w9, w10
   14a84:	and	w9, w9, #0x1
   14a88:	and	w9, w9, #0xffff
   14a8c:	cbnz	w9, 14aec <scols_get_library_version@@SMARTCOLS_2.25+0xa04>
   14a90:	ldur	x8, [x29, #-168]
   14a94:	ldr	w9, [x8]
   14a98:	mov	w10, #0x10                  	// #16
   14a9c:	and	w9, w10, w9
   14aa0:	cbz	w9, 14ae8 <scols_get_library_version@@SMARTCOLS_2.25+0xa00>
   14aa4:	ldur	x8, [x29, #-176]
   14aa8:	ldr	x0, [x8]
   14aac:	str	x0, [sp, #216]
   14ab0:	bl	7880 <getpid@plt>
   14ab4:	ldr	x8, [sp, #216]
   14ab8:	str	w0, [sp, #212]
   14abc:	mov	x0, x8
   14ac0:	ldur	x1, [x29, #-184]
   14ac4:	ldr	w2, [sp, #212]
   14ac8:	ldur	x3, [x29, #-192]
   14acc:	ldur	x4, [x29, #-200]
   14ad0:	bl	8380 <fprintf@plt>
   14ad4:	ldur	x8, [x29, #-8]
   14ad8:	mov	x0, x8
   14adc:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   14ae0:	add	x1, x1, #0x51e
   14ae4:	bl	15708 <scols_get_library_version@@SMARTCOLS_2.25+0x1620>
   14ae8:	b	15668 <scols_get_library_version@@SMARTCOLS_2.25+0x1580>
   14aec:	ldur	x8, [x29, #-64]
   14af0:	ldur	x9, [x29, #-8]
   14af4:	ldr	x9, [x9, #40]
   14af8:	cmp	x8, x9
   14afc:	b.ls	14c50 <scols_get_library_version@@SMARTCOLS_2.25+0xb68>  // b.plast
   14b00:	ldur	x0, [x29, #-8]
   14b04:	bl	7ad0 <scols_table_is_maxout@plt>
   14b08:	cbz	w0, 14c50 <scols_get_library_version@@SMARTCOLS_2.25+0xb68>
   14b0c:	ldur	x8, [x29, #-168]
   14b10:	ldr	w9, [x8]
   14b14:	mov	w10, #0x10                  	// #16
   14b18:	and	w9, w10, w9
   14b1c:	cbz	w9, 14b70 <scols_get_library_version@@SMARTCOLS_2.25+0xa88>
   14b20:	ldur	x8, [x29, #-176]
   14b24:	ldr	x0, [x8]
   14b28:	str	x0, [sp, #200]
   14b2c:	bl	7880 <getpid@plt>
   14b30:	ldr	x8, [sp, #200]
   14b34:	str	w0, [sp, #196]
   14b38:	mov	x0, x8
   14b3c:	ldur	x1, [x29, #-184]
   14b40:	ldr	w2, [sp, #196]
   14b44:	ldur	x3, [x29, #-192]
   14b48:	ldur	x4, [x29, #-200]
   14b4c:	bl	8380 <fprintf@plt>
   14b50:	ldur	x8, [x29, #-8]
   14b54:	ldur	x2, [x29, #-64]
   14b58:	ldur	x9, [x29, #-8]
   14b5c:	ldr	x3, [x9, #40]
   14b60:	mov	x0, x8
   14b64:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   14b68:	add	x1, x1, #0x533
   14b6c:	bl	15708 <scols_get_library_version@@SMARTCOLS_2.25+0x1620>
   14b70:	sub	x0, x29, #0x30
   14b74:	mov	w8, wzr
   14b78:	mov	w1, w8
   14b7c:	bl	75f0 <scols_reset_iter@plt>
   14b80:	ldur	x8, [x29, #-64]
   14b84:	ldur	x9, [x29, #-8]
   14b88:	ldr	x9, [x9, #40]
   14b8c:	mov	w10, #0x0                   	// #0
   14b90:	cmp	x8, x9
   14b94:	str	w10, [sp, #192]
   14b98:	b.ls	14bb8 <scols_get_library_version@@SMARTCOLS_2.25+0xad0>  // b.plast
   14b9c:	ldur	x0, [x29, #-8]
   14ba0:	sub	x1, x29, #0x30
   14ba4:	sub	x2, x29, #0x18
   14ba8:	bl	80e0 <scols_table_next_column@plt>
   14bac:	cmp	w0, #0x0
   14bb0:	cset	w8, eq  // eq = none
   14bb4:	str	w8, [sp, #192]
   14bb8:	ldr	w8, [sp, #192]
   14bbc:	tbnz	w8, #0, 14bc4 <scols_get_library_version@@SMARTCOLS_2.25+0xadc>
   14bc0:	b	14bf4 <scols_get_library_version@@SMARTCOLS_2.25+0xb0c>
   14bc4:	ldur	x0, [x29, #-24]
   14bc8:	bl	81a0 <scols_column_is_hidden@plt>
   14bcc:	cbz	w0, 14bd4 <scols_get_library_version@@SMARTCOLS_2.25+0xaec>
   14bd0:	b	14b80 <scols_get_library_version@@SMARTCOLS_2.25+0xa98>
   14bd4:	ldur	x8, [x29, #-64]
   14bd8:	subs	x8, x8, #0x1
   14bdc:	stur	x8, [x29, #-64]
   14be0:	ldur	x8, [x29, #-24]
   14be4:	ldr	x9, [x8, #24]
   14be8:	subs	x9, x9, #0x1
   14bec:	str	x9, [x8, #24]
   14bf0:	b	14b80 <scols_get_library_version@@SMARTCOLS_2.25+0xa98>
   14bf4:	ldur	x8, [x29, #-168]
   14bf8:	ldr	w9, [x8]
   14bfc:	mov	w10, #0x10                  	// #16
   14c00:	and	w9, w10, w9
   14c04:	cbz	w9, 14c50 <scols_get_library_version@@SMARTCOLS_2.25+0xb68>
   14c08:	ldur	x8, [x29, #-176]
   14c0c:	ldr	x0, [x8]
   14c10:	str	x0, [sp, #184]
   14c14:	bl	7880 <getpid@plt>
   14c18:	ldr	x8, [sp, #184]
   14c1c:	str	w0, [sp, #180]
   14c20:	mov	x0, x8
   14c24:	ldur	x1, [x29, #-184]
   14c28:	ldr	w2, [sp, #180]
   14c2c:	ldur	x3, [x29, #-192]
   14c30:	ldur	x4, [x29, #-200]
   14c34:	bl	8380 <fprintf@plt>
   14c38:	ldur	x8, [x29, #-8]
   14c3c:	ldur	x2, [x29, #-64]
   14c40:	mov	x0, x8
   14c44:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   14c48:	add	x1, x1, #0x56a
   14c4c:	bl	15708 <scols_get_library_version@@SMARTCOLS_2.25+0x1620>
   14c50:	ldur	x8, [x29, #-56]
   14c54:	ldur	x9, [x29, #-8]
   14c58:	ldr	x9, [x9, #40]
   14c5c:	cmp	x8, x9
   14c60:	b.ls	14d7c <scols_get_library_version@@SMARTCOLS_2.25+0xc94>  // b.plast
   14c64:	ldur	w8, [x29, #-76]
   14c68:	cbz	w8, 14d7c <scols_get_library_version@@SMARTCOLS_2.25+0xc94>
   14c6c:	ldur	x8, [x29, #-168]
   14c70:	ldr	w9, [x8]
   14c74:	mov	w10, #0x10                  	// #16
   14c78:	and	w9, w10, w9
   14c7c:	cbz	w9, 14cc4 <scols_get_library_version@@SMARTCOLS_2.25+0xbdc>
   14c80:	ldur	x8, [x29, #-176]
   14c84:	ldr	x0, [x8]
   14c88:	str	x0, [sp, #168]
   14c8c:	bl	7880 <getpid@plt>
   14c90:	ldr	x8, [sp, #168]
   14c94:	str	w0, [sp, #164]
   14c98:	mov	x0, x8
   14c9c:	ldur	x1, [x29, #-184]
   14ca0:	ldr	w2, [sp, #164]
   14ca4:	ldur	x3, [x29, #-192]
   14ca8:	ldur	x4, [x29, #-200]
   14cac:	bl	8380 <fprintf@plt>
   14cb0:	ldur	x8, [x29, #-8]
   14cb4:	mov	x0, x8
   14cb8:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   14cbc:	add	x1, x1, #0x584
   14cc0:	bl	15708 <scols_get_library_version@@SMARTCOLS_2.25+0x1620>
   14cc4:	sub	x0, x29, #0x30
   14cc8:	mov	w8, wzr
   14ccc:	mov	w1, w8
   14cd0:	bl	75f0 <scols_reset_iter@plt>
   14cd4:	ldur	x0, [x29, #-8]
   14cd8:	sub	x1, x29, #0x30
   14cdc:	sub	x2, x29, #0x18
   14ce0:	bl	80e0 <scols_table_next_column@plt>
   14ce4:	cbnz	w0, 14d7c <scols_get_library_version@@SMARTCOLS_2.25+0xc94>
   14ce8:	ldur	x8, [x29, #-24]
   14cec:	ldrb	w9, [x8, #224]
   14cf0:	and	w9, w9, #0x1
   14cf4:	and	w9, w9, #0xff
   14cf8:	cbz	w9, 14d08 <scols_get_library_version@@SMARTCOLS_2.25+0xc20>
   14cfc:	ldur	x0, [x29, #-24]
   14d00:	bl	81a0 <scols_column_is_hidden@plt>
   14d04:	cbz	w0, 14d0c <scols_get_library_version@@SMARTCOLS_2.25+0xc24>
   14d08:	b	14cd4 <scols_get_library_version@@SMARTCOLS_2.25+0xbec>
   14d0c:	ldur	x8, [x29, #-24]
   14d10:	ldr	x8, [x8, #16]
   14d14:	stur	x8, [x29, #-104]
   14d18:	ldur	x0, [x29, #-8]
   14d1c:	ldur	x1, [x29, #-24]
   14d20:	ldur	x2, [x29, #-16]
   14d24:	bl	1586c <scols_get_library_version@@SMARTCOLS_2.25+0x1784>
   14d28:	stur	w0, [x29, #-72]
   14d2c:	ldur	w9, [x29, #-72]
   14d30:	cbz	w9, 14d38 <scols_get_library_version@@SMARTCOLS_2.25+0xc50>
   14d34:	b	15668 <scols_get_library_version@@SMARTCOLS_2.25+0x1580>
   14d38:	ldur	x8, [x29, #-104]
   14d3c:	ldur	x9, [x29, #-24]
   14d40:	ldr	x9, [x9, #16]
   14d44:	cmp	x8, x9
   14d48:	b.ls	14d6c <scols_get_library_version@@SMARTCOLS_2.25+0xc84>  // b.plast
   14d4c:	ldur	x8, [x29, #-104]
   14d50:	ldur	x9, [x29, #-24]
   14d54:	ldr	x9, [x9, #16]
   14d58:	subs	x8, x8, x9
   14d5c:	ldur	x9, [x29, #-56]
   14d60:	subs	x8, x9, x8
   14d64:	stur	x8, [x29, #-56]
   14d68:	b	14d78 <scols_get_library_version@@SMARTCOLS_2.25+0xc90>
   14d6c:	ldur	w8, [x29, #-76]
   14d70:	subs	w8, w8, #0x1
   14d74:	stur	w8, [x29, #-76]
   14d78:	b	14cd4 <scols_get_library_version@@SMARTCOLS_2.25+0xbec>
   14d7c:	ldur	x8, [x29, #-56]
   14d80:	ldur	x9, [x29, #-8]
   14d84:	ldr	x9, [x9, #40]
   14d88:	cmp	x8, x9
   14d8c:	b.cs	150b0 <scols_get_library_version@@SMARTCOLS_2.25+0xfc8>  // b.hs, b.nlast
   14d90:	ldur	w8, [x29, #-76]
   14d94:	cbz	w8, 14ecc <scols_get_library_version@@SMARTCOLS_2.25+0xde4>
   14d98:	ldur	x8, [x29, #-168]
   14d9c:	ldr	w9, [x8]
   14da0:	mov	w10, #0x10                  	// #16
   14da4:	and	w9, w10, w9
   14da8:	cbz	w9, 14df0 <scols_get_library_version@@SMARTCOLS_2.25+0xd08>
   14dac:	ldur	x8, [x29, #-176]
   14db0:	ldr	x0, [x8]
   14db4:	str	x0, [sp, #152]
   14db8:	bl	7880 <getpid@plt>
   14dbc:	ldr	x8, [sp, #152]
   14dc0:	str	w0, [sp, #148]
   14dc4:	mov	x0, x8
   14dc8:	ldur	x1, [x29, #-184]
   14dcc:	ldr	w2, [sp, #148]
   14dd0:	ldur	x3, [x29, #-192]
   14dd4:	ldur	x4, [x29, #-200]
   14dd8:	bl	8380 <fprintf@plt>
   14ddc:	ldur	x8, [x29, #-8]
   14de0:	mov	x0, x8
   14de4:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   14de8:	add	x1, x1, #0x5a4
   14dec:	bl	15708 <scols_get_library_version@@SMARTCOLS_2.25+0x1620>
   14df0:	sub	x0, x29, #0x30
   14df4:	mov	w8, wzr
   14df8:	mov	w1, w8
   14dfc:	bl	75f0 <scols_reset_iter@plt>
   14e00:	ldur	x0, [x29, #-8]
   14e04:	sub	x1, x29, #0x30
   14e08:	sub	x2, x29, #0x18
   14e0c:	bl	80e0 <scols_table_next_column@plt>
   14e10:	cbnz	w0, 14ecc <scols_get_library_version@@SMARTCOLS_2.25+0xde4>
   14e14:	ldur	x8, [x29, #-24]
   14e18:	ldrb	w9, [x8, #224]
   14e1c:	and	w9, w9, #0x1
   14e20:	and	w9, w9, #0xff
   14e24:	cbz	w9, 14e34 <scols_get_library_version@@SMARTCOLS_2.25+0xd4c>
   14e28:	ldur	x0, [x29, #-24]
   14e2c:	bl	81a0 <scols_column_is_hidden@plt>
   14e30:	cbz	w0, 14e38 <scols_get_library_version@@SMARTCOLS_2.25+0xd50>
   14e34:	b	14e00 <scols_get_library_version@@SMARTCOLS_2.25+0xd18>
   14e38:	ldur	x8, [x29, #-8]
   14e3c:	ldr	x8, [x8, #40]
   14e40:	ldur	x9, [x29, #-56]
   14e44:	subs	x8, x8, x9
   14e48:	stur	x8, [x29, #-112]
   14e4c:	ldur	x8, [x29, #-112]
   14e50:	cbz	x8, 14e8c <scols_get_library_version@@SMARTCOLS_2.25+0xda4>
   14e54:	ldur	x8, [x29, #-24]
   14e58:	ldr	x8, [x8, #16]
   14e5c:	ldur	x9, [x29, #-112]
   14e60:	add	x8, x8, x9
   14e64:	ldur	x9, [x29, #-24]
   14e68:	ldr	x9, [x9, #32]
   14e6c:	cmp	x8, x9
   14e70:	b.ls	14e8c <scols_get_library_version@@SMARTCOLS_2.25+0xda4>  // b.plast
   14e74:	ldur	x8, [x29, #-24]
   14e78:	ldr	x8, [x8, #32]
   14e7c:	ldur	x9, [x29, #-24]
   14e80:	ldr	x9, [x9, #16]
   14e84:	subs	x8, x8, x9
   14e88:	stur	x8, [x29, #-112]
   14e8c:	ldur	x8, [x29, #-112]
   14e90:	ldur	x9, [x29, #-24]
   14e94:	ldr	x10, [x9, #16]
   14e98:	add	x8, x10, x8
   14e9c:	str	x8, [x9, #16]
   14ea0:	ldur	x8, [x29, #-112]
   14ea4:	ldur	x9, [x29, #-56]
   14ea8:	add	x8, x9, x8
   14eac:	stur	x8, [x29, #-56]
   14eb0:	ldur	x8, [x29, #-56]
   14eb4:	ldur	x9, [x29, #-8]
   14eb8:	ldr	x9, [x9, #40]
   14ebc:	cmp	x8, x9
   14ec0:	b.ne	14ec8 <scols_get_library_version@@SMARTCOLS_2.25+0xde0>  // b.any
   14ec4:	b	14ecc <scols_get_library_version@@SMARTCOLS_2.25+0xde4>
   14ec8:	b	14e00 <scols_get_library_version@@SMARTCOLS_2.25+0xd18>
   14ecc:	ldur	x8, [x29, #-56]
   14ed0:	ldur	x9, [x29, #-8]
   14ed4:	ldr	x9, [x9, #40]
   14ed8:	cmp	x8, x9
   14edc:	b.cs	14fcc <scols_get_library_version@@SMARTCOLS_2.25+0xee4>  // b.hs, b.nlast
   14ee0:	ldur	x0, [x29, #-8]
   14ee4:	bl	7ad0 <scols_table_is_maxout@plt>
   14ee8:	cbz	w0, 14fcc <scols_get_library_version@@SMARTCOLS_2.25+0xee4>
   14eec:	ldur	x8, [x29, #-168]
   14ef0:	ldr	w9, [x8]
   14ef4:	mov	w10, #0x10                  	// #16
   14ef8:	and	w9, w10, w9
   14efc:	cbz	w9, 14f44 <scols_get_library_version@@SMARTCOLS_2.25+0xe5c>
   14f00:	ldur	x8, [x29, #-176]
   14f04:	ldr	x0, [x8]
   14f08:	str	x0, [sp, #136]
   14f0c:	bl	7880 <getpid@plt>
   14f10:	ldr	x8, [sp, #136]
   14f14:	str	w0, [sp, #132]
   14f18:	mov	x0, x8
   14f1c:	ldur	x1, [x29, #-184]
   14f20:	ldr	w2, [sp, #132]
   14f24:	ldur	x3, [x29, #-192]
   14f28:	ldur	x4, [x29, #-200]
   14f2c:	bl	8380 <fprintf@plt>
   14f30:	ldur	x8, [x29, #-8]
   14f34:	mov	x0, x8
   14f38:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   14f3c:	add	x1, x1, #0x5c5
   14f40:	bl	15708 <scols_get_library_version@@SMARTCOLS_2.25+0x1620>
   14f44:	ldur	x8, [x29, #-56]
   14f48:	ldur	x9, [x29, #-8]
   14f4c:	ldr	x9, [x9, #40]
   14f50:	cmp	x8, x9
   14f54:	b.cs	14fc8 <scols_get_library_version@@SMARTCOLS_2.25+0xee0>  // b.hs, b.nlast
   14f58:	sub	x0, x29, #0x30
   14f5c:	mov	w8, wzr
   14f60:	mov	w1, w8
   14f64:	bl	75f0 <scols_reset_iter@plt>
   14f68:	ldur	x0, [x29, #-8]
   14f6c:	sub	x1, x29, #0x30
   14f70:	sub	x2, x29, #0x18
   14f74:	bl	80e0 <scols_table_next_column@plt>
   14f78:	cbnz	w0, 14fc4 <scols_get_library_version@@SMARTCOLS_2.25+0xedc>
   14f7c:	ldur	x0, [x29, #-24]
   14f80:	bl	81a0 <scols_column_is_hidden@plt>
   14f84:	cbz	w0, 14f8c <scols_get_library_version@@SMARTCOLS_2.25+0xea4>
   14f88:	b	14f68 <scols_get_library_version@@SMARTCOLS_2.25+0xe80>
   14f8c:	ldur	x8, [x29, #-24]
   14f90:	ldr	x9, [x8, #16]
   14f94:	add	x9, x9, #0x1
   14f98:	str	x9, [x8, #16]
   14f9c:	ldur	x8, [x29, #-56]
   14fa0:	add	x8, x8, #0x1
   14fa4:	stur	x8, [x29, #-56]
   14fa8:	ldur	x8, [x29, #-56]
   14fac:	ldur	x9, [x29, #-8]
   14fb0:	ldr	x9, [x9, #40]
   14fb4:	cmp	x8, x9
   14fb8:	b.ne	14fc0 <scols_get_library_version@@SMARTCOLS_2.25+0xed8>  // b.any
   14fbc:	b	14fc4 <scols_get_library_version@@SMARTCOLS_2.25+0xedc>
   14fc0:	b	14f68 <scols_get_library_version@@SMARTCOLS_2.25+0xe80>
   14fc4:	b	14f44 <scols_get_library_version@@SMARTCOLS_2.25+0xe5c>
   14fc8:	b	150b0 <scols_get_library_version@@SMARTCOLS_2.25+0xfc8>
   14fcc:	ldur	x8, [x29, #-56]
   14fd0:	ldur	x9, [x29, #-8]
   14fd4:	ldr	x9, [x9, #40]
   14fd8:	cmp	x8, x9
   14fdc:	b.cs	150b0 <scols_get_library_version@@SMARTCOLS_2.25+0xfc8>  // b.hs, b.nlast
   14fe0:	ldur	x8, [x29, #-8]
   14fe4:	ldr	x8, [x8, #104]
   14fe8:	stur	x8, [x29, #-128]
   14fec:	ldur	x8, [x29, #-128]
   14ff0:	mov	x9, #0xffffffffffffff38    	// #-200
   14ff4:	add	x8, x8, x9
   14ff8:	stur	x8, [x29, #-136]
   14ffc:	ldur	x8, [x29, #-136]
   15000:	stur	x8, [x29, #-120]
   15004:	ldur	x8, [x29, #-168]
   15008:	ldr	w9, [x8]
   1500c:	mov	w10, #0x10                  	// #16
   15010:	and	w9, w10, w9
   15014:	cbz	w9, 1505c <scols_get_library_version@@SMARTCOLS_2.25+0xf74>
   15018:	ldur	x8, [x29, #-176]
   1501c:	ldr	x0, [x8]
   15020:	str	x0, [sp, #120]
   15024:	bl	7880 <getpid@plt>
   15028:	ldr	x8, [sp, #120]
   1502c:	str	w0, [sp, #116]
   15030:	mov	x0, x8
   15034:	ldur	x1, [x29, #-184]
   15038:	ldr	w2, [sp, #116]
   1503c:	ldur	x3, [x29, #-192]
   15040:	ldur	x4, [x29, #-200]
   15044:	bl	8380 <fprintf@plt>
   15048:	ldur	x8, [x29, #-8]
   1504c:	mov	x0, x8
   15050:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   15054:	add	x1, x1, #0x5de
   15058:	bl	15708 <scols_get_library_version@@SMARTCOLS_2.25+0x1620>
   1505c:	ldur	x0, [x29, #-120]
   15060:	bl	7da0 <scols_column_is_right@plt>
   15064:	cbnz	w0, 150b0 <scols_get_library_version@@SMARTCOLS_2.25+0xfc8>
   15068:	ldur	x8, [x29, #-8]
   1506c:	ldr	x8, [x8, #40]
   15070:	ldur	x9, [x29, #-56]
   15074:	subs	x8, x8, x9
   15078:	cmp	x8, #0x0
   1507c:	cset	w10, ls  // ls = plast
   15080:	tbnz	w10, #0, 150b0 <scols_get_library_version@@SMARTCOLS_2.25+0xfc8>
   15084:	ldur	x8, [x29, #-8]
   15088:	ldr	x8, [x8, #40]
   1508c:	ldur	x9, [x29, #-56]
   15090:	subs	x8, x8, x9
   15094:	ldur	x9, [x29, #-120]
   15098:	ldr	x10, [x9, #16]
   1509c:	add	x8, x10, x8
   150a0:	str	x8, [x9, #16]
   150a4:	ldur	x8, [x29, #-8]
   150a8:	ldr	x8, [x8, #40]
   150ac:	stur	x8, [x29, #-56]
   150b0:	mov	w8, #0x1                   	// #1
   150b4:	stur	w8, [x29, #-68]
   150b8:	ldur	x8, [x29, #-56]
   150bc:	ldur	x9, [x29, #-8]
   150c0:	ldr	x9, [x9, #40]
   150c4:	mov	w10, #0x0                   	// #0
   150c8:	cmp	x8, x9
   150cc:	str	w10, [sp, #112]
   150d0:	b.ls	150e4 <scols_get_library_version@@SMARTCOLS_2.25+0xffc>  // b.plast
   150d4:	ldur	w8, [x29, #-68]
   150d8:	cmp	w8, #0x3
   150dc:	cset	w8, le
   150e0:	str	w8, [sp, #112]
   150e4:	ldr	w8, [sp, #112]
   150e8:	tbnz	w8, #0, 150f0 <scols_get_library_version@@SMARTCOLS_2.25+0x1008>
   150ec:	b	15554 <scols_get_library_version@@SMARTCOLS_2.25+0x146c>
   150f0:	ldur	x8, [x29, #-56]
   150f4:	stur	x8, [x29, #-144]
   150f8:	ldur	x8, [x29, #-168]
   150fc:	ldr	w9, [x8]
   15100:	mov	w10, #0x10                  	// #16
   15104:	and	w9, w10, w9
   15108:	cbz	w9, 15160 <scols_get_library_version@@SMARTCOLS_2.25+0x1078>
   1510c:	ldur	x8, [x29, #-176]
   15110:	ldr	x0, [x8]
   15114:	str	x0, [sp, #104]
   15118:	bl	7880 <getpid@plt>
   1511c:	ldr	x8, [sp, #104]
   15120:	str	w0, [sp, #100]
   15124:	mov	x0, x8
   15128:	ldur	x1, [x29, #-184]
   1512c:	ldr	w2, [sp, #100]
   15130:	ldur	x3, [x29, #-192]
   15134:	ldur	x4, [x29, #-200]
   15138:	bl	8380 <fprintf@plt>
   1513c:	ldur	x8, [x29, #-8]
   15140:	ldur	w2, [x29, #-68]
   15144:	ldur	x3, [x29, #-56]
   15148:	ldur	x9, [x29, #-8]
   1514c:	ldr	x4, [x9, #40]
   15150:	mov	x0, x8
   15154:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   15158:	add	x1, x1, #0x5fb
   1515c:	bl	15708 <scols_get_library_version@@SMARTCOLS_2.25+0x1620>
   15160:	sub	x0, x29, #0x30
   15164:	mov	w8, wzr
   15168:	mov	w1, w8
   1516c:	bl	75f0 <scols_reset_iter@plt>
   15170:	ldur	x0, [x29, #-8]
   15174:	sub	x1, x29, #0x30
   15178:	sub	x2, x29, #0x18
   1517c:	bl	80e0 <scols_table_next_column@plt>
   15180:	cbnz	w0, 15534 <scols_get_library_version@@SMARTCOLS_2.25+0x144c>
   15184:	stur	wzr, [x29, #-148]
   15188:	ldur	x8, [x29, #-168]
   1518c:	ldr	w9, [x8]
   15190:	mov	w10, #0x10                  	// #16
   15194:	and	w9, w10, w9
   15198:	cbz	w9, 151f8 <scols_get_library_version@@SMARTCOLS_2.25+0x1110>
   1519c:	ldur	x8, [x29, #-176]
   151a0:	ldr	x0, [x8]
   151a4:	str	x0, [sp, #88]
   151a8:	bl	7880 <getpid@plt>
   151ac:	ldr	x8, [sp, #88]
   151b0:	str	w0, [sp, #84]
   151b4:	mov	x0, x8
   151b8:	ldur	x1, [x29, #-184]
   151bc:	ldr	w2, [sp, #84]
   151c0:	ldur	x3, [x29, #-192]
   151c4:	ldur	x4, [x29, #-200]
   151c8:	bl	8380 <fprintf@plt>
   151cc:	ldur	x8, [x29, #-24]
   151d0:	ldur	x9, [x29, #-24]
   151d4:	ldr	x2, [x9, #168]
   151d8:	ldur	x9, [x29, #-24]
   151dc:	ldr	x3, [x9, #16]
   151e0:	ldur	x9, [x29, #-24]
   151e4:	ldr	x4, [x9, #48]
   151e8:	mov	x0, x8
   151ec:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   151f0:	add	x1, x1, #0x62f
   151f4:	bl	15708 <scols_get_library_version@@SMARTCOLS_2.25+0x1620>
   151f8:	ldur	x0, [x29, #-24]
   151fc:	bl	81a0 <scols_column_is_hidden@plt>
   15200:	cbz	w0, 15208 <scols_get_library_version@@SMARTCOLS_2.25+0x1120>
   15204:	b	15170 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   15208:	ldur	x8, [x29, #-56]
   1520c:	ldur	x9, [x29, #-8]
   15210:	ldr	x9, [x9, #40]
   15214:	cmp	x8, x9
   15218:	b.hi	15220 <scols_get_library_version@@SMARTCOLS_2.25+0x1138>  // b.pmore
   1521c:	b	15534 <scols_get_library_version@@SMARTCOLS_2.25+0x144c>
   15220:	ldur	x8, [x29, #-24]
   15224:	ldr	x8, [x8, #16]
   15228:	ldur	x9, [x29, #-24]
   1522c:	ldr	x9, [x9, #24]
   15230:	cmp	x8, x9
   15234:	b.ne	1523c <scols_get_library_version@@SMARTCOLS_2.25+0x1154>  // b.any
   15238:	b	15170 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   1523c:	ldur	x0, [x29, #-24]
   15240:	bl	7fd0 <scols_column_is_tree@plt>
   15244:	cbz	w0, 15260 <scols_get_library_version@@SMARTCOLS_2.25+0x1178>
   15248:	ldur	x8, [x29, #-56]
   1524c:	ldur	x9, [x29, #-24]
   15250:	ldr	x9, [x9, #48]
   15254:	cmp	x8, x9
   15258:	b.hi	15260 <scols_get_library_version@@SMARTCOLS_2.25+0x1178>  // b.pmore
   1525c:	b	15170 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   15260:	ldur	x8, [x29, #-24]
   15264:	ldr	x8, [x8, #16]
   15268:	cbz	x8, 15274 <scols_get_library_version@@SMARTCOLS_2.25+0x118c>
   1526c:	ldur	x8, [x29, #-56]
   15270:	cbnz	x8, 15278 <scols_get_library_version@@SMARTCOLS_2.25+0x1190>
   15274:	b	15170 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   15278:	ldur	x0, [x29, #-24]
   1527c:	bl	8150 <scols_column_is_trunc@plt>
   15280:	mov	w8, #0x1                   	// #1
   15284:	str	w8, [sp, #80]
   15288:	cbnz	w0, 152c0 <scols_get_library_version@@SMARTCOLS_2.25+0x11d8>
   1528c:	ldur	x0, [x29, #-24]
   15290:	bl	7ab0 <scols_column_is_wrap@plt>
   15294:	mov	w8, #0x0                   	// #0
   15298:	str	w8, [sp, #76]
   1529c:	cbz	w0, 152b8 <scols_get_library_version@@SMARTCOLS_2.25+0x11d0>
   152a0:	ldur	x0, [x29, #-24]
   152a4:	bl	7a20 <scols_column_is_customwrap@plt>
   152a8:	cmp	w0, #0x0
   152ac:	cset	w8, ne  // ne = any
   152b0:	eor	w8, w8, #0x1
   152b4:	str	w8, [sp, #76]
   152b8:	ldr	w8, [sp, #76]
   152bc:	str	w8, [sp, #80]
   152c0:	ldr	w8, [sp, #80]
   152c4:	and	w8, w8, #0x1
   152c8:	stur	w8, [x29, #-148]
   152cc:	ldur	w8, [x29, #-68]
   152d0:	cmp	w8, #0x1
   152d4:	str	w8, [sp, #72]
   152d8:	b.eq	15300 <scols_get_library_version@@SMARTCOLS_2.25+0x1218>  // b.none
   152dc:	b	152e0 <scols_get_library_version@@SMARTCOLS_2.25+0x11f8>
   152e0:	ldr	w8, [sp, #72]
   152e4:	cmp	w8, #0x2
   152e8:	b.eq	153e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1300>  // b.none
   152ec:	b	152f0 <scols_get_library_version@@SMARTCOLS_2.25+0x1208>
   152f0:	ldr	w8, [sp, #72]
   152f4:	cmp	w8, #0x3
   152f8:	b.eq	1546c <scols_get_library_version@@SMARTCOLS_2.25+0x1384>  // b.none
   152fc:	b	15514 <scols_get_library_version@@SMARTCOLS_2.25+0x142c>
   15300:	ldur	w8, [x29, #-148]
   15304:	cbnz	w8, 1530c <scols_get_library_version@@SMARTCOLS_2.25+0x1224>
   15308:	b	15514 <scols_get_library_version@@SMARTCOLS_2.25+0x142c>
   1530c:	ldur	x8, [x29, #-24]
   15310:	ldr	d0, [x8, #56]
   15314:	fcmp	d0, #0.0
   15318:	cset	w9, ls  // ls = plast
   1531c:	tbnz	w9, #0, 1533c <scols_get_library_version@@SMARTCOLS_2.25+0x1254>
   15320:	ldur	x8, [x29, #-24]
   15324:	ldr	d0, [x8, #56]
   15328:	fmov	d1, #1.000000000000000000e+00
   1532c:	fcmp	d0, d1
   15330:	cset	w9, ge  // ge = tcont
   15334:	tbnz	w9, #0, 1533c <scols_get_library_version@@SMARTCOLS_2.25+0x1254>
   15338:	b	15340 <scols_get_library_version@@SMARTCOLS_2.25+0x1258>
   1533c:	b	15514 <scols_get_library_version@@SMARTCOLS_2.25+0x142c>
   15340:	ldur	x8, [x29, #-24]
   15344:	ldr	x8, [x8, #16]
   15348:	ldur	x9, [x29, #-24]
   1534c:	ldr	d0, [x9, #56]
   15350:	ldur	x9, [x29, #-8]
   15354:	ldr	x9, [x9, #40]
   15358:	ucvtf	d1, x9
   1535c:	fmul	d0, d0, d1
   15360:	fcvtzu	x9, d0
   15364:	cmp	x8, x9
   15368:	b.cs	15370 <scols_get_library_version@@SMARTCOLS_2.25+0x1288>  // b.hs, b.nlast
   1536c:	b	15514 <scols_get_library_version@@SMARTCOLS_2.25+0x142c>
   15370:	ldur	x8, [x29, #-168]
   15374:	ldr	w9, [x8]
   15378:	mov	w10, #0x10                  	// #16
   1537c:	and	w9, w10, w9
   15380:	cbz	w9, 153c8 <scols_get_library_version@@SMARTCOLS_2.25+0x12e0>
   15384:	ldur	x8, [x29, #-176]
   15388:	ldr	x0, [x8]
   1538c:	str	x0, [sp, #64]
   15390:	bl	7880 <getpid@plt>
   15394:	ldr	x8, [sp, #64]
   15398:	str	w0, [sp, #60]
   1539c:	mov	x0, x8
   153a0:	ldur	x1, [x29, #-184]
   153a4:	ldr	w2, [sp, #60]
   153a8:	ldur	x3, [x29, #-192]
   153ac:	ldur	x4, [x29, #-200]
   153b0:	bl	8380 <fprintf@plt>
   153b4:	ldur	x8, [x29, #-8]
   153b8:	mov	x0, x8
   153bc:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   153c0:	add	x1, x1, #0x657
   153c4:	bl	15708 <scols_get_library_version@@SMARTCOLS_2.25+0x1620>
   153c8:	ldur	x8, [x29, #-24]
   153cc:	ldr	x9, [x8, #16]
   153d0:	subs	x9, x9, #0x1
   153d4:	str	x9, [x8, #16]
   153d8:	ldur	x8, [x29, #-56]
   153dc:	subs	x8, x8, #0x1
   153e0:	stur	x8, [x29, #-56]
   153e4:	b	15514 <scols_get_library_version@@SMARTCOLS_2.25+0x142c>
   153e8:	ldur	w8, [x29, #-148]
   153ec:	cbnz	w8, 153f4 <scols_get_library_version@@SMARTCOLS_2.25+0x130c>
   153f0:	b	15514 <scols_get_library_version@@SMARTCOLS_2.25+0x142c>
   153f4:	ldur	x8, [x29, #-168]
   153f8:	ldr	w9, [x8]
   153fc:	mov	w10, #0x10                  	// #16
   15400:	and	w9, w10, w9
   15404:	cbz	w9, 1544c <scols_get_library_version@@SMARTCOLS_2.25+0x1364>
   15408:	ldur	x8, [x29, #-176]
   1540c:	ldr	x0, [x8]
   15410:	str	x0, [sp, #48]
   15414:	bl	7880 <getpid@plt>
   15418:	ldr	x8, [sp, #48]
   1541c:	str	w0, [sp, #44]
   15420:	mov	x0, x8
   15424:	ldur	x1, [x29, #-184]
   15428:	ldr	w2, [sp, #44]
   1542c:	ldur	x3, [x29, #-192]
   15430:	ldur	x4, [x29, #-200]
   15434:	bl	8380 <fprintf@plt>
   15438:	ldur	x8, [x29, #-8]
   1543c:	mov	x0, x8
   15440:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   15444:	add	x1, x1, #0x67a
   15448:	bl	15708 <scols_get_library_version@@SMARTCOLS_2.25+0x1620>
   1544c:	ldur	x8, [x29, #-24]
   15450:	ldr	x9, [x8, #16]
   15454:	subs	x9, x9, #0x1
   15458:	str	x9, [x8, #16]
   1545c:	ldur	x8, [x29, #-56]
   15460:	subs	x8, x8, #0x1
   15464:	stur	x8, [x29, #-56]
   15468:	b	15514 <scols_get_library_version@@SMARTCOLS_2.25+0x142c>
   1546c:	ldur	x8, [x29, #-24]
   15470:	ldr	d0, [x8, #56]
   15474:	fcmp	d0, #0.0
   15478:	cset	w9, ls  // ls = plast
   1547c:	tbnz	w9, #0, 1549c <scols_get_library_version@@SMARTCOLS_2.25+0x13b4>
   15480:	ldur	x8, [x29, #-24]
   15484:	ldr	d0, [x8, #56]
   15488:	fmov	d1, #1.000000000000000000e+00
   1548c:	fcmp	d0, d1
   15490:	cset	w9, ge  // ge = tcont
   15494:	tbnz	w9, #0, 1549c <scols_get_library_version@@SMARTCOLS_2.25+0x13b4>
   15498:	b	154a0 <scols_get_library_version@@SMARTCOLS_2.25+0x13b8>
   1549c:	b	15514 <scols_get_library_version@@SMARTCOLS_2.25+0x142c>
   154a0:	ldur	x8, [x29, #-168]
   154a4:	ldr	w9, [x8]
   154a8:	mov	w10, #0x10                  	// #16
   154ac:	and	w9, w10, w9
   154b0:	cbz	w9, 154f8 <scols_get_library_version@@SMARTCOLS_2.25+0x1410>
   154b4:	ldur	x8, [x29, #-176]
   154b8:	ldr	x0, [x8]
   154bc:	str	x0, [sp, #32]
   154c0:	bl	7880 <getpid@plt>
   154c4:	ldr	x8, [sp, #32]
   154c8:	str	w0, [sp, #28]
   154cc:	mov	x0, x8
   154d0:	ldur	x1, [x29, #-184]
   154d4:	ldr	w2, [sp, #28]
   154d8:	ldur	x3, [x29, #-192]
   154dc:	ldur	x4, [x29, #-200]
   154e0:	bl	8380 <fprintf@plt>
   154e4:	ldur	x8, [x29, #-8]
   154e8:	mov	x0, x8
   154ec:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   154f0:	add	x1, x1, #0x698
   154f4:	bl	15708 <scols_get_library_version@@SMARTCOLS_2.25+0x1620>
   154f8:	ldur	x8, [x29, #-24]
   154fc:	ldr	x9, [x8, #16]
   15500:	subs	x9, x9, #0x1
   15504:	str	x9, [x8, #16]
   15508:	ldur	x8, [x29, #-56]
   1550c:	subs	x8, x8, #0x1
   15510:	stur	x8, [x29, #-56]
   15514:	ldur	x8, [x29, #-24]
   15518:	ldr	x8, [x8, #16]
   1551c:	cbnz	x8, 15530 <scols_get_library_version@@SMARTCOLS_2.25+0x1448>
   15520:	ldur	x8, [x29, #-24]
   15524:	ldr	w9, [x8, #80]
   15528:	orr	w9, w9, #0x20
   1552c:	str	w9, [x8, #80]
   15530:	b	15170 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   15534:	ldur	x8, [x29, #-144]
   15538:	ldur	x9, [x29, #-56]
   1553c:	cmp	x8, x9
   15540:	b.ne	15550 <scols_get_library_version@@SMARTCOLS_2.25+0x1468>  // b.any
   15544:	ldur	w8, [x29, #-68]
   15548:	add	w8, w8, #0x1
   1554c:	stur	w8, [x29, #-68]
   15550:	b	150b8 <scols_get_library_version@@SMARTCOLS_2.25+0xfd0>
   15554:	ldur	x8, [x29, #-8]
   15558:	ldrh	w9, [x8, #248]
   1555c:	mov	w10, #0xe                   	// #14
   15560:	lsr	w9, w9, w10
   15564:	and	w9, w9, #0x1
   15568:	and	w9, w9, #0xffff
   1556c:	cbz	w9, 15668 <scols_get_library_version@@SMARTCOLS_2.25+0x1580>
   15570:	ldur	x8, [x29, #-56]
   15574:	ldur	x9, [x29, #-8]
   15578:	ldr	x9, [x9, #40]
   1557c:	cmp	x8, x9
   15580:	b.ls	15668 <scols_get_library_version@@SMARTCOLS_2.25+0x1580>  // b.plast
   15584:	sub	x0, x29, #0x30
   15588:	mov	w1, #0x1                   	// #1
   1558c:	bl	75f0 <scols_reset_iter@plt>
   15590:	ldur	x0, [x29, #-8]
   15594:	sub	x1, x29, #0x30
   15598:	sub	x2, x29, #0x18
   1559c:	bl	80e0 <scols_table_next_column@plt>
   155a0:	cbnz	w0, 15668 <scols_get_library_version@@SMARTCOLS_2.25+0x1580>
   155a4:	ldur	x0, [x29, #-24]
   155a8:	bl	81a0 <scols_column_is_hidden@plt>
   155ac:	cbz	w0, 155b4 <scols_get_library_version@@SMARTCOLS_2.25+0x14cc>
   155b0:	b	15590 <scols_get_library_version@@SMARTCOLS_2.25+0x14a8>
   155b4:	ldur	x8, [x29, #-56]
   155b8:	ldur	x9, [x29, #-8]
   155bc:	ldr	x9, [x9, #40]
   155c0:	cmp	x8, x9
   155c4:	b.hi	155cc <scols_get_library_version@@SMARTCOLS_2.25+0x14e4>  // b.pmore
   155c8:	b	15668 <scols_get_library_version@@SMARTCOLS_2.25+0x1580>
   155cc:	ldur	x8, [x29, #-56]
   155d0:	ldur	x9, [x29, #-24]
   155d4:	ldr	x9, [x9, #16]
   155d8:	subs	x8, x8, x9
   155dc:	ldur	x9, [x29, #-8]
   155e0:	ldr	x9, [x9, #40]
   155e4:	cmp	x8, x9
   155e8:	b.cs	15638 <scols_get_library_version@@SMARTCOLS_2.25+0x1550>  // b.hs, b.nlast
   155ec:	ldur	x8, [x29, #-56]
   155f0:	ldur	x9, [x29, #-8]
   155f4:	ldr	x9, [x9, #40]
   155f8:	subs	x8, x8, x9
   155fc:	stur	x8, [x29, #-160]
   15600:	ldur	x8, [x29, #-24]
   15604:	ldr	w10, [x8, #80]
   15608:	orr	w10, w10, #0x1
   1560c:	str	w10, [x8, #80]
   15610:	ldur	x8, [x29, #-160]
   15614:	ldur	x9, [x29, #-24]
   15618:	ldr	x11, [x9, #16]
   1561c:	subs	x8, x11, x8
   15620:	str	x8, [x9, #16]
   15624:	ldur	x8, [x29, #-160]
   15628:	ldur	x9, [x29, #-56]
   1562c:	subs	x8, x9, x8
   15630:	stur	x8, [x29, #-56]
   15634:	b	15664 <scols_get_library_version@@SMARTCOLS_2.25+0x157c>
   15638:	ldur	x8, [x29, #-24]
   1563c:	ldr	w9, [x8, #80]
   15640:	orr	w9, w9, #0x20
   15644:	str	w9, [x8, #80]
   15648:	ldur	x8, [x29, #-24]
   1564c:	ldr	x8, [x8, #16]
   15650:	ldur	x10, [x29, #-88]
   15654:	add	x8, x8, x10
   15658:	ldur	x10, [x29, #-56]
   1565c:	subs	x8, x10, x8
   15660:	stur	x8, [x29, #-56]
   15664:	b	15590 <scols_get_library_version@@SMARTCOLS_2.25+0x14a8>
   15668:	ldur	x8, [x29, #-8]
   1566c:	ldrh	w9, [x8, #248]
   15670:	and	w9, w9, #0xffffffef
   15674:	strh	w9, [x8, #248]
   15678:	ldur	x8, [x29, #-168]
   1567c:	ldr	w9, [x8]
   15680:	mov	w10, #0x10                  	// #16
   15684:	and	w9, w10, w9
   15688:	cbz	w9, 156d8 <scols_get_library_version@@SMARTCOLS_2.25+0x15f0>
   1568c:	ldur	x8, [x29, #-176]
   15690:	ldr	x0, [x8]
   15694:	str	x0, [sp, #16]
   15698:	bl	7880 <getpid@plt>
   1569c:	ldr	x8, [sp, #16]
   156a0:	str	w0, [sp, #12]
   156a4:	mov	x0, x8
   156a8:	ldur	x1, [x29, #-184]
   156ac:	ldr	w2, [sp, #12]
   156b0:	ldur	x3, [x29, #-192]
   156b4:	ldur	x4, [x29, #-200]
   156b8:	bl	8380 <fprintf@plt>
   156bc:	ldur	x8, [x29, #-8]
   156c0:	ldur	x2, [x29, #-56]
   156c4:	ldur	w3, [x29, #-72]
   156c8:	mov	x0, x8
   156cc:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   156d0:	add	x1, x1, #0x6be
   156d4:	bl	15708 <scols_get_library_version@@SMARTCOLS_2.25+0x1620>
   156d8:	ldur	x8, [x29, #-168]
   156dc:	ldr	w9, [x8]
   156e0:	mov	w10, #0x10                  	// #16
   156e4:	and	w9, w10, w9
   156e8:	cbz	w9, 156f4 <scols_get_library_version@@SMARTCOLS_2.25+0x160c>
   156ec:	ldur	x0, [x29, #-8]
   156f0:	bl	15d4c <scols_get_library_version@@SMARTCOLS_2.25+0x1c64>
   156f4:	ldur	w0, [x29, #-72]
   156f8:	add	sp, sp, #0x1e0
   156fc:	ldr	x28, [sp, #16]
   15700:	ldp	x29, x30, [sp], #32
   15704:	ret
   15708:	sub	sp, sp, #0x130
   1570c:	stp	x29, x30, [sp, #272]
   15710:	str	x28, [sp, #288]
   15714:	add	x29, sp, #0x110
   15718:	str	q7, [sp, #128]
   1571c:	str	q6, [sp, #112]
   15720:	str	q5, [sp, #96]
   15724:	str	q4, [sp, #80]
   15728:	str	q3, [sp, #64]
   1572c:	str	q2, [sp, #48]
   15730:	str	q1, [sp, #32]
   15734:	str	q0, [sp, #16]
   15738:	stur	x7, [x29, #-88]
   1573c:	stur	x6, [x29, #-96]
   15740:	stur	x5, [x29, #-104]
   15744:	stur	x4, [x29, #-112]
   15748:	stur	x3, [x29, #-120]
   1574c:	stur	x2, [x29, #-128]
   15750:	stur	x0, [x29, #-8]
   15754:	stur	x1, [x29, #-16]
   15758:	ldur	x8, [x29, #-8]
   1575c:	cbz	x8, 15798 <scols_get_library_version@@SMARTCOLS_2.25+0x16b0>
   15760:	b	15764 <scols_get_library_version@@SMARTCOLS_2.25+0x167c>
   15764:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   15768:	ldr	x8, [x8, #4024]
   1576c:	ldrb	w9, [x8, #3]
   15770:	tbnz	w9, #0, 15798 <scols_get_library_version@@SMARTCOLS_2.25+0x16b0>
   15774:	b	15778 <scols_get_library_version@@SMARTCOLS_2.25+0x1690>
   15778:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1577c:	ldr	x8, [x8, #4016]
   15780:	ldr	x0, [x8]
   15784:	ldur	x2, [x29, #-8]
   15788:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1578c:	add	x1, x1, #0x958
   15790:	bl	8380 <fprintf@plt>
   15794:	b	15798 <scols_get_library_version@@SMARTCOLS_2.25+0x16b0>
   15798:	mov	w8, #0xffffff80            	// #-128
   1579c:	stur	w8, [x29, #-20]
   157a0:	mov	w8, #0xffffffd0            	// #-48
   157a4:	stur	w8, [x29, #-24]
   157a8:	add	x9, x29, #0x20
   157ac:	stur	x9, [x29, #-48]
   157b0:	add	x9, sp, #0x10
   157b4:	add	x9, x9, #0x80
   157b8:	stur	x9, [x29, #-32]
   157bc:	sub	x9, x29, #0x80
   157c0:	add	x9, x9, #0x30
   157c4:	stur	x9, [x29, #-40]
   157c8:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   157cc:	ldr	x9, [x9, #4016]
   157d0:	ldr	x0, [x9]
   157d4:	ldur	x1, [x29, #-16]
   157d8:	ldur	q0, [x29, #-48]
   157dc:	ldur	q1, [x29, #-32]
   157e0:	stur	q1, [x29, #-64]
   157e4:	stur	q0, [x29, #-80]
   157e8:	sub	x2, x29, #0x50
   157ec:	str	x9, [sp, #8]
   157f0:	bl	8210 <vfprintf@plt>
   157f4:	ldr	x9, [sp, #8]
   157f8:	ldr	x1, [x9]
   157fc:	mov	w8, #0xa                   	// #10
   15800:	str	w0, [sp, #4]
   15804:	mov	w0, w8
   15808:	bl	7720 <fputc@plt>
   1580c:	ldr	x28, [sp, #288]
   15810:	ldp	x29, x30, [sp, #272]
   15814:	add	sp, sp, #0x130
   15818:	ret
   1581c:	sub	sp, sp, #0x20
   15820:	stp	x29, x30, [sp, #16]
   15824:	add	x29, sp, #0x10
   15828:	str	x0, [sp, #8]
   1582c:	ldr	x8, [sp, #8]
   15830:	mov	w9, #0x0                   	// #0
   15834:	str	w9, [sp, #4]
   15838:	cbz	x8, 15858 <scols_get_library_version@@SMARTCOLS_2.25+0x1770>
   1583c:	ldr	x8, [sp, #8]
   15840:	add	x0, x8, #0x80
   15844:	bl	15da0 <scols_get_library_version@@SMARTCOLS_2.25+0x1cb8>
   15848:	cmp	w0, #0x0
   1584c:	cset	w9, ne  // ne = any
   15850:	eor	w9, w9, #0x1
   15854:	str	w9, [sp, #4]
   15858:	ldr	w8, [sp, #4]
   1585c:	and	w0, w8, #0x1
   15860:	ldp	x29, x30, [sp, #16]
   15864:	add	sp, sp, #0x20
   15868:	ret
   1586c:	sub	sp, sp, #0x80
   15870:	stp	x29, x30, [sp, #112]
   15874:	add	x29, sp, #0x70
   15878:	stur	x0, [x29, #-8]
   1587c:	stur	x1, [x29, #-16]
   15880:	stur	x2, [x29, #-24]
   15884:	stur	wzr, [x29, #-28]
   15888:	stur	wzr, [x29, #-32]
   1588c:	ldur	x8, [x29, #-8]
   15890:	cbz	x8, 15898 <scols_get_library_version@@SMARTCOLS_2.25+0x17b0>
   15894:	b	158b8 <scols_get_library_version@@SMARTCOLS_2.25+0x17d0>
   15898:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1589c:	add	x0, x0, #0xa63
   158a0:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   158a4:	add	x1, x1, #0x6e1
   158a8:	mov	w2, #0x63                  	// #99
   158ac:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   158b0:	add	x3, x3, #0x6fe
   158b4:	bl	8230 <__assert_fail@plt>
   158b8:	ldur	x8, [x29, #-16]
   158bc:	cbz	x8, 158c4 <scols_get_library_version@@SMARTCOLS_2.25+0x17dc>
   158c0:	b	158e4 <scols_get_library_version@@SMARTCOLS_2.25+0x17fc>
   158c4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   158c8:	add	x0, x0, #0xd6c
   158cc:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   158d0:	add	x1, x1, #0x6e1
   158d4:	mov	w2, #0x64                  	// #100
   158d8:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   158dc:	add	x3, x3, #0x6fe
   158e0:	bl	8230 <__assert_fail@plt>
   158e4:	ldur	x8, [x29, #-16]
   158e8:	str	xzr, [x8, #16]
   158ec:	ldur	x8, [x29, #-16]
   158f0:	ldr	x8, [x8, #24]
   158f4:	cbnz	x8, 15a1c <scols_get_library_version@@SMARTCOLS_2.25+0x1934>
   158f8:	ldur	x8, [x29, #-16]
   158fc:	ldr	d0, [x8, #56]
   15900:	fmov	d1, #1.000000000000000000e+00
   15904:	fcmp	d0, d1
   15908:	cset	w9, mi  // mi = first
   1590c:	tbnz	w9, #0, 15914 <scols_get_library_version@@SMARTCOLS_2.25+0x182c>
   15910:	b	15988 <scols_get_library_version@@SMARTCOLS_2.25+0x18a0>
   15914:	ldur	x0, [x29, #-8]
   15918:	bl	7ad0 <scols_table_is_maxout@plt>
   1591c:	cbz	w0, 15988 <scols_get_library_version@@SMARTCOLS_2.25+0x18a0>
   15920:	ldur	x8, [x29, #-8]
   15924:	ldrh	w9, [x8, #248]
   15928:	mov	w10, #0x2                   	// #2
   1592c:	lsr	w9, w9, w10
   15930:	and	w9, w9, #0x1
   15934:	and	w9, w9, #0xffff
   15938:	cbz	w9, 15988 <scols_get_library_version@@SMARTCOLS_2.25+0x18a0>
   1593c:	ldur	x8, [x29, #-16]
   15940:	ldr	d0, [x8, #56]
   15944:	ldur	x8, [x29, #-8]
   15948:	ldr	x8, [x8, #40]
   1594c:	ucvtf	d1, x8
   15950:	fmul	d0, d0, d1
   15954:	fcvtzu	x8, d0
   15958:	ldur	x9, [x29, #-16]
   1595c:	str	x8, [x9, #24]
   15960:	ldur	x8, [x29, #-16]
   15964:	ldr	x8, [x8, #24]
   15968:	cbz	x8, 15988 <scols_get_library_version@@SMARTCOLS_2.25+0x18a0>
   1596c:	ldur	x0, [x29, #-16]
   15970:	bl	15cb0 <scols_get_library_version@@SMARTCOLS_2.25+0x1bc8>
   15974:	cbnz	w0, 15988 <scols_get_library_version@@SMARTCOLS_2.25+0x18a0>
   15978:	ldur	x8, [x29, #-16]
   1597c:	ldr	x9, [x8, #24]
   15980:	subs	x9, x9, #0x1
   15984:	str	x9, [x8, #24]
   15988:	ldur	x8, [x29, #-16]
   1598c:	add	x0, x8, #0xa8
   15990:	bl	7730 <scols_cell_get_data@plt>
   15994:	cbz	x0, 159fc <scols_get_library_version@@SMARTCOLS_2.25+0x1914>
   15998:	ldur	x8, [x29, #-16]
   1599c:	add	x0, x8, #0xa8
   159a0:	bl	7730 <scols_cell_get_data@plt>
   159a4:	bl	1c9e8 <scols_init_debug@@SMARTCOLS_2.25+0x3918>
   159a8:	stur	x0, [x29, #-40]
   159ac:	ldur	x8, [x29, #-16]
   159b0:	ldr	x8, [x8, #24]
   159b4:	stur	x8, [x29, #-48]
   159b8:	ldur	x8, [x29, #-40]
   159bc:	str	x8, [sp, #56]
   159c0:	ldur	x8, [x29, #-48]
   159c4:	ldr	x9, [sp, #56]
   159c8:	cmp	x8, x9
   159cc:	b.ls	159dc <scols_get_library_version@@SMARTCOLS_2.25+0x18f4>  // b.plast
   159d0:	ldur	x8, [x29, #-48]
   159d4:	str	x8, [sp]
   159d8:	b	159e4 <scols_get_library_version@@SMARTCOLS_2.25+0x18fc>
   159dc:	ldr	x8, [sp, #56]
   159e0:	str	x8, [sp]
   159e4:	ldr	x8, [sp]
   159e8:	str	x8, [sp, #48]
   159ec:	ldr	x8, [sp, #48]
   159f0:	ldur	x9, [x29, #-16]
   159f4:	str	x8, [x9, #24]
   159f8:	b	15a04 <scols_get_library_version@@SMARTCOLS_2.25+0x191c>
   159fc:	mov	w8, #0x1                   	// #1
   15a00:	stur	w8, [x29, #-32]
   15a04:	ldur	x8, [x29, #-16]
   15a08:	ldr	x8, [x8, #24]
   15a0c:	cbnz	x8, 15a1c <scols_get_library_version@@SMARTCOLS_2.25+0x1934>
   15a10:	ldur	x8, [x29, #-16]
   15a14:	mov	x9, #0x1                   	// #1
   15a18:	str	x9, [x8, #24]
   15a1c:	ldur	x0, [x29, #-8]
   15a20:	bl	75d0 <scols_table_is_tree@plt>
   15a24:	cbz	w0, 15a54 <scols_get_library_version@@SMARTCOLS_2.25+0x196c>
   15a28:	ldur	x0, [x29, #-8]
   15a2c:	ldur	x1, [x29, #-16]
   15a30:	ldur	x3, [x29, #-24]
   15a34:	adrp	x2, 15000 <scols_get_library_version@@SMARTCOLS_2.25+0xf18>
   15a38:	add	x2, x2, #0xdc8
   15a3c:	bl	18968 <scols_line_link_group@@SMARTCOLS_2.34+0x1150>
   15a40:	stur	w0, [x29, #-28]
   15a44:	ldur	w8, [x29, #-28]
   15a48:	cbz	w8, 15a50 <scols_get_library_version@@SMARTCOLS_2.25+0x1968>
   15a4c:	b	15c7c <scols_get_library_version@@SMARTCOLS_2.25+0x1b94>
   15a50:	b	15aa0 <scols_get_library_version@@SMARTCOLS_2.25+0x19b8>
   15a54:	add	x0, sp, #0x18
   15a58:	mov	w8, wzr
   15a5c:	mov	w1, w8
   15a60:	bl	75f0 <scols_reset_iter@plt>
   15a64:	ldur	x0, [x29, #-8]
   15a68:	add	x1, sp, #0x18
   15a6c:	add	x2, sp, #0x10
   15a70:	bl	7fa0 <scols_table_next_line@plt>
   15a74:	cbnz	w0, 15aa0 <scols_get_library_version@@SMARTCOLS_2.25+0x19b8>
   15a78:	ldur	x0, [x29, #-8]
   15a7c:	ldr	x1, [sp, #16]
   15a80:	ldur	x2, [x29, #-16]
   15a84:	ldur	x3, [x29, #-24]
   15a88:	bl	15e04 <scols_get_library_version@@SMARTCOLS_2.25+0x1d1c>
   15a8c:	stur	w0, [x29, #-28]
   15a90:	ldur	w8, [x29, #-28]
   15a94:	cbz	w8, 15a9c <scols_get_library_version@@SMARTCOLS_2.25+0x19b4>
   15a98:	b	15c7c <scols_get_library_version@@SMARTCOLS_2.25+0x1b94>
   15a9c:	b	15a64 <scols_get_library_version@@SMARTCOLS_2.25+0x197c>
   15aa0:	ldur	x0, [x29, #-16]
   15aa4:	bl	7fd0 <scols_column_is_tree@plt>
   15aa8:	cbz	w0, 15b24 <scols_get_library_version@@SMARTCOLS_2.25+0x1a3c>
   15aac:	ldur	x0, [x29, #-8]
   15ab0:	bl	1581c <scols_get_library_version@@SMARTCOLS_2.25+0x1734>
   15ab4:	cbz	w0, 15b24 <scols_get_library_version@@SMARTCOLS_2.25+0x1a3c>
   15ab8:	ldur	x8, [x29, #-8]
   15abc:	ldr	x8, [x8, #152]
   15ac0:	add	x8, x8, #0x1
   15ac4:	str	x8, [sp, #8]
   15ac8:	ldr	x8, [sp, #8]
   15acc:	ldur	x9, [x29, #-16]
   15ad0:	ldr	x10, [x9, #48]
   15ad4:	add	x8, x10, x8
   15ad8:	str	x8, [x9, #48]
   15adc:	ldr	x8, [sp, #8]
   15ae0:	ldur	x9, [x29, #-16]
   15ae4:	ldr	x10, [x9, #32]
   15ae8:	add	x8, x10, x8
   15aec:	str	x8, [x9, #32]
   15af0:	ldr	x8, [sp, #8]
   15af4:	ldur	x9, [x29, #-16]
   15af8:	ldr	x10, [x9, #16]
   15afc:	add	x8, x10, x8
   15b00:	str	x8, [x9, #16]
   15b04:	ldur	x8, [x29, #-16]
   15b08:	ldr	w11, [x8, #72]
   15b0c:	cbz	w11, 15b24 <scols_get_library_version@@SMARTCOLS_2.25+0x1a3c>
   15b10:	ldr	x8, [sp, #8]
   15b14:	ldur	x9, [x29, #-16]
   15b18:	ldr	x10, [x9, #64]
   15b1c:	add	x8, x10, x8
   15b20:	str	x8, [x9, #64]
   15b24:	ldur	x8, [x29, #-16]
   15b28:	ldr	w9, [x8, #72]
   15b2c:	cbz	w9, 15b98 <scols_get_library_version@@SMARTCOLS_2.25+0x1ab0>
   15b30:	ldur	x8, [x29, #-16]
   15b34:	ldr	x8, [x8, #40]
   15b38:	cbnz	x8, 15b98 <scols_get_library_version@@SMARTCOLS_2.25+0x1ab0>
   15b3c:	ldur	x8, [x29, #-16]
   15b40:	ldr	x8, [x8, #64]
   15b44:	ldur	x9, [x29, #-16]
   15b48:	ldrsw	x9, [x9, #72]
   15b4c:	udiv	x8, x8, x9
   15b50:	ldur	x9, [x29, #-16]
   15b54:	str	x8, [x9, #40]
   15b58:	ldur	x8, [x29, #-16]
   15b5c:	ldr	x8, [x8, #40]
   15b60:	cbz	x8, 15b98 <scols_get_library_version@@SMARTCOLS_2.25+0x1ab0>
   15b64:	ldur	x8, [x29, #-16]
   15b68:	ldr	x8, [x8, #32]
   15b6c:	ldur	x9, [x29, #-16]
   15b70:	ldr	x9, [x9, #40]
   15b74:	mov	x10, #0x2                   	// #2
   15b78:	mul	x9, x9, x10
   15b7c:	cmp	x8, x9
   15b80:	b.ls	15b98 <scols_get_library_version@@SMARTCOLS_2.25+0x1ab0>  // b.plast
   15b84:	ldur	x8, [x29, #-16]
   15b88:	ldrb	w9, [x8, #224]
   15b8c:	and	w9, w9, #0xfffffffe
   15b90:	orr	w9, w9, #0x1
   15b94:	strb	w9, [x8, #224]
   15b98:	ldur	x8, [x29, #-16]
   15b9c:	ldr	x8, [x8, #16]
   15ba0:	ldur	x9, [x29, #-16]
   15ba4:	ldr	x9, [x9, #24]
   15ba8:	cmp	x8, x9
   15bac:	b.cs	15bd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1ae8>  // b.hs, b.nlast
   15bb0:	ldur	x0, [x29, #-16]
   15bb4:	bl	7500 <scols_column_is_strict_width@plt>
   15bb8:	cbnz	w0, 15bd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1ae8>
   15bbc:	ldur	x8, [x29, #-16]
   15bc0:	ldr	x8, [x8, #24]
   15bc4:	ldur	x9, [x29, #-16]
   15bc8:	str	x8, [x9, #16]
   15bcc:	b	15c38 <scols_get_library_version@@SMARTCOLS_2.25+0x1b50>
   15bd0:	ldur	x8, [x29, #-16]
   15bd4:	ldr	d0, [x8, #56]
   15bd8:	fmov	d1, #1.000000000000000000e+00
   15bdc:	fcmp	d0, d1
   15be0:	cset	w9, ge  // ge = tcont
   15be4:	tbnz	w9, #0, 15bec <scols_get_library_version@@SMARTCOLS_2.25+0x1b04>
   15be8:	b	15c38 <scols_get_library_version@@SMARTCOLS_2.25+0x1b50>
   15bec:	ldur	x8, [x29, #-16]
   15bf0:	ldr	x8, [x8, #16]
   15bf4:	ldur	x9, [x29, #-16]
   15bf8:	ldr	d0, [x9, #56]
   15bfc:	fcvtzu	x9, d0
   15c00:	cmp	x8, x9
   15c04:	b.cs	15c38 <scols_get_library_version@@SMARTCOLS_2.25+0x1b50>  // b.hs, b.nlast
   15c08:	ldur	x8, [x29, #-16]
   15c0c:	ldr	x8, [x8, #24]
   15c10:	ldur	x9, [x29, #-16]
   15c14:	ldr	d0, [x9, #56]
   15c18:	fcvtzu	x9, d0
   15c1c:	cmp	x8, x9
   15c20:	b.cs	15c38 <scols_get_library_version@@SMARTCOLS_2.25+0x1b50>  // b.hs, b.nlast
   15c24:	ldur	x8, [x29, #-16]
   15c28:	ldr	d0, [x8, #56]
   15c2c:	fcvtzu	x8, d0
   15c30:	ldur	x9, [x29, #-16]
   15c34:	str	x8, [x9, #16]
   15c38:	ldur	x8, [x29, #-16]
   15c3c:	ldr	x8, [x8, #32]
   15c40:	cbnz	x8, 15c7c <scols_get_library_version@@SMARTCOLS_2.25+0x1b94>
   15c44:	ldur	w8, [x29, #-32]
   15c48:	cbz	w8, 15c7c <scols_get_library_version@@SMARTCOLS_2.25+0x1b94>
   15c4c:	ldur	x8, [x29, #-16]
   15c50:	ldr	x8, [x8, #24]
   15c54:	cmp	x8, #0x1
   15c58:	b.ne	15c7c <scols_get_library_version@@SMARTCOLS_2.25+0x1b94>  // b.any
   15c5c:	ldur	x8, [x29, #-16]
   15c60:	ldr	x8, [x8, #16]
   15c64:	cmp	x8, #0x1
   15c68:	b.hi	15c7c <scols_get_library_version@@SMARTCOLS_2.25+0x1b94>  // b.pmore
   15c6c:	ldur	x8, [x29, #-16]
   15c70:	str	xzr, [x8, #24]
   15c74:	ldur	x8, [x29, #-16]
   15c78:	str	xzr, [x8, #16]
   15c7c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   15c80:	ldr	x8, [x8, #4024]
   15c84:	ldr	w9, [x8]
   15c88:	mov	w10, #0x20                  	// #32
   15c8c:	and	w9, w10, w9
   15c90:	cbz	w9, 15ca0 <scols_get_library_version@@SMARTCOLS_2.25+0x1bb8>
   15c94:	ldur	x0, [x29, #-8]
   15c98:	ldur	x1, [x29, #-16]
   15c9c:	bl	1603c <scols_get_library_version@@SMARTCOLS_2.25+0x1f54>
   15ca0:	ldur	w0, [x29, #-28]
   15ca4:	ldp	x29, x30, [sp, #112]
   15ca8:	add	sp, sp, #0x80
   15cac:	ret
   15cb0:	sub	sp, sp, #0x40
   15cb4:	stp	x29, x30, [sp, #48]
   15cb8:	add	x29, sp, #0x30
   15cbc:	stur	x0, [x29, #-16]
   15cc0:	ldur	x8, [x29, #-16]
   15cc4:	add	x0, x8, #0xc8
   15cc8:	ldur	x8, [x29, #-16]
   15ccc:	ldr	x8, [x8, #216]
   15cd0:	add	x1, x8, #0x60
   15cd4:	bl	1624c <scols_get_library_version@@SMARTCOLS_2.25+0x2164>
   15cd8:	cbz	w0, 15ce8 <scols_get_library_version@@SMARTCOLS_2.25+0x1c00>
   15cdc:	mov	w8, #0x1                   	// #1
   15ce0:	stur	w8, [x29, #-4]
   15ce4:	b	15d3c <scols_get_library_version@@SMARTCOLS_2.25+0x1c54>
   15ce8:	ldur	x8, [x29, #-16]
   15cec:	ldr	x8, [x8, #200]
   15cf0:	str	x8, [sp, #16]
   15cf4:	ldr	x8, [sp, #16]
   15cf8:	mov	x9, #0xffffffffffffff38    	// #-200
   15cfc:	add	x8, x8, x9
   15d00:	str	x8, [sp, #8]
   15d04:	ldr	x8, [sp, #8]
   15d08:	str	x8, [sp, #24]
   15d0c:	ldr	x8, [sp, #24]
   15d10:	cbz	x8, 15d38 <scols_get_library_version@@SMARTCOLS_2.25+0x1c50>
   15d14:	ldr	x0, [sp, #24]
   15d18:	bl	81a0 <scols_column_is_hidden@plt>
   15d1c:	cbz	w0, 15d38 <scols_get_library_version@@SMARTCOLS_2.25+0x1c50>
   15d20:	ldr	x0, [sp, #24]
   15d24:	bl	15cb0 <scols_get_library_version@@SMARTCOLS_2.25+0x1bc8>
   15d28:	cbz	w0, 15d38 <scols_get_library_version@@SMARTCOLS_2.25+0x1c50>
   15d2c:	mov	w8, #0x1                   	// #1
   15d30:	stur	w8, [x29, #-4]
   15d34:	b	15d3c <scols_get_library_version@@SMARTCOLS_2.25+0x1c54>
   15d38:	stur	wzr, [x29, #-4]
   15d3c:	ldur	w0, [x29, #-4]
   15d40:	ldp	x29, x30, [sp, #48]
   15d44:	add	sp, sp, #0x40
   15d48:	ret
   15d4c:	sub	sp, sp, #0x40
   15d50:	stp	x29, x30, [sp, #48]
   15d54:	add	x29, sp, #0x30
   15d58:	mov	w8, wzr
   15d5c:	add	x9, sp, #0x10
   15d60:	stur	x0, [x29, #-8]
   15d64:	mov	x0, x9
   15d68:	mov	w1, w8
   15d6c:	bl	75f0 <scols_reset_iter@plt>
   15d70:	ldur	x0, [x29, #-8]
   15d74:	add	x1, sp, #0x10
   15d78:	add	x2, sp, #0x8
   15d7c:	bl	80e0 <scols_table_next_column@plt>
   15d80:	cbnz	w0, 15d94 <scols_get_library_version@@SMARTCOLS_2.25+0x1cac>
   15d84:	ldur	x0, [x29, #-8]
   15d88:	ldr	x1, [sp, #8]
   15d8c:	bl	1603c <scols_get_library_version@@SMARTCOLS_2.25+0x1f54>
   15d90:	b	15d70 <scols_get_library_version@@SMARTCOLS_2.25+0x1c88>
   15d94:	ldp	x29, x30, [sp, #48]
   15d98:	add	sp, sp, #0x40
   15d9c:	ret
   15da0:	sub	sp, sp, #0x10
   15da4:	str	x0, [sp, #8]
   15da8:	ldr	x8, [sp, #8]
   15dac:	ldr	x8, [x8]
   15db0:	ldr	x9, [sp, #8]
   15db4:	cmp	x8, x9
   15db8:	cset	w10, eq  // eq = none
   15dbc:	and	w0, w10, #0x1
   15dc0:	add	sp, sp, #0x10
   15dc4:	ret
   15dc8:	sub	sp, sp, #0x30
   15dcc:	stp	x29, x30, [sp, #32]
   15dd0:	add	x29, sp, #0x20
   15dd4:	stur	x0, [x29, #-8]
   15dd8:	str	x1, [sp, #16]
   15ddc:	str	x2, [sp, #8]
   15de0:	str	x3, [sp]
   15de4:	ldur	x0, [x29, #-8]
   15de8:	ldr	x1, [sp, #16]
   15dec:	ldr	x2, [sp, #8]
   15df0:	ldr	x3, [sp]
   15df4:	bl	15e04 <scols_get_library_version@@SMARTCOLS_2.25+0x1d1c>
   15df8:	ldp	x29, x30, [sp, #32]
   15dfc:	add	sp, sp, #0x30
   15e00:	ret
   15e04:	sub	sp, sp, #0xc0
   15e08:	stp	x29, x30, [sp, #176]
   15e0c:	add	x29, sp, #0xb0
   15e10:	stur	x0, [x29, #-16]
   15e14:	stur	x1, [x29, #-24]
   15e18:	stur	x2, [x29, #-32]
   15e1c:	stur	x3, [x29, #-40]
   15e20:	ldur	x0, [x29, #-16]
   15e24:	ldur	x1, [x29, #-24]
   15e28:	ldur	x2, [x29, #-32]
   15e2c:	ldur	x3, [x29, #-40]
   15e30:	bl	ef60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x48c>
   15e34:	stur	w0, [x29, #-60]
   15e38:	ldur	w8, [x29, #-60]
   15e3c:	cbz	w8, 15e4c <scols_get_library_version@@SMARTCOLS_2.25+0x1d64>
   15e40:	ldur	w8, [x29, #-60]
   15e44:	stur	w8, [x29, #-4]
   15e48:	b	1602c <scols_get_library_version@@SMARTCOLS_2.25+0x1f44>
   15e4c:	ldur	x0, [x29, #-40]
   15e50:	bl	145fc <scols_get_library_version@@SMARTCOLS_2.25+0x514>
   15e54:	stur	x0, [x29, #-56]
   15e58:	ldur	x8, [x29, #-56]
   15e5c:	cbnz	x8, 15e68 <scols_get_library_version@@SMARTCOLS_2.25+0x1d80>
   15e60:	stur	xzr, [x29, #-48]
   15e64:	b	15ea4 <scols_get_library_version@@SMARTCOLS_2.25+0x1dbc>
   15e68:	ldur	x0, [x29, #-32]
   15e6c:	bl	7a20 <scols_column_is_customwrap@plt>
   15e70:	cbz	w0, 15e98 <scols_get_library_version@@SMARTCOLS_2.25+0x1db0>
   15e74:	ldur	x8, [x29, #-32]
   15e78:	ldr	x8, [x8, #144]
   15e7c:	ldur	x0, [x29, #-32]
   15e80:	ldur	x1, [x29, #-56]
   15e84:	ldur	x9, [x29, #-32]
   15e88:	ldr	x2, [x9, #160]
   15e8c:	blr	x8
   15e90:	stur	x0, [x29, #-48]
   15e94:	b	15ea4 <scols_get_library_version@@SMARTCOLS_2.25+0x1dbc>
   15e98:	ldur	x0, [x29, #-56]
   15e9c:	bl	1c9e8 <scols_init_debug@@SMARTCOLS_2.25+0x3918>
   15ea0:	stur	x0, [x29, #-48]
   15ea4:	ldur	x8, [x29, #-48]
   15ea8:	mov	x9, #0xffffffffffffffff    	// #-1
   15eac:	cmp	x8, x9
   15eb0:	b.ne	15eb8 <scols_get_library_version@@SMARTCOLS_2.25+0x1dd0>  // b.any
   15eb4:	stur	xzr, [x29, #-48]
   15eb8:	ldur	x8, [x29, #-48]
   15ebc:	stur	x8, [x29, #-72]
   15ec0:	ldur	x8, [x29, #-32]
   15ec4:	ldr	x8, [x8, #32]
   15ec8:	stur	x8, [x29, #-80]
   15ecc:	ldur	x8, [x29, #-72]
   15ed0:	ldur	x9, [x29, #-80]
   15ed4:	cmp	x8, x9
   15ed8:	b.ls	15ee8 <scols_get_library_version@@SMARTCOLS_2.25+0x1e00>  // b.plast
   15edc:	ldur	x8, [x29, #-72]
   15ee0:	str	x8, [sp, #24]
   15ee4:	b	15ef0 <scols_get_library_version@@SMARTCOLS_2.25+0x1e08>
   15ee8:	ldur	x8, [x29, #-80]
   15eec:	str	x8, [sp, #24]
   15ef0:	ldr	x8, [sp, #24]
   15ef4:	str	x8, [sp, #88]
   15ef8:	ldr	x8, [sp, #88]
   15efc:	ldur	x9, [x29, #-32]
   15f00:	str	x8, [x9, #32]
   15f04:	ldur	x8, [x29, #-32]
   15f08:	ldrb	w10, [x8, #224]
   15f0c:	and	w10, w10, #0x1
   15f10:	and	w10, w10, #0xff
   15f14:	cbz	w10, 15f48 <scols_get_library_version@@SMARTCOLS_2.25+0x1e60>
   15f18:	ldur	x8, [x29, #-32]
   15f1c:	ldr	x8, [x8, #40]
   15f20:	cbz	x8, 15f48 <scols_get_library_version@@SMARTCOLS_2.25+0x1e60>
   15f24:	ldur	x8, [x29, #-48]
   15f28:	ldur	x9, [x29, #-32]
   15f2c:	ldr	x9, [x9, #40]
   15f30:	mov	x10, #0x2                   	// #2
   15f34:	mul	x9, x9, x10
   15f38:	cmp	x8, x9
   15f3c:	b.ls	15f48 <scols_get_library_version@@SMARTCOLS_2.25+0x1e60>  // b.plast
   15f40:	stur	wzr, [x29, #-4]
   15f44:	b	1602c <scols_get_library_version@@SMARTCOLS_2.25+0x1f44>
   15f48:	ldur	x0, [x29, #-32]
   15f4c:	bl	80a0 <scols_column_is_noextremes@plt>
   15f50:	cbz	w0, 15f78 <scols_get_library_version@@SMARTCOLS_2.25+0x1e90>
   15f54:	ldur	x8, [x29, #-48]
   15f58:	ldur	x9, [x29, #-32]
   15f5c:	ldr	x10, [x9, #64]
   15f60:	add	x8, x10, x8
   15f64:	str	x8, [x9, #64]
   15f68:	ldur	x8, [x29, #-32]
   15f6c:	ldr	w11, [x8, #72]
   15f70:	add	w11, w11, #0x1
   15f74:	str	w11, [x8, #72]
   15f78:	ldur	x8, [x29, #-48]
   15f7c:	str	x8, [sp, #80]
   15f80:	ldur	x8, [x29, #-32]
   15f84:	ldr	x8, [x8, #16]
   15f88:	str	x8, [sp, #72]
   15f8c:	ldr	x8, [sp, #80]
   15f90:	ldr	x9, [sp, #72]
   15f94:	cmp	x8, x9
   15f98:	b.ls	15fa8 <scols_get_library_version@@SMARTCOLS_2.25+0x1ec0>  // b.plast
   15f9c:	ldr	x8, [sp, #80]
   15fa0:	str	x8, [sp, #16]
   15fa4:	b	15fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x1ec8>
   15fa8:	ldr	x8, [sp, #72]
   15fac:	str	x8, [sp, #16]
   15fb0:	ldr	x8, [sp, #16]
   15fb4:	str	x8, [sp, #64]
   15fb8:	ldr	x8, [sp, #64]
   15fbc:	ldur	x9, [x29, #-32]
   15fc0:	str	x8, [x9, #16]
   15fc4:	ldur	x0, [x29, #-32]
   15fc8:	bl	7fd0 <scols_column_is_tree@plt>
   15fcc:	cbz	w0, 16028 <scols_get_library_version@@SMARTCOLS_2.25+0x1f40>
   15fd0:	ldur	x0, [x29, #-40]
   15fd4:	bl	147a8 <scols_get_library_version@@SMARTCOLS_2.25+0x6c0>
   15fd8:	str	x0, [sp, #56]
   15fdc:	ldur	x8, [x29, #-32]
   15fe0:	ldr	x8, [x8, #48]
   15fe4:	str	x8, [sp, #48]
   15fe8:	ldr	x8, [sp, #56]
   15fec:	str	x8, [sp, #40]
   15ff0:	ldr	x8, [sp, #48]
   15ff4:	ldr	x9, [sp, #40]
   15ff8:	cmp	x8, x9
   15ffc:	b.ls	1600c <scols_get_library_version@@SMARTCOLS_2.25+0x1f24>  // b.plast
   16000:	ldr	x8, [sp, #48]
   16004:	str	x8, [sp, #8]
   16008:	b	16014 <scols_get_library_version@@SMARTCOLS_2.25+0x1f2c>
   1600c:	ldr	x8, [sp, #40]
   16010:	str	x8, [sp, #8]
   16014:	ldr	x8, [sp, #8]
   16018:	str	x8, [sp, #32]
   1601c:	ldr	x8, [sp, #32]
   16020:	ldur	x9, [x29, #-32]
   16024:	str	x8, [x9, #48]
   16028:	stur	wzr, [x29, #-4]
   1602c:	ldur	w0, [x29, #-4]
   16030:	ldp	x29, x30, [sp, #176]
   16034:	add	sp, sp, #0xc0
   16038:	ret
   1603c:	sub	sp, sp, #0x80
   16040:	stp	x29, x30, [sp, #112]
   16044:	add	x29, sp, #0x70
   16048:	stur	x0, [x29, #-8]
   1604c:	stur	x1, [x29, #-16]
   16050:	ldur	x0, [x29, #-16]
   16054:	bl	81a0 <scols_column_is_hidden@plt>
   16058:	cbz	w0, 160d4 <scols_get_library_version@@SMARTCOLS_2.25+0x1fec>
   1605c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16060:	ldr	x8, [x8, #4024]
   16064:	ldr	w9, [x8]
   16068:	mov	w10, #0x20                  	// #32
   1606c:	and	w9, w10, w9
   16070:	cbz	w9, 160d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1fe8>
   16074:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16078:	ldr	x8, [x8, #4016]
   1607c:	ldr	x0, [x8]
   16080:	stur	x0, [x29, #-24]
   16084:	bl	7880 <getpid@plt>
   16088:	ldur	x8, [x29, #-24]
   1608c:	stur	w0, [x29, #-28]
   16090:	mov	x0, x8
   16094:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16098:	add	x1, x1, #0x933
   1609c:	ldur	w2, [x29, #-28]
   160a0:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   160a4:	add	x3, x3, #0x941
   160a8:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   160ac:	add	x4, x4, #0x95f
   160b0:	bl	8380 <fprintf@plt>
   160b4:	ldur	x8, [x29, #-16]
   160b8:	ldur	x9, [x29, #-16]
   160bc:	ldr	x2, [x9, #168]
   160c0:	mov	x0, x8
   160c4:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   160c8:	add	x1, x1, #0x762
   160cc:	bl	15708 <scols_get_library_version@@SMARTCOLS_2.25+0x1620>
   160d0:	b	16240 <scols_get_library_version@@SMARTCOLS_2.25+0x2158>
   160d4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   160d8:	ldr	x8, [x8, #4024]
   160dc:	ldr	w9, [x8]
   160e0:	mov	w10, #0x20                  	// #32
   160e4:	and	w9, w10, w9
   160e8:	cbz	w9, 16240 <scols_get_library_version@@SMARTCOLS_2.25+0x2158>
   160ec:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   160f0:	ldr	x8, [x8, #4016]
   160f4:	ldr	x0, [x8]
   160f8:	stur	x0, [x29, #-40]
   160fc:	bl	7880 <getpid@plt>
   16100:	ldur	x8, [x29, #-40]
   16104:	stur	w0, [x29, #-44]
   16108:	mov	x0, x8
   1610c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16110:	add	x1, x1, #0x933
   16114:	ldur	w2, [x29, #-44]
   16118:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1611c:	add	x3, x3, #0x941
   16120:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16124:	add	x4, x4, #0x95f
   16128:	bl	8380 <fprintf@plt>
   1612c:	ldur	x8, [x29, #-16]
   16130:	ldur	x9, [x29, #-16]
   16134:	ldr	x2, [x9, #168]
   16138:	ldur	x9, [x29, #-16]
   1613c:	ldr	x3, [x9, #8]
   16140:	ldur	x9, [x29, #-16]
   16144:	ldr	x4, [x9, #16]
   16148:	ldur	x9, [x29, #-16]
   1614c:	ldr	d0, [x9, #56]
   16150:	fmov	d1, #1.000000000000000000e+00
   16154:	fcmp	d0, d1
   16158:	cset	w10, gt
   1615c:	str	x8, [sp, #56]
   16160:	str	x2, [sp, #48]
   16164:	str	x3, [sp, #40]
   16168:	str	x4, [sp, #32]
   1616c:	tbnz	w10, #0, 16174 <scols_get_library_version@@SMARTCOLS_2.25+0x208c>
   16170:	b	16188 <scols_get_library_version@@SMARTCOLS_2.25+0x20a0>
   16174:	ldur	x8, [x29, #-16]
   16178:	ldr	d0, [x8, #56]
   1617c:	fcvtzs	w9, d0
   16180:	str	w9, [sp, #28]
   16184:	b	161a8 <scols_get_library_version@@SMARTCOLS_2.25+0x20c0>
   16188:	ldur	x8, [x29, #-16]
   1618c:	ldr	d0, [x8, #56]
   16190:	ldur	x8, [x29, #-8]
   16194:	ldr	x8, [x8, #40]
   16198:	ucvtf	d1, x8
   1619c:	fmul	d0, d0, d1
   161a0:	fcvtzs	w9, d0
   161a4:	str	w9, [sp, #28]
   161a8:	ldr	w8, [sp, #28]
   161ac:	ldur	x9, [x29, #-16]
   161b0:	ldr	x6, [x9, #40]
   161b4:	ldur	x9, [x29, #-16]
   161b8:	ldr	x7, [x9, #32]
   161bc:	ldur	x9, [x29, #-16]
   161c0:	ldr	x9, [x9, #24]
   161c4:	ldur	x10, [x29, #-16]
   161c8:	ldrb	w11, [x10, #224]
   161cc:	and	w11, w11, #0x1
   161d0:	adrp	x10, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   161d4:	add	x10, x10, #0x7c5
   161d8:	adrp	x12, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   161dc:	add	x12, x12, #0x7c1
   161e0:	tst	w11, #0xff
   161e4:	csel	x10, x12, x10, ne  // ne = any
   161e8:	ldur	x12, [x29, #-16]
   161ec:	ldr	w11, [x12, #80]
   161f0:	adrp	x12, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   161f4:	add	x12, x12, #0x9a5
   161f8:	adrp	x13, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   161fc:	add	x13, x13, #0x7c9
   16200:	tst	w11, #0x1
   16204:	csel	x12, x13, x12, ne  // ne = any
   16208:	ldr	x0, [sp, #56]
   1620c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   16210:	add	x1, x1, #0x776
   16214:	ldr	x2, [sp, #48]
   16218:	ldr	x3, [sp, #40]
   1621c:	ldr	x4, [sp, #32]
   16220:	mov	w5, w8
   16224:	mov	x13, sp
   16228:	str	x9, [x13]
   1622c:	mov	x9, sp
   16230:	str	x10, [x9, #8]
   16234:	mov	x9, sp
   16238:	str	x12, [x9, #16]
   1623c:	bl	15708 <scols_get_library_version@@SMARTCOLS_2.25+0x1620>
   16240:	ldp	x29, x30, [sp, #112]
   16244:	add	sp, sp, #0x80
   16248:	ret
   1624c:	sub	sp, sp, #0x10
   16250:	str	x0, [sp, #8]
   16254:	str	x1, [sp]
   16258:	ldr	x8, [sp]
   1625c:	ldr	x8, [x8, #8]
   16260:	ldr	x9, [sp, #8]
   16264:	cmp	x8, x9
   16268:	cset	w10, eq  // eq = none
   1626c:	and	w0, w10, #0x1
   16270:	add	sp, sp, #0x10
   16274:	ret
   16278:	sub	sp, sp, #0x10
   1627c:	str	x0, [sp, #8]
   16280:	ldr	x8, [sp, #8]
   16284:	cbz	x8, 16298 <scols_get_library_version@@SMARTCOLS_2.25+0x21b0>
   16288:	ldr	x8, [sp, #8]
   1628c:	ldr	w9, [x8]
   16290:	add	w9, w9, #0x1
   16294:	str	w9, [x8]
   16298:	add	sp, sp, #0x10
   1629c:	ret
   162a0:	sub	sp, sp, #0x40
   162a4:	stp	x29, x30, [sp, #48]
   162a8:	add	x29, sp, #0x30
   162ac:	stur	x0, [x29, #-8]
   162b0:	ldur	x8, [x29, #-8]
   162b4:	cbnz	x8, 162bc <scols_get_library_version@@SMARTCOLS_2.25+0x21d4>
   162b8:	b	1639c <scols_get_library_version@@SMARTCOLS_2.25+0x22b4>
   162bc:	ldur	x8, [x29, #-8]
   162c0:	add	x0, x8, #0x20
   162c4:	bl	163a8 <scols_get_library_version@@SMARTCOLS_2.25+0x22c0>
   162c8:	cmp	w0, #0x0
   162cc:	cset	w9, ne  // ne = any
   162d0:	eor	w9, w9, #0x1
   162d4:	tbnz	w9, #0, 162dc <scols_get_library_version@@SMARTCOLS_2.25+0x21f4>
   162d8:	b	1639c <scols_get_library_version@@SMARTCOLS_2.25+0x22b4>
   162dc:	ldur	x8, [x29, #-8]
   162e0:	ldr	x8, [x8, #32]
   162e4:	str	x8, [sp, #24]
   162e8:	ldr	x8, [sp, #24]
   162ec:	mov	x9, #0xffffffffffffffb0    	// #-80
   162f0:	add	x8, x8, x9
   162f4:	str	x8, [sp, #16]
   162f8:	ldr	x8, [sp, #16]
   162fc:	stur	x8, [x29, #-16]
   16300:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16304:	ldr	x8, [x8, #4024]
   16308:	ldr	w9, [x8]
   1630c:	mov	w10, #0x80                  	// #128
   16310:	and	w9, w10, w9
   16314:	cbz	w9, 1636c <scols_get_library_version@@SMARTCOLS_2.25+0x2284>
   16318:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1631c:	ldr	x8, [x8, #4016]
   16320:	ldr	x0, [x8]
   16324:	str	x0, [sp, #8]
   16328:	bl	7880 <getpid@plt>
   1632c:	ldr	x8, [sp, #8]
   16330:	str	w0, [sp, #4]
   16334:	mov	x0, x8
   16338:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1633c:	add	x1, x1, #0x933
   16340:	ldr	w2, [sp, #4]
   16344:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16348:	add	x3, x3, #0x941
   1634c:	adrp	x4, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   16350:	add	x4, x4, #0x7cf
   16354:	bl	8380 <fprintf@plt>
   16358:	ldur	x8, [x29, #-8]
   1635c:	mov	x0, x8
   16360:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16364:	add	x1, x1, #0x9c7
   16368:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   1636c:	ldur	x8, [x29, #-16]
   16370:	add	x0, x8, #0x50
   16374:	bl	164e4 <scols_get_library_version@@SMARTCOLS_2.25+0x23fc>
   16378:	ldur	x8, [x29, #-16]
   1637c:	ldr	x0, [x8, #120]
   16380:	bl	16278 <scols_get_library_version@@SMARTCOLS_2.25+0x2190>
   16384:	ldur	x8, [x29, #-16]
   16388:	mov	x9, xzr
   1638c:	str	x9, [x8, #120]
   16390:	ldur	x0, [x29, #-16]
   16394:	bl	7af0 <scols_unref_line@plt>
   16398:	b	162bc <scols_get_library_version@@SMARTCOLS_2.25+0x21d4>
   1639c:	ldp	x29, x30, [sp, #48]
   163a0:	add	sp, sp, #0x40
   163a4:	ret
   163a8:	sub	sp, sp, #0x10
   163ac:	str	x0, [sp, #8]
   163b0:	ldr	x8, [sp, #8]
   163b4:	ldr	x8, [x8]
   163b8:	ldr	x9, [sp, #8]
   163bc:	cmp	x8, x9
   163c0:	cset	w10, eq  // eq = none
   163c4:	and	w0, w10, #0x1
   163c8:	add	sp, sp, #0x10
   163cc:	ret
   163d0:	sub	sp, sp, #0x130
   163d4:	stp	x29, x30, [sp, #272]
   163d8:	str	x28, [sp, #288]
   163dc:	add	x29, sp, #0x110
   163e0:	str	q7, [sp, #128]
   163e4:	str	q6, [sp, #112]
   163e8:	str	q5, [sp, #96]
   163ec:	str	q4, [sp, #80]
   163f0:	str	q3, [sp, #64]
   163f4:	str	q2, [sp, #48]
   163f8:	str	q1, [sp, #32]
   163fc:	str	q0, [sp, #16]
   16400:	stur	x7, [x29, #-88]
   16404:	stur	x6, [x29, #-96]
   16408:	stur	x5, [x29, #-104]
   1640c:	stur	x4, [x29, #-112]
   16410:	stur	x3, [x29, #-120]
   16414:	stur	x2, [x29, #-128]
   16418:	stur	x0, [x29, #-8]
   1641c:	stur	x1, [x29, #-16]
   16420:	ldur	x8, [x29, #-8]
   16424:	cbz	x8, 16460 <scols_get_library_version@@SMARTCOLS_2.25+0x2378>
   16428:	b	1642c <scols_get_library_version@@SMARTCOLS_2.25+0x2344>
   1642c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16430:	ldr	x8, [x8, #4024]
   16434:	ldrb	w9, [x8, #3]
   16438:	tbnz	w9, #0, 16460 <scols_get_library_version@@SMARTCOLS_2.25+0x2378>
   1643c:	b	16440 <scols_get_library_version@@SMARTCOLS_2.25+0x2358>
   16440:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16444:	ldr	x8, [x8, #4016]
   16448:	ldr	x0, [x8]
   1644c:	ldur	x2, [x29, #-8]
   16450:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16454:	add	x1, x1, #0x958
   16458:	bl	8380 <fprintf@plt>
   1645c:	b	16460 <scols_get_library_version@@SMARTCOLS_2.25+0x2378>
   16460:	mov	w8, #0xffffff80            	// #-128
   16464:	stur	w8, [x29, #-20]
   16468:	mov	w8, #0xffffffd0            	// #-48
   1646c:	stur	w8, [x29, #-24]
   16470:	add	x9, x29, #0x20
   16474:	stur	x9, [x29, #-48]
   16478:	add	x9, sp, #0x10
   1647c:	add	x9, x9, #0x80
   16480:	stur	x9, [x29, #-32]
   16484:	sub	x9, x29, #0x80
   16488:	add	x9, x9, #0x30
   1648c:	stur	x9, [x29, #-40]
   16490:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16494:	ldr	x9, [x9, #4016]
   16498:	ldr	x0, [x9]
   1649c:	ldur	x1, [x29, #-16]
   164a0:	ldur	q0, [x29, #-48]
   164a4:	ldur	q1, [x29, #-32]
   164a8:	stur	q1, [x29, #-64]
   164ac:	stur	q0, [x29, #-80]
   164b0:	sub	x2, x29, #0x50
   164b4:	str	x9, [sp, #8]
   164b8:	bl	8210 <vfprintf@plt>
   164bc:	ldr	x9, [sp, #8]
   164c0:	ldr	x1, [x9]
   164c4:	mov	w8, #0xa                   	// #10
   164c8:	str	w0, [sp, #4]
   164cc:	mov	w0, w8
   164d0:	bl	7720 <fputc@plt>
   164d4:	ldr	x28, [sp, #288]
   164d8:	ldp	x29, x30, [sp, #272]
   164dc:	add	sp, sp, #0x130
   164e0:	ret
   164e4:	sub	sp, sp, #0x20
   164e8:	stp	x29, x30, [sp, #16]
   164ec:	add	x29, sp, #0x10
   164f0:	str	x0, [sp, #8]
   164f4:	ldr	x8, [sp, #8]
   164f8:	ldr	x0, [x8, #8]
   164fc:	ldr	x8, [sp, #8]
   16500:	ldr	x1, [x8]
   16504:	bl	17940 <scols_line_link_group@@SMARTCOLS_2.34+0x128>
   16508:	ldr	x8, [sp, #8]
   1650c:	ldr	x9, [sp, #8]
   16510:	str	x8, [x9]
   16514:	ldr	x8, [sp, #8]
   16518:	ldr	x9, [sp, #8]
   1651c:	str	x8, [x9, #8]
   16520:	ldp	x29, x30, [sp, #16]
   16524:	add	sp, sp, #0x20
   16528:	ret
   1652c:	sub	sp, sp, #0x40
   16530:	stp	x29, x30, [sp, #48]
   16534:	add	x29, sp, #0x30
   16538:	stur	x0, [x29, #-8]
   1653c:	ldur	x8, [x29, #-8]
   16540:	cbnz	x8, 16548 <scols_get_library_version@@SMARTCOLS_2.25+0x2460>
   16544:	b	16640 <scols_get_library_version@@SMARTCOLS_2.25+0x2558>
   16548:	ldur	x8, [x29, #-8]
   1654c:	add	x0, x8, #0x10
   16550:	bl	163a8 <scols_get_library_version@@SMARTCOLS_2.25+0x22c0>
   16554:	cmp	w0, #0x0
   16558:	cset	w9, ne  // ne = any
   1655c:	eor	w9, w9, #0x1
   16560:	tbnz	w9, #0, 16568 <scols_get_library_version@@SMARTCOLS_2.25+0x2480>
   16564:	b	16640 <scols_get_library_version@@SMARTCOLS_2.25+0x2558>
   16568:	ldur	x8, [x29, #-8]
   1656c:	ldr	x8, [x8, #16]
   16570:	str	x8, [sp, #24]
   16574:	ldr	x8, [sp, #24]
   16578:	mov	x9, #0xffffffffffffffa0    	// #-96
   1657c:	add	x8, x8, x9
   16580:	str	x8, [sp, #16]
   16584:	ldr	x8, [sp, #16]
   16588:	stur	x8, [x29, #-16]
   1658c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16590:	ldr	x8, [x8, #4024]
   16594:	ldr	w9, [x8]
   16598:	mov	w10, #0x80                  	// #128
   1659c:	and	w9, w10, w9
   165a0:	cbz	w9, 165fc <scols_get_library_version@@SMARTCOLS_2.25+0x2514>
   165a4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   165a8:	ldr	x8, [x8, #4016]
   165ac:	ldr	x0, [x8]
   165b0:	str	x0, [sp, #8]
   165b4:	bl	7880 <getpid@plt>
   165b8:	ldr	x8, [sp, #8]
   165bc:	str	w0, [sp, #4]
   165c0:	mov	x0, x8
   165c4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   165c8:	add	x1, x1, #0x933
   165cc:	ldr	w2, [sp, #4]
   165d0:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   165d4:	add	x3, x3, #0x941
   165d8:	adrp	x4, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   165dc:	add	x4, x4, #0x7cf
   165e0:	bl	8380 <fprintf@plt>
   165e4:	ldur	x8, [x29, #-8]
   165e8:	ldur	x2, [x29, #-16]
   165ec:	mov	x0, x8
   165f0:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   165f4:	add	x1, x1, #0x7d5
   165f8:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   165fc:	ldur	x8, [x29, #-16]
   16600:	add	x0, x8, #0x60
   16604:	bl	164e4 <scols_get_library_version@@SMARTCOLS_2.25+0x23fc>
   16608:	ldur	x8, [x29, #-16]
   1660c:	ldr	x0, [x8, #128]
   16610:	bl	1664c <scols_get_library_version@@SMARTCOLS_2.25+0x2564>
   16614:	ldur	x8, [x29, #-16]
   16618:	ldr	x8, [x8, #128]
   1661c:	ldr	x9, [x8, #8]
   16620:	add	x9, x9, #0x1
   16624:	str	x9, [x8, #8]
   16628:	ldur	x8, [x29, #-16]
   1662c:	mov	x9, xzr
   16630:	str	x9, [x8, #128]
   16634:	ldur	x0, [x29, #-16]
   16638:	bl	7af0 <scols_unref_line@plt>
   1663c:	b	16548 <scols_get_library_version@@SMARTCOLS_2.25+0x2460>
   16640:	ldp	x29, x30, [sp, #48]
   16644:	add	sp, sp, #0x40
   16648:	ret
   1664c:	sub	sp, sp, #0x30
   16650:	stp	x29, x30, [sp, #32]
   16654:	add	x29, sp, #0x20
   16658:	stur	x0, [x29, #-8]
   1665c:	ldur	x8, [x29, #-8]
   16660:	cbz	x8, 16708 <scols_get_library_version@@SMARTCOLS_2.25+0x2620>
   16664:	ldur	x8, [x29, #-8]
   16668:	ldr	w9, [x8]
   1666c:	subs	w9, w9, #0x1
   16670:	str	w9, [x8]
   16674:	cmp	w9, #0x0
   16678:	cset	w9, gt
   1667c:	tbnz	w9, #0, 16708 <scols_get_library_version@@SMARTCOLS_2.25+0x2620>
   16680:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16684:	ldr	x8, [x8, #4024]
   16688:	ldr	w9, [x8]
   1668c:	mov	w10, #0x80                  	// #128
   16690:	and	w9, w10, w9
   16694:	cbz	w9, 166ec <scols_get_library_version@@SMARTCOLS_2.25+0x2604>
   16698:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1669c:	ldr	x8, [x8, #4016]
   166a0:	ldr	x0, [x8]
   166a4:	str	x0, [sp, #16]
   166a8:	bl	7880 <getpid@plt>
   166ac:	ldr	x8, [sp, #16]
   166b0:	str	w0, [sp, #12]
   166b4:	mov	x0, x8
   166b8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   166bc:	add	x1, x1, #0x933
   166c0:	ldr	w2, [sp, #12]
   166c4:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   166c8:	add	x3, x3, #0x941
   166cc:	adrp	x4, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   166d0:	add	x4, x4, #0x7cf
   166d4:	bl	8380 <fprintf@plt>
   166d8:	ldur	x8, [x29, #-8]
   166dc:	mov	x0, x8
   166e0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   166e4:	add	x1, x1, #0x963
   166e8:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   166ec:	ldur	x0, [x29, #-8]
   166f0:	bl	162a0 <scols_get_library_version@@SMARTCOLS_2.25+0x21b8>
   166f4:	ldur	x8, [x29, #-8]
   166f8:	add	x0, x8, #0x30
   166fc:	bl	16714 <scols_get_library_version@@SMARTCOLS_2.25+0x262c>
   16700:	ldur	x0, [x29, #-8]
   16704:	bl	7dd0 <free@plt>
   16708:	ldp	x29, x30, [sp, #32]
   1670c:	add	sp, sp, #0x30
   16710:	ret
   16714:	sub	sp, sp, #0x20
   16718:	stp	x29, x30, [sp, #16]
   1671c:	add	x29, sp, #0x10
   16720:	str	x0, [sp, #8]
   16724:	ldr	x8, [sp, #8]
   16728:	ldr	x0, [x8, #8]
   1672c:	ldr	x8, [sp, #8]
   16730:	ldr	x1, [x8]
   16734:	bl	17940 <scols_line_link_group@@SMARTCOLS_2.34+0x128>
   16738:	ldp	x29, x30, [sp, #16]
   1673c:	add	sp, sp, #0x20
   16740:	ret
   16744:	sub	sp, sp, #0x60
   16748:	stp	x29, x30, [sp, #80]
   1674c:	add	x29, sp, #0x50
   16750:	mov	w8, wzr
   16754:	sub	x9, x29, #0x20
   16758:	stur	x0, [x29, #-8]
   1675c:	mov	x0, x9
   16760:	mov	w1, w8
   16764:	bl	75f0 <scols_reset_iter@plt>
   16768:	ldur	x0, [x29, #-8]
   1676c:	sub	x1, x29, #0x20
   16770:	add	x2, sp, #0x20
   16774:	bl	bb74 <scols_table_remove_columns@@SMARTCOLS_2.25+0x1e0>
   16778:	cbnz	w0, 167d4 <scols_get_library_version@@SMARTCOLS_2.25+0x26ec>
   1677c:	ldr	x8, [sp, #32]
   16780:	add	x0, x8, #0x10
   16784:	bl	163a8 <scols_get_library_version@@SMARTCOLS_2.25+0x22c0>
   16788:	cmp	w0, #0x0
   1678c:	cset	w9, ne  // ne = any
   16790:	eor	w9, w9, #0x1
   16794:	tbnz	w9, #0, 1679c <scols_get_library_version@@SMARTCOLS_2.25+0x26b4>
   16798:	b	167d0 <scols_get_library_version@@SMARTCOLS_2.25+0x26e8>
   1679c:	ldr	x8, [sp, #32]
   167a0:	ldr	x8, [x8, #16]
   167a4:	str	x8, [sp, #16]
   167a8:	ldr	x8, [sp, #16]
   167ac:	mov	x9, #0xffffffffffffffa0    	// #-96
   167b0:	add	x8, x8, x9
   167b4:	str	x8, [sp, #8]
   167b8:	ldr	x8, [sp, #8]
   167bc:	str	x8, [sp, #24]
   167c0:	ldr	x8, [sp, #24]
   167c4:	add	x0, x8, #0x60
   167c8:	bl	164e4 <scols_get_library_version@@SMARTCOLS_2.25+0x23fc>
   167cc:	b	1677c <scols_get_library_version@@SMARTCOLS_2.25+0x2694>
   167d0:	b	16768 <scols_get_library_version@@SMARTCOLS_2.25+0x2680>
   167d4:	sub	x0, x29, #0x20
   167d8:	mov	w8, wzr
   167dc:	mov	w1, w8
   167e0:	bl	75f0 <scols_reset_iter@plt>
   167e4:	ldur	x0, [x29, #-8]
   167e8:	sub	x1, x29, #0x20
   167ec:	add	x2, sp, #0x28
   167f0:	bl	7fa0 <scols_table_next_line@plt>
   167f4:	cbnz	w0, 16820 <scols_get_library_version@@SMARTCOLS_2.25+0x2738>
   167f8:	ldr	x8, [sp, #40]
   167fc:	ldr	x8, [x8, #112]
   16800:	cbnz	x8, 16810 <scols_get_library_version@@SMARTCOLS_2.25+0x2728>
   16804:	ldr	x8, [sp, #40]
   16808:	ldr	x8, [x8, #120]
   1680c:	cbz	x8, 16814 <scols_get_library_version@@SMARTCOLS_2.25+0x272c>
   16810:	b	167e4 <scols_get_library_version@@SMARTCOLS_2.25+0x26fc>
   16814:	ldr	x0, [sp, #40]
   16818:	bl	1682c <scols_get_library_version@@SMARTCOLS_2.25+0x2744>
   1681c:	b	167e4 <scols_get_library_version@@SMARTCOLS_2.25+0x26fc>
   16820:	ldp	x29, x30, [sp, #80]
   16824:	add	sp, sp, #0x60
   16828:	ret
   1682c:	sub	sp, sp, #0x80
   16830:	stp	x29, x30, [sp, #112]
   16834:	add	x29, sp, #0x70
   16838:	stur	x0, [x29, #-8]
   1683c:	ldur	x8, [x29, #-8]
   16840:	ldr	x8, [x8, #128]
   16844:	cbz	x8, 16934 <scols_get_library_version@@SMARTCOLS_2.25+0x284c>
   16848:	ldur	x8, [x29, #-8]
   1684c:	add	x8, x8, #0x60
   16850:	ldur	x9, [x29, #-8]
   16854:	str	x8, [x9, #96]
   16858:	ldur	x8, [x29, #-8]
   1685c:	add	x8, x8, #0x60
   16860:	ldur	x9, [x29, #-8]
   16864:	str	x8, [x9, #104]
   16868:	ldur	x8, [x29, #-8]
   1686c:	add	x0, x8, #0x60
   16870:	ldur	x8, [x29, #-8]
   16874:	ldr	x8, [x8, #128]
   16878:	add	x1, x8, #0x10
   1687c:	bl	176f4 <scols_table_group_lines@@SMARTCOLS_2.34+0x33c>
   16880:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16884:	ldr	x8, [x8, #4024]
   16888:	ldr	w9, [x8]
   1688c:	mov	w10, #0x80                  	// #128
   16890:	and	w9, w10, w9
   16894:	cbz	w9, 16934 <scols_get_library_version@@SMARTCOLS_2.25+0x284c>
   16898:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1689c:	ldr	x8, [x8, #4016]
   168a0:	ldr	x0, [x8]
   168a4:	stur	x0, [x29, #-48]
   168a8:	bl	7880 <getpid@plt>
   168ac:	ldur	x8, [x29, #-48]
   168b0:	stur	w0, [x29, #-52]
   168b4:	mov	x0, x8
   168b8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   168bc:	add	x1, x1, #0x933
   168c0:	ldur	w2, [x29, #-52]
   168c4:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   168c8:	add	x3, x3, #0x941
   168cc:	adrp	x4, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   168d0:	add	x4, x4, #0x7cf
   168d4:	bl	8380 <fprintf@plt>
   168d8:	ldur	x8, [x29, #-8]
   168dc:	ldr	x8, [x8, #128]
   168e0:	ldur	x2, [x29, #-8]
   168e4:	ldur	x9, [x29, #-8]
   168e8:	ldr	x9, [x9, #128]
   168ec:	ldr	x3, [x9, #8]
   168f0:	ldur	x9, [x29, #-8]
   168f4:	ldr	x9, [x9, #128]
   168f8:	add	x9, x9, #0x10
   168fc:	mov	x0, x9
   16900:	str	x8, [sp, #48]
   16904:	str	x2, [sp, #40]
   16908:	str	x3, [sp, #32]
   1690c:	bl	1796c <scols_line_link_group@@SMARTCOLS_2.34+0x154>
   16910:	ldr	x8, [sp, #48]
   16914:	str	x0, [sp, #24]
   16918:	mov	x0, x8
   1691c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   16920:	add	x1, x1, #0x8fd
   16924:	ldr	x2, [sp, #40]
   16928:	ldr	x3, [sp, #32]
   1692c:	ldr	x4, [sp, #24]
   16930:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   16934:	sub	x0, x29, #0x20
   16938:	mov	w8, wzr
   1693c:	mov	w1, w8
   16940:	bl	75f0 <scols_reset_iter@plt>
   16944:	ldur	x0, [x29, #-8]
   16948:	sub	x1, x29, #0x20
   1694c:	sub	x2, x29, #0x28
   16950:	bl	83d0 <scols_line_next_child@plt>
   16954:	cbnz	w0, 16964 <scols_get_library_version@@SMARTCOLS_2.25+0x287c>
   16958:	ldur	x0, [x29, #-40]
   1695c:	bl	1682c <scols_get_library_version@@SMARTCOLS_2.25+0x2744>
   16960:	b	16944 <scols_get_library_version@@SMARTCOLS_2.25+0x285c>
   16964:	ldur	x8, [x29, #-8]
   16968:	ldr	x8, [x8, #128]
   1696c:	cbz	x8, 16a48 <scols_get_library_version@@SMARTCOLS_2.25+0x2960>
   16970:	ldur	x0, [x29, #-8]
   16974:	bl	179bc <scols_line_link_group@@SMARTCOLS_2.34+0x1a4>
   16978:	cbz	w0, 16a48 <scols_get_library_version@@SMARTCOLS_2.25+0x2960>
   1697c:	ldur	x8, [x29, #-8]
   16980:	ldr	x8, [x8, #128]
   16984:	ldr	x8, [x8, #8]
   16988:	ldur	x9, [x29, #-8]
   1698c:	ldr	x9, [x9, #128]
   16990:	add	x0, x9, #0x10
   16994:	str	x8, [sp, #16]
   16998:	bl	1796c <scols_line_link_group@@SMARTCOLS_2.34+0x154>
   1699c:	ldr	x8, [sp, #16]
   169a0:	cmp	x8, x0
   169a4:	b.ne	16a48 <scols_get_library_version@@SMARTCOLS_2.25+0x2960>  // b.any
   169a8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   169ac:	ldr	x8, [x8, #4024]
   169b0:	ldr	w9, [x8]
   169b4:	mov	w10, #0x80                  	// #128
   169b8:	and	w9, w10, w9
   169bc:	cbz	w9, 16a18 <scols_get_library_version@@SMARTCOLS_2.25+0x2930>
   169c0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   169c4:	ldr	x8, [x8, #4016]
   169c8:	ldr	x0, [x8]
   169cc:	str	x0, [sp, #8]
   169d0:	bl	7880 <getpid@plt>
   169d4:	ldr	x8, [sp, #8]
   169d8:	str	w0, [sp, #4]
   169dc:	mov	x0, x8
   169e0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   169e4:	add	x1, x1, #0x933
   169e8:	ldr	w2, [sp, #4]
   169ec:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   169f0:	add	x3, x3, #0x941
   169f4:	adrp	x4, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   169f8:	add	x4, x4, #0x7cf
   169fc:	bl	8380 <fprintf@plt>
   16a00:	ldur	x8, [x29, #-8]
   16a04:	ldr	x8, [x8, #128]
   16a08:	mov	x0, x8
   16a0c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   16a10:	add	x1, x1, #0x91d
   16a14:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   16a18:	sub	x0, x29, #0x20
   16a1c:	mov	w8, wzr
   16a20:	mov	w1, w8
   16a24:	bl	75f0 <scols_reset_iter@plt>
   16a28:	ldur	x0, [x29, #-8]
   16a2c:	sub	x1, x29, #0x20
   16a30:	sub	x2, x29, #0x28
   16a34:	bl	aba8 <scols_line_next_child@@SMARTCOLS_2.25+0x12c>
   16a38:	cbnz	w0, 16a48 <scols_get_library_version@@SMARTCOLS_2.25+0x2960>
   16a3c:	ldur	x0, [x29, #-40]
   16a40:	bl	1682c <scols_get_library_version@@SMARTCOLS_2.25+0x2744>
   16a44:	b	16a28 <scols_get_library_version@@SMARTCOLS_2.25+0x2940>
   16a48:	ldp	x29, x30, [sp, #112]
   16a4c:	add	sp, sp, #0x80
   16a50:	ret
   16a54:	sub	sp, sp, #0x50
   16a58:	stp	x29, x30, [sp, #64]
   16a5c:	add	x29, sp, #0x40
   16a60:	stur	x0, [x29, #-8]
   16a64:	stur	x1, [x29, #-16]
   16a68:	stur	wzr, [x29, #-20]
   16a6c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16a70:	ldr	x8, [x8, #4024]
   16a74:	ldr	w9, [x8]
   16a78:	mov	w10, #0x8                   	// #8
   16a7c:	and	w9, w10, w9
   16a80:	cbz	w9, 16ae8 <scols_get_library_version@@SMARTCOLS_2.25+0x2a00>
   16a84:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16a88:	ldr	x8, [x8, #4016]
   16a8c:	ldr	x0, [x8]
   16a90:	str	x0, [sp, #32]
   16a94:	bl	7880 <getpid@plt>
   16a98:	ldr	x8, [sp, #32]
   16a9c:	str	w0, [sp, #28]
   16aa0:	mov	x0, x8
   16aa4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16aa8:	add	x1, x1, #0x933
   16aac:	ldr	w2, [sp, #28]
   16ab0:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16ab4:	add	x3, x3, #0x941
   16ab8:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16abc:	add	x4, x4, #0x989
   16ac0:	bl	8380 <fprintf@plt>
   16ac4:	ldur	x8, [x29, #-16]
   16ac8:	ldur	x9, [x29, #-16]
   16acc:	ldr	x2, [x9, #128]
   16ad0:	ldur	x9, [x29, #-16]
   16ad4:	ldr	x3, [x9, #120]
   16ad8:	mov	x0, x8
   16adc:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   16ae0:	add	x1, x1, #0x7e8
   16ae4:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   16ae8:	ldur	x0, [x29, #-8]
   16aec:	ldur	x1, [x29, #-16]
   16af0:	bl	16bb0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac8>
   16af4:	stur	w0, [x29, #-20]
   16af8:	ldur	w8, [x29, #-20]
   16afc:	cbnz	w8, 16ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ab8>
   16b00:	ldur	x8, [x29, #-16]
   16b04:	ldr	x8, [x8, #128]
   16b08:	cbz	x8, 16ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ab8>
   16b0c:	ldur	x8, [x29, #-16]
   16b10:	ldr	x8, [x8, #128]
   16b14:	ldr	w9, [x8, #64]
   16b18:	cbnz	w9, 16ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ab8>
   16b1c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16b20:	ldr	x8, [x8, #4024]
   16b24:	ldr	w9, [x8]
   16b28:	mov	w10, #0x8                   	// #8
   16b2c:	and	w9, w10, w9
   16b30:	cbz	w9, 16b88 <scols_get_library_version@@SMARTCOLS_2.25+0x2aa0>
   16b34:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16b38:	ldr	x8, [x8, #4016]
   16b3c:	ldr	x0, [x8]
   16b40:	str	x0, [sp, #16]
   16b44:	bl	7880 <getpid@plt>
   16b48:	ldr	x8, [sp, #16]
   16b4c:	str	w0, [sp, #12]
   16b50:	mov	x0, x8
   16b54:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16b58:	add	x1, x1, #0x933
   16b5c:	ldr	w2, [sp, #12]
   16b60:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16b64:	add	x3, x3, #0x941
   16b68:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16b6c:	add	x4, x4, #0x989
   16b70:	bl	8380 <fprintf@plt>
   16b74:	ldur	x8, [x29, #-16]
   16b78:	mov	x0, x8
   16b7c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   16b80:	add	x1, x1, #0x819
   16b84:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   16b88:	ldur	x0, [x29, #-8]
   16b8c:	ldur	x1, [x29, #-16]
   16b90:	ldur	x8, [x29, #-16]
   16b94:	ldr	x2, [x8, #128]
   16b98:	bl	16d48 <scols_get_library_version@@SMARTCOLS_2.25+0x2c60>
   16b9c:	stur	w0, [x29, #-20]
   16ba0:	ldur	w0, [x29, #-20]
   16ba4:	ldp	x29, x30, [sp, #64]
   16ba8:	add	sp, sp, #0x50
   16bac:	ret
   16bb0:	sub	sp, sp, #0x60
   16bb4:	stp	x29, x30, [sp, #80]
   16bb8:	add	x29, sp, #0x50
   16bbc:	mov	x8, xzr
   16bc0:	stur	x0, [x29, #-8]
   16bc4:	stur	x1, [x29, #-16]
   16bc8:	stur	wzr, [x29, #-20]
   16bcc:	str	x8, [sp, #40]
   16bd0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16bd4:	ldr	x8, [x8, #4024]
   16bd8:	ldr	w9, [x8]
   16bdc:	mov	w10, #0x8                   	// #8
   16be0:	and	w9, w10, w9
   16be4:	cbz	w9, 16c3c <scols_get_library_version@@SMARTCOLS_2.25+0x2b54>
   16be8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16bec:	ldr	x8, [x8, #4016]
   16bf0:	ldr	x0, [x8]
   16bf4:	str	x0, [sp, #24]
   16bf8:	bl	7880 <getpid@plt>
   16bfc:	ldr	x8, [sp, #24]
   16c00:	str	w0, [sp, #20]
   16c04:	mov	x0, x8
   16c08:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16c0c:	add	x1, x1, #0x933
   16c10:	ldr	w2, [sp, #20]
   16c14:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16c18:	add	x3, x3, #0x941
   16c1c:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16c20:	add	x4, x4, #0x989
   16c24:	bl	8380 <fprintf@plt>
   16c28:	ldur	x8, [x29, #-16]
   16c2c:	mov	x0, x8
   16c30:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   16c34:	add	x1, x1, #0x92b
   16c38:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   16c3c:	stur	xzr, [x29, #-32]
   16c40:	ldur	x8, [x29, #-32]
   16c44:	ldur	x9, [x29, #-8]
   16c48:	ldr	x9, [x9, #152]
   16c4c:	cmp	x8, x9
   16c50:	b.cs	16cc8 <scols_get_library_version@@SMARTCOLS_2.25+0x2be0>  // b.hs, b.nlast
   16c54:	ldur	x8, [x29, #-8]
   16c58:	ldr	x8, [x8, #144]
   16c5c:	ldur	x9, [x29, #-32]
   16c60:	mov	x10, #0x8                   	// #8
   16c64:	mul	x9, x10, x9
   16c68:	add	x8, x8, x9
   16c6c:	ldr	x8, [x8]
   16c70:	str	x8, [sp, #32]
   16c74:	ldr	x8, [sp, #32]
   16c78:	cbz	x8, 16c8c <scols_get_library_version@@SMARTCOLS_2.25+0x2ba4>
   16c7c:	ldr	x8, [sp, #40]
   16c80:	ldr	x9, [sp, #32]
   16c84:	cmp	x8, x9
   16c88:	b.ne	16c90 <scols_get_library_version@@SMARTCOLS_2.25+0x2ba8>  // b.any
   16c8c:	b	16cb8 <scols_get_library_version@@SMARTCOLS_2.25+0x2bd0>
   16c90:	ldr	x8, [sp, #32]
   16c94:	str	x8, [sp, #40]
   16c98:	ldur	x0, [x29, #-8]
   16c9c:	ldur	x1, [x29, #-16]
   16ca0:	ldr	x2, [sp, #32]
   16ca4:	bl	16d48 <scols_get_library_version@@SMARTCOLS_2.25+0x2c60>
   16ca8:	stur	w0, [x29, #-20]
   16cac:	ldur	w9, [x29, #-20]
   16cb0:	cbz	w9, 16cb8 <scols_get_library_version@@SMARTCOLS_2.25+0x2bd0>
   16cb4:	b	16cc8 <scols_get_library_version@@SMARTCOLS_2.25+0x2be0>
   16cb8:	ldur	x8, [x29, #-32]
   16cbc:	add	x8, x8, #0x1
   16cc0:	stur	x8, [x29, #-32]
   16cc4:	b	16c40 <scols_get_library_version@@SMARTCOLS_2.25+0x2b58>
   16cc8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16ccc:	ldr	x8, [x8, #4024]
   16cd0:	ldr	w9, [x8]
   16cd4:	mov	w10, #0x8                   	// #8
   16cd8:	and	w9, w10, w9
   16cdc:	cbz	w9, 16d38 <scols_get_library_version@@SMARTCOLS_2.25+0x2c50>
   16ce0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16ce4:	ldr	x8, [x8, #4016]
   16ce8:	ldr	x0, [x8]
   16cec:	str	x0, [sp, #8]
   16cf0:	bl	7880 <getpid@plt>
   16cf4:	ldr	x8, [sp, #8]
   16cf8:	str	w0, [sp, #4]
   16cfc:	mov	x0, x8
   16d00:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16d04:	add	x1, x1, #0x933
   16d08:	ldr	w2, [sp, #4]
   16d0c:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16d10:	add	x3, x3, #0x941
   16d14:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16d18:	add	x4, x4, #0x989
   16d1c:	bl	8380 <fprintf@plt>
   16d20:	ldur	x8, [x29, #-16]
   16d24:	ldur	w2, [x29, #-20]
   16d28:	mov	x0, x8
   16d2c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   16d30:	add	x1, x1, #0x947
   16d34:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   16d38:	ldur	w0, [x29, #-20]
   16d3c:	ldp	x29, x30, [sp, #80]
   16d40:	add	sp, sp, #0x60
   16d44:	ret
   16d48:	sub	sp, sp, #0x100
   16d4c:	stp	x29, x30, [sp, #240]
   16d50:	add	x29, sp, #0xf0
   16d54:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16d58:	ldr	x8, [x8, #4024]
   16d5c:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   16d60:	ldr	x9, [x9, #4016]
   16d64:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16d68:	add	x10, x10, #0x933
   16d6c:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16d70:	add	x11, x11, #0x941
   16d74:	adrp	x12, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   16d78:	add	x12, x12, #0x989
   16d7c:	stur	x0, [x29, #-16]
   16d80:	stur	x1, [x29, #-24]
   16d84:	stur	x2, [x29, #-32]
   16d88:	stur	x8, [x29, #-56]
   16d8c:	stur	x9, [x29, #-64]
   16d90:	stur	x10, [x29, #-72]
   16d94:	stur	x11, [x29, #-80]
   16d98:	stur	x12, [x29, #-88]
   16d9c:	ldur	x8, [x29, #-56]
   16da0:	ldr	w9, [x8]
   16da4:	mov	w10, #0x8                   	// #8
   16da8:	and	w9, w10, w9
   16dac:	cbz	w9, 16e00 <scols_get_library_version@@SMARTCOLS_2.25+0x2d18>
   16db0:	ldur	x8, [x29, #-64]
   16db4:	ldr	x0, [x8]
   16db8:	stur	x0, [x29, #-96]
   16dbc:	bl	7880 <getpid@plt>
   16dc0:	ldur	x8, [x29, #-96]
   16dc4:	stur	w0, [x29, #-100]
   16dc8:	mov	x0, x8
   16dcc:	ldur	x1, [x29, #-72]
   16dd0:	ldur	w2, [x29, #-100]
   16dd4:	ldur	x3, [x29, #-80]
   16dd8:	ldur	x4, [x29, #-88]
   16ddc:	bl	8380 <fprintf@plt>
   16de0:	ldur	x8, [x29, #-24]
   16de4:	ldur	x2, [x29, #-32]
   16de8:	ldur	x9, [x29, #-16]
   16dec:	ldr	x3, [x9, #152]
   16df0:	mov	x0, x8
   16df4:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   16df8:	add	x1, x1, #0x96b
   16dfc:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   16e00:	ldur	x0, [x29, #-32]
   16e04:	ldur	x1, [x29, #-24]
   16e08:	bl	17a40 <scols_line_link_group@@SMARTCOLS_2.34+0x228>
   16e0c:	stur	w0, [x29, #-44]
   16e10:	ldur	x8, [x29, #-56]
   16e14:	ldr	w9, [x8]
   16e18:	mov	w10, #0x8                   	// #8
   16e1c:	and	w9, w10, w9
   16e20:	cbz	w9, 16e9c <scols_get_library_version@@SMARTCOLS_2.25+0x2db4>
   16e24:	ldur	x8, [x29, #-64]
   16e28:	ldr	x0, [x8]
   16e2c:	stur	x0, [x29, #-112]
   16e30:	bl	7880 <getpid@plt>
   16e34:	ldur	x8, [x29, #-112]
   16e38:	stur	w0, [x29, #-116]
   16e3c:	mov	x0, x8
   16e40:	ldur	x1, [x29, #-72]
   16e44:	ldur	w2, [x29, #-116]
   16e48:	ldur	x3, [x29, #-80]
   16e4c:	ldur	x4, [x29, #-88]
   16e50:	bl	8380 <fprintf@plt>
   16e54:	ldur	x8, [x29, #-24]
   16e58:	ldur	x9, [x29, #-32]
   16e5c:	ldr	w10, [x9, #64]
   16e60:	mov	w0, w10
   16e64:	str	x8, [sp, #112]
   16e68:	bl	17c1c <scols_line_link_group@@SMARTCOLS_2.34+0x404>
   16e6c:	ldur	w10, [x29, #-44]
   16e70:	str	x0, [sp, #104]
   16e74:	mov	w0, w10
   16e78:	bl	17c1c <scols_line_link_group@@SMARTCOLS_2.34+0x404>
   16e7c:	ldr	x8, [sp, #112]
   16e80:	str	x0, [sp, #96]
   16e84:	mov	x0, x8
   16e88:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   16e8c:	add	x1, x1, #0x999
   16e90:	ldr	x2, [sp, #104]
   16e94:	ldr	x3, [sp, #96]
   16e98:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   16e9c:	ldur	w8, [x29, #-44]
   16ea0:	cmp	w8, #0x1
   16ea4:	b.ne	16f30 <scols_get_library_version@@SMARTCOLS_2.25+0x2e48>  // b.any
   16ea8:	ldur	x8, [x29, #-32]
   16eac:	ldr	w9, [x8, #64]
   16eb0:	cbz	w9, 16f30 <scols_get_library_version@@SMARTCOLS_2.25+0x2e48>
   16eb4:	ldur	x8, [x29, #-56]
   16eb8:	ldr	w9, [x8]
   16ebc:	mov	w10, #0x8                   	// #8
   16ec0:	and	w9, w10, w9
   16ec4:	cbz	w9, 16f2c <scols_get_library_version@@SMARTCOLS_2.25+0x2e44>
   16ec8:	ldur	x8, [x29, #-64]
   16ecc:	ldr	x0, [x8]
   16ed0:	str	x0, [sp, #88]
   16ed4:	bl	7880 <getpid@plt>
   16ed8:	ldr	x8, [sp, #88]
   16edc:	str	w0, [sp, #84]
   16ee0:	mov	x0, x8
   16ee4:	ldur	x1, [x29, #-72]
   16ee8:	ldr	w2, [sp, #84]
   16eec:	ldur	x3, [x29, #-80]
   16ef0:	ldur	x4, [x29, #-88]
   16ef4:	bl	8380 <fprintf@plt>
   16ef8:	ldur	x8, [x29, #-24]
   16efc:	ldur	x9, [x29, #-32]
   16f00:	ldr	w10, [x9, #64]
   16f04:	mov	w0, w10
   16f08:	str	x8, [sp, #72]
   16f0c:	bl	17c1c <scols_line_link_group@@SMARTCOLS_2.34+0x404>
   16f10:	ldr	x8, [sp, #72]
   16f14:	str	x0, [sp, #64]
   16f18:	mov	x0, x8
   16f1c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   16f20:	add	x1, x1, #0x9ad
   16f24:	ldr	x2, [sp, #64]
   16f28:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   16f2c:	bl	7c60 <abort@plt>
   16f30:	ldur	w8, [x29, #-44]
   16f34:	cbz	w8, 16fc4 <scols_get_library_version@@SMARTCOLS_2.25+0x2edc>
   16f38:	ldur	x8, [x29, #-32]
   16f3c:	ldr	w9, [x8, #64]
   16f40:	cmp	w9, #0x5
   16f44:	b.ne	16fc4 <scols_get_library_version@@SMARTCOLS_2.25+0x2edc>  // b.any
   16f48:	ldur	x8, [x29, #-56]
   16f4c:	ldr	w9, [x8]
   16f50:	mov	w10, #0x8                   	// #8
   16f54:	and	w9, w10, w9
   16f58:	cbz	w9, 16fc0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ed8>
   16f5c:	ldur	x8, [x29, #-64]
   16f60:	ldr	x0, [x8]
   16f64:	str	x0, [sp, #56]
   16f68:	bl	7880 <getpid@plt>
   16f6c:	ldr	x8, [sp, #56]
   16f70:	str	w0, [sp, #52]
   16f74:	mov	x0, x8
   16f78:	ldur	x1, [x29, #-72]
   16f7c:	ldr	w2, [sp, #52]
   16f80:	ldur	x3, [x29, #-80]
   16f84:	ldur	x4, [x29, #-88]
   16f88:	bl	8380 <fprintf@plt>
   16f8c:	ldur	x8, [x29, #-24]
   16f90:	ldur	x9, [x29, #-32]
   16f94:	ldr	w10, [x9, #64]
   16f98:	mov	w0, w10
   16f9c:	str	x8, [sp, #40]
   16fa0:	bl	17c1c <scols_line_link_group@@SMARTCOLS_2.34+0x404>
   16fa4:	ldr	x8, [sp, #40]
   16fa8:	str	x0, [sp, #32]
   16fac:	mov	x0, x8
   16fb0:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   16fb4:	add	x1, x1, #0x9cd
   16fb8:	ldr	x2, [sp, #32]
   16fbc:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   16fc0:	bl	7c60 <abort@plt>
   16fc4:	ldur	x8, [x29, #-32]
   16fc8:	ldr	w9, [x8, #64]
   16fcc:	cmp	w9, #0x3
   16fd0:	b.ne	1705c <scols_get_library_version@@SMARTCOLS_2.25+0x2f74>  // b.any
   16fd4:	ldur	w8, [x29, #-44]
   16fd8:	cmp	w8, #0x5
   16fdc:	b.eq	1705c <scols_get_library_version@@SMARTCOLS_2.25+0x2f74>  // b.none
   16fe0:	ldur	w8, [x29, #-44]
   16fe4:	cmp	w8, #0x7
   16fe8:	b.eq	1705c <scols_get_library_version@@SMARTCOLS_2.25+0x2f74>  // b.none
   16fec:	ldur	w8, [x29, #-44]
   16ff0:	cmp	w8, #0x4
   16ff4:	b.eq	1705c <scols_get_library_version@@SMARTCOLS_2.25+0x2f74>  // b.none
   16ff8:	ldur	w8, [x29, #-44]
   16ffc:	cbz	w8, 1705c <scols_get_library_version@@SMARTCOLS_2.25+0x2f74>
   17000:	ldur	x8, [x29, #-56]
   17004:	ldr	w9, [x8]
   17008:	mov	w10, #0x8                   	// #8
   1700c:	and	w9, w10, w9
   17010:	cbz	w9, 17058 <scols_get_library_version@@SMARTCOLS_2.25+0x2f70>
   17014:	ldur	x8, [x29, #-64]
   17018:	ldr	x0, [x8]
   1701c:	str	x0, [sp, #24]
   17020:	bl	7880 <getpid@plt>
   17024:	ldr	x8, [sp, #24]
   17028:	str	w0, [sp, #20]
   1702c:	mov	x0, x8
   17030:	ldur	x1, [x29, #-72]
   17034:	ldr	w2, [sp, #20]
   17038:	ldur	x3, [x29, #-80]
   1703c:	ldur	x4, [x29, #-88]
   17040:	bl	8380 <fprintf@plt>
   17044:	ldur	x8, [x29, #-24]
   17048:	mov	x0, x8
   1704c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   17050:	add	x1, x1, #0x9ea
   17054:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   17058:	bl	7c60 <abort@plt>
   1705c:	ldur	x8, [x29, #-32]
   17060:	ldr	w9, [x8, #64]
   17064:	cbnz	w9, 17078 <scols_get_library_version@@SMARTCOLS_2.25+0x2f90>
   17068:	ldur	w8, [x29, #-44]
   1706c:	cbnz	w8, 17078 <scols_get_library_version@@SMARTCOLS_2.25+0x2f90>
   17070:	stur	wzr, [x29, #-4]
   17074:	b	1713c <scols_get_library_version@@SMARTCOLS_2.25+0x3054>
   17078:	ldur	x8, [x29, #-16]
   1707c:	ldr	x8, [x8, #144]
   17080:	cbz	x8, 17090 <scols_get_library_version@@SMARTCOLS_2.25+0x2fa8>
   17084:	ldur	x8, [x29, #-32]
   17088:	ldr	w9, [x8, #64]
   1708c:	cbnz	w9, 170ac <scols_get_library_version@@SMARTCOLS_2.25+0x2fc4>
   17090:	ldur	x0, [x29, #-16]
   17094:	mov	w8, #0x1                   	// #1
   17098:	mov	w1, w8
   1709c:	mov	w2, w8
   170a0:	bl	17cb8 <scols_line_link_group@@SMARTCOLS_2.34+0x4a0>
   170a4:	stur	x0, [x29, #-40]
   170a8:	b	170bc <scols_get_library_version@@SMARTCOLS_2.25+0x2fd4>
   170ac:	ldur	x0, [x29, #-16]
   170b0:	ldur	x1, [x29, #-32]
   170b4:	bl	18028 <scols_line_link_group@@SMARTCOLS_2.34+0x810>
   170b8:	stur	x0, [x29, #-40]
   170bc:	ldur	x8, [x29, #-40]
   170c0:	cbnz	x8, 17128 <scols_get_library_version@@SMARTCOLS_2.25+0x3040>
   170c4:	ldur	x8, [x29, #-56]
   170c8:	ldr	w9, [x8]
   170cc:	mov	w10, #0x8                   	// #8
   170d0:	and	w9, w10, w9
   170d4:	cbz	w9, 1711c <scols_get_library_version@@SMARTCOLS_2.25+0x3034>
   170d8:	ldur	x8, [x29, #-64]
   170dc:	ldr	x0, [x8]
   170e0:	str	x0, [sp, #8]
   170e4:	bl	7880 <getpid@plt>
   170e8:	ldr	x8, [sp, #8]
   170ec:	str	w0, [sp, #4]
   170f0:	mov	x0, x8
   170f4:	ldur	x1, [x29, #-72]
   170f8:	ldr	w2, [sp, #4]
   170fc:	ldur	x3, [x29, #-80]
   17100:	ldur	x4, [x29, #-88]
   17104:	bl	8380 <fprintf@plt>
   17108:	ldur	x8, [x29, #-24]
   1710c:	mov	x0, x8
   17110:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   17114:	add	x1, x1, #0xa0a
   17118:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   1711c:	mov	w8, #0xfffffff4            	// #-12
   17120:	stur	w8, [x29, #-4]
   17124:	b	1713c <scols_get_library_version@@SMARTCOLS_2.25+0x3054>
   17128:	ldur	x0, [x29, #-40]
   1712c:	ldur	w1, [x29, #-44]
   17130:	ldur	x2, [x29, #-32]
   17134:	bl	180b8 <scols_line_link_group@@SMARTCOLS_2.34+0x8a0>
   17138:	stur	wzr, [x29, #-4]
   1713c:	ldur	w0, [x29, #-4]
   17140:	ldp	x29, x30, [sp, #240]
   17144:	add	sp, sp, #0x100
   17148:	ret
   1714c:	sub	sp, sp, #0x90
   17150:	stp	x29, x30, [sp, #128]
   17154:	add	x29, sp, #0x80
   17158:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1715c:	ldr	x8, [x8, #4024]
   17160:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   17164:	ldr	x9, [x9, #4016]
   17168:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1716c:	add	x10, x10, #0x933
   17170:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   17174:	add	x11, x11, #0x941
   17178:	stur	x0, [x29, #-8]
   1717c:	stur	x8, [x29, #-48]
   17180:	stur	x9, [x29, #-56]
   17184:	str	x10, [sp, #64]
   17188:	str	x11, [sp, #56]
   1718c:	ldur	x8, [x29, #-48]
   17190:	ldr	w9, [x8]
   17194:	mov	w10, #0x10                  	// #16
   17198:	and	w9, w10, w9
   1719c:	cbz	w9, 171e8 <scols_get_library_version@@SMARTCOLS_2.25+0x3100>
   171a0:	ldur	x8, [x29, #-56]
   171a4:	ldr	x0, [x8]
   171a8:	str	x0, [sp, #48]
   171ac:	bl	7880 <getpid@plt>
   171b0:	ldr	x8, [sp, #48]
   171b4:	str	w0, [sp, #44]
   171b8:	mov	x0, x8
   171bc:	ldr	x1, [sp, #64]
   171c0:	ldr	w2, [sp, #44]
   171c4:	ldr	x3, [sp, #56]
   171c8:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   171cc:	add	x4, x4, #0x9de
   171d0:	bl	8380 <fprintf@plt>
   171d4:	ldur	x8, [x29, #-8]
   171d8:	mov	x0, x8
   171dc:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   171e0:	add	x1, x1, #0x830
   171e4:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   171e8:	sub	x0, x29, #0x20
   171ec:	mov	w8, wzr
   171f0:	mov	w1, w8
   171f4:	bl	75f0 <scols_reset_iter@plt>
   171f8:	ldur	x0, [x29, #-8]
   171fc:	sub	x1, x29, #0x20
   17200:	sub	x2, x29, #0x28
   17204:	bl	bb74 <scols_table_remove_columns@@SMARTCOLS_2.25+0x1e0>
   17208:	cbnz	w0, 17274 <scols_get_library_version@@SMARTCOLS_2.25+0x318c>
   1720c:	ldur	x8, [x29, #-48]
   17210:	ldr	w9, [x8]
   17214:	mov	w10, #0x80                  	// #128
   17218:	and	w9, w10, w9
   1721c:	cbz	w9, 17268 <scols_get_library_version@@SMARTCOLS_2.25+0x3180>
   17220:	ldur	x8, [x29, #-56]
   17224:	ldr	x0, [x8]
   17228:	str	x0, [sp, #32]
   1722c:	bl	7880 <getpid@plt>
   17230:	ldr	x8, [sp, #32]
   17234:	str	w0, [sp, #28]
   17238:	mov	x0, x8
   1723c:	ldr	x1, [sp, #64]
   17240:	ldr	w2, [sp, #28]
   17244:	ldr	x3, [sp, #56]
   17248:	adrp	x4, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1724c:	add	x4, x4, #0x7cf
   17250:	bl	8380 <fprintf@plt>
   17254:	ldur	x8, [x29, #-40]
   17258:	mov	x0, x8
   1725c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   17260:	add	x1, x1, #0x844
   17264:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   17268:	ldur	x8, [x29, #-40]
   1726c:	str	wzr, [x8, #64]
   17270:	b	171f8 <scols_get_library_version@@SMARTCOLS_2.25+0x3110>
   17274:	ldur	x8, [x29, #-8]
   17278:	ldr	x8, [x8, #144]
   1727c:	cbz	x8, 17300 <scols_get_library_version@@SMARTCOLS_2.25+0x3218>
   17280:	ldur	x8, [x29, #-48]
   17284:	ldr	w9, [x8]
   17288:	mov	w10, #0x10                  	// #16
   1728c:	and	w9, w10, w9
   17290:	cbz	w9, 172dc <scols_get_library_version@@SMARTCOLS_2.25+0x31f4>
   17294:	ldur	x8, [x29, #-56]
   17298:	ldr	x0, [x8]
   1729c:	str	x0, [sp, #16]
   172a0:	bl	7880 <getpid@plt>
   172a4:	ldr	x8, [sp, #16]
   172a8:	str	w0, [sp, #12]
   172ac:	mov	x0, x8
   172b0:	ldr	x1, [sp, #64]
   172b4:	ldr	w2, [sp, #12]
   172b8:	ldr	x3, [sp, #56]
   172bc:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   172c0:	add	x4, x4, #0x9de
   172c4:	bl	8380 <fprintf@plt>
   172c8:	ldur	x8, [x29, #-8]
   172cc:	mov	x0, x8
   172d0:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   172d4:	add	x1, x1, #0x853
   172d8:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   172dc:	ldur	x8, [x29, #-8]
   172e0:	ldr	x0, [x8, #144]
   172e4:	ldur	x8, [x29, #-8]
   172e8:	ldr	x8, [x8, #152]
   172ec:	mov	x9, #0x8                   	// #8
   172f0:	mul	x2, x8, x9
   172f4:	mov	w10, wzr
   172f8:	mov	w1, w10
   172fc:	bl	7a40 <memset@plt>
   17300:	ldur	x8, [x29, #-8]
   17304:	str	xzr, [x8, #160]
   17308:	ldp	x29, x30, [sp, #128]
   1730c:	add	sp, sp, #0x90
   17310:	ret
   17314:	sub	sp, sp, #0x20
   17318:	str	x0, [sp, #16]
   1731c:	ldr	x8, [sp, #16]
   17320:	ldr	x8, [x8, #152]
   17324:	str	x8, [sp, #8]
   17328:	ldr	x8, [sp, #8]
   1732c:	cmp	x8, #0x0
   17330:	cset	w9, ls  // ls = plast
   17334:	tbnz	w9, #0, 173a4 <scols_get_library_version@@SMARTCOLS_2.25+0x32bc>
   17338:	ldr	x8, [sp, #16]
   1733c:	ldr	x8, [x8, #144]
   17340:	ldr	x9, [sp, #8]
   17344:	subs	x9, x9, #0x1
   17348:	mov	x10, #0x8                   	// #8
   1734c:	mul	x9, x10, x9
   17350:	add	x8, x8, x9
   17354:	ldr	x8, [x8]
   17358:	str	x8, [sp]
   1735c:	ldr	x8, [sp]
   17360:	cbnz	x8, 17368 <scols_get_library_version@@SMARTCOLS_2.25+0x3280>
   17364:	b	17394 <scols_get_library_version@@SMARTCOLS_2.25+0x32ac>
   17368:	ldr	x8, [sp]
   1736c:	ldr	w9, [x8, #64]
   17370:	cmp	w9, #0x7
   17374:	b.eq	17388 <scols_get_library_version@@SMARTCOLS_2.25+0x32a0>  // b.none
   17378:	ldr	x8, [sp]
   1737c:	ldr	w9, [x8, #64]
   17380:	cmp	w9, #0x3
   17384:	b.ne	17394 <scols_get_library_version@@SMARTCOLS_2.25+0x32ac>  // b.any
   17388:	ldr	x8, [sp]
   1738c:	str	x8, [sp, #24]
   17390:	b	173ac <scols_get_library_version@@SMARTCOLS_2.25+0x32c4>
   17394:	ldr	x8, [sp, #8]
   17398:	subs	x8, x8, #0x3
   1739c:	str	x8, [sp, #8]
   173a0:	b	17328 <scols_get_library_version@@SMARTCOLS_2.25+0x3240>
   173a4:	mov	x8, xzr
   173a8:	str	x8, [sp, #24]
   173ac:	ldr	x0, [sp, #24]
   173b0:	add	sp, sp, #0x20
   173b4:	ret

00000000000173b8 <scols_table_group_lines@@SMARTCOLS_2.34>:
   173b8:	sub	sp, sp, #0xb0
   173bc:	stp	x29, x30, [sp, #160]
   173c0:	add	x29, sp, #0xa0
   173c4:	mov	x8, xzr
   173c8:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   173cc:	ldr	x9, [x9, #4024]
   173d0:	adrp	x10, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   173d4:	ldr	x10, [x10, #4016]
   173d8:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   173dc:	add	x11, x11, #0x933
   173e0:	adrp	x12, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   173e4:	add	x12, x12, #0x941
   173e8:	adrp	x13, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   173ec:	add	x13, x13, #0x7cf
   173f0:	stur	x0, [x29, #-16]
   173f4:	stur	x1, [x29, #-24]
   173f8:	stur	x2, [x29, #-32]
   173fc:	stur	w3, [x29, #-36]
   17400:	stur	x8, [x29, #-48]
   17404:	ldur	x8, [x29, #-16]
   17408:	stur	x9, [x29, #-56]
   1740c:	stur	x10, [x29, #-64]
   17410:	stur	x11, [x29, #-72]
   17414:	str	x12, [sp, #80]
   17418:	str	x13, [sp, #72]
   1741c:	cbz	x8, 17428 <scols_table_group_lines@@SMARTCOLS_2.34+0x70>
   17420:	ldur	x8, [x29, #-32]
   17424:	cbnz	x8, 1748c <scols_table_group_lines@@SMARTCOLS_2.34+0xd4>
   17428:	ldur	x8, [x29, #-56]
   1742c:	ldr	w9, [x8]
   17430:	mov	w10, #0x80                  	// #128
   17434:	and	w9, w10, w9
   17438:	cbz	w9, 17480 <scols_table_group_lines@@SMARTCOLS_2.34+0xc8>
   1743c:	ldur	x8, [x29, #-64]
   17440:	ldr	x0, [x8]
   17444:	str	x0, [sp, #64]
   17448:	bl	7880 <getpid@plt>
   1744c:	ldr	x8, [sp, #64]
   17450:	str	w0, [sp, #60]
   17454:	mov	x0, x8
   17458:	ldur	x1, [x29, #-72]
   1745c:	ldr	w2, [sp, #60]
   17460:	ldr	x3, [sp, #80]
   17464:	ldr	x4, [sp, #72]
   17468:	bl	8380 <fprintf@plt>
   1746c:	ldur	x8, [x29, #-48]
   17470:	mov	x0, x8
   17474:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   17478:	add	x1, x1, #0x863
   1747c:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   17480:	mov	w8, #0xffffffea            	// #-22
   17484:	stur	w8, [x29, #-4]
   17488:	b	176e4 <scols_table_group_lines@@SMARTCOLS_2.34+0x32c>
   1748c:	ldur	x8, [x29, #-24]
   17490:	cbz	x8, 175a4 <scols_table_group_lines@@SMARTCOLS_2.34+0x1ec>
   17494:	ldur	x8, [x29, #-24]
   17498:	ldr	x8, [x8, #128]
   1749c:	cbz	x8, 17510 <scols_table_group_lines@@SMARTCOLS_2.34+0x158>
   174a0:	ldur	x8, [x29, #-32]
   174a4:	ldr	x8, [x8, #128]
   174a8:	cbnz	x8, 17510 <scols_table_group_lines@@SMARTCOLS_2.34+0x158>
   174ac:	ldur	x8, [x29, #-56]
   174b0:	ldr	w9, [x8]
   174b4:	mov	w10, #0x80                  	// #128
   174b8:	and	w9, w10, w9
   174bc:	cbz	w9, 17504 <scols_table_group_lines@@SMARTCOLS_2.34+0x14c>
   174c0:	ldur	x8, [x29, #-64]
   174c4:	ldr	x0, [x8]
   174c8:	str	x0, [sp, #48]
   174cc:	bl	7880 <getpid@plt>
   174d0:	ldr	x8, [sp, #48]
   174d4:	str	w0, [sp, #44]
   174d8:	mov	x0, x8
   174dc:	ldur	x1, [x29, #-72]
   174e0:	ldr	w2, [sp, #44]
   174e4:	ldr	x3, [sp, #80]
   174e8:	ldr	x4, [sp, #72]
   174ec:	bl	8380 <fprintf@plt>
   174f0:	ldur	x8, [x29, #-48]
   174f4:	mov	x0, x8
   174f8:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   174fc:	add	x1, x1, #0x88b
   17500:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   17504:	mov	w8, #0xffffffea            	// #-22
   17508:	stur	w8, [x29, #-4]
   1750c:	b	176e4 <scols_table_group_lines@@SMARTCOLS_2.34+0x32c>
   17510:	ldur	x8, [x29, #-24]
   17514:	ldr	x8, [x8, #128]
   17518:	cbz	x8, 175a4 <scols_table_group_lines@@SMARTCOLS_2.34+0x1ec>
   1751c:	ldur	x8, [x29, #-32]
   17520:	ldr	x8, [x8, #128]
   17524:	cbz	x8, 175a4 <scols_table_group_lines@@SMARTCOLS_2.34+0x1ec>
   17528:	ldur	x8, [x29, #-24]
   1752c:	ldr	x8, [x8, #128]
   17530:	ldur	x9, [x29, #-32]
   17534:	ldr	x9, [x9, #128]
   17538:	cmp	x8, x9
   1753c:	b.eq	175a4 <scols_table_group_lines@@SMARTCOLS_2.34+0x1ec>  // b.none
   17540:	ldur	x8, [x29, #-56]
   17544:	ldr	w9, [x8]
   17548:	mov	w10, #0x80                  	// #128
   1754c:	and	w9, w10, w9
   17550:	cbz	w9, 17598 <scols_table_group_lines@@SMARTCOLS_2.34+0x1e0>
   17554:	ldur	x8, [x29, #-64]
   17558:	ldr	x0, [x8]
   1755c:	str	x0, [sp, #32]
   17560:	bl	7880 <getpid@plt>
   17564:	ldr	x8, [sp, #32]
   17568:	str	w0, [sp, #28]
   1756c:	mov	x0, x8
   17570:	ldur	x1, [x29, #-72]
   17574:	ldr	w2, [sp, #28]
   17578:	ldr	x3, [sp, #80]
   1757c:	ldr	x4, [sp, #72]
   17580:	bl	8380 <fprintf@plt>
   17584:	ldur	x8, [x29, #-48]
   17588:	mov	x0, x8
   1758c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   17590:	add	x1, x1, #0x8c2
   17594:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   17598:	mov	w8, #0xffffffea            	// #-22
   1759c:	stur	w8, [x29, #-4]
   175a0:	b	176e4 <scols_table_group_lines@@SMARTCOLS_2.34+0x32c>
   175a4:	ldur	x8, [x29, #-32]
   175a8:	ldr	x8, [x8, #128]
   175ac:	stur	x8, [x29, #-48]
   175b0:	ldur	x8, [x29, #-48]
   175b4:	cbnz	x8, 176c0 <scols_table_group_lines@@SMARTCOLS_2.34+0x308>
   175b8:	mov	x0, #0x1                   	// #1
   175bc:	mov	x1, #0x48                  	// #72
   175c0:	bl	7ac0 <calloc@plt>
   175c4:	stur	x0, [x29, #-48]
   175c8:	ldur	x8, [x29, #-48]
   175cc:	cbnz	x8, 175dc <scols_table_group_lines@@SMARTCOLS_2.34+0x224>
   175d0:	mov	w8, #0xfffffff4            	// #-12
   175d4:	stur	w8, [x29, #-4]
   175d8:	b	176e4 <scols_table_group_lines@@SMARTCOLS_2.34+0x32c>
   175dc:	ldur	x8, [x29, #-56]
   175e0:	ldr	w9, [x8]
   175e4:	mov	w10, #0x80                  	// #128
   175e8:	and	w9, w10, w9
   175ec:	cbz	w9, 17634 <scols_table_group_lines@@SMARTCOLS_2.34+0x27c>
   175f0:	ldur	x8, [x29, #-64]
   175f4:	ldr	x0, [x8]
   175f8:	str	x0, [sp, #16]
   175fc:	bl	7880 <getpid@plt>
   17600:	ldr	x8, [sp, #16]
   17604:	str	w0, [sp, #12]
   17608:	mov	x0, x8
   1760c:	ldur	x1, [x29, #-72]
   17610:	ldr	w2, [sp, #12]
   17614:	ldr	x3, [sp, #80]
   17618:	ldr	x4, [sp, #72]
   1761c:	bl	8380 <fprintf@plt>
   17620:	ldur	x8, [x29, #-48]
   17624:	mov	x0, x8
   17628:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1762c:	add	x1, x1, #0x965
   17630:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   17634:	ldur	x8, [x29, #-48]
   17638:	mov	w9, #0x1                   	// #1
   1763c:	str	w9, [x8]
   17640:	ldur	x8, [x29, #-48]
   17644:	add	x8, x8, #0x10
   17648:	ldur	x9, [x29, #-48]
   1764c:	str	x8, [x9, #16]
   17650:	ldur	x8, [x29, #-48]
   17654:	add	x8, x8, #0x10
   17658:	ldur	x9, [x29, #-48]
   1765c:	str	x8, [x9, #24]
   17660:	ldur	x8, [x29, #-48]
   17664:	add	x8, x8, #0x20
   17668:	ldur	x9, [x29, #-48]
   1766c:	str	x8, [x9, #32]
   17670:	ldur	x8, [x29, #-48]
   17674:	add	x8, x8, #0x20
   17678:	ldur	x9, [x29, #-48]
   1767c:	str	x8, [x9, #40]
   17680:	ldur	x8, [x29, #-48]
   17684:	add	x8, x8, #0x30
   17688:	ldur	x9, [x29, #-48]
   1768c:	str	x8, [x9, #48]
   17690:	ldur	x8, [x29, #-48]
   17694:	add	x8, x8, #0x30
   17698:	ldur	x9, [x29, #-48]
   1769c:	str	x8, [x9, #56]
   176a0:	ldur	x8, [x29, #-48]
   176a4:	add	x0, x8, #0x30
   176a8:	ldur	x8, [x29, #-16]
   176ac:	add	x1, x8, #0x80
   176b0:	bl	176f4 <scols_table_group_lines@@SMARTCOLS_2.34+0x33c>
   176b4:	ldur	x0, [x29, #-48]
   176b8:	ldur	x1, [x29, #-32]
   176bc:	bl	17728 <scols_table_group_lines@@SMARTCOLS_2.34+0x370>
   176c0:	ldur	x8, [x29, #-24]
   176c4:	cbz	x8, 176e0 <scols_table_group_lines@@SMARTCOLS_2.34+0x328>
   176c8:	ldur	x8, [x29, #-24]
   176cc:	ldr	x8, [x8, #128]
   176d0:	cbnz	x8, 176e0 <scols_table_group_lines@@SMARTCOLS_2.34+0x328>
   176d4:	ldur	x0, [x29, #-48]
   176d8:	ldur	x1, [x29, #-24]
   176dc:	bl	17728 <scols_table_group_lines@@SMARTCOLS_2.34+0x370>
   176e0:	stur	wzr, [x29, #-4]
   176e4:	ldur	w0, [x29, #-4]
   176e8:	ldp	x29, x30, [sp, #160]
   176ec:	add	sp, sp, #0xb0
   176f0:	ret
   176f4:	sub	sp, sp, #0x20
   176f8:	stp	x29, x30, [sp, #16]
   176fc:	add	x29, sp, #0x10
   17700:	str	x0, [sp, #8]
   17704:	str	x1, [sp]
   17708:	ldr	x0, [sp, #8]
   1770c:	ldr	x8, [sp]
   17710:	ldr	x1, [x8, #8]
   17714:	ldr	x2, [sp]
   17718:	bl	18300 <scols_line_link_group@@SMARTCOLS_2.34+0xae8>
   1771c:	ldp	x29, x30, [sp, #16]
   17720:	add	sp, sp, #0x20
   17724:	ret
   17728:	sub	sp, sp, #0x30
   1772c:	stp	x29, x30, [sp, #32]
   17730:	add	x29, sp, #0x20
   17734:	stur	x0, [x29, #-8]
   17738:	str	x1, [sp, #16]
   1773c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   17740:	ldr	x8, [x8, #4024]
   17744:	ldr	w9, [x8]
   17748:	mov	w10, #0x80                  	// #128
   1774c:	and	w9, w10, w9
   17750:	cbz	w9, 177ac <scols_table_group_lines@@SMARTCOLS_2.34+0x3f4>
   17754:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   17758:	ldr	x8, [x8, #4016]
   1775c:	ldr	x0, [x8]
   17760:	str	x0, [sp, #8]
   17764:	bl	7880 <getpid@plt>
   17768:	ldr	x8, [sp, #8]
   1776c:	str	w0, [sp, #4]
   17770:	mov	x0, x8
   17774:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   17778:	add	x1, x1, #0x933
   1777c:	ldr	w2, [sp, #4]
   17780:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   17784:	add	x3, x3, #0x941
   17788:	adrp	x4, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1778c:	add	x4, x4, #0x7cf
   17790:	bl	8380 <fprintf@plt>
   17794:	ldur	x8, [x29, #-8]
   17798:	ldr	x2, [sp, #16]
   1779c:	mov	x0, x8
   177a0:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   177a4:	add	x1, x1, #0xb7f
   177a8:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   177ac:	ldur	x8, [x29, #-8]
   177b0:	ldr	x9, [sp, #16]
   177b4:	str	x8, [x9, #128]
   177b8:	ldur	x8, [x29, #-8]
   177bc:	ldr	x9, [x8, #8]
   177c0:	add	x9, x9, #0x1
   177c4:	str	x9, [x8, #8]
   177c8:	ldur	x0, [x29, #-8]
   177cc:	bl	16278 <scols_get_library_version@@SMARTCOLS_2.25+0x2190>
   177d0:	ldr	x8, [sp, #16]
   177d4:	add	x8, x8, #0x60
   177d8:	ldr	x9, [sp, #16]
   177dc:	str	x8, [x9, #96]
   177e0:	ldr	x8, [sp, #16]
   177e4:	add	x8, x8, #0x60
   177e8:	ldr	x9, [sp, #16]
   177ec:	str	x8, [x9, #104]
   177f0:	ldr	x8, [sp, #16]
   177f4:	add	x0, x8, #0x60
   177f8:	ldur	x8, [x29, #-8]
   177fc:	add	x1, x8, #0x10
   17800:	bl	176f4 <scols_table_group_lines@@SMARTCOLS_2.34+0x33c>
   17804:	ldr	x0, [sp, #16]
   17808:	bl	7e90 <scols_ref_line@plt>
   1780c:	ldp	x29, x30, [sp, #32]
   17810:	add	sp, sp, #0x30
   17814:	ret

0000000000017818 <scols_line_link_group@@SMARTCOLS_2.34>:
   17818:	sub	sp, sp, #0x40
   1781c:	stp	x29, x30, [sp, #48]
   17820:	add	x29, sp, #0x30
   17824:	stur	x0, [x29, #-16]
   17828:	str	x1, [sp, #24]
   1782c:	str	w2, [sp, #20]
   17830:	ldur	x8, [x29, #-16]
   17834:	cbz	x8, 17858 <scols_line_link_group@@SMARTCOLS_2.34+0x40>
   17838:	ldr	x8, [sp, #24]
   1783c:	cbz	x8, 17858 <scols_line_link_group@@SMARTCOLS_2.34+0x40>
   17840:	ldr	x8, [sp, #24]
   17844:	ldr	x8, [x8, #128]
   17848:	cbz	x8, 17858 <scols_line_link_group@@SMARTCOLS_2.34+0x40>
   1784c:	ldur	x8, [x29, #-16]
   17850:	ldr	x8, [x8, #112]
   17854:	cbz	x8, 17864 <scols_line_link_group@@SMARTCOLS_2.34+0x4c>
   17858:	mov	w8, #0xffffffea            	// #-22
   1785c:	stur	w8, [x29, #-4]
   17860:	b	17930 <scols_line_link_group@@SMARTCOLS_2.34+0x118>
   17864:	ldur	x8, [x29, #-16]
   17868:	add	x0, x8, #0x50
   1786c:	bl	163a8 <scols_get_library_version@@SMARTCOLS_2.25+0x22c0>
   17870:	cbnz	w0, 17880 <scols_line_link_group@@SMARTCOLS_2.34+0x68>
   17874:	mov	w8, #0xffffffea            	// #-22
   17878:	stur	w8, [x29, #-4]
   1787c:	b	17930 <scols_line_link_group@@SMARTCOLS_2.34+0x118>
   17880:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   17884:	ldr	x8, [x8, #4024]
   17888:	ldr	w9, [x8]
   1788c:	mov	w10, #0x80                  	// #128
   17890:	and	w9, w10, w9
   17894:	cbz	w9, 178f0 <scols_line_link_group@@SMARTCOLS_2.34+0xd8>
   17898:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1789c:	ldr	x8, [x8, #4016]
   178a0:	ldr	x0, [x8]
   178a4:	str	x0, [sp, #8]
   178a8:	bl	7880 <getpid@plt>
   178ac:	ldr	x8, [sp, #8]
   178b0:	str	w0, [sp, #4]
   178b4:	mov	x0, x8
   178b8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   178bc:	add	x1, x1, #0x933
   178c0:	ldr	w2, [sp, #4]
   178c4:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   178c8:	add	x3, x3, #0x941
   178cc:	adrp	x4, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   178d0:	add	x4, x4, #0x7cf
   178d4:	bl	8380 <fprintf@plt>
   178d8:	ldr	x8, [sp, #24]
   178dc:	ldr	x8, [x8, #128]
   178e0:	mov	x0, x8
   178e4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   178e8:	add	x1, x1, #0x9d4
   178ec:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   178f0:	ldur	x8, [x29, #-16]
   178f4:	add	x0, x8, #0x50
   178f8:	ldr	x8, [sp, #24]
   178fc:	ldr	x8, [x8, #128]
   17900:	add	x1, x8, #0x20
   17904:	bl	176f4 <scols_table_group_lines@@SMARTCOLS_2.34+0x33c>
   17908:	ldur	x0, [x29, #-16]
   1790c:	bl	7e90 <scols_ref_line@plt>
   17910:	ldr	x8, [sp, #24]
   17914:	ldr	x8, [x8, #128]
   17918:	ldur	x9, [x29, #-16]
   1791c:	str	x8, [x9, #120]
   17920:	ldr	x8, [sp, #24]
   17924:	ldr	x0, [x8, #128]
   17928:	bl	16278 <scols_get_library_version@@SMARTCOLS_2.25+0x2190>
   1792c:	stur	wzr, [x29, #-4]
   17930:	ldur	w0, [x29, #-4]
   17934:	ldp	x29, x30, [sp, #48]
   17938:	add	sp, sp, #0x40
   1793c:	ret
   17940:	sub	sp, sp, #0x10
   17944:	str	x0, [sp, #8]
   17948:	str	x1, [sp]
   1794c:	ldr	x8, [sp, #8]
   17950:	ldr	x9, [sp]
   17954:	str	x8, [x9, #8]
   17958:	ldr	x8, [sp]
   1795c:	ldr	x9, [sp, #8]
   17960:	str	x8, [x9]
   17964:	add	sp, sp, #0x10
   17968:	ret
   1796c:	sub	sp, sp, #0x20
   17970:	str	x0, [sp, #24]
   17974:	str	xzr, [sp, #8]
   17978:	ldr	x8, [sp, #24]
   1797c:	ldr	x8, [x8]
   17980:	str	x8, [sp, #16]
   17984:	ldr	x8, [sp, #16]
   17988:	ldr	x9, [sp, #24]
   1798c:	cmp	x8, x9
   17990:	b.eq	179b0 <scols_line_link_group@@SMARTCOLS_2.34+0x198>  // b.none
   17994:	ldr	x8, [sp, #8]
   17998:	add	x8, x8, #0x1
   1799c:	str	x8, [sp, #8]
   179a0:	ldr	x8, [sp, #16]
   179a4:	ldr	x8, [x8]
   179a8:	str	x8, [sp, #16]
   179ac:	b	17984 <scols_line_link_group@@SMARTCOLS_2.34+0x16c>
   179b0:	ldr	x0, [sp, #8]
   179b4:	add	sp, sp, #0x20
   179b8:	ret
   179bc:	sub	sp, sp, #0x20
   179c0:	stp	x29, x30, [sp, #16]
   179c4:	add	x29, sp, #0x10
   179c8:	str	x0, [sp]
   179cc:	ldr	x8, [sp]
   179d0:	cbz	x8, 179e0 <scols_line_link_group@@SMARTCOLS_2.34+0x1c8>
   179d4:	ldr	x8, [sp]
   179d8:	ldr	x8, [x8, #128]
   179dc:	cbnz	x8, 179e8 <scols_line_link_group@@SMARTCOLS_2.34+0x1d0>
   179e0:	stur	wzr, [x29, #-4]
   179e4:	b	17a04 <scols_line_link_group@@SMARTCOLS_2.34+0x1ec>
   179e8:	ldr	x8, [sp]
   179ec:	add	x0, x8, #0x60
   179f0:	ldr	x8, [sp]
   179f4:	ldr	x8, [x8, #128]
   179f8:	add	x1, x8, #0x10
   179fc:	bl	17a14 <scols_line_link_group@@SMARTCOLS_2.34+0x1fc>
   17a00:	stur	w0, [x29, #-4]
   17a04:	ldur	w0, [x29, #-4]
   17a08:	ldp	x29, x30, [sp, #16]
   17a0c:	add	sp, sp, #0x20
   17a10:	ret
   17a14:	sub	sp, sp, #0x10
   17a18:	str	x0, [sp, #8]
   17a1c:	str	x1, [sp]
   17a20:	ldr	x8, [sp]
   17a24:	ldr	x8, [x8, #8]
   17a28:	ldr	x9, [sp, #8]
   17a2c:	cmp	x8, x9
   17a30:	cset	w10, eq  // eq = none
   17a34:	and	w0, w10, #0x1
   17a38:	add	sp, sp, #0x10
   17a3c:	ret
   17a40:	sub	sp, sp, #0x30
   17a44:	stp	x29, x30, [sp, #32]
   17a48:	add	x29, sp, #0x20
   17a4c:	str	x0, [sp, #16]
   17a50:	str	x1, [sp, #8]
   17a54:	ldr	x8, [sp, #16]
   17a58:	ldr	w9, [x8, #64]
   17a5c:	cbnz	w9, 17a88 <scols_line_link_group@@SMARTCOLS_2.34+0x270>
   17a60:	ldr	x8, [sp, #8]
   17a64:	ldr	x8, [x8, #128]
   17a68:	ldr	x9, [sp, #16]
   17a6c:	cmp	x8, x9
   17a70:	b.ne	17a80 <scols_line_link_group@@SMARTCOLS_2.34+0x268>  // b.any
   17a74:	ldr	x0, [sp, #8]
   17a78:	bl	181ac <scols_line_link_group@@SMARTCOLS_2.34+0x994>
   17a7c:	cbnz	w0, 17a88 <scols_line_link_group@@SMARTCOLS_2.34+0x270>
   17a80:	stur	wzr, [x29, #-4]
   17a84:	b	17c0c <scols_line_link_group@@SMARTCOLS_2.34+0x3f4>
   17a88:	ldr	x8, [sp, #8]
   17a8c:	ldr	x8, [x8, #128]
   17a90:	ldr	x9, [sp, #16]
   17a94:	cmp	x8, x9
   17a98:	b.eq	17b2c <scols_line_link_group@@SMARTCOLS_2.34+0x314>  // b.none
   17a9c:	ldr	x8, [sp, #8]
   17aa0:	ldr	x8, [x8, #120]
   17aa4:	ldr	x9, [sp, #16]
   17aa8:	cmp	x8, x9
   17aac:	b.eq	17b2c <scols_line_link_group@@SMARTCOLS_2.34+0x314>  // b.none
   17ab0:	ldr	x8, [sp, #16]
   17ab4:	ldr	w9, [x8, #64]
   17ab8:	cmp	w9, #0x1
   17abc:	b.eq	17ae0 <scols_line_link_group@@SMARTCOLS_2.34+0x2c8>  // b.none
   17ac0:	ldr	x8, [sp, #16]
   17ac4:	ldr	w9, [x8, #64]
   17ac8:	cmp	w9, #0x2
   17acc:	b.eq	17ae0 <scols_line_link_group@@SMARTCOLS_2.34+0x2c8>  // b.none
   17ad0:	ldr	x8, [sp, #16]
   17ad4:	ldr	w9, [x8, #64]
   17ad8:	cmp	w9, #0x6
   17adc:	b.ne	17aec <scols_line_link_group@@SMARTCOLS_2.34+0x2d4>  // b.any
   17ae0:	mov	w8, #0x6                   	// #6
   17ae4:	stur	w8, [x29, #-4]
   17ae8:	b	17c0c <scols_line_link_group@@SMARTCOLS_2.34+0x3f4>
   17aec:	ldr	x8, [sp, #16]
   17af0:	ldr	w9, [x8, #64]
   17af4:	cmp	w9, #0x3
   17af8:	b.eq	17b1c <scols_line_link_group@@SMARTCOLS_2.34+0x304>  // b.none
   17afc:	ldr	x8, [sp, #16]
   17b00:	ldr	w9, [x8, #64]
   17b04:	cmp	w9, #0x4
   17b08:	b.eq	17b1c <scols_line_link_group@@SMARTCOLS_2.34+0x304>  // b.none
   17b0c:	ldr	x8, [sp, #16]
   17b10:	ldr	w9, [x8, #64]
   17b14:	cmp	w9, #0x7
   17b18:	b.ne	17b28 <scols_line_link_group@@SMARTCOLS_2.34+0x310>  // b.any
   17b1c:	mov	w8, #0x7                   	// #7
   17b20:	stur	w8, [x29, #-4]
   17b24:	b	17c0c <scols_line_link_group@@SMARTCOLS_2.34+0x3f4>
   17b28:	b	17c08 <scols_line_link_group@@SMARTCOLS_2.34+0x3f0>
   17b2c:	ldr	x8, [sp, #8]
   17b30:	ldr	x8, [x8, #128]
   17b34:	ldr	x9, [sp, #16]
   17b38:	cmp	x8, x9
   17b3c:	b.ne	17b58 <scols_line_link_group@@SMARTCOLS_2.34+0x340>  // b.any
   17b40:	ldr	x0, [sp, #8]
   17b44:	bl	181ac <scols_line_link_group@@SMARTCOLS_2.34+0x994>
   17b48:	cbz	w0, 17b58 <scols_line_link_group@@SMARTCOLS_2.34+0x340>
   17b4c:	mov	w8, #0x1                   	// #1
   17b50:	stur	w8, [x29, #-4]
   17b54:	b	17c0c <scols_line_link_group@@SMARTCOLS_2.34+0x3f4>
   17b58:	ldr	x8, [sp, #8]
   17b5c:	ldr	x8, [x8, #128]
   17b60:	ldr	x9, [sp, #16]
   17b64:	cmp	x8, x9
   17b68:	b.ne	17b84 <scols_line_link_group@@SMARTCOLS_2.34+0x36c>  // b.any
   17b6c:	ldr	x0, [sp, #8]
   17b70:	bl	179bc <scols_line_link_group@@SMARTCOLS_2.34+0x1a4>
   17b74:	cbz	w0, 17b84 <scols_line_link_group@@SMARTCOLS_2.34+0x36c>
   17b78:	mov	w8, #0x3                   	// #3
   17b7c:	stur	w8, [x29, #-4]
   17b80:	b	17c0c <scols_line_link_group@@SMARTCOLS_2.34+0x3f4>
   17b84:	ldr	x8, [sp, #8]
   17b88:	ldr	x8, [x8, #128]
   17b8c:	ldr	x9, [sp, #16]
   17b90:	cmp	x8, x9
   17b94:	b.ne	17bb0 <scols_line_link_group@@SMARTCOLS_2.34+0x398>  // b.any
   17b98:	ldr	x0, [sp, #8]
   17b9c:	bl	18204 <scols_line_link_group@@SMARTCOLS_2.34+0x9ec>
   17ba0:	cbz	w0, 17bb0 <scols_line_link_group@@SMARTCOLS_2.34+0x398>
   17ba4:	mov	w8, #0x2                   	// #2
   17ba8:	stur	w8, [x29, #-4]
   17bac:	b	17c0c <scols_line_link_group@@SMARTCOLS_2.34+0x3f4>
   17bb0:	ldr	x8, [sp, #8]
   17bb4:	ldr	x8, [x8, #120]
   17bb8:	ldr	x9, [sp, #16]
   17bbc:	cmp	x8, x9
   17bc0:	b.ne	17bdc <scols_line_link_group@@SMARTCOLS_2.34+0x3c4>  // b.any
   17bc4:	ldr	x0, [sp, #8]
   17bc8:	bl	18240 <scols_line_link_group@@SMARTCOLS_2.34+0xa28>
   17bcc:	cbz	w0, 17bdc <scols_line_link_group@@SMARTCOLS_2.34+0x3c4>
   17bd0:	mov	w8, #0x5                   	// #5
   17bd4:	stur	w8, [x29, #-4]
   17bd8:	b	17c0c <scols_line_link_group@@SMARTCOLS_2.34+0x3f4>
   17bdc:	ldr	x8, [sp, #8]
   17be0:	ldr	x8, [x8, #120]
   17be4:	ldr	x9, [sp, #16]
   17be8:	cmp	x8, x9
   17bec:	b.ne	17c08 <scols_line_link_group@@SMARTCOLS_2.34+0x3f0>  // b.any
   17bf0:	ldr	x0, [sp, #8]
   17bf4:	bl	18298 <scols_line_link_group@@SMARTCOLS_2.34+0xa80>
   17bf8:	cbz	w0, 17c08 <scols_line_link_group@@SMARTCOLS_2.34+0x3f0>
   17bfc:	mov	w8, #0x4                   	// #4
   17c00:	stur	w8, [x29, #-4]
   17c04:	b	17c0c <scols_line_link_group@@SMARTCOLS_2.34+0x3f4>
   17c08:	stur	wzr, [x29, #-4]
   17c0c:	ldur	w0, [x29, #-4]
   17c10:	ldp	x29, x30, [sp, #32]
   17c14:	add	sp, sp, #0x30
   17c18:	ret
   17c1c:	sub	sp, sp, #0x20
   17c20:	stp	x29, x30, [sp, #16]
   17c24:	add	x29, sp, #0x10
   17c28:	stur	w0, [x29, #-4]
   17c2c:	ldur	w8, [x29, #-4]
   17c30:	cmp	w8, #0x0
   17c34:	cset	w8, lt  // lt = tstop
   17c38:	tbnz	w8, #0, 17c40 <scols_line_link_group@@SMARTCOLS_2.34+0x428>
   17c3c:	b	17c60 <scols_line_link_group@@SMARTCOLS_2.34+0x448>
   17c40:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   17c44:	add	x0, x0, #0xa9b
   17c48:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   17c4c:	add	x1, x1, #0xaa6
   17c50:	mov	w2, #0x9c                  	// #156
   17c54:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   17c58:	add	x3, x3, #0xac2
   17c5c:	bl	8230 <__assert_fail@plt>
   17c60:	ldursw	x8, [x29, #-4]
   17c64:	cmp	x8, #0x8
   17c68:	b.cs	17c70 <scols_line_link_group@@SMARTCOLS_2.34+0x458>  // b.hs, b.nlast
   17c6c:	b	17c90 <scols_line_link_group@@SMARTCOLS_2.34+0x478>
   17c70:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   17c74:	add	x0, x0, #0xae9
   17c78:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   17c7c:	add	x1, x1, #0xaa6
   17c80:	mov	w2, #0x9d                  	// #157
   17c84:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   17c88:	add	x3, x3, #0xac2
   17c8c:	bl	8230 <__assert_fail@plt>
   17c90:	ldursw	x8, [x29, #-4]
   17c94:	mov	x9, #0x8                   	// #8
   17c98:	mul	x8, x9, x8
   17c9c:	adrp	x9, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   17ca0:	add	x9, x9, #0x818
   17ca4:	add	x8, x9, x8
   17ca8:	ldr	x0, [x8]
   17cac:	ldp	x29, x30, [sp, #16]
   17cb0:	add	sp, sp, #0x20
   17cb4:	ret
   17cb8:	sub	sp, sp, #0x80
   17cbc:	stp	x29, x30, [sp, #112]
   17cc0:	add	x29, sp, #0x70
   17cc4:	mov	x8, xzr
   17cc8:	mov	w9, #0x3                   	// #3
   17ccc:	stur	x0, [x29, #-16]
   17cd0:	stur	w1, [x29, #-20]
   17cd4:	stur	w2, [x29, #-24]
   17cd8:	stur	xzr, [x29, #-40]
   17cdc:	str	x8, [sp, #56]
   17ce0:	ldur	w10, [x29, #-20]
   17ce4:	mul	w9, w10, w9
   17ce8:	mov	w0, w9
   17cec:	sxtw	x8, w0
   17cf0:	str	x8, [sp, #48]
   17cf4:	ldur	x8, [x29, #-16]
   17cf8:	ldr	x8, [x8, #152]
   17cfc:	cbnz	x8, 17d04 <scols_line_link_group@@SMARTCOLS_2.34+0x4ec>
   17d00:	stur	wzr, [x29, #-24]
   17d04:	ldur	w8, [x29, #-24]
   17d08:	cbz	w8, 17da0 <scols_line_link_group@@SMARTCOLS_2.34+0x588>
   17d0c:	ldur	x8, [x29, #-16]
   17d10:	ldr	x8, [x8, #152]
   17d14:	subs	x8, x8, #0x1
   17d18:	stur	x8, [x29, #-32]
   17d1c:	ldur	x8, [x29, #-16]
   17d20:	ldr	x8, [x8, #144]
   17d24:	ldur	x9, [x29, #-32]
   17d28:	mov	x10, #0x8                   	// #8
   17d2c:	mul	x9, x10, x9
   17d30:	add	x8, x8, x9
   17d34:	ldr	x8, [x8]
   17d38:	cbnz	x8, 17d68 <scols_line_link_group@@SMARTCOLS_2.34+0x550>
   17d3c:	ldur	x8, [x29, #-16]
   17d40:	ldr	x8, [x8, #144]
   17d44:	ldur	x9, [x29, #-32]
   17d48:	mov	x10, #0x8                   	// #8
   17d4c:	mul	x9, x10, x9
   17d50:	add	x8, x8, x9
   17d54:	str	x8, [sp, #56]
   17d58:	ldur	x8, [x29, #-40]
   17d5c:	add	x8, x8, #0x1
   17d60:	stur	x8, [x29, #-40]
   17d64:	b	17d6c <scols_line_link_group@@SMARTCOLS_2.34+0x554>
   17d68:	stur	xzr, [x29, #-40]
   17d6c:	ldur	x8, [x29, #-40]
   17d70:	ldr	x9, [sp, #48]
   17d74:	cmp	x8, x9
   17d78:	b.ne	17d80 <scols_line_link_group@@SMARTCOLS_2.34+0x568>  // b.any
   17d7c:	b	18010 <scols_line_link_group@@SMARTCOLS_2.34+0x7f8>
   17d80:	ldur	x8, [x29, #-32]
   17d84:	cbnz	x8, 17d8c <scols_line_link_group@@SMARTCOLS_2.34+0x574>
   17d88:	b	17d9c <scols_line_link_group@@SMARTCOLS_2.34+0x584>
   17d8c:	ldur	x8, [x29, #-32]
   17d90:	subs	x8, x8, #0x1
   17d94:	stur	x8, [x29, #-32]
   17d98:	b	17d1c <scols_line_link_group@@SMARTCOLS_2.34+0x504>
   17d9c:	b	17e34 <scols_line_link_group@@SMARTCOLS_2.34+0x61c>
   17da0:	stur	xzr, [x29, #-32]
   17da4:	ldur	x8, [x29, #-32]
   17da8:	ldur	x9, [x29, #-16]
   17dac:	ldr	x9, [x9, #152]
   17db0:	cmp	x8, x9
   17db4:	b.cs	17e34 <scols_line_link_group@@SMARTCOLS_2.34+0x61c>  // b.hs, b.nlast
   17db8:	ldur	x8, [x29, #-16]
   17dbc:	ldr	x8, [x8, #144]
   17dc0:	ldur	x9, [x29, #-32]
   17dc4:	mov	x10, #0x8                   	// #8
   17dc8:	mul	x9, x10, x9
   17dcc:	add	x8, x8, x9
   17dd0:	ldr	x8, [x8]
   17dd4:	cbnz	x8, 17e0c <scols_line_link_group@@SMARTCOLS_2.34+0x5f4>
   17dd8:	ldur	x8, [x29, #-40]
   17ddc:	cbnz	x8, 17dfc <scols_line_link_group@@SMARTCOLS_2.34+0x5e4>
   17de0:	ldur	x8, [x29, #-16]
   17de4:	ldr	x8, [x8, #144]
   17de8:	ldur	x9, [x29, #-32]
   17dec:	mov	x10, #0x8                   	// #8
   17df0:	mul	x9, x10, x9
   17df4:	add	x8, x8, x9
   17df8:	str	x8, [sp, #56]
   17dfc:	ldur	x8, [x29, #-40]
   17e00:	add	x8, x8, #0x1
   17e04:	stur	x8, [x29, #-40]
   17e08:	b	17e10 <scols_line_link_group@@SMARTCOLS_2.34+0x5f8>
   17e0c:	stur	xzr, [x29, #-40]
   17e10:	ldur	x8, [x29, #-40]
   17e14:	ldr	x9, [sp, #48]
   17e18:	cmp	x8, x9
   17e1c:	b.ne	17e24 <scols_line_link_group@@SMARTCOLS_2.34+0x60c>  // b.any
   17e20:	b	18010 <scols_line_link_group@@SMARTCOLS_2.34+0x7f8>
   17e24:	ldur	x8, [x29, #-32]
   17e28:	add	x8, x8, #0x1
   17e2c:	stur	x8, [x29, #-32]
   17e30:	b	17da4 <scols_line_link_group@@SMARTCOLS_2.34+0x58c>
   17e34:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   17e38:	ldr	x8, [x8, #4024]
   17e3c:	ldr	w9, [x8]
   17e40:	mov	w10, #0x10                  	// #16
   17e44:	and	w9, w10, w9
   17e48:	cbz	w9, 17ebc <scols_line_link_group@@SMARTCOLS_2.34+0x6a4>
   17e4c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   17e50:	ldr	x8, [x8, #4016]
   17e54:	ldr	x0, [x8]
   17e58:	str	x0, [sp, #32]
   17e5c:	bl	7880 <getpid@plt>
   17e60:	ldr	x8, [sp, #32]
   17e64:	str	w0, [sp, #28]
   17e68:	mov	x0, x8
   17e6c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   17e70:	add	x1, x1, #0x933
   17e74:	ldr	w2, [sp, #28]
   17e78:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   17e7c:	add	x3, x3, #0x941
   17e80:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   17e84:	add	x4, x4, #0x9de
   17e88:	bl	8380 <fprintf@plt>
   17e8c:	ldur	x8, [x29, #-16]
   17e90:	ldur	x9, [x29, #-16]
   17e94:	ldr	x2, [x9, #152]
   17e98:	ldur	x9, [x29, #-16]
   17e9c:	ldr	x9, [x9, #152]
   17ea0:	ldr	x10, [sp, #48]
   17ea4:	add	x3, x9, x10
   17ea8:	ldur	w4, [x29, #-20]
   17eac:	mov	x0, x8
   17eb0:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   17eb4:	add	x1, x1, #0xb10
   17eb8:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   17ebc:	ldur	x8, [x29, #-16]
   17ec0:	ldr	x0, [x8, #144]
   17ec4:	ldur	x8, [x29, #-16]
   17ec8:	ldr	x8, [x8, #152]
   17ecc:	ldr	x9, [sp, #48]
   17ed0:	add	x8, x8, x9
   17ed4:	mov	x9, #0x8                   	// #8
   17ed8:	mul	x1, x8, x9
   17edc:	bl	7b50 <realloc@plt>
   17ee0:	stur	x0, [x29, #-48]
   17ee4:	ldur	x8, [x29, #-48]
   17ee8:	cbnz	x8, 17ef8 <scols_line_link_group@@SMARTCOLS_2.34+0x6e0>
   17eec:	mov	x8, xzr
   17ef0:	stur	x8, [x29, #-8]
   17ef4:	b	18018 <scols_line_link_group@@SMARTCOLS_2.34+0x800>
   17ef8:	ldur	x8, [x29, #-48]
   17efc:	ldur	x9, [x29, #-16]
   17f00:	str	x8, [x9, #144]
   17f04:	ldur	w10, [x29, #-24]
   17f08:	cbz	w10, 17fc0 <scols_line_link_group@@SMARTCOLS_2.34+0x7a8>
   17f0c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   17f10:	ldr	x8, [x8, #4024]
   17f14:	ldr	w9, [x8]
   17f18:	mov	w10, #0x10                  	// #16
   17f1c:	and	w9, w10, w9
   17f20:	cbz	w9, 17f78 <scols_line_link_group@@SMARTCOLS_2.34+0x760>
   17f24:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   17f28:	ldr	x8, [x8, #4016]
   17f2c:	ldr	x0, [x8]
   17f30:	str	x0, [sp, #16]
   17f34:	bl	7880 <getpid@plt>
   17f38:	ldr	x8, [sp, #16]
   17f3c:	str	w0, [sp, #12]
   17f40:	mov	x0, x8
   17f44:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   17f48:	add	x1, x1, #0x933
   17f4c:	ldr	w2, [sp, #12]
   17f50:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   17f54:	add	x3, x3, #0x941
   17f58:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   17f5c:	add	x4, x4, #0x9de
   17f60:	bl	8380 <fprintf@plt>
   17f64:	ldur	x8, [x29, #-16]
   17f68:	mov	x0, x8
   17f6c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   17f70:	add	x1, x1, #0xb4a
   17f74:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   17f78:	ldur	x8, [x29, #-16]
   17f7c:	ldr	x8, [x8, #144]
   17f80:	str	x8, [sp, #40]
   17f84:	ldr	x8, [sp, #40]
   17f88:	ldr	x9, [sp, #48]
   17f8c:	mov	x10, #0x8                   	// #8
   17f90:	mul	x9, x9, x10
   17f94:	add	x0, x8, x9
   17f98:	ldur	x8, [x29, #-16]
   17f9c:	ldr	x1, [x8, #144]
   17fa0:	ldur	x8, [x29, #-16]
   17fa4:	ldr	x8, [x8, #152]
   17fa8:	mul	x2, x8, x10
   17fac:	bl	7450 <memmove@plt>
   17fb0:	ldur	x8, [x29, #-16]
   17fb4:	ldr	x8, [x8, #144]
   17fb8:	str	x8, [sp, #56]
   17fbc:	b	17fe0 <scols_line_link_group@@SMARTCOLS_2.34+0x7c8>
   17fc0:	ldur	x8, [x29, #-16]
   17fc4:	ldr	x8, [x8, #144]
   17fc8:	ldur	x9, [x29, #-16]
   17fcc:	ldr	x9, [x9, #152]
   17fd0:	mov	x10, #0x8                   	// #8
   17fd4:	mul	x9, x10, x9
   17fd8:	add	x8, x8, x9
   17fdc:	str	x8, [sp, #56]
   17fe0:	ldr	x0, [sp, #56]
   17fe4:	ldr	x8, [sp, #48]
   17fe8:	mov	x9, #0x8                   	// #8
   17fec:	mul	x2, x8, x9
   17ff0:	mov	w10, wzr
   17ff4:	mov	w1, w10
   17ff8:	bl	7a40 <memset@plt>
   17ffc:	ldr	x8, [sp, #48]
   18000:	ldur	x9, [x29, #-16]
   18004:	ldr	x11, [x9, #152]
   18008:	add	x8, x11, x8
   1800c:	str	x8, [x9, #152]
   18010:	ldr	x8, [sp, #56]
   18014:	stur	x8, [x29, #-8]
   18018:	ldur	x0, [x29, #-8]
   1801c:	ldp	x29, x30, [sp, #112]
   18020:	add	sp, sp, #0x80
   18024:	ret
   18028:	sub	sp, sp, #0x20
   1802c:	str	x0, [sp, #16]
   18030:	str	x1, [sp, #8]
   18034:	str	xzr, [sp]
   18038:	ldr	x8, [sp]
   1803c:	ldr	x9, [sp, #16]
   18040:	ldr	x9, [x9, #152]
   18044:	cmp	x8, x9
   18048:	b.cs	180a4 <scols_line_link_group@@SMARTCOLS_2.34+0x88c>  // b.hs, b.nlast
   1804c:	ldr	x8, [sp, #8]
   18050:	ldr	x9, [sp, #16]
   18054:	ldr	x9, [x9, #144]
   18058:	ldr	x10, [sp]
   1805c:	mov	x11, #0x8                   	// #8
   18060:	mul	x10, x11, x10
   18064:	add	x9, x9, x10
   18068:	ldr	x9, [x9]
   1806c:	cmp	x8, x9
   18070:	b.ne	18094 <scols_line_link_group@@SMARTCOLS_2.34+0x87c>  // b.any
   18074:	ldr	x8, [sp, #16]
   18078:	ldr	x8, [x8, #144]
   1807c:	ldr	x9, [sp]
   18080:	mov	x10, #0x8                   	// #8
   18084:	mul	x9, x10, x9
   18088:	add	x8, x8, x9
   1808c:	str	x8, [sp, #24]
   18090:	b	180ac <scols_line_link_group@@SMARTCOLS_2.34+0x894>
   18094:	ldr	x8, [sp]
   18098:	add	x8, x8, #0x1
   1809c:	str	x8, [sp]
   180a0:	b	18038 <scols_line_link_group@@SMARTCOLS_2.34+0x820>
   180a4:	mov	x8, xzr
   180a8:	str	x8, [sp, #24]
   180ac:	ldr	x0, [sp, #24]
   180b0:	add	sp, sp, #0x20
   180b4:	ret
   180b8:	sub	sp, sp, #0x50
   180bc:	stp	x29, x30, [sp, #64]
   180c0:	add	x29, sp, #0x40
   180c4:	stur	x0, [x29, #-8]
   180c8:	stur	w1, [x29, #-12]
   180cc:	stur	x2, [x29, #-24]
   180d0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   180d4:	ldr	x8, [x8, #4024]
   180d8:	ldr	w9, [x8]
   180dc:	mov	w10, #0x80                  	// #128
   180e0:	and	w9, w10, w9
   180e4:	cbz	w9, 1813c <scols_line_link_group@@SMARTCOLS_2.34+0x924>
   180e8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   180ec:	ldr	x8, [x8, #4016]
   180f0:	ldr	x0, [x8]
   180f4:	str	x0, [sp, #24]
   180f8:	bl	7880 <getpid@plt>
   180fc:	ldr	x8, [sp, #24]
   18100:	str	w0, [sp, #20]
   18104:	mov	x0, x8
   18108:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1810c:	add	x1, x1, #0x933
   18110:	ldr	w2, [sp, #20]
   18114:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   18118:	add	x3, x3, #0x941
   1811c:	adrp	x4, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   18120:	add	x4, x4, #0x7cf
   18124:	bl	8380 <fprintf@plt>
   18128:	ldur	x8, [x29, #-24]
   1812c:	mov	x0, x8
   18130:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   18134:	add	x1, x1, #0xb63
   18138:	bl	163d0 <scols_get_library_version@@SMARTCOLS_2.25+0x22e8>
   1813c:	str	xzr, [sp, #32]
   18140:	ldr	x8, [sp, #32]
   18144:	cmp	x8, #0x3
   18148:	b.cs	18194 <scols_line_link_group@@SMARTCOLS_2.34+0x97c>  // b.hs, b.nlast
   1814c:	ldur	w8, [x29, #-12]
   18150:	cbnz	w8, 18160 <scols_line_link_group@@SMARTCOLS_2.34+0x948>
   18154:	mov	x8, xzr
   18158:	str	x8, [sp, #8]
   1815c:	b	18168 <scols_line_link_group@@SMARTCOLS_2.34+0x950>
   18160:	ldur	x8, [x29, #-24]
   18164:	str	x8, [sp, #8]
   18168:	ldr	x8, [sp, #8]
   1816c:	ldur	x9, [x29, #-8]
   18170:	ldr	x10, [sp, #32]
   18174:	mov	x11, #0x8                   	// #8
   18178:	mul	x10, x11, x10
   1817c:	add	x9, x9, x10
   18180:	str	x8, [x9]
   18184:	ldr	x8, [sp, #32]
   18188:	add	x8, x8, #0x1
   1818c:	str	x8, [sp, #32]
   18190:	b	18140 <scols_line_link_group@@SMARTCOLS_2.34+0x928>
   18194:	ldur	w8, [x29, #-12]
   18198:	ldur	x9, [x29, #-24]
   1819c:	str	w8, [x9, #64]
   181a0:	ldp	x29, x30, [sp, #64]
   181a4:	add	sp, sp, #0x50
   181a8:	ret
   181ac:	sub	sp, sp, #0x20
   181b0:	stp	x29, x30, [sp, #16]
   181b4:	add	x29, sp, #0x10
   181b8:	str	x0, [sp]
   181bc:	ldr	x8, [sp]
   181c0:	cbz	x8, 181d0 <scols_line_link_group@@SMARTCOLS_2.34+0x9b8>
   181c4:	ldr	x8, [sp]
   181c8:	ldr	x8, [x8, #128]
   181cc:	cbnz	x8, 181d8 <scols_line_link_group@@SMARTCOLS_2.34+0x9c0>
   181d0:	stur	wzr, [x29, #-4]
   181d4:	b	181f4 <scols_line_link_group@@SMARTCOLS_2.34+0x9dc>
   181d8:	ldr	x8, [sp]
   181dc:	add	x0, x8, #0x60
   181e0:	ldr	x8, [sp]
   181e4:	ldr	x8, [x8, #128]
   181e8:	add	x1, x8, #0x10
   181ec:	bl	182d4 <scols_line_link_group@@SMARTCOLS_2.34+0xabc>
   181f0:	stur	w0, [x29, #-4]
   181f4:	ldur	w0, [x29, #-4]
   181f8:	ldp	x29, x30, [sp, #16]
   181fc:	add	sp, sp, #0x20
   18200:	ret
   18204:	sub	sp, sp, #0x10
   18208:	str	x0, [sp, #8]
   1820c:	ldr	x8, [sp, #8]
   18210:	mov	w9, #0x0                   	// #0
   18214:	str	w9, [sp, #4]
   18218:	cbz	x8, 18230 <scols_line_link_group@@SMARTCOLS_2.34+0xa18>
   1821c:	ldr	x8, [sp, #8]
   18220:	ldr	x8, [x8, #128]
   18224:	cmp	x8, #0x0
   18228:	cset	w9, ne  // ne = any
   1822c:	str	w9, [sp, #4]
   18230:	ldr	w8, [sp, #4]
   18234:	and	w0, w8, #0x1
   18238:	add	sp, sp, #0x10
   1823c:	ret
   18240:	sub	sp, sp, #0x20
   18244:	stp	x29, x30, [sp, #16]
   18248:	add	x29, sp, #0x10
   1824c:	str	x0, [sp]
   18250:	ldr	x8, [sp]
   18254:	cbz	x8, 18264 <scols_line_link_group@@SMARTCOLS_2.34+0xa4c>
   18258:	ldr	x8, [sp]
   1825c:	ldr	x8, [x8, #120]
   18260:	cbnz	x8, 1826c <scols_line_link_group@@SMARTCOLS_2.34+0xa54>
   18264:	stur	wzr, [x29, #-4]
   18268:	b	18288 <scols_line_link_group@@SMARTCOLS_2.34+0xa70>
   1826c:	ldr	x8, [sp]
   18270:	add	x0, x8, #0x50
   18274:	ldr	x8, [sp]
   18278:	ldr	x8, [x8, #120]
   1827c:	add	x1, x8, #0x20
   18280:	bl	17a14 <scols_line_link_group@@SMARTCOLS_2.34+0x1fc>
   18284:	stur	w0, [x29, #-4]
   18288:	ldur	w0, [x29, #-4]
   1828c:	ldp	x29, x30, [sp, #16]
   18290:	add	sp, sp, #0x20
   18294:	ret
   18298:	sub	sp, sp, #0x10
   1829c:	str	x0, [sp, #8]
   182a0:	ldr	x8, [sp, #8]
   182a4:	mov	w9, #0x0                   	// #0
   182a8:	str	w9, [sp, #4]
   182ac:	cbz	x8, 182c4 <scols_line_link_group@@SMARTCOLS_2.34+0xaac>
   182b0:	ldr	x8, [sp, #8]
   182b4:	ldr	x8, [x8, #120]
   182b8:	cmp	x8, #0x0
   182bc:	cset	w9, ne  // ne = any
   182c0:	str	w9, [sp, #4]
   182c4:	ldr	w8, [sp, #4]
   182c8:	and	w0, w8, #0x1
   182cc:	add	sp, sp, #0x10
   182d0:	ret
   182d4:	sub	sp, sp, #0x10
   182d8:	str	x0, [sp, #8]
   182dc:	str	x1, [sp]
   182e0:	ldr	x8, [sp]
   182e4:	ldr	x8, [x8]
   182e8:	ldr	x9, [sp, #8]
   182ec:	cmp	x8, x9
   182f0:	cset	w10, eq  // eq = none
   182f4:	and	w0, w10, #0x1
   182f8:	add	sp, sp, #0x10
   182fc:	ret
   18300:	sub	sp, sp, #0x20
   18304:	str	x0, [sp, #24]
   18308:	str	x1, [sp, #16]
   1830c:	str	x2, [sp, #8]
   18310:	ldr	x8, [sp, #24]
   18314:	ldr	x9, [sp, #8]
   18318:	str	x8, [x9, #8]
   1831c:	ldr	x8, [sp, #8]
   18320:	ldr	x9, [sp, #24]
   18324:	str	x8, [x9]
   18328:	ldr	x8, [sp, #16]
   1832c:	ldr	x9, [sp, #24]
   18330:	str	x8, [x9, #8]
   18334:	ldr	x8, [sp, #24]
   18338:	ldr	x9, [sp, #16]
   1833c:	str	x8, [x9]
   18340:	add	sp, sp, #0x20
   18344:	ret
   18348:	sub	sp, sp, #0x40
   1834c:	stp	x29, x30, [sp, #48]
   18350:	add	x29, sp, #0x30
   18354:	mov	w8, #0x1                   	// #1
   18358:	stur	x0, [x29, #-16]
   1835c:	str	x1, [sp, #24]
   18360:	ldur	x9, [x29, #-16]
   18364:	ldrh	w10, [x9, #248]
   18368:	mov	w11, #0xa                   	// #10
   1836c:	lsr	w10, w10, w11
   18370:	and	w8, w10, w8
   18374:	and	w8, w8, #0xffff
   18378:	cbnz	w8, 18384 <scols_line_link_group@@SMARTCOLS_2.34+0xb6c>
   1837c:	stur	wzr, [x29, #-4]
   18380:	b	18530 <scols_line_link_group@@SMARTCOLS_2.34+0xd18>
   18384:	ldur	x8, [x29, #-16]
   18388:	ldr	x8, [x8, #160]
   1838c:	cmp	x8, #0x0
   18390:	cset	w9, ls  // ls = plast
   18394:	tbnz	w9, #0, 183a0 <scols_line_link_group@@SMARTCOLS_2.34+0xb88>
   18398:	stur	wzr, [x29, #-4]
   1839c:	b	18530 <scols_line_link_group@@SMARTCOLS_2.34+0xd18>
   183a0:	ldr	x0, [sp, #24]
   183a4:	bl	18540 <scols_line_link_group@@SMARTCOLS_2.34+0xd28>
   183a8:	cbz	w0, 183b4 <scols_line_link_group@@SMARTCOLS_2.34+0xb9c>
   183ac:	stur	wzr, [x29, #-4]
   183b0:	b	18530 <scols_line_link_group@@SMARTCOLS_2.34+0xd18>
   183b4:	ldr	x0, [sp, #24]
   183b8:	bl	18590 <scols_line_link_group@@SMARTCOLS_2.34+0xd78>
   183bc:	cbz	w0, 183d8 <scols_line_link_group@@SMARTCOLS_2.34+0xbc0>
   183c0:	ldur	x0, [x29, #-16]
   183c4:	ldr	x1, [sp, #24]
   183c8:	bl	185e4 <scols_line_link_group@@SMARTCOLS_2.34+0xdcc>
   183cc:	cbnz	w0, 183d8 <scols_line_link_group@@SMARTCOLS_2.34+0xbc0>
   183d0:	stur	wzr, [x29, #-4]
   183d4:	b	18530 <scols_line_link_group@@SMARTCOLS_2.34+0xd18>
   183d8:	ldr	x0, [sp, #24]
   183dc:	bl	18630 <scols_line_link_group@@SMARTCOLS_2.34+0xe18>
   183e0:	cbz	w0, 18404 <scols_line_link_group@@SMARTCOLS_2.34+0xbec>
   183e4:	ldr	x0, [sp, #24]
   183e8:	bl	1866c <scols_line_link_group@@SMARTCOLS_2.34+0xe54>
   183ec:	cbz	w0, 183fc <scols_line_link_group@@SMARTCOLS_2.34+0xbe4>
   183f0:	ldr	x0, [sp, #24]
   183f4:	bl	186c4 <scols_line_link_group@@SMARTCOLS_2.34+0xeac>
   183f8:	cbz	w0, 18404 <scols_line_link_group@@SMARTCOLS_2.34+0xbec>
   183fc:	stur	wzr, [x29, #-4]
   18400:	b	18530 <scols_line_link_group@@SMARTCOLS_2.34+0xd18>
   18404:	ldr	x0, [sp, #24]
   18408:	bl	1872c <scols_line_link_group@@SMARTCOLS_2.34+0xf14>
   1840c:	cbz	w0, 1849c <scols_line_link_group@@SMARTCOLS_2.34+0xc84>
   18410:	ldr	x8, [sp, #24]
   18414:	ldr	x8, [x8, #112]
   18418:	str	x8, [sp, #16]
   1841c:	ldr	x0, [sp, #24]
   18420:	bl	18768 <scols_line_link_group@@SMARTCOLS_2.34+0xf50>
   18424:	cbnz	w0, 18430 <scols_line_link_group@@SMARTCOLS_2.34+0xc18>
   18428:	stur	wzr, [x29, #-4]
   1842c:	b	18530 <scols_line_link_group@@SMARTCOLS_2.34+0xd18>
   18430:	ldr	x8, [sp, #16]
   18434:	cbz	x8, 18478 <scols_line_link_group@@SMARTCOLS_2.34+0xc60>
   18438:	ldr	x0, [sp, #16]
   1843c:	bl	1872c <scols_line_link_group@@SMARTCOLS_2.34+0xf14>
   18440:	cbz	w0, 18458 <scols_line_link_group@@SMARTCOLS_2.34+0xc40>
   18444:	ldr	x0, [sp, #16]
   18448:	bl	18768 <scols_line_link_group@@SMARTCOLS_2.34+0xf50>
   1844c:	cbnz	w0, 18458 <scols_line_link_group@@SMARTCOLS_2.34+0xc40>
   18450:	stur	wzr, [x29, #-4]
   18454:	b	18530 <scols_line_link_group@@SMARTCOLS_2.34+0xd18>
   18458:	ldr	x8, [sp, #16]
   1845c:	ldr	x8, [x8, #112]
   18460:	cbnz	x8, 18468 <scols_line_link_group@@SMARTCOLS_2.34+0xc50>
   18464:	b	18478 <scols_line_link_group@@SMARTCOLS_2.34+0xc60>
   18468:	ldr	x8, [sp, #16]
   1846c:	ldr	x8, [x8, #112]
   18470:	str	x8, [sp, #16]
   18474:	b	18430 <scols_line_link_group@@SMARTCOLS_2.34+0xc18>
   18478:	ldr	x0, [sp, #16]
   1847c:	bl	18590 <scols_line_link_group@@SMARTCOLS_2.34+0xd78>
   18480:	cbz	w0, 1849c <scols_line_link_group@@SMARTCOLS_2.34+0xc84>
   18484:	ldur	x0, [x29, #-16]
   18488:	ldr	x1, [sp, #16]
   1848c:	bl	185e4 <scols_line_link_group@@SMARTCOLS_2.34+0xdcc>
   18490:	cbnz	w0, 1849c <scols_line_link_group@@SMARTCOLS_2.34+0xc84>
   18494:	stur	wzr, [x29, #-4]
   18498:	b	18530 <scols_line_link_group@@SMARTCOLS_2.34+0xd18>
   1849c:	ldr	x0, [sp, #24]
   184a0:	bl	187c0 <scols_line_link_group@@SMARTCOLS_2.34+0xfa8>
   184a4:	cbz	w0, 184bc <scols_line_link_group@@SMARTCOLS_2.34+0xca4>
   184a8:	ldr	x0, [sp, #24]
   184ac:	bl	187fc <scols_line_link_group@@SMARTCOLS_2.34+0xfe4>
   184b0:	cbnz	w0, 184bc <scols_line_link_group@@SMARTCOLS_2.34+0xca4>
   184b4:	stur	wzr, [x29, #-4]
   184b8:	b	18530 <scols_line_link_group@@SMARTCOLS_2.34+0xd18>
   184bc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   184c0:	ldr	x8, [x8, #4024]
   184c4:	ldr	w9, [x8]
   184c8:	mov	w10, #0x8                   	// #8
   184cc:	and	w9, w10, w9
   184d0:	cbz	w9, 18528 <scols_line_link_group@@SMARTCOLS_2.34+0xd10>
   184d4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   184d8:	ldr	x8, [x8, #4016]
   184dc:	ldr	x0, [x8]
   184e0:	str	x0, [sp, #8]
   184e4:	bl	7880 <getpid@plt>
   184e8:	ldr	x8, [sp, #8]
   184ec:	str	w0, [sp, #4]
   184f0:	mov	x0, x8
   184f4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   184f8:	add	x1, x1, #0x933
   184fc:	ldr	w2, [sp, #4]
   18500:	adrp	x3, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   18504:	add	x3, x3, #0x941
   18508:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1850c:	add	x4, x4, #0x989
   18510:	bl	8380 <fprintf@plt>
   18514:	ldr	x8, [sp, #24]
   18518:	mov	x0, x8
   1851c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   18520:	add	x1, x1, #0xb8d
   18524:	bl	18854 <scols_line_link_group@@SMARTCOLS_2.34+0x103c>
   18528:	mov	w8, #0x1                   	// #1
   1852c:	stur	w8, [x29, #-4]
   18530:	ldur	w0, [x29, #-4]
   18534:	ldp	x29, x30, [sp, #48]
   18538:	add	sp, sp, #0x40
   1853c:	ret
   18540:	sub	sp, sp, #0x20
   18544:	stp	x29, x30, [sp, #16]
   18548:	add	x29, sp, #0x10
   1854c:	str	x0, [sp, #8]
   18550:	ldr	x8, [sp, #8]
   18554:	mov	w9, #0x0                   	// #0
   18558:	str	w9, [sp, #4]
   1855c:	cbz	x8, 1857c <scols_line_link_group@@SMARTCOLS_2.34+0xd64>
   18560:	ldr	x8, [sp, #8]
   18564:	add	x0, x8, #0x40
   18568:	bl	1907c <scols_line_link_group@@SMARTCOLS_2.34+0x1864>
   1856c:	cmp	w0, #0x0
   18570:	cset	w9, ne  // ne = any
   18574:	eor	w9, w9, #0x1
   18578:	str	w9, [sp, #4]
   1857c:	ldr	w8, [sp, #4]
   18580:	and	w0, w8, #0x1
   18584:	ldp	x29, x30, [sp, #16]
   18588:	add	sp, sp, #0x20
   1858c:	ret
   18590:	sub	sp, sp, #0x10
   18594:	str	x0, [sp, #8]
   18598:	ldr	x8, [sp, #8]
   1859c:	mov	w9, #0x0                   	// #0
   185a0:	str	w9, [sp, #4]
   185a4:	cbz	x8, 185d4 <scols_line_link_group@@SMARTCOLS_2.34+0xdbc>
   185a8:	ldr	x8, [sp, #8]
   185ac:	ldr	x8, [x8, #112]
   185b0:	mov	w9, #0x0                   	// #0
   185b4:	str	w9, [sp, #4]
   185b8:	cbnz	x8, 185d4 <scols_line_link_group@@SMARTCOLS_2.34+0xdbc>
   185bc:	ldr	x8, [sp, #8]
   185c0:	ldr	x8, [x8, #120]
   185c4:	cmp	x8, #0x0
   185c8:	cset	w9, ne  // ne = any
   185cc:	eor	w9, w9, #0x1
   185d0:	str	w9, [sp, #4]
   185d4:	ldr	w8, [sp, #4]
   185d8:	and	w0, w8, #0x1
   185dc:	add	sp, sp, #0x10
   185e0:	ret
   185e4:	sub	sp, sp, #0x20
   185e8:	str	x0, [sp, #16]
   185ec:	str	x1, [sp, #8]
   185f0:	ldr	x8, [sp, #8]
   185f4:	cbz	x8, 18614 <scols_line_link_group@@SMARTCOLS_2.34+0xdfc>
   185f8:	ldr	x8, [sp, #16]
   185fc:	cbz	x8, 18614 <scols_line_link_group@@SMARTCOLS_2.34+0xdfc>
   18600:	ldr	x8, [sp, #16]
   18604:	ldr	x8, [x8, #168]
   18608:	ldr	x9, [sp, #8]
   1860c:	cmp	x8, x9
   18610:	b.eq	1861c <scols_line_link_group@@SMARTCOLS_2.34+0xe04>  // b.none
   18614:	str	wzr, [sp, #28]
   18618:	b	18624 <scols_line_link_group@@SMARTCOLS_2.34+0xe0c>
   1861c:	mov	w8, #0x1                   	// #1
   18620:	str	w8, [sp, #28]
   18624:	ldr	w0, [sp, #28]
   18628:	add	sp, sp, #0x20
   1862c:	ret
   18630:	sub	sp, sp, #0x10
   18634:	str	x0, [sp, #8]
   18638:	ldr	x8, [sp, #8]
   1863c:	mov	w9, #0x0                   	// #0
   18640:	str	w9, [sp, #4]
   18644:	cbz	x8, 1865c <scols_line_link_group@@SMARTCOLS_2.34+0xe44>
   18648:	ldr	x8, [sp, #8]
   1864c:	ldr	x8, [x8, #128]
   18650:	cmp	x8, #0x0
   18654:	cset	w9, ne  // ne = any
   18658:	str	w9, [sp, #4]
   1865c:	ldr	w8, [sp, #4]
   18660:	and	w0, w8, #0x1
   18664:	add	sp, sp, #0x10
   18668:	ret
   1866c:	sub	sp, sp, #0x20
   18670:	stp	x29, x30, [sp, #16]
   18674:	add	x29, sp, #0x10
   18678:	str	x0, [sp]
   1867c:	ldr	x8, [sp]
   18680:	cbz	x8, 18690 <scols_line_link_group@@SMARTCOLS_2.34+0xe78>
   18684:	ldr	x8, [sp]
   18688:	ldr	x8, [x8, #128]
   1868c:	cbnz	x8, 18698 <scols_line_link_group@@SMARTCOLS_2.34+0xe80>
   18690:	stur	wzr, [x29, #-4]
   18694:	b	186b4 <scols_line_link_group@@SMARTCOLS_2.34+0xe9c>
   18698:	ldr	x8, [sp]
   1869c:	add	x0, x8, #0x60
   186a0:	ldr	x8, [sp]
   186a4:	ldr	x8, [x8, #128]
   186a8:	add	x1, x8, #0x10
   186ac:	bl	190a4 <scols_line_link_group@@SMARTCOLS_2.34+0x188c>
   186b0:	stur	w0, [x29, #-4]
   186b4:	ldur	w0, [x29, #-4]
   186b8:	ldp	x29, x30, [sp, #16]
   186bc:	add	sp, sp, #0x20
   186c0:	ret
   186c4:	sub	sp, sp, #0x20
   186c8:	stp	x29, x30, [sp, #16]
   186cc:	add	x29, sp, #0x10
   186d0:	str	x0, [sp, #8]
   186d4:	ldr	x8, [sp, #8]
   186d8:	mov	w9, #0x0                   	// #0
   186dc:	str	w9, [sp, #4]
   186e0:	cbz	x8, 18718 <scols_line_link_group@@SMARTCOLS_2.34+0xf00>
   186e4:	ldr	x8, [sp, #8]
   186e8:	ldr	x8, [x8, #128]
   186ec:	mov	w9, #0x0                   	// #0
   186f0:	str	w9, [sp, #4]
   186f4:	cbz	x8, 18718 <scols_line_link_group@@SMARTCOLS_2.34+0xf00>
   186f8:	ldr	x8, [sp, #8]
   186fc:	ldr	x8, [x8, #128]
   18700:	add	x0, x8, #0x20
   18704:	bl	1907c <scols_line_link_group@@SMARTCOLS_2.34+0x1864>
   18708:	cmp	w0, #0x0
   1870c:	cset	w9, ne  // ne = any
   18710:	eor	w9, w9, #0x1
   18714:	str	w9, [sp, #4]
   18718:	ldr	w8, [sp, #4]
   1871c:	and	w0, w8, #0x1
   18720:	ldp	x29, x30, [sp, #16]
   18724:	add	sp, sp, #0x20
   18728:	ret
   1872c:	sub	sp, sp, #0x10
   18730:	str	x0, [sp, #8]
   18734:	ldr	x8, [sp, #8]
   18738:	mov	w9, #0x0                   	// #0
   1873c:	str	w9, [sp, #4]
   18740:	cbz	x8, 18758 <scols_line_link_group@@SMARTCOLS_2.34+0xf40>
   18744:	ldr	x8, [sp, #8]
   18748:	ldr	x8, [x8, #112]
   1874c:	cmp	x8, #0x0
   18750:	cset	w9, ne  // ne = any
   18754:	str	w9, [sp, #4]
   18758:	ldr	w8, [sp, #4]
   1875c:	and	w0, w8, #0x1
   18760:	add	sp, sp, #0x10
   18764:	ret
   18768:	sub	sp, sp, #0x20
   1876c:	stp	x29, x30, [sp, #16]
   18770:	add	x29, sp, #0x10
   18774:	str	x0, [sp]
   18778:	ldr	x8, [sp]
   1877c:	cbz	x8, 1878c <scols_line_link_group@@SMARTCOLS_2.34+0xf74>
   18780:	ldr	x8, [sp]
   18784:	ldr	x8, [x8, #112]
   18788:	cbnz	x8, 18794 <scols_line_link_group@@SMARTCOLS_2.34+0xf7c>
   1878c:	stur	wzr, [x29, #-4]
   18790:	b	187b0 <scols_line_link_group@@SMARTCOLS_2.34+0xf98>
   18794:	ldr	x8, [sp]
   18798:	add	x0, x8, #0x50
   1879c:	ldr	x8, [sp]
   187a0:	ldr	x8, [x8, #112]
   187a4:	add	x1, x8, #0x40
   187a8:	bl	190a4 <scols_line_link_group@@SMARTCOLS_2.34+0x188c>
   187ac:	stur	w0, [x29, #-4]
   187b0:	ldur	w0, [x29, #-4]
   187b4:	ldp	x29, x30, [sp, #16]
   187b8:	add	sp, sp, #0x20
   187bc:	ret
   187c0:	sub	sp, sp, #0x10
   187c4:	str	x0, [sp, #8]
   187c8:	ldr	x8, [sp, #8]
   187cc:	mov	w9, #0x0                   	// #0
   187d0:	str	w9, [sp, #4]
   187d4:	cbz	x8, 187ec <scols_line_link_group@@SMARTCOLS_2.34+0xfd4>
   187d8:	ldr	x8, [sp, #8]
   187dc:	ldr	x8, [x8, #120]
   187e0:	cmp	x8, #0x0
   187e4:	cset	w9, ne  // ne = any
   187e8:	str	w9, [sp, #4]
   187ec:	ldr	w8, [sp, #4]
   187f0:	and	w0, w8, #0x1
   187f4:	add	sp, sp, #0x10
   187f8:	ret
   187fc:	sub	sp, sp, #0x20
   18800:	stp	x29, x30, [sp, #16]
   18804:	add	x29, sp, #0x10
   18808:	str	x0, [sp]
   1880c:	ldr	x8, [sp]
   18810:	cbz	x8, 18820 <scols_line_link_group@@SMARTCOLS_2.34+0x1008>
   18814:	ldr	x8, [sp]
   18818:	ldr	x8, [x8, #120]
   1881c:	cbnz	x8, 18828 <scols_line_link_group@@SMARTCOLS_2.34+0x1010>
   18820:	stur	wzr, [x29, #-4]
   18824:	b	18844 <scols_line_link_group@@SMARTCOLS_2.34+0x102c>
   18828:	ldr	x8, [sp]
   1882c:	add	x0, x8, #0x50
   18830:	ldr	x8, [sp]
   18834:	ldr	x8, [x8, #120]
   18838:	add	x1, x8, #0x20
   1883c:	bl	190a4 <scols_line_link_group@@SMARTCOLS_2.34+0x188c>
   18840:	stur	w0, [x29, #-4]
   18844:	ldur	w0, [x29, #-4]
   18848:	ldp	x29, x30, [sp, #16]
   1884c:	add	sp, sp, #0x20
   18850:	ret
   18854:	sub	sp, sp, #0x130
   18858:	stp	x29, x30, [sp, #272]
   1885c:	str	x28, [sp, #288]
   18860:	add	x29, sp, #0x110
   18864:	str	q7, [sp, #128]
   18868:	str	q6, [sp, #112]
   1886c:	str	q5, [sp, #96]
   18870:	str	q4, [sp, #80]
   18874:	str	q3, [sp, #64]
   18878:	str	q2, [sp, #48]
   1887c:	str	q1, [sp, #32]
   18880:	str	q0, [sp, #16]
   18884:	stur	x7, [x29, #-88]
   18888:	stur	x6, [x29, #-96]
   1888c:	stur	x5, [x29, #-104]
   18890:	stur	x4, [x29, #-112]
   18894:	stur	x3, [x29, #-120]
   18898:	stur	x2, [x29, #-128]
   1889c:	stur	x0, [x29, #-8]
   188a0:	stur	x1, [x29, #-16]
   188a4:	ldur	x8, [x29, #-8]
   188a8:	cbz	x8, 188e4 <scols_line_link_group@@SMARTCOLS_2.34+0x10cc>
   188ac:	b	188b0 <scols_line_link_group@@SMARTCOLS_2.34+0x1098>
   188b0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   188b4:	ldr	x8, [x8, #4024]
   188b8:	ldrb	w9, [x8, #3]
   188bc:	tbnz	w9, #0, 188e4 <scols_line_link_group@@SMARTCOLS_2.34+0x10cc>
   188c0:	b	188c4 <scols_line_link_group@@SMARTCOLS_2.34+0x10ac>
   188c4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   188c8:	ldr	x8, [x8, #4016]
   188cc:	ldr	x0, [x8]
   188d0:	ldur	x2, [x29, #-8]
   188d4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   188d8:	add	x1, x1, #0x958
   188dc:	bl	8380 <fprintf@plt>
   188e0:	b	188e4 <scols_line_link_group@@SMARTCOLS_2.34+0x10cc>
   188e4:	mov	w8, #0xffffff80            	// #-128
   188e8:	stur	w8, [x29, #-20]
   188ec:	mov	w8, #0xffffffd0            	// #-48
   188f0:	stur	w8, [x29, #-24]
   188f4:	add	x9, x29, #0x20
   188f8:	stur	x9, [x29, #-48]
   188fc:	add	x9, sp, #0x10
   18900:	add	x9, x9, #0x80
   18904:	stur	x9, [x29, #-32]
   18908:	sub	x9, x29, #0x80
   1890c:	add	x9, x9, #0x30
   18910:	stur	x9, [x29, #-40]
   18914:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   18918:	ldr	x9, [x9, #4016]
   1891c:	ldr	x0, [x9]
   18920:	ldur	x1, [x29, #-16]
   18924:	ldur	q0, [x29, #-48]
   18928:	ldur	q1, [x29, #-32]
   1892c:	stur	q1, [x29, #-64]
   18930:	stur	q0, [x29, #-80]
   18934:	sub	x2, x29, #0x50
   18938:	str	x9, [sp, #8]
   1893c:	bl	8210 <vfprintf@plt>
   18940:	ldr	x9, [sp, #8]
   18944:	ldr	x1, [x9]
   18948:	mov	w8, #0xa                   	// #10
   1894c:	str	w0, [sp, #4]
   18950:	mov	w0, w8
   18954:	bl	7720 <fputc@plt>
   18958:	ldr	x28, [sp, #288]
   1895c:	ldp	x29, x30, [sp, #272]
   18960:	add	sp, sp, #0x130
   18964:	ret
   18968:	sub	sp, sp, #0xf0
   1896c:	stp	x29, x30, [sp, #224]
   18970:	add	x29, sp, #0xe0
   18974:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   18978:	ldr	x8, [x8, #4024]
   1897c:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   18980:	ldr	x9, [x9, #4016]
   18984:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   18988:	add	x10, x10, #0x933
   1898c:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   18990:	add	x11, x11, #0x941
   18994:	stur	x0, [x29, #-8]
   18998:	stur	x1, [x29, #-16]
   1899c:	stur	x2, [x29, #-24]
   189a0:	stur	x3, [x29, #-32]
   189a4:	stur	wzr, [x29, #-36]
   189a8:	ldur	x12, [x29, #-8]
   189ac:	str	x8, [sp, #104]
   189b0:	str	x9, [sp, #96]
   189b4:	str	x10, [sp, #88]
   189b8:	str	x11, [sp, #80]
   189bc:	cbz	x12, 189c4 <scols_line_link_group@@SMARTCOLS_2.34+0x11ac>
   189c0:	b	189e4 <scols_line_link_group@@SMARTCOLS_2.34+0x11cc>
   189c4:	adrp	x0, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   189c8:	add	x0, x0, #0xa63
   189cc:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   189d0:	add	x1, x1, #0xb9b
   189d4:	mov	w2, #0x5c                  	// #92
   189d8:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   189dc:	add	x3, x3, #0xbb3
   189e0:	bl	8230 <__assert_fail@plt>
   189e4:	ldr	x8, [sp, #104]
   189e8:	ldr	w9, [x8]
   189ec:	mov	w10, #0x10                  	// #16
   189f0:	and	w9, w10, w9
   189f4:	cbz	w9, 18a40 <scols_line_link_group@@SMARTCOLS_2.34+0x1228>
   189f8:	ldr	x8, [sp, #96]
   189fc:	ldr	x0, [x8]
   18a00:	str	x0, [sp, #72]
   18a04:	bl	7880 <getpid@plt>
   18a08:	ldr	x8, [sp, #72]
   18a0c:	str	w0, [sp, #68]
   18a10:	mov	x0, x8
   18a14:	ldr	x1, [sp, #88]
   18a18:	ldr	w2, [sp, #68]
   18a1c:	ldr	x3, [sp, #80]
   18a20:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   18a24:	add	x4, x4, #0x9de
   18a28:	bl	8380 <fprintf@plt>
   18a2c:	ldur	x8, [x29, #-8]
   18a30:	mov	x0, x8
   18a34:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   18a38:	add	x1, x1, #0xc5e
   18a3c:	bl	18854 <scols_line_link_group@@SMARTCOLS_2.34+0x103c>
   18a40:	ldur	x8, [x29, #-8]
   18a44:	mov	x9, xzr
   18a48:	str	xzr, [x8, #160]
   18a4c:	ldur	x8, [x29, #-8]
   18a50:	str	x9, [x8, #168]
   18a54:	ldur	x8, [x29, #-8]
   18a58:	ldrh	w10, [x8, #248]
   18a5c:	and	w10, w10, #0xfffffbff
   18a60:	strh	w10, [x8, #248]
   18a64:	ldur	x0, [x29, #-8]
   18a68:	bl	18db0 <scols_line_link_group@@SMARTCOLS_2.34+0x1598>
   18a6c:	cbz	w0, 18a78 <scols_line_link_group@@SMARTCOLS_2.34+0x1260>
   18a70:	ldur	x0, [x29, #-8]
   18a74:	bl	1714c <scols_get_library_version@@SMARTCOLS_2.25+0x3064>
   18a78:	sub	x0, x29, #0x48
   18a7c:	mov	w8, wzr
   18a80:	mov	w1, w8
   18a84:	bl	75f0 <scols_reset_iter@plt>
   18a88:	ldur	x0, [x29, #-8]
   18a8c:	sub	x1, x29, #0x48
   18a90:	sub	x2, x29, #0x30
   18a94:	bl	7fa0 <scols_table_next_line@plt>
   18a98:	cbnz	w0, 18ae0 <scols_line_link_group@@SMARTCOLS_2.34+0x12c8>
   18a9c:	ldur	x8, [x29, #-8]
   18aa0:	ldr	x8, [x8, #168]
   18aa4:	cbnz	x8, 18ab4 <scols_line_link_group@@SMARTCOLS_2.34+0x129c>
   18aa8:	ldur	x8, [x29, #-48]
   18aac:	ldur	x9, [x29, #-8]
   18ab0:	str	x8, [x9, #168]
   18ab4:	ldur	x0, [x29, #-48]
   18ab8:	bl	1872c <scols_line_link_group@@SMARTCOLS_2.34+0xf14>
   18abc:	cbnz	w0, 18acc <scols_line_link_group@@SMARTCOLS_2.34+0x12b4>
   18ac0:	ldur	x0, [x29, #-48]
   18ac4:	bl	187c0 <scols_line_link_group@@SMARTCOLS_2.34+0xfa8>
   18ac8:	cbz	w0, 18ad0 <scols_line_link_group@@SMARTCOLS_2.34+0x12b8>
   18acc:	b	18a88 <scols_line_link_group@@SMARTCOLS_2.34+0x1270>
   18ad0:	ldur	x8, [x29, #-48]
   18ad4:	ldur	x9, [x29, #-8]
   18ad8:	str	x8, [x9, #168]
   18adc:	b	18a88 <scols_line_link_group@@SMARTCOLS_2.34+0x1270>
   18ae0:	sub	x0, x29, #0x48
   18ae4:	mov	w8, wzr
   18ae8:	mov	w1, w8
   18aec:	bl	75f0 <scols_reset_iter@plt>
   18af0:	ldur	w8, [x29, #-36]
   18af4:	mov	w9, #0x0                   	// #0
   18af8:	str	w9, [sp, #64]
   18afc:	cbnz	w8, 18b1c <scols_line_link_group@@SMARTCOLS_2.34+0x1304>
   18b00:	ldur	x0, [x29, #-8]
   18b04:	sub	x1, x29, #0x48
   18b08:	sub	x2, x29, #0x30
   18b0c:	bl	7fa0 <scols_table_next_line@plt>
   18b10:	cmp	w0, #0x0
   18b14:	cset	w8, eq  // eq = none
   18b18:	str	w8, [sp, #64]
   18b1c:	ldr	w8, [sp, #64]
   18b20:	tbnz	w8, #0, 18b28 <scols_line_link_group@@SMARTCOLS_2.34+0x1310>
   18b24:	b	18d28 <scols_line_link_group@@SMARTCOLS_2.34+0x1510>
   18b28:	ldur	x8, [x29, #-48]
   18b2c:	ldr	x8, [x8, #112]
   18b30:	cbnz	x8, 18b40 <scols_line_link_group@@SMARTCOLS_2.34+0x1328>
   18b34:	ldur	x8, [x29, #-48]
   18b38:	ldr	x8, [x8, #120]
   18b3c:	cbz	x8, 18b44 <scols_line_link_group@@SMARTCOLS_2.34+0x132c>
   18b40:	b	18af0 <scols_line_link_group@@SMARTCOLS_2.34+0x12d8>
   18b44:	ldur	x8, [x29, #-8]
   18b48:	ldr	x8, [x8, #168]
   18b4c:	ldur	x9, [x29, #-48]
   18b50:	cmp	x8, x9
   18b54:	b.ne	18b6c <scols_line_link_group@@SMARTCOLS_2.34+0x1354>  // b.any
   18b58:	ldur	x8, [x29, #-8]
   18b5c:	ldrh	w9, [x8, #248]
   18b60:	and	w9, w9, #0xfffffbff
   18b64:	orr	w9, w9, #0x400
   18b68:	strh	w9, [x8, #248]
   18b6c:	ldur	x0, [x29, #-8]
   18b70:	ldur	x1, [x29, #-48]
   18b74:	ldur	x2, [x29, #-16]
   18b78:	ldur	x3, [x29, #-24]
   18b7c:	ldur	x4, [x29, #-32]
   18b80:	bl	18e00 <scols_line_link_group@@SMARTCOLS_2.34+0x15e8>
   18b84:	stur	w0, [x29, #-36]
   18b88:	ldur	w8, [x29, #-36]
   18b8c:	mov	w9, #0x0                   	// #0
   18b90:	str	w9, [sp, #60]
   18b94:	cbnz	w8, 18bac <scols_line_link_group@@SMARTCOLS_2.34+0x1394>
   18b98:	ldur	x8, [x29, #-8]
   18b9c:	ldr	x8, [x8, #160]
   18ba0:	cmp	x8, #0x0
   18ba4:	cset	w9, ne  // ne = any
   18ba8:	str	w9, [sp, #60]
   18bac:	ldr	w8, [sp, #60]
   18bb0:	tbnz	w8, #0, 18bb8 <scols_line_link_group@@SMARTCOLS_2.34+0x13a0>
   18bb4:	b	18d24 <scols_line_link_group@@SMARTCOLS_2.34+0x150c>
   18bb8:	ldur	x0, [x29, #-8]
   18bbc:	bl	17314 <scols_get_library_version@@SMARTCOLS_2.25+0x322c>
   18bc0:	stur	x0, [x29, #-80]
   18bc4:	ldr	x8, [sp, #104]
   18bc8:	ldr	w9, [x8]
   18bcc:	mov	w10, #0x8                   	// #8
   18bd0:	and	w9, w10, w9
   18bd4:	cbz	w9, 18c28 <scols_line_link_group@@SMARTCOLS_2.34+0x1410>
   18bd8:	ldr	x8, [sp, #96]
   18bdc:	ldr	x0, [x8]
   18be0:	str	x0, [sp, #48]
   18be4:	bl	7880 <getpid@plt>
   18be8:	ldr	x8, [sp, #48]
   18bec:	str	w0, [sp, #44]
   18bf0:	mov	x0, x8
   18bf4:	ldr	x1, [sp, #88]
   18bf8:	ldr	w2, [sp, #44]
   18bfc:	ldr	x3, [sp, #80]
   18c00:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   18c04:	add	x4, x4, #0x989
   18c08:	bl	8380 <fprintf@plt>
   18c0c:	ldur	x8, [x29, #-48]
   18c10:	ldur	x9, [x29, #-8]
   18c14:	ldr	x2, [x9, #160]
   18c18:	mov	x0, x8
   18c1c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   18c20:	add	x1, x1, #0xc6c
   18c24:	bl	18854 <scols_line_link_group@@SMARTCOLS_2.34+0x103c>
   18c28:	ldur	x8, [x29, #-80]
   18c2c:	cbnz	x8, 18c98 <scols_line_link_group@@SMARTCOLS_2.34+0x1480>
   18c30:	ldr	x8, [sp, #104]
   18c34:	ldr	w9, [x8]
   18c38:	mov	w10, #0x8                   	// #8
   18c3c:	and	w9, w10, w9
   18c40:	cbz	w9, 18c8c <scols_line_link_group@@SMARTCOLS_2.34+0x1474>
   18c44:	ldr	x8, [sp, #96]
   18c48:	ldr	x0, [x8]
   18c4c:	str	x0, [sp, #32]
   18c50:	bl	7880 <getpid@plt>
   18c54:	ldr	x8, [sp, #32]
   18c58:	str	w0, [sp, #28]
   18c5c:	mov	x0, x8
   18c60:	ldr	x1, [sp, #88]
   18c64:	ldr	w2, [sp, #28]
   18c68:	ldr	x3, [sp, #80]
   18c6c:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   18c70:	add	x4, x4, #0x989
   18c74:	bl	8380 <fprintf@plt>
   18c78:	ldur	x8, [x29, #-48]
   18c7c:	mov	x0, x8
   18c80:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   18c84:	add	x1, x1, #0xc8f
   18c88:	bl	18854 <scols_line_link_group@@SMARTCOLS_2.34+0x103c>
   18c8c:	ldur	x8, [x29, #-8]
   18c90:	str	xzr, [x8, #160]
   18c94:	b	18d24 <scols_line_link_group@@SMARTCOLS_2.34+0x150c>
   18c98:	ldur	x8, [x29, #-8]
   18c9c:	ldr	x9, [x8, #160]
   18ca0:	subs	x9, x9, #0x1
   18ca4:	str	x9, [x8, #160]
   18ca8:	ldur	x8, [x29, #-80]
   18cac:	ldr	x8, [x8, #32]
   18cb0:	stur	x8, [x29, #-88]
   18cb4:	ldur	x8, [x29, #-88]
   18cb8:	ldur	x9, [x29, #-80]
   18cbc:	add	x9, x9, #0x20
   18cc0:	cmp	x8, x9
   18cc4:	b.eq	18d20 <scols_line_link_group@@SMARTCOLS_2.34+0x1508>  // b.none
   18cc8:	ldur	x8, [x29, #-88]
   18ccc:	stur	x8, [x29, #-104]
   18cd0:	ldur	x8, [x29, #-104]
   18cd4:	mov	x9, #0xffffffffffffffb0    	// #-80
   18cd8:	add	x8, x8, x9
   18cdc:	str	x8, [sp, #112]
   18ce0:	ldr	x8, [sp, #112]
   18ce4:	stur	x8, [x29, #-96]
   18ce8:	ldur	x0, [x29, #-8]
   18cec:	ldur	x1, [x29, #-96]
   18cf0:	ldur	x2, [x29, #-16]
   18cf4:	ldur	x3, [x29, #-24]
   18cf8:	ldur	x4, [x29, #-32]
   18cfc:	bl	18e00 <scols_line_link_group@@SMARTCOLS_2.34+0x15e8>
   18d00:	stur	w0, [x29, #-36]
   18d04:	ldur	w10, [x29, #-36]
   18d08:	cbz	w10, 18d10 <scols_line_link_group@@SMARTCOLS_2.34+0x14f8>
   18d0c:	b	18d20 <scols_line_link_group@@SMARTCOLS_2.34+0x1508>
   18d10:	ldur	x8, [x29, #-88]
   18d14:	ldr	x8, [x8]
   18d18:	stur	x8, [x29, #-88]
   18d1c:	b	18cb4 <scols_line_link_group@@SMARTCOLS_2.34+0x149c>
   18d20:	b	18b88 <scols_line_link_group@@SMARTCOLS_2.34+0x1370>
   18d24:	b	18af0 <scols_line_link_group@@SMARTCOLS_2.34+0x12d8>
   18d28:	ldur	x8, [x29, #-8]
   18d2c:	str	xzr, [x8, #160]
   18d30:	ldur	x8, [x29, #-8]
   18d34:	ldrh	w9, [x8, #248]
   18d38:	and	w9, w9, #0xfffffbff
   18d3c:	strh	w9, [x8, #248]
   18d40:	ldr	x8, [sp, #104]
   18d44:	ldr	w9, [x8]
   18d48:	mov	w10, #0x10                  	// #16
   18d4c:	and	w9, w10, w9
   18d50:	cbz	w9, 18da0 <scols_line_link_group@@SMARTCOLS_2.34+0x1588>
   18d54:	ldr	x8, [sp, #96]
   18d58:	ldr	x0, [x8]
   18d5c:	str	x0, [sp, #16]
   18d60:	bl	7880 <getpid@plt>
   18d64:	ldr	x8, [sp, #16]
   18d68:	str	w0, [sp, #12]
   18d6c:	mov	x0, x8
   18d70:	ldr	x1, [sp, #88]
   18d74:	ldr	w2, [sp, #12]
   18d78:	ldr	x3, [sp, #80]
   18d7c:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   18d80:	add	x4, x4, #0x9de
   18d84:	bl	8380 <fprintf@plt>
   18d88:	ldur	x8, [x29, #-8]
   18d8c:	ldur	w2, [x29, #-36]
   18d90:	mov	x0, x8
   18d94:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   18d98:	add	x1, x1, #0xcb6
   18d9c:	bl	18854 <scols_line_link_group@@SMARTCOLS_2.34+0x103c>
   18da0:	ldur	w0, [x29, #-36]
   18da4:	ldp	x29, x30, [sp, #224]
   18da8:	add	sp, sp, #0xf0
   18dac:	ret
   18db0:	sub	sp, sp, #0x20
   18db4:	stp	x29, x30, [sp, #16]
   18db8:	add	x29, sp, #0x10
   18dbc:	str	x0, [sp, #8]
   18dc0:	ldr	x8, [sp, #8]
   18dc4:	mov	w9, #0x0                   	// #0
   18dc8:	str	w9, [sp, #4]
   18dcc:	cbz	x8, 18dec <scols_line_link_group@@SMARTCOLS_2.34+0x15d4>
   18dd0:	ldr	x8, [sp, #8]
   18dd4:	add	x0, x8, #0x80
   18dd8:	bl	1907c <scols_line_link_group@@SMARTCOLS_2.34+0x1864>
   18ddc:	cmp	w0, #0x0
   18de0:	cset	w9, ne  // ne = any
   18de4:	eor	w9, w9, #0x1
   18de8:	str	w9, [sp, #4]
   18dec:	ldr	w8, [sp, #4]
   18df0:	and	w0, w8, #0x1
   18df4:	ldp	x29, x30, [sp, #16]
   18df8:	add	sp, sp, #0x20
   18dfc:	ret
   18e00:	sub	sp, sp, #0xc0
   18e04:	stp	x29, x30, [sp, #176]
   18e08:	add	x29, sp, #0xb0
   18e0c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   18e10:	ldr	x8, [x8, #4024]
   18e14:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   18e18:	ldr	x9, [x9, #4016]
   18e1c:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   18e20:	add	x10, x10, #0x933
   18e24:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   18e28:	add	x11, x11, #0x941
   18e2c:	adrp	x12, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   18e30:	add	x12, x12, #0x989
   18e34:	stur	x0, [x29, #-8]
   18e38:	stur	x1, [x29, #-16]
   18e3c:	stur	x2, [x29, #-24]
   18e40:	stur	x3, [x29, #-32]
   18e44:	stur	x4, [x29, #-40]
   18e48:	stur	wzr, [x29, #-44]
   18e4c:	str	x8, [sp, #88]
   18e50:	str	x9, [sp, #80]
   18e54:	str	x10, [sp, #72]
   18e58:	str	x11, [sp, #64]
   18e5c:	str	x12, [sp, #56]
   18e60:	ldr	x8, [sp, #88]
   18e64:	ldr	w9, [x8]
   18e68:	mov	w10, #0x8                   	// #8
   18e6c:	and	w9, w10, w9
   18e70:	cbz	w9, 18eb8 <scols_line_link_group@@SMARTCOLS_2.34+0x16a0>
   18e74:	ldr	x8, [sp, #80]
   18e78:	ldr	x0, [x8]
   18e7c:	str	x0, [sp, #48]
   18e80:	bl	7880 <getpid@plt>
   18e84:	ldr	x8, [sp, #48]
   18e88:	str	w0, [sp, #44]
   18e8c:	mov	x0, x8
   18e90:	ldr	x1, [sp, #72]
   18e94:	ldr	w2, [sp, #44]
   18e98:	ldr	x3, [sp, #64]
   18e9c:	ldr	x4, [sp, #56]
   18ea0:	bl	8380 <fprintf@plt>
   18ea4:	ldur	x8, [x29, #-16]
   18ea8:	mov	x0, x8
   18eac:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   18eb0:	add	x1, x1, #0xcca
   18eb4:	bl	18854 <scols_line_link_group@@SMARTCOLS_2.34+0x103c>
   18eb8:	ldur	x0, [x29, #-16]
   18ebc:	bl	18630 <scols_line_link_group@@SMARTCOLS_2.34+0xe18>
   18ec0:	cbz	w0, 18eec <scols_line_link_group@@SMARTCOLS_2.34+0x16d4>
   18ec4:	ldur	x0, [x29, #-16]
   18ec8:	bl	1866c <scols_line_link_group@@SMARTCOLS_2.34+0xe54>
   18ecc:	cbz	w0, 18eec <scols_line_link_group@@SMARTCOLS_2.34+0x16d4>
   18ed0:	ldur	x0, [x29, #-16]
   18ed4:	bl	186c4 <scols_line_link_group@@SMARTCOLS_2.34+0xeac>
   18ed8:	cbz	w0, 18eec <scols_line_link_group@@SMARTCOLS_2.34+0x16d4>
   18edc:	ldur	x8, [x29, #-8]
   18ee0:	ldr	x9, [x8, #160]
   18ee4:	add	x9, x9, #0x1
   18ee8:	str	x9, [x8, #160]
   18eec:	ldur	x0, [x29, #-8]
   18ef0:	bl	18db0 <scols_line_link_group@@SMARTCOLS_2.34+0x1598>
   18ef4:	cbz	w0, 18f08 <scols_line_link_group@@SMARTCOLS_2.34+0x16f0>
   18ef8:	ldur	x0, [x29, #-8]
   18efc:	ldur	x1, [x29, #-16]
   18f00:	bl	16a54 <scols_get_library_version@@SMARTCOLS_2.25+0x296c>
   18f04:	stur	w0, [x29, #-44]
   18f08:	ldur	w8, [x29, #-44]
   18f0c:	cbnz	w8, 18f2c <scols_line_link_group@@SMARTCOLS_2.34+0x1714>
   18f10:	ldur	x8, [x29, #-32]
   18f14:	ldur	x0, [x29, #-8]
   18f18:	ldur	x1, [x29, #-16]
   18f1c:	ldur	x2, [x29, #-24]
   18f20:	ldur	x3, [x29, #-40]
   18f24:	blr	x8
   18f28:	stur	w0, [x29, #-44]
   18f2c:	ldur	w8, [x29, #-44]
   18f30:	cbnz	w8, 19010 <scols_line_link_group@@SMARTCOLS_2.34+0x17f8>
   18f34:	ldur	x0, [x29, #-16]
   18f38:	bl	18540 <scols_line_link_group@@SMARTCOLS_2.34+0xd28>
   18f3c:	cbz	w0, 19010 <scols_line_link_group@@SMARTCOLS_2.34+0x17f8>
   18f40:	ldr	x8, [sp, #88]
   18f44:	ldr	w9, [x8]
   18f48:	mov	w10, #0x8                   	// #8
   18f4c:	and	w9, w10, w9
   18f50:	cbz	w9, 18f98 <scols_line_link_group@@SMARTCOLS_2.34+0x1780>
   18f54:	ldr	x8, [sp, #80]
   18f58:	ldr	x0, [x8]
   18f5c:	str	x0, [sp, #32]
   18f60:	bl	7880 <getpid@plt>
   18f64:	ldr	x8, [sp, #32]
   18f68:	str	w0, [sp, #28]
   18f6c:	mov	x0, x8
   18f70:	ldr	x1, [sp, #72]
   18f74:	ldr	w2, [sp, #28]
   18f78:	ldr	x3, [sp, #64]
   18f7c:	ldr	x4, [sp, #56]
   18f80:	bl	8380 <fprintf@plt>
   18f84:	ldur	x8, [x29, #-16]
   18f88:	mov	x0, x8
   18f8c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   18f90:	add	x1, x1, #0xcd5
   18f94:	bl	18854 <scols_line_link_group@@SMARTCOLS_2.34+0x103c>
   18f98:	ldur	x8, [x29, #-16]
   18f9c:	ldr	x8, [x8, #64]
   18fa0:	stur	x8, [x29, #-56]
   18fa4:	ldur	x8, [x29, #-56]
   18fa8:	ldur	x9, [x29, #-16]
   18fac:	add	x9, x9, #0x40
   18fb0:	cmp	x8, x9
   18fb4:	b.eq	19010 <scols_line_link_group@@SMARTCOLS_2.34+0x17f8>  // b.none
   18fb8:	ldur	x8, [x29, #-56]
   18fbc:	stur	x8, [x29, #-72]
   18fc0:	ldur	x8, [x29, #-72]
   18fc4:	mov	x9, #0xffffffffffffffb0    	// #-80
   18fc8:	add	x8, x8, x9
   18fcc:	stur	x8, [x29, #-80]
   18fd0:	ldur	x8, [x29, #-80]
   18fd4:	stur	x8, [x29, #-64]
   18fd8:	ldur	x0, [x29, #-8]
   18fdc:	ldur	x1, [x29, #-64]
   18fe0:	ldur	x2, [x29, #-24]
   18fe4:	ldur	x3, [x29, #-32]
   18fe8:	ldur	x4, [x29, #-40]
   18fec:	bl	18e00 <scols_line_link_group@@SMARTCOLS_2.34+0x15e8>
   18ff0:	stur	w0, [x29, #-44]
   18ff4:	ldur	w10, [x29, #-44]
   18ff8:	cbz	w10, 19000 <scols_line_link_group@@SMARTCOLS_2.34+0x17e8>
   18ffc:	b	19010 <scols_line_link_group@@SMARTCOLS_2.34+0x17f8>
   19000:	ldur	x8, [x29, #-56]
   19004:	ldr	x8, [x8]
   19008:	stur	x8, [x29, #-56]
   1900c:	b	18fa4 <scols_line_link_group@@SMARTCOLS_2.34+0x178c>
   19010:	ldr	x8, [sp, #88]
   19014:	ldr	w9, [x8]
   19018:	mov	w10, #0x8                   	// #8
   1901c:	and	w9, w10, w9
   19020:	cbz	w9, 1906c <scols_line_link_group@@SMARTCOLS_2.34+0x1854>
   19024:	ldr	x8, [sp, #80]
   19028:	ldr	x0, [x8]
   1902c:	str	x0, [sp, #16]
   19030:	bl	7880 <getpid@plt>
   19034:	ldr	x8, [sp, #16]
   19038:	str	w0, [sp, #12]
   1903c:	mov	x0, x8
   19040:	ldr	x1, [sp, #72]
   19044:	ldr	w2, [sp, #12]
   19048:	ldr	x3, [sp, #64]
   1904c:	ldr	x4, [sp, #56]
   19050:	bl	8380 <fprintf@plt>
   19054:	ldur	x8, [x29, #-16]
   19058:	ldur	w2, [x29, #-44]
   1905c:	mov	x0, x8
   19060:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   19064:	add	x1, x1, #0xce4
   19068:	bl	18854 <scols_line_link_group@@SMARTCOLS_2.34+0x103c>
   1906c:	ldur	w0, [x29, #-44]
   19070:	ldp	x29, x30, [sp, #176]
   19074:	add	sp, sp, #0xc0
   19078:	ret
   1907c:	sub	sp, sp, #0x10
   19080:	str	x0, [sp, #8]
   19084:	ldr	x8, [sp, #8]
   19088:	ldr	x8, [x8]
   1908c:	ldr	x9, [sp, #8]
   19090:	cmp	x8, x9
   19094:	cset	w10, eq  // eq = none
   19098:	and	w0, w10, #0x1
   1909c:	add	sp, sp, #0x10
   190a0:	ret
   190a4:	sub	sp, sp, #0x10
   190a8:	str	x0, [sp, #8]
   190ac:	str	x1, [sp]
   190b0:	ldr	x8, [sp]
   190b4:	ldr	x8, [x8, #8]
   190b8:	ldr	x9, [sp, #8]
   190bc:	cmp	x8, x9
   190c0:	cset	w10, eq  // eq = none
   190c4:	and	w0, w10, #0x1
   190c8:	add	sp, sp, #0x10
   190cc:	ret

00000000000190d0 <scols_init_debug@@SMARTCOLS_2.25>:
   190d0:	sub	sp, sp, #0x80
   190d4:	stp	x29, x30, [sp, #112]
   190d8:	add	x29, sp, #0x70
   190dc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   190e0:	ldr	x8, [x8, #4024]
   190e4:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   190e8:	ldr	x9, [x9, #4016]
   190ec:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   190f0:	add	x10, x10, #0x941
   190f4:	stur	w0, [x29, #-4]
   190f8:	ldr	w11, [x8]
   190fc:	stur	x8, [x29, #-32]
   19100:	stur	x9, [x29, #-40]
   19104:	stur	x10, [x29, #-48]
   19108:	cbz	w11, 19110 <scols_init_debug@@SMARTCOLS_2.25+0x40>
   1910c:	b	19330 <scols_init_debug@@SMARTCOLS_2.25+0x260>
   19110:	ldur	w8, [x29, #-4]
   19114:	cbz	w8, 19124 <scols_init_debug@@SMARTCOLS_2.25+0x54>
   19118:	mov	x8, xzr
   1911c:	str	x8, [sp, #56]
   19120:	b	19134 <scols_init_debug@@SMARTCOLS_2.25+0x64>
   19124:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   19128:	add	x0, x0, #0xcfe
   1912c:	bl	8270 <getenv@plt>
   19130:	str	x0, [sp, #56]
   19134:	ldr	x8, [sp, #56]
   19138:	stur	x8, [x29, #-16]
   1913c:	ldur	x8, [x29, #-32]
   19140:	ldr	w9, [x8]
   19144:	and	w9, w9, #0x2
   19148:	cbz	w9, 19150 <scols_init_debug@@SMARTCOLS_2.25+0x80>
   1914c:	b	19188 <scols_init_debug@@SMARTCOLS_2.25+0xb8>
   19150:	ldur	w8, [x29, #-4]
   19154:	cbnz	w8, 1917c <scols_init_debug@@SMARTCOLS_2.25+0xac>
   19158:	ldur	x8, [x29, #-16]
   1915c:	cbz	x8, 1917c <scols_init_debug@@SMARTCOLS_2.25+0xac>
   19160:	ldur	x1, [x29, #-16]
   19164:	adrp	x0, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   19168:	add	x0, x0, #0x5e0
   1916c:	bl	1933c <scols_init_debug@@SMARTCOLS_2.25+0x26c>
   19170:	ldur	x8, [x29, #-32]
   19174:	str	w0, [x8]
   19178:	b	19188 <scols_init_debug@@SMARTCOLS_2.25+0xb8>
   1917c:	ldur	w8, [x29, #-4]
   19180:	ldur	x9, [x29, #-32]
   19184:	str	w8, [x9]
   19188:	ldur	x8, [x29, #-32]
   1918c:	ldr	w9, [x8]
   19190:	cbz	w9, 19204 <scols_init_debug@@SMARTCOLS_2.25+0x134>
   19194:	bl	76d0 <getuid@plt>
   19198:	str	w0, [sp, #52]
   1919c:	bl	7640 <geteuid@plt>
   191a0:	ldr	w8, [sp, #52]
   191a4:	cmp	w8, w0
   191a8:	b.ne	191c4 <scols_init_debug@@SMARTCOLS_2.25+0xf4>  // b.any
   191ac:	bl	7e00 <getgid@plt>
   191b0:	str	w0, [sp, #48]
   191b4:	bl	7600 <getegid@plt>
   191b8:	ldr	w8, [sp, #48]
   191bc:	cmp	w8, w0
   191c0:	b.eq	19204 <scols_init_debug@@SMARTCOLS_2.25+0x134>  // b.none
   191c4:	ldur	x8, [x29, #-32]
   191c8:	ldr	w9, [x8]
   191cc:	orr	w9, w9, #0x1000000
   191d0:	str	w9, [x8]
   191d4:	ldur	x10, [x29, #-40]
   191d8:	ldr	x0, [x10]
   191dc:	str	x0, [sp, #40]
   191e0:	bl	7880 <getpid@plt>
   191e4:	ldr	x8, [sp, #40]
   191e8:	str	w0, [sp, #36]
   191ec:	mov	x0, x8
   191f0:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   191f4:	add	x1, x1, #0xd11
   191f8:	ldr	w2, [sp, #36]
   191fc:	ldur	x3, [x29, #-48]
   19200:	bl	8380 <fprintf@plt>
   19204:	ldur	x8, [x29, #-32]
   19208:	ldr	w9, [x8]
   1920c:	orr	w9, w9, #0x2
   19210:	str	w9, [x8]
   19214:	ldur	x8, [x29, #-32]
   19218:	ldr	w9, [x8]
   1921c:	cmp	w9, #0x2
   19220:	b.eq	19308 <scols_init_debug@@SMARTCOLS_2.25+0x238>  // b.none
   19224:	ldur	x8, [x29, #-32]
   19228:	ldr	w9, [x8]
   1922c:	cmp	w9, #0x3
   19230:	b.eq	19308 <scols_init_debug@@SMARTCOLS_2.25+0x238>  // b.none
   19234:	sub	x0, x29, #0x18
   19238:	mov	x8, xzr
   1923c:	stur	x8, [x29, #-24]
   19240:	bl	7de0 <scols_get_library_version@plt>
   19244:	ldur	x8, [x29, #-32]
   19248:	ldr	w9, [x8]
   1924c:	mov	w10, #0x2                   	// #2
   19250:	and	w9, w10, w9
   19254:	cbz	w9, 192a8 <scols_init_debug@@SMARTCOLS_2.25+0x1d8>
   19258:	ldur	x8, [x29, #-40]
   1925c:	ldr	x0, [x8]
   19260:	str	x0, [sp, #24]
   19264:	bl	7880 <getpid@plt>
   19268:	ldr	x8, [sp, #24]
   1926c:	str	w0, [sp, #20]
   19270:	mov	x0, x8
   19274:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   19278:	add	x1, x1, #0x933
   1927c:	ldr	w2, [sp, #20]
   19280:	ldur	x3, [x29, #-48]
   19284:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   19288:	add	x4, x4, #0xd05
   1928c:	bl	8380 <fprintf@plt>
   19290:	ldur	x8, [x29, #-32]
   19294:	ldr	w1, [x8]
   19298:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1929c:	add	x9, x9, #0xd4a
   192a0:	mov	x0, x9
   192a4:	bl	194b4 <scols_init_debug@@SMARTCOLS_2.25+0x3e4>
   192a8:	ldur	x8, [x29, #-32]
   192ac:	ldr	w9, [x8]
   192b0:	mov	w10, #0x2                   	// #2
   192b4:	and	w9, w10, w9
   192b8:	cbz	w9, 19308 <scols_init_debug@@SMARTCOLS_2.25+0x238>
   192bc:	ldur	x8, [x29, #-40]
   192c0:	ldr	x0, [x8]
   192c4:	str	x0, [sp, #8]
   192c8:	bl	7880 <getpid@plt>
   192cc:	ldr	x8, [sp, #8]
   192d0:	str	w0, [sp, #4]
   192d4:	mov	x0, x8
   192d8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   192dc:	add	x1, x1, #0x933
   192e0:	ldr	w2, [sp, #4]
   192e4:	ldur	x3, [x29, #-48]
   192e8:	adrp	x4, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   192ec:	add	x4, x4, #0xd05
   192f0:	bl	8380 <fprintf@plt>
   192f4:	ldur	x1, [x29, #-24]
   192f8:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   192fc:	add	x8, x8, #0xd65
   19300:	mov	x0, x8
   19304:	bl	194b4 <scols_init_debug@@SMARTCOLS_2.25+0x3e4>
   19308:	ldur	x8, [x29, #-32]
   1930c:	ldr	w9, [x8]
   19310:	mov	w10, #0x1                   	// #1
   19314:	and	w9, w10, w9
   19318:	cbz	w9, 19330 <scols_init_debug@@SMARTCOLS_2.25+0x260>
   1931c:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   19320:	add	x0, x0, #0xcfe
   19324:	adrp	x1, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   19328:	add	x1, x1, #0x5e0
   1932c:	bl	1958c <scols_init_debug@@SMARTCOLS_2.25+0x4bc>
   19330:	ldp	x29, x30, [sp, #112]
   19334:	add	sp, sp, #0x80
   19338:	ret
   1933c:	sub	sp, sp, #0x60
   19340:	stp	x29, x30, [sp, #80]
   19344:	add	x29, sp, #0x50
   19348:	mov	w8, wzr
   1934c:	add	x9, sp, #0x28
   19350:	stur	x0, [x29, #-16]
   19354:	stur	x1, [x29, #-24]
   19358:	ldur	x0, [x29, #-24]
   1935c:	mov	x1, x9
   19360:	mov	w2, w8
   19364:	bl	74e0 <strtoul@plt>
   19368:	stur	w0, [x29, #-28]
   1936c:	ldr	x9, [sp, #40]
   19370:	cbz	x9, 19478 <scols_init_debug@@SMARTCOLS_2.25+0x3a8>
   19374:	ldr	x8, [sp, #40]
   19378:	ldrsb	w9, [x8]
   1937c:	cbz	w9, 19478 <scols_init_debug@@SMARTCOLS_2.25+0x3a8>
   19380:	ldur	x8, [x29, #-16]
   19384:	cbz	x8, 19478 <scols_init_debug@@SMARTCOLS_2.25+0x3a8>
   19388:	ldur	x8, [x29, #-16]
   1938c:	ldr	x8, [x8]
   19390:	cbz	x8, 19478 <scols_init_debug@@SMARTCOLS_2.25+0x3a8>
   19394:	stur	wzr, [x29, #-28]
   19398:	ldur	x0, [x29, #-24]
   1939c:	bl	7b80 <strdup@plt>
   193a0:	str	x0, [sp, #32]
   193a4:	str	x0, [sp, #24]
   193a8:	ldr	x8, [sp, #24]
   193ac:	cbnz	x8, 193bc <scols_init_debug@@SMARTCOLS_2.25+0x2ec>
   193b0:	ldur	w8, [x29, #-28]
   193b4:	stur	w8, [x29, #-4]
   193b8:	b	194a4 <scols_init_debug@@SMARTCOLS_2.25+0x3d4>
   193bc:	ldr	x0, [sp, #24]
   193c0:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   193c4:	add	x1, x1, #0x999
   193c8:	add	x2, sp, #0x28
   193cc:	bl	78a0 <strtok_r@plt>
   193d0:	str	x0, [sp, #16]
   193d4:	cbz	x0, 1946c <scols_init_debug@@SMARTCOLS_2.25+0x39c>
   193d8:	ldr	x8, [sp, #40]
   193dc:	str	x8, [sp, #24]
   193e0:	ldur	x8, [x29, #-16]
   193e4:	str	x8, [sp, #8]
   193e8:	ldr	x8, [sp, #8]
   193ec:	mov	w9, #0x0                   	// #0
   193f0:	str	w9, [sp, #4]
   193f4:	cbz	x8, 1940c <scols_init_debug@@SMARTCOLS_2.25+0x33c>
   193f8:	ldr	x8, [sp, #8]
   193fc:	ldr	x8, [x8]
   19400:	cmp	x8, #0x0
   19404:	cset	w9, ne  // ne = any
   19408:	str	w9, [sp, #4]
   1940c:	ldr	w8, [sp, #4]
   19410:	tbnz	w8, #0, 19418 <scols_init_debug@@SMARTCOLS_2.25+0x348>
   19414:	b	19454 <scols_init_debug@@SMARTCOLS_2.25+0x384>
   19418:	ldr	x0, [sp, #16]
   1941c:	ldr	x8, [sp, #8]
   19420:	ldr	x1, [x8]
   19424:	bl	7d30 <strcmp@plt>
   19428:	cbnz	w0, 19444 <scols_init_debug@@SMARTCOLS_2.25+0x374>
   1942c:	ldr	x8, [sp, #8]
   19430:	ldr	w9, [x8, #8]
   19434:	ldur	w10, [x29, #-28]
   19438:	orr	w9, w10, w9
   1943c:	stur	w9, [x29, #-28]
   19440:	b	19454 <scols_init_debug@@SMARTCOLS_2.25+0x384>
   19444:	ldr	x8, [sp, #8]
   19448:	add	x8, x8, #0x18
   1944c:	str	x8, [sp, #8]
   19450:	b	193e8 <scols_init_debug@@SMARTCOLS_2.25+0x318>
   19454:	ldur	w8, [x29, #-28]
   19458:	mov	w9, #0xffff                	// #65535
   1945c:	cmp	w8, w9
   19460:	b.ne	19468 <scols_init_debug@@SMARTCOLS_2.25+0x398>  // b.any
   19464:	b	1946c <scols_init_debug@@SMARTCOLS_2.25+0x39c>
   19468:	b	193bc <scols_init_debug@@SMARTCOLS_2.25+0x2ec>
   1946c:	ldr	x0, [sp, #32]
   19470:	bl	7dd0 <free@plt>
   19474:	b	1949c <scols_init_debug@@SMARTCOLS_2.25+0x3cc>
   19478:	ldr	x8, [sp, #40]
   1947c:	cbz	x8, 1949c <scols_init_debug@@SMARTCOLS_2.25+0x3cc>
   19480:	ldr	x0, [sp, #40]
   19484:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   19488:	add	x1, x1, #0xd79
   1948c:	bl	7d30 <strcmp@plt>
   19490:	cbnz	w0, 1949c <scols_init_debug@@SMARTCOLS_2.25+0x3cc>
   19494:	mov	w8, #0xffff                	// #65535
   19498:	stur	w8, [x29, #-28]
   1949c:	ldur	w8, [x29, #-28]
   194a0:	stur	w8, [x29, #-4]
   194a4:	ldur	w0, [x29, #-4]
   194a8:	ldp	x29, x30, [sp, #80]
   194ac:	add	sp, sp, #0x60
   194b0:	ret
   194b4:	sub	sp, sp, #0x140
   194b8:	stp	x29, x30, [sp, #288]
   194bc:	str	x28, [sp, #304]
   194c0:	add	x29, sp, #0x120
   194c4:	sub	x8, x29, #0x28
   194c8:	str	q7, [sp, #128]
   194cc:	str	q6, [sp, #112]
   194d0:	str	q5, [sp, #96]
   194d4:	str	q4, [sp, #80]
   194d8:	str	q3, [sp, #64]
   194dc:	str	q2, [sp, #48]
   194e0:	str	q1, [sp, #32]
   194e4:	str	q0, [sp, #16]
   194e8:	stur	x7, [x29, #-88]
   194ec:	stur	x6, [x29, #-96]
   194f0:	stur	x5, [x29, #-104]
   194f4:	stur	x4, [x29, #-112]
   194f8:	stur	x3, [x29, #-120]
   194fc:	stur	x2, [x29, #-128]
   19500:	stur	x1, [x29, #-136]
   19504:	stur	x0, [x29, #-8]
   19508:	mov	w9, #0xffffff80            	// #-128
   1950c:	stur	w9, [x29, #-12]
   19510:	mov	w9, #0xffffffc8            	// #-56
   19514:	stur	w9, [x29, #-16]
   19518:	add	x10, sp, #0x10
   1951c:	add	x10, x10, #0x80
   19520:	stur	x10, [x29, #-24]
   19524:	sub	x10, x29, #0x88
   19528:	add	x10, x10, #0x38
   1952c:	stur	x10, [x29, #-32]
   19530:	add	x10, x29, #0x20
   19534:	stur	x10, [x29, #-40]
   19538:	adrp	x10, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1953c:	ldr	x10, [x10, #4016]
   19540:	ldr	x0, [x10]
   19544:	ldur	x1, [x29, #-8]
   19548:	ldr	q0, [x8]
   1954c:	ldr	q1, [x8, #16]
   19550:	stur	q1, [x29, #-64]
   19554:	stur	q0, [x29, #-80]
   19558:	sub	x2, x29, #0x50
   1955c:	str	x10, [sp, #8]
   19560:	bl	8210 <vfprintf@plt>
   19564:	ldr	x8, [sp, #8]
   19568:	ldr	x1, [x8]
   1956c:	mov	w9, #0xa                   	// #10
   19570:	str	w0, [sp, #4]
   19574:	mov	w0, w9
   19578:	bl	7720 <fputc@plt>
   1957c:	ldr	x28, [sp, #304]
   19580:	ldp	x29, x30, [sp, #288]
   19584:	add	sp, sp, #0x140
   19588:	ret
   1958c:	sub	sp, sp, #0x30
   19590:	stp	x29, x30, [sp, #32]
   19594:	add	x29, sp, #0x20
   19598:	stur	x0, [x29, #-8]
   1959c:	str	x1, [sp, #16]
   195a0:	ldr	x8, [sp, #16]
   195a4:	cbnz	x8, 195ac <scols_init_debug@@SMARTCOLS_2.25+0x4dc>
   195a8:	b	19650 <scols_init_debug@@SMARTCOLS_2.25+0x580>
   195ac:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   195b0:	ldr	x8, [x8, #4016]
   195b4:	ldr	x0, [x8]
   195b8:	ldur	x2, [x29, #-8]
   195bc:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   195c0:	add	x1, x1, #0xe0c
   195c4:	bl	8380 <fprintf@plt>
   195c8:	ldr	x8, [sp, #16]
   195cc:	str	x8, [sp, #8]
   195d0:	ldr	x8, [sp, #8]
   195d4:	mov	w9, #0x0                   	// #0
   195d8:	str	w9, [sp, #4]
   195dc:	cbz	x8, 195f4 <scols_init_debug@@SMARTCOLS_2.25+0x524>
   195e0:	ldr	x8, [sp, #8]
   195e4:	ldr	x8, [x8]
   195e8:	cmp	x8, #0x0
   195ec:	cset	w9, ne  // ne = any
   195f0:	str	w9, [sp, #4]
   195f4:	ldr	w8, [sp, #4]
   195f8:	tbnz	w8, #0, 19600 <scols_init_debug@@SMARTCOLS_2.25+0x530>
   195fc:	b	19650 <scols_init_debug@@SMARTCOLS_2.25+0x580>
   19600:	ldr	x8, [sp, #8]
   19604:	ldr	x8, [x8, #16]
   19608:	cbnz	x8, 19610 <scols_init_debug@@SMARTCOLS_2.25+0x540>
   1960c:	b	19640 <scols_init_debug@@SMARTCOLS_2.25+0x570>
   19610:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   19614:	ldr	x8, [x8, #4016]
   19618:	ldr	x0, [x8]
   1961c:	ldr	x8, [sp, #8]
   19620:	ldr	x2, [x8]
   19624:	ldr	x8, [sp, #8]
   19628:	ldr	w3, [x8, #8]
   1962c:	ldr	x8, [sp, #8]
   19630:	ldr	x4, [x8, #16]
   19634:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   19638:	add	x1, x1, #0xe3d
   1963c:	bl	8380 <fprintf@plt>
   19640:	ldr	x8, [sp, #8]
   19644:	add	x8, x8, #0x18
   19648:	str	x8, [sp, #8]
   1964c:	b	195d0 <scols_init_debug@@SMARTCOLS_2.25+0x500>
   19650:	ldp	x29, x30, [sp, #32]
   19654:	add	sp, sp, #0x30
   19658:	ret
   1965c:	sub	sp, sp, #0xa0
   19660:	stp	x29, x30, [sp, #144]
   19664:	add	x29, sp, #0x90
   19668:	add	x1, sp, #0x8
   1966c:	stur	w0, [x29, #-4]
   19670:	ldur	w0, [x29, #-4]
   19674:	bl	38888 <scols_init_debug@@SMARTCOLS_2.25+0x1f7b8>
   19678:	mov	w8, #0x0                   	// #0
   1967c:	str	w8, [sp, #4]
   19680:	cbnz	w0, 19698 <scols_init_debug@@SMARTCOLS_2.25+0x5c8>
   19684:	ldr	w8, [sp, #24]
   19688:	and	w8, w8, #0xf000
   1968c:	cmp	w8, #0x6, lsl #12
   19690:	cset	w8, eq  // eq = none
   19694:	str	w8, [sp, #4]
   19698:	ldr	w8, [sp, #4]
   1969c:	and	w0, w8, #0x1
   196a0:	ldp	x29, x30, [sp, #144]
   196a4:	add	sp, sp, #0xa0
   196a8:	ret
   196ac:	sub	sp, sp, #0x40
   196b0:	stp	x29, x30, [sp, #48]
   196b4:	add	x29, sp, #0x30
   196b8:	mov	x8, #0x400                 	// #1024
   196bc:	stur	w0, [x29, #-12]
   196c0:	str	xzr, [sp, #16]
   196c4:	str	x8, [sp, #24]
   196c8:	ldur	w0, [x29, #-12]
   196cc:	ldr	x1, [sp, #24]
   196d0:	bl	197ac <scols_init_debug@@SMARTCOLS_2.25+0x6dc>
   196d4:	cbz	x0, 1972c <scols_init_debug@@SMARTCOLS_2.25+0x65c>
   196d8:	ldr	x8, [sp, #24]
   196dc:	mov	x9, #0xffffffffffffffff    	// #-1
   196e0:	cmp	x8, x9
   196e4:	b.ne	196f4 <scols_init_debug@@SMARTCOLS_2.25+0x624>  // b.any
   196e8:	mov	x8, #0xffffffffffffffff    	// #-1
   196ec:	stur	x8, [x29, #-8]
   196f0:	b	1979c <scols_init_debug@@SMARTCOLS_2.25+0x6cc>
   196f4:	ldr	x8, [sp, #24]
   196f8:	str	x8, [sp, #16]
   196fc:	ldr	x8, [sp, #24]
   19700:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
   19704:	cmp	x8, x9
   19708:	b.cc	19718 <scols_init_debug@@SMARTCOLS_2.25+0x648>  // b.lo, b.ul, b.last
   1970c:	mov	x8, #0xffffffffffffffff    	// #-1
   19710:	str	x8, [sp, #24]
   19714:	b	19728 <scols_init_debug@@SMARTCOLS_2.25+0x658>
   19718:	ldr	x8, [sp, #24]
   1971c:	mov	x9, #0x2                   	// #2
   19720:	mul	x8, x8, x9
   19724:	str	x8, [sp, #24]
   19728:	b	196c8 <scols_init_debug@@SMARTCOLS_2.25+0x5f8>
   1972c:	ldr	x8, [sp, #16]
   19730:	ldr	x9, [sp, #24]
   19734:	subs	x9, x9, #0x1
   19738:	cmp	x8, x9
   1973c:	b.cs	19780 <scols_init_debug@@SMARTCOLS_2.25+0x6b0>  // b.hs, b.nlast
   19740:	ldr	x8, [sp, #16]
   19744:	ldr	x9, [sp, #24]
   19748:	add	x8, x8, x9
   1974c:	mov	x9, #0x2                   	// #2
   19750:	udiv	x8, x8, x9
   19754:	str	x8, [sp, #8]
   19758:	ldur	w0, [x29, #-12]
   1975c:	ldr	x1, [sp, #8]
   19760:	bl	197ac <scols_init_debug@@SMARTCOLS_2.25+0x6dc>
   19764:	cbz	x0, 19774 <scols_init_debug@@SMARTCOLS_2.25+0x6a4>
   19768:	ldr	x8, [sp, #8]
   1976c:	str	x8, [sp, #16]
   19770:	b	1977c <scols_init_debug@@SMARTCOLS_2.25+0x6ac>
   19774:	ldr	x8, [sp, #8]
   19778:	str	x8, [sp, #24]
   1977c:	b	1972c <scols_init_debug@@SMARTCOLS_2.25+0x65c>
   19780:	ldur	w0, [x29, #-12]
   19784:	mov	x8, xzr
   19788:	mov	x1, x8
   1978c:	bl	197ac <scols_init_debug@@SMARTCOLS_2.25+0x6dc>
   19790:	ldr	x8, [sp, #16]
   19794:	add	x8, x8, #0x1
   19798:	stur	x8, [x29, #-8]
   1979c:	ldur	x0, [x29, #-8]
   197a0:	ldp	x29, x30, [sp, #48]
   197a4:	add	sp, sp, #0x40
   197a8:	ret
   197ac:	sub	sp, sp, #0x30
   197b0:	stp	x29, x30, [sp, #32]
   197b4:	add	x29, sp, #0x20
   197b8:	mov	w8, wzr
   197bc:	stur	w0, [x29, #-12]
   197c0:	str	x1, [sp, #8]
   197c4:	ldur	w0, [x29, #-12]
   197c8:	ldr	x1, [sp, #8]
   197cc:	mov	w2, w8
   197d0:	bl	77a0 <lseek@plt>
   197d4:	cmp	x0, #0x0
   197d8:	cset	w8, ge  // ge = tcont
   197dc:	tbnz	w8, #0, 197e8 <scols_init_debug@@SMARTCOLS_2.25+0x718>
   197e0:	stur	xzr, [x29, #-8]
   197e4:	b	19810 <scols_init_debug@@SMARTCOLS_2.25+0x740>
   197e8:	ldur	w0, [x29, #-12]
   197ec:	add	x1, sp, #0x7
   197f0:	mov	x2, #0x1                   	// #1
   197f4:	bl	7ff0 <read@plt>
   197f8:	cmp	x0, #0x1
   197fc:	b.ge	19808 <scols_init_debug@@SMARTCOLS_2.25+0x738>  // b.tcont
   19800:	stur	xzr, [x29, #-8]
   19804:	b	19810 <scols_init_debug@@SMARTCOLS_2.25+0x740>
   19808:	mov	x8, #0x1                   	// #1
   1980c:	stur	x8, [x29, #-8]
   19810:	ldur	x0, [x29, #-8]
   19814:	ldp	x29, x30, [sp, #32]
   19818:	add	sp, sp, #0x30
   1981c:	ret
   19820:	sub	sp, sp, #0xd0
   19824:	stp	x29, x30, [sp, #192]
   19828:	add	x29, sp, #0xc0
   1982c:	mov	x8, #0x1272                	// #4722
   19830:	movk	x8, #0x8008, lsl #16
   19834:	stur	w0, [x29, #-8]
   19838:	stur	x1, [x29, #-16]
   1983c:	ldur	w0, [x29, #-8]
   19840:	ldur	x2, [x29, #-16]
   19844:	mov	x1, x8
   19848:	bl	83c0 <ioctl@plt>
   1984c:	cmp	w0, #0x0
   19850:	cset	w9, lt  // lt = tstop
   19854:	tbnz	w9, #0, 19860 <scols_init_debug@@SMARTCOLS_2.25+0x790>
   19858:	stur	wzr, [x29, #-4]
   1985c:	b	19934 <scols_init_debug@@SMARTCOLS_2.25+0x864>
   19860:	ldur	w0, [x29, #-8]
   19864:	mov	x1, #0x1260                	// #4704
   19868:	sub	x2, x29, #0x18
   1986c:	bl	83c0 <ioctl@plt>
   19870:	cmp	w0, #0x0
   19874:	cset	w8, lt  // lt = tstop
   19878:	tbnz	w8, #0, 19894 <scols_init_debug@@SMARTCOLS_2.25+0x7c4>
   1987c:	ldur	x8, [x29, #-24]
   19880:	lsl	x8, x8, #9
   19884:	ldur	x9, [x29, #-16]
   19888:	str	x8, [x9]
   1988c:	stur	wzr, [x29, #-4]
   19890:	b	19934 <scols_init_debug@@SMARTCOLS_2.25+0x864>
   19894:	ldur	w0, [x29, #-8]
   19898:	mov	x1, #0x204                 	// #516
   1989c:	movk	x1, #0x8020, lsl #16
   198a0:	sub	x2, x29, #0x38
   198a4:	bl	83c0 <ioctl@plt>
   198a8:	cmp	w0, #0x0
   198ac:	cset	w8, lt  // lt = tstop
   198b0:	tbnz	w8, #0, 198d0 <scols_init_debug@@SMARTCOLS_2.25+0x800>
   198b4:	ldur	w8, [x29, #-56]
   198b8:	mov	w9, w8
   198bc:	lsl	x9, x9, #9
   198c0:	ldur	x10, [x29, #-16]
   198c4:	str	x9, [x10]
   198c8:	stur	wzr, [x29, #-4]
   198cc:	b	19934 <scols_init_debug@@SMARTCOLS_2.25+0x864>
   198d0:	ldur	w0, [x29, #-8]
   198d4:	add	x1, sp, #0x8
   198d8:	bl	38888 <scols_init_debug@@SMARTCOLS_2.25+0x1f7b8>
   198dc:	cbnz	w0, 19904 <scols_init_debug@@SMARTCOLS_2.25+0x834>
   198e0:	ldr	w8, [sp, #24]
   198e4:	and	w8, w8, #0xf000
   198e8:	cmp	w8, #0x8, lsl #12
   198ec:	b.ne	19904 <scols_init_debug@@SMARTCOLS_2.25+0x834>  // b.any
   198f0:	ldr	x8, [sp, #56]
   198f4:	ldur	x9, [x29, #-16]
   198f8:	str	x8, [x9]
   198fc:	stur	wzr, [x29, #-4]
   19900:	b	19934 <scols_init_debug@@SMARTCOLS_2.25+0x864>
   19904:	ldr	w8, [sp, #24]
   19908:	and	w8, w8, #0xf000
   1990c:	cmp	w8, #0x6, lsl #12
   19910:	b.eq	19920 <scols_init_debug@@SMARTCOLS_2.25+0x850>  // b.none
   19914:	mov	w8, #0xffffffff            	// #-1
   19918:	stur	w8, [x29, #-4]
   1991c:	b	19934 <scols_init_debug@@SMARTCOLS_2.25+0x864>
   19920:	ldur	w0, [x29, #-8]
   19924:	bl	196ac <scols_init_debug@@SMARTCOLS_2.25+0x5dc>
   19928:	ldur	x8, [x29, #-16]
   1992c:	str	x0, [x8]
   19930:	stur	wzr, [x29, #-4]
   19934:	ldur	w0, [x29, #-4]
   19938:	ldp	x29, x30, [sp, #192]
   1993c:	add	sp, sp, #0xd0
   19940:	ret
   19944:	sub	sp, sp, #0x30
   19948:	stp	x29, x30, [sp, #32]
   1994c:	add	x29, sp, #0x20
   19950:	add	x8, sp, #0x8
   19954:	stur	w0, [x29, #-8]
   19958:	str	x1, [sp, #16]
   1995c:	ldur	w0, [x29, #-8]
   19960:	mov	x1, x8
   19964:	bl	19820 <scols_init_debug@@SMARTCOLS_2.25+0x750>
   19968:	cbnz	w0, 19984 <scols_init_debug@@SMARTCOLS_2.25+0x8b4>
   1996c:	ldr	x8, [sp, #8]
   19970:	lsr	x8, x8, #9
   19974:	ldr	x9, [sp, #16]
   19978:	str	x8, [x9]
   1997c:	stur	wzr, [x29, #-4]
   19980:	b	1998c <scols_init_debug@@SMARTCOLS_2.25+0x8bc>
   19984:	mov	w8, #0xffffffff            	// #-1
   19988:	stur	w8, [x29, #-4]
   1998c:	ldur	w0, [x29, #-4]
   19990:	ldp	x29, x30, [sp, #32]
   19994:	add	sp, sp, #0x30
   19998:	ret
   1999c:	sub	sp, sp, #0x20
   199a0:	stp	x29, x30, [sp, #16]
   199a4:	add	x29, sp, #0x10
   199a8:	mov	x8, #0x1268                	// #4712
   199ac:	str	w0, [sp, #8]
   199b0:	str	x1, [sp]
   199b4:	ldr	w0, [sp, #8]
   199b8:	ldr	x2, [sp]
   199bc:	mov	x1, x8
   199c0:	bl	83c0 <ioctl@plt>
   199c4:	cmp	w0, #0x0
   199c8:	cset	w9, lt  // lt = tstop
   199cc:	tbnz	w9, #0, 199d8 <scols_init_debug@@SMARTCOLS_2.25+0x908>
   199d0:	stur	wzr, [x29, #-4]
   199d4:	b	199e0 <scols_init_debug@@SMARTCOLS_2.25+0x910>
   199d8:	mov	w8, #0xffffffff            	// #-1
   199dc:	stur	w8, [x29, #-4]
   199e0:	ldur	w0, [x29, #-4]
   199e4:	ldp	x29, x30, [sp, #16]
   199e8:	add	sp, sp, #0x20
   199ec:	ret
   199f0:	sub	sp, sp, #0x20
   199f4:	stp	x29, x30, [sp, #16]
   199f8:	add	x29, sp, #0x10
   199fc:	mov	x8, #0x127b                	// #4731
   19a00:	mov	x2, sp
   19a04:	str	w0, [sp, #8]
   19a08:	str	x1, [sp]
   19a0c:	ldr	w0, [sp, #8]
   19a10:	mov	x1, x8
   19a14:	bl	83c0 <ioctl@plt>
   19a18:	cmp	w0, #0x0
   19a1c:	cset	w9, lt  // lt = tstop
   19a20:	tbnz	w9, #0, 19a2c <scols_init_debug@@SMARTCOLS_2.25+0x95c>
   19a24:	stur	wzr, [x29, #-4]
   19a28:	b	19a34 <scols_init_debug@@SMARTCOLS_2.25+0x964>
   19a2c:	mov	w8, #0xffffffff            	// #-1
   19a30:	stur	w8, [x29, #-4]
   19a34:	ldur	w0, [x29, #-4]
   19a38:	ldp	x29, x30, [sp, #16]
   19a3c:	add	sp, sp, #0x20
   19a40:	ret
   19a44:	sub	sp, sp, #0x20
   19a48:	stp	x29, x30, [sp, #16]
   19a4c:	add	x29, sp, #0x10
   19a50:	mov	x1, #0x127a                	// #4730
   19a54:	add	x2, sp, #0x4
   19a58:	str	w0, [sp, #8]
   19a5c:	ldr	w0, [sp, #8]
   19a60:	bl	83c0 <ioctl@plt>
   19a64:	cmp	w0, #0x0
   19a68:	cset	w8, ge  // ge = tcont
   19a6c:	tbnz	w8, #0, 19a78 <scols_init_debug@@SMARTCOLS_2.25+0x9a8>
   19a70:	stur	wzr, [x29, #-4]
   19a74:	b	19a90 <scols_init_debug@@SMARTCOLS_2.25+0x9c0>
   19a78:	ldr	w8, [sp, #4]
   19a7c:	mov	w9, wzr
   19a80:	mov	w10, #0x1                   	// #1
   19a84:	cmp	w8, #0x0
   19a88:	csel	w8, w10, w9, ne  // ne = any
   19a8c:	stur	w8, [x29, #-4]
   19a90:	ldur	w0, [x29, #-4]
   19a94:	ldp	x29, x30, [sp, #16]
   19a98:	add	sp, sp, #0x20
   19a9c:	ret
   19aa0:	sub	sp, sp, #0x30
   19aa4:	stp	x29, x30, [sp, #32]
   19aa8:	add	x29, sp, #0x20
   19aac:	str	x0, [sp, #16]
   19ab0:	str	x1, [sp, #8]
   19ab4:	str	w2, [sp, #4]
   19ab8:	ldr	x8, [sp, #16]
   19abc:	ldr	w9, [x8, #16]
   19ac0:	and	w9, w9, #0xf000
   19ac4:	cmp	w9, #0x6, lsl #12
   19ac8:	b.ne	19ae4 <scols_init_debug@@SMARTCOLS_2.25+0xa14>  // b.any
   19acc:	ldr	x0, [sp, #8]
   19ad0:	ldr	w8, [sp, #4]
   19ad4:	orr	w1, w8, #0x80
   19ad8:	bl	7970 <open@plt>
   19adc:	str	w0, [sp]
   19ae0:	b	19af4 <scols_init_debug@@SMARTCOLS_2.25+0xa24>
   19ae4:	ldr	x0, [sp, #8]
   19ae8:	ldr	w1, [sp, #4]
   19aec:	bl	7970 <open@plt>
   19af0:	str	w0, [sp]
   19af4:	ldr	w8, [sp]
   19af8:	mov	w9, #0xffffffff            	// #-1
   19afc:	cmp	w9, w8
   19b00:	b.ge	19b34 <scols_init_debug@@SMARTCOLS_2.25+0xa64>  // b.tcont
   19b04:	ldr	w0, [sp]
   19b08:	ldr	x1, [sp, #16]
   19b0c:	bl	19b90 <scols_init_debug@@SMARTCOLS_2.25+0xac0>
   19b10:	cbnz	w0, 19b34 <scols_init_debug@@SMARTCOLS_2.25+0xa64>
   19b14:	ldr	w0, [sp]
   19b18:	bl	7bc0 <close@plt>
   19b1c:	bl	8240 <__errno_location@plt>
   19b20:	mov	w8, #0x4d                  	// #77
   19b24:	str	w8, [x0]
   19b28:	mov	w8, #0xffffffff            	// #-1
   19b2c:	stur	w8, [x29, #-4]
   19b30:	b	19b80 <scols_init_debug@@SMARTCOLS_2.25+0xab0>
   19b34:	ldr	w8, [sp]
   19b38:	mov	w9, #0xffffffff            	// #-1
   19b3c:	cmp	w9, w8
   19b40:	b.ge	19b78 <scols_init_debug@@SMARTCOLS_2.25+0xaa8>  // b.tcont
   19b44:	ldr	x8, [sp, #16]
   19b48:	ldr	w9, [x8, #16]
   19b4c:	and	w9, w9, #0xf000
   19b50:	cmp	w9, #0x6, lsl #12
   19b54:	b.ne	19b78 <scols_init_debug@@SMARTCOLS_2.25+0xaa8>  // b.any
   19b58:	ldr	w0, [sp]
   19b5c:	bl	19a44 <scols_init_debug@@SMARTCOLS_2.25+0x974>
   19b60:	cbz	w0, 19b78 <scols_init_debug@@SMARTCOLS_2.25+0xaa8>
   19b64:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19b68:	add	x0, x0, #0x54
   19b6c:	bl	8330 <gettext@plt>
   19b70:	ldr	x1, [sp, #8]
   19b74:	bl	7fe0 <warnx@plt>
   19b78:	ldr	w8, [sp]
   19b7c:	stur	w8, [x29, #-4]
   19b80:	ldur	w0, [x29, #-4]
   19b84:	ldp	x29, x30, [sp, #32]
   19b88:	add	sp, sp, #0x30
   19b8c:	ret
   19b90:	sub	sp, sp, #0xa0
   19b94:	stp	x29, x30, [sp, #144]
   19b98:	add	x29, sp, #0x90
   19b9c:	mov	x8, sp
   19ba0:	stur	w0, [x29, #-8]
   19ba4:	stur	x1, [x29, #-16]
   19ba8:	ldur	w0, [x29, #-8]
   19bac:	mov	x1, x8
   19bb0:	bl	38888 <scols_init_debug@@SMARTCOLS_2.25+0x1f7b8>
   19bb4:	cmp	w0, #0x0
   19bb8:	cset	w9, ge  // ge = tcont
   19bbc:	tbnz	w9, #0, 19bc8 <scols_init_debug@@SMARTCOLS_2.25+0xaf8>
   19bc0:	stur	wzr, [x29, #-4]
   19bc4:	b	19c00 <scols_init_debug@@SMARTCOLS_2.25+0xb30>
   19bc8:	ldr	x8, [sp]
   19bcc:	ldur	x9, [x29, #-16]
   19bd0:	ldr	x9, [x9]
   19bd4:	cmp	x8, x9
   19bd8:	b.ne	19bf0 <scols_init_debug@@SMARTCOLS_2.25+0xb20>  // b.any
   19bdc:	ldr	x8, [sp, #8]
   19be0:	ldur	x9, [x29, #-16]
   19be4:	ldr	x9, [x9, #8]
   19be8:	cmp	x8, x9
   19bec:	b.eq	19bf8 <scols_init_debug@@SMARTCOLS_2.25+0xb28>  // b.none
   19bf0:	stur	wzr, [x29, #-4]
   19bf4:	b	19c00 <scols_init_debug@@SMARTCOLS_2.25+0xb30>
   19bf8:	mov	w8, #0x1                   	// #1
   19bfc:	stur	w8, [x29, #-4]
   19c00:	ldur	w0, [x29, #-4]
   19c04:	ldp	x29, x30, [sp, #144]
   19c08:	add	sp, sp, #0xa0
   19c0c:	ret
   19c10:	sub	sp, sp, #0x20
   19c14:	stp	x29, x30, [sp, #16]
   19c18:	add	x29, sp, #0x10
   19c1c:	mov	x1, #0x5331                	// #21297
   19c20:	mov	x8, xzr
   19c24:	str	w0, [sp, #8]
   19c28:	ldr	w0, [sp, #8]
   19c2c:	mov	x2, x8
   19c30:	bl	83c0 <ioctl@plt>
   19c34:	str	w0, [sp, #4]
   19c38:	cmp	w0, #0x0
   19c3c:	cset	w9, ge  // ge = tcont
   19c40:	tbnz	w9, #0, 19c4c <scols_init_debug@@SMARTCOLS_2.25+0xb7c>
   19c44:	stur	wzr, [x29, #-4]
   19c48:	b	19c54 <scols_init_debug@@SMARTCOLS_2.25+0xb84>
   19c4c:	ldr	w8, [sp, #4]
   19c50:	stur	w8, [x29, #-4]
   19c54:	ldur	w0, [x29, #-4]
   19c58:	ldp	x29, x30, [sp, #16]
   19c5c:	add	sp, sp, #0x20
   19c60:	ret
   19c64:	sub	sp, sp, #0x40
   19c68:	stp	x29, x30, [sp, #48]
   19c6c:	add	x29, sp, #0x30
   19c70:	mov	x8, #0x301                 	// #769
   19c74:	add	x9, sp, #0x8
   19c78:	stur	w0, [x29, #-8]
   19c7c:	stur	x1, [x29, #-16]
   19c80:	str	x2, [sp, #24]
   19c84:	ldur	w0, [x29, #-8]
   19c88:	mov	x1, x8
   19c8c:	mov	x2, x9
   19c90:	bl	83c0 <ioctl@plt>
   19c94:	cbnz	w0, 19cb8 <scols_init_debug@@SMARTCOLS_2.25+0xbe8>
   19c98:	ldrb	w8, [sp, #8]
   19c9c:	ldur	x9, [x29, #-16]
   19ca0:	str	w8, [x9]
   19ca4:	ldrb	w8, [sp, #9]
   19ca8:	ldr	x9, [sp, #24]
   19cac:	str	w8, [x9]
   19cb0:	stur	wzr, [x29, #-4]
   19cb4:	b	19cc0 <scols_init_debug@@SMARTCOLS_2.25+0xbf0>
   19cb8:	mov	w8, #0xffffffff            	// #-1
   19cbc:	stur	w8, [x29, #-4]
   19cc0:	ldur	w0, [x29, #-4]
   19cc4:	ldp	x29, x30, [sp, #48]
   19cc8:	add	sp, sp, #0x40
   19ccc:	ret
   19cd0:	sub	sp, sp, #0x20
   19cd4:	str	w0, [sp, #20]
   19cd8:	ldr	w8, [sp, #20]
   19cdc:	subs	w8, w8, #0x0
   19ce0:	mov	w9, w8
   19ce4:	ubfx	x9, x9, #0, #32
   19ce8:	cmp	x9, #0x7f
   19cec:	str	x9, [sp, #8]
   19cf0:	b.hi	19dfc <scols_init_debug@@SMARTCOLS_2.25+0xd2c>  // b.pmore
   19cf4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   19cf8:	add	x8, x8, #0xe54
   19cfc:	ldr	x11, [sp, #8]
   19d00:	ldrsw	x10, [x8, x11, lsl #2]
   19d04:	add	x9, x8, x10
   19d08:	br	x9
   19d0c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19d10:	add	x8, x8, #0x99
   19d14:	str	x8, [sp, #24]
   19d18:	b	19e04 <scols_init_debug@@SMARTCOLS_2.25+0xd34>
   19d1c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19d20:	add	x8, x8, #0x6e
   19d24:	str	x8, [sp, #24]
   19d28:	b	19e04 <scols_init_debug@@SMARTCOLS_2.25+0xd34>
   19d2c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19d30:	add	x8, x8, #0x73
   19d34:	str	x8, [sp, #24]
   19d38:	b	19e04 <scols_init_debug@@SMARTCOLS_2.25+0xd34>
   19d3c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19d40:	add	x8, x8, #0x7b
   19d44:	str	x8, [sp, #24]
   19d48:	b	19e04 <scols_init_debug@@SMARTCOLS_2.25+0xd34>
   19d4c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19d50:	add	x8, x8, #0x85
   19d54:	str	x8, [sp, #24]
   19d58:	b	19e04 <scols_init_debug@@SMARTCOLS_2.25+0xd34>
   19d5c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19d60:	add	x8, x8, #0x8a
   19d64:	str	x8, [sp, #24]
   19d68:	b	19e04 <scols_init_debug@@SMARTCOLS_2.25+0xd34>
   19d6c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19d70:	add	x8, x8, #0x8e
   19d74:	str	x8, [sp, #24]
   19d78:	b	19e04 <scols_init_debug@@SMARTCOLS_2.25+0xd34>
   19d7c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19d80:	add	x8, x8, #0x96
   19d84:	str	x8, [sp, #24]
   19d88:	b	19e04 <scols_init_debug@@SMARTCOLS_2.25+0xd34>
   19d8c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19d90:	add	x8, x8, #0x9e
   19d94:	str	x8, [sp, #24]
   19d98:	b	19e04 <scols_init_debug@@SMARTCOLS_2.25+0xd34>
   19d9c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19da0:	add	x8, x8, #0xa6
   19da4:	str	x8, [sp, #24]
   19da8:	b	19e04 <scols_init_debug@@SMARTCOLS_2.25+0xd34>
   19dac:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19db0:	add	x8, x8, #0xab
   19db4:	str	x8, [sp, #24]
   19db8:	b	19e04 <scols_init_debug@@SMARTCOLS_2.25+0xd34>
   19dbc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19dc0:	add	x8, x8, #0xb0
   19dc4:	str	x8, [sp, #24]
   19dc8:	b	19e04 <scols_init_debug@@SMARTCOLS_2.25+0xd34>
   19dcc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19dd0:	add	x8, x8, #0xba
   19dd4:	str	x8, [sp, #24]
   19dd8:	b	19e04 <scols_init_debug@@SMARTCOLS_2.25+0xd34>
   19ddc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19de0:	add	x8, x8, #0xbe
   19de4:	str	x8, [sp, #24]
   19de8:	b	19e04 <scols_init_debug@@SMARTCOLS_2.25+0xd34>
   19dec:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19df0:	add	x8, x8, #0xc2
   19df4:	str	x8, [sp, #24]
   19df8:	b	19e04 <scols_init_debug@@SMARTCOLS_2.25+0xd34>
   19dfc:	mov	x8, xzr
   19e00:	str	x8, [sp, #24]
   19e04:	ldr	x0, [sp, #24]
   19e08:	add	sp, sp, #0x20
   19e0c:	ret
   19e10:	stp	x29, x30, [sp, #-32]!
   19e14:	str	x28, [sp, #16]
   19e18:	mov	x29, sp
   19e1c:	sub	sp, sp, #0x230
   19e20:	mov	x8, xzr
   19e24:	stur	x0, [x29, #-16]
   19e28:	stur	x1, [x29, #-24]
   19e2c:	str	x8, [sp, #8]
   19e30:	ldur	x8, [x29, #-24]
   19e34:	cbz	x8, 19e44 <scols_init_debug@@SMARTCOLS_2.25+0xd74>
   19e38:	ldur	x8, [x29, #-24]
   19e3c:	ldrb	w9, [x8]
   19e40:	cbnz	w9, 19e50 <scols_init_debug@@SMARTCOLS_2.25+0xd80>
   19e44:	mov	x8, xzr
   19e48:	stur	x8, [x29, #-8]
   19e4c:	b	19f4c <scols_init_debug@@SMARTCOLS_2.25+0xe7c>
   19e50:	ldur	x8, [x29, #-16]
   19e54:	cbnz	x8, 19e64 <scols_init_debug@@SMARTCOLS_2.25+0xd94>
   19e58:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19e5c:	add	x8, x8, #0x9a5
   19e60:	stur	x8, [x29, #-16]
   19e64:	ldur	x3, [x29, #-16]
   19e68:	ldur	x4, [x29, #-24]
   19e6c:	add	x8, sp, #0x108
   19e70:	mov	x0, x8
   19e74:	mov	x1, #0x100                 	// #256
   19e78:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19e7c:	add	x2, x2, #0xc9
   19e80:	str	x8, [sp]
   19e84:	bl	77c0 <snprintf@plt>
   19e88:	ldr	x8, [sp]
   19e8c:	mov	x0, x8
   19e90:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   19e94:	add	x1, x1, #0xf23
   19e98:	bl	78b0 <fopen@plt>
   19e9c:	stur	x0, [x29, #-32]
   19ea0:	cbnz	x0, 19eb0 <scols_init_debug@@SMARTCOLS_2.25+0xde0>
   19ea4:	mov	x8, xzr
   19ea8:	stur	x8, [x29, #-8]
   19eac:	b	19f4c <scols_init_debug@@SMARTCOLS_2.25+0xe7c>
   19eb0:	ldur	x2, [x29, #-32]
   19eb4:	add	x0, sp, #0x14
   19eb8:	mov	w1, #0xf4                  	// #244
   19ebc:	bl	8390 <fgets@plt>
   19ec0:	cbz	x0, 19f3c <scols_init_debug@@SMARTCOLS_2.25+0xe6c>
   19ec4:	add	x0, sp, #0x14
   19ec8:	bl	74f0 <strlen@plt>
   19ecc:	stur	x0, [x29, #-40]
   19ed0:	cmp	x0, #0x1
   19ed4:	b.ls	19f3c <scols_init_debug@@SMARTCOLS_2.25+0xe6c>  // b.plast
   19ed8:	ldur	x8, [x29, #-40]
   19edc:	subs	x8, x8, #0x1
   19ee0:	add	x9, sp, #0x14
   19ee4:	add	x8, x9, x8
   19ee8:	mov	w10, #0x0                   	// #0
   19eec:	strb	w10, [x8]
   19ef0:	add	x0, sp, #0x108
   19ef4:	mov	x1, #0x100                 	// #256
   19ef8:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19efc:	add	x2, x2, #0xe1
   19f00:	mov	x3, x9
   19f04:	bl	77c0 <snprintf@plt>
   19f08:	ldur	x8, [x29, #-16]
   19f0c:	cbz	x8, 19f1c <scols_init_debug@@SMARTCOLS_2.25+0xe4c>
   19f10:	ldur	x8, [x29, #-16]
   19f14:	ldrsb	w9, [x8]
   19f18:	cbnz	w9, 19f30 <scols_init_debug@@SMARTCOLS_2.25+0xe60>
   19f1c:	add	x0, sp, #0x108
   19f20:	mov	w8, wzr
   19f24:	mov	w1, w8
   19f28:	bl	7c90 <access@plt>
   19f2c:	cbnz	w0, 19f3c <scols_init_debug@@SMARTCOLS_2.25+0xe6c>
   19f30:	add	x0, sp, #0x108
   19f34:	bl	7b80 <strdup@plt>
   19f38:	str	x0, [sp, #8]
   19f3c:	ldur	x0, [x29, #-32]
   19f40:	bl	7860 <fclose@plt>
   19f44:	ldr	x8, [sp, #8]
   19f48:	stur	x8, [x29, #-8]
   19f4c:	ldur	x0, [x29, #-8]
   19f50:	add	sp, sp, #0x230
   19f54:	ldr	x28, [sp, #16]
   19f58:	ldp	x29, x30, [sp], #32
   19f5c:	ret
   19f60:	sub	sp, sp, #0x20
   19f64:	stp	x29, x30, [sp, #16]
   19f68:	add	x29, sp, #0x10
   19f6c:	mov	x8, xzr
   19f70:	str	x0, [sp, #8]
   19f74:	ldr	x1, [sp, #8]
   19f78:	mov	x0, x8
   19f7c:	bl	19e10 <scols_init_debug@@SMARTCOLS_2.25+0xd40>
   19f80:	ldp	x29, x30, [sp, #16]
   19f84:	add	sp, sp, #0x20
   19f88:	ret
   19f8c:	stp	x29, x30, [sp, #-32]!
   19f90:	str	x28, [sp, #16]
   19f94:	mov	x29, sp
   19f98:	sub	sp, sp, #0x1, lsl #12
   19f9c:	sub	sp, sp, #0x30
   19fa0:	stur	x0, [x29, #-16]
   19fa4:	ldur	x0, [x29, #-16]
   19fa8:	bl	1a0fc <scols_init_debug@@SMARTCOLS_2.25+0x102c>
   19fac:	cbnz	w0, 19fc8 <scols_init_debug@@SMARTCOLS_2.25+0xef8>
   19fb0:	bl	8240 <__errno_location@plt>
   19fb4:	mov	w8, #0x16                  	// #22
   19fb8:	str	w8, [x0]
   19fbc:	mov	x9, xzr
   19fc0:	stur	x9, [x29, #-8]
   19fc4:	b	1a0e4 <scols_init_debug@@SMARTCOLS_2.25+0x1014>
   19fc8:	add	x0, sp, #0x20
   19fcc:	mov	x1, #0x1000                	// #4096
   19fd0:	bl	7480 <getcwd@plt>
   19fd4:	cbnz	x0, 19fe4 <scols_init_debug@@SMARTCOLS_2.25+0xf14>
   19fd8:	mov	x8, xzr
   19fdc:	stur	x8, [x29, #-8]
   19fe0:	b	1a0e4 <scols_init_debug@@SMARTCOLS_2.25+0x1014>
   19fe4:	ldur	x0, [x29, #-16]
   19fe8:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   19fec:	add	x1, x1, #0xf0
   19ff0:	bl	1a138 <scols_init_debug@@SMARTCOLS_2.25+0x1068>
   19ff4:	cbz	x0, 1a008 <scols_init_debug@@SMARTCOLS_2.25+0xf38>
   19ff8:	ldur	x8, [x29, #-16]
   19ffc:	add	x8, x8, #0x2
   1a000:	stur	x8, [x29, #-16]
   1a004:	b	1a024 <scols_init_debug@@SMARTCOLS_2.25+0xf54>
   1a008:	ldur	x0, [x29, #-16]
   1a00c:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1a010:	add	x1, x1, #0x987
   1a014:	bl	7d30 <strcmp@plt>
   1a018:	cbnz	w0, 1a024 <scols_init_debug@@SMARTCOLS_2.25+0xf54>
   1a01c:	mov	x8, xzr
   1a020:	stur	x8, [x29, #-16]
   1a024:	ldur	x8, [x29, #-16]
   1a028:	cbz	x8, 1a038 <scols_init_debug@@SMARTCOLS_2.25+0xf68>
   1a02c:	ldur	x8, [x29, #-16]
   1a030:	ldrb	w9, [x8]
   1a034:	cbnz	w9, 1a048 <scols_init_debug@@SMARTCOLS_2.25+0xf78>
   1a038:	add	x0, sp, #0x20
   1a03c:	bl	7b80 <strdup@plt>
   1a040:	stur	x0, [x29, #-8]
   1a044:	b	1a0e4 <scols_init_debug@@SMARTCOLS_2.25+0x1014>
   1a048:	add	x0, sp, #0x20
   1a04c:	bl	74f0 <strlen@plt>
   1a050:	str	x0, [sp]
   1a054:	ldur	x0, [x29, #-16]
   1a058:	bl	74f0 <strlen@plt>
   1a05c:	str	x0, [sp, #8]
   1a060:	ldr	x8, [sp]
   1a064:	add	x8, x8, #0x1
   1a068:	ldr	x9, [sp, #8]
   1a06c:	add	x8, x8, x9
   1a070:	add	x0, x8, #0x1
   1a074:	bl	78f0 <malloc@plt>
   1a078:	str	x0, [sp, #24]
   1a07c:	str	x0, [sp, #16]
   1a080:	ldr	x8, [sp, #24]
   1a084:	cbnz	x8, 1a094 <scols_init_debug@@SMARTCOLS_2.25+0xfc4>
   1a088:	mov	x8, xzr
   1a08c:	stur	x8, [x29, #-8]
   1a090:	b	1a0e4 <scols_init_debug@@SMARTCOLS_2.25+0x1014>
   1a094:	ldr	x0, [sp, #16]
   1a098:	ldr	x2, [sp]
   1a09c:	add	x1, sp, #0x20
   1a0a0:	bl	7430 <memcpy@plt>
   1a0a4:	ldr	x8, [sp]
   1a0a8:	ldr	x9, [sp, #16]
   1a0ac:	add	x8, x9, x8
   1a0b0:	str	x8, [sp, #16]
   1a0b4:	ldr	x8, [sp, #16]
   1a0b8:	add	x9, x8, #0x1
   1a0bc:	str	x9, [sp, #16]
   1a0c0:	mov	w10, #0x2f                  	// #47
   1a0c4:	strb	w10, [x8]
   1a0c8:	ldr	x0, [sp, #16]
   1a0cc:	ldur	x1, [x29, #-16]
   1a0d0:	ldr	x8, [sp, #8]
   1a0d4:	add	x2, x8, #0x1
   1a0d8:	bl	7430 <memcpy@plt>
   1a0dc:	ldr	x8, [sp, #24]
   1a0e0:	stur	x8, [x29, #-8]
   1a0e4:	ldur	x0, [x29, #-8]
   1a0e8:	add	sp, sp, #0x1, lsl #12
   1a0ec:	add	sp, sp, #0x30
   1a0f0:	ldr	x28, [sp, #16]
   1a0f4:	ldp	x29, x30, [sp], #32
   1a0f8:	ret
   1a0fc:	sub	sp, sp, #0x10
   1a100:	str	x0, [sp]
   1a104:	ldr	x8, [sp]
   1a108:	cbz	x8, 1a11c <scols_init_debug@@SMARTCOLS_2.25+0x104c>
   1a10c:	ldr	x8, [sp]
   1a110:	ldrsb	w9, [x8]
   1a114:	cmp	w9, #0x2f
   1a118:	b.ne	1a124 <scols_init_debug@@SMARTCOLS_2.25+0x1054>  // b.any
   1a11c:	str	wzr, [sp, #12]
   1a120:	b	1a12c <scols_init_debug@@SMARTCOLS_2.25+0x105c>
   1a124:	mov	w8, #0x1                   	// #1
   1a128:	str	w8, [sp, #12]
   1a12c:	ldr	w0, [sp, #12]
   1a130:	add	sp, sp, #0x10
   1a134:	ret
   1a138:	sub	sp, sp, #0x40
   1a13c:	stp	x29, x30, [sp, #48]
   1a140:	add	x29, sp, #0x30
   1a144:	stur	x0, [x29, #-16]
   1a148:	str	x1, [sp, #24]
   1a14c:	ldr	x8, [sp, #24]
   1a150:	cbz	x8, 1a164 <scols_init_debug@@SMARTCOLS_2.25+0x1094>
   1a154:	ldr	x0, [sp, #24]
   1a158:	bl	74f0 <strlen@plt>
   1a15c:	str	x0, [sp, #8]
   1a160:	b	1a16c <scols_init_debug@@SMARTCOLS_2.25+0x109c>
   1a164:	mov	x8, xzr
   1a168:	str	x8, [sp, #8]
   1a16c:	ldr	x8, [sp, #8]
   1a170:	str	x8, [sp, #16]
   1a174:	ldur	x8, [x29, #-16]
   1a178:	cbz	x8, 1a1ac <scols_init_debug@@SMARTCOLS_2.25+0x10dc>
   1a17c:	ldr	x8, [sp, #16]
   1a180:	cbz	x8, 1a1ac <scols_init_debug@@SMARTCOLS_2.25+0x10dc>
   1a184:	ldur	x0, [x29, #-16]
   1a188:	ldr	x1, [sp, #24]
   1a18c:	ldr	x2, [sp, #16]
   1a190:	bl	79e0 <strncmp@plt>
   1a194:	cbnz	w0, 1a1ac <scols_init_debug@@SMARTCOLS_2.25+0x10dc>
   1a198:	ldur	x8, [x29, #-16]
   1a19c:	ldr	x9, [sp, #16]
   1a1a0:	add	x8, x8, x9
   1a1a4:	stur	x8, [x29, #-8]
   1a1a8:	b	1a1b4 <scols_init_debug@@SMARTCOLS_2.25+0x10e4>
   1a1ac:	mov	x8, xzr
   1a1b0:	stur	x8, [x29, #-8]
   1a1b4:	ldur	x0, [x29, #-8]
   1a1b8:	ldp	x29, x30, [sp, #48]
   1a1bc:	add	sp, sp, #0x40
   1a1c0:	ret
   1a1c4:	sub	sp, sp, #0x40
   1a1c8:	stp	x29, x30, [sp, #48]
   1a1cc:	add	x29, sp, #0x30
   1a1d0:	stur	x0, [x29, #-16]
   1a1d4:	ldur	x8, [x29, #-16]
   1a1d8:	cbz	x8, 1a1e8 <scols_init_debug@@SMARTCOLS_2.25+0x1118>
   1a1dc:	ldur	x8, [x29, #-16]
   1a1e0:	ldrb	w9, [x8]
   1a1e4:	cbnz	w9, 1a1f4 <scols_init_debug@@SMARTCOLS_2.25+0x1124>
   1a1e8:	mov	x8, xzr
   1a1ec:	stur	x8, [x29, #-8]
   1a1f0:	b	1a260 <scols_init_debug@@SMARTCOLS_2.25+0x1190>
   1a1f4:	ldur	x0, [x29, #-16]
   1a1f8:	mov	x8, xzr
   1a1fc:	mov	x1, x8
   1a200:	bl	80d0 <realpath@plt>
   1a204:	str	x0, [sp, #24]
   1a208:	ldr	x8, [sp, #24]
   1a20c:	cbnz	x8, 1a220 <scols_init_debug@@SMARTCOLS_2.25+0x1150>
   1a210:	ldur	x0, [x29, #-16]
   1a214:	bl	7b80 <strdup@plt>
   1a218:	stur	x0, [x29, #-8]
   1a21c:	b	1a260 <scols_init_debug@@SMARTCOLS_2.25+0x1190>
   1a220:	ldr	x0, [sp, #24]
   1a224:	add	x1, sp, #0x10
   1a228:	bl	1a270 <scols_init_debug@@SMARTCOLS_2.25+0x11a0>
   1a22c:	cbz	w0, 1a258 <scols_init_debug@@SMARTCOLS_2.25+0x1188>
   1a230:	ldr	x0, [sp, #16]
   1a234:	bl	19f60 <scols_init_debug@@SMARTCOLS_2.25+0xe90>
   1a238:	str	x0, [sp, #8]
   1a23c:	ldr	x8, [sp, #8]
   1a240:	cbz	x8, 1a258 <scols_init_debug@@SMARTCOLS_2.25+0x1188>
   1a244:	ldr	x0, [sp, #24]
   1a248:	bl	7dd0 <free@plt>
   1a24c:	ldr	x8, [sp, #8]
   1a250:	stur	x8, [x29, #-8]
   1a254:	b	1a260 <scols_init_debug@@SMARTCOLS_2.25+0x1190>
   1a258:	ldr	x8, [sp, #24]
   1a25c:	stur	x8, [x29, #-8]
   1a260:	ldur	x0, [x29, #-8]
   1a264:	ldp	x29, x30, [sp, #48]
   1a268:	add	sp, sp, #0x40
   1a26c:	ret
   1a270:	sub	sp, sp, #0xc0
   1a274:	stp	x29, x30, [sp, #176]
   1a278:	add	x29, sp, #0xb0
   1a27c:	mov	w8, #0x2f                  	// #47
   1a280:	mov	x9, xzr
   1a284:	stur	x0, [x29, #-16]
   1a288:	stur	x1, [x29, #-24]
   1a28c:	ldur	x0, [x29, #-16]
   1a290:	mov	w1, w8
   1a294:	str	x9, [sp, #8]
   1a298:	bl	7bf0 <strrchr@plt>
   1a29c:	str	x0, [sp, #16]
   1a2a0:	ldur	x9, [x29, #-24]
   1a2a4:	ldr	x10, [sp, #8]
   1a2a8:	str	x10, [x9]
   1a2ac:	ldr	x9, [sp, #16]
   1a2b0:	cbz	x9, 1a308 <scols_init_debug@@SMARTCOLS_2.25+0x1238>
   1a2b4:	ldr	x0, [sp, #16]
   1a2b8:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1a2bc:	add	x1, x1, #0xf3
   1a2c0:	mov	x2, #0x4                   	// #4
   1a2c4:	bl	79e0 <strncmp@plt>
   1a2c8:	cbnz	w0, 1a308 <scols_init_debug@@SMARTCOLS_2.25+0x1238>
   1a2cc:	bl	7d60 <__ctype_b_loc@plt>
   1a2d0:	ldr	x8, [x0]
   1a2d4:	ldr	x9, [sp, #16]
   1a2d8:	ldrsb	x9, [x9, #4]
   1a2dc:	ldrh	w10, [x8, x9, lsl #1]
   1a2e0:	and	w10, w10, #0x800
   1a2e4:	cbz	w10, 1a308 <scols_init_debug@@SMARTCOLS_2.25+0x1238>
   1a2e8:	ldur	x0, [x29, #-16]
   1a2ec:	add	x1, sp, #0x18
   1a2f0:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   1a2f4:	cbnz	w0, 1a308 <scols_init_debug@@SMARTCOLS_2.25+0x1238>
   1a2f8:	ldr	w8, [sp, #40]
   1a2fc:	and	w8, w8, #0xf000
   1a300:	cmp	w8, #0x6, lsl #12
   1a304:	b.eq	1a310 <scols_init_debug@@SMARTCOLS_2.25+0x1240>  // b.none
   1a308:	stur	wzr, [x29, #-4]
   1a30c:	b	1a328 <scols_init_debug@@SMARTCOLS_2.25+0x1258>
   1a310:	ldr	x8, [sp, #16]
   1a314:	add	x8, x8, #0x1
   1a318:	ldur	x9, [x29, #-24]
   1a31c:	str	x8, [x9]
   1a320:	mov	w10, #0x1                   	// #1
   1a324:	stur	w10, [x29, #-4]
   1a328:	ldur	w0, [x29, #-4]
   1a32c:	ldp	x29, x30, [sp, #176]
   1a330:	add	sp, sp, #0xc0
   1a334:	ret
   1a338:	sub	sp, sp, #0x70
   1a33c:	stp	x29, x30, [sp, #96]
   1a340:	add	x29, sp, #0x60
   1a344:	mov	x8, xzr
   1a348:	stur	x0, [x29, #-16]
   1a34c:	stur	x8, [x29, #-24]
   1a350:	stur	wzr, [x29, #-28]
   1a354:	ldur	x8, [x29, #-16]
   1a358:	cbz	x8, 1a368 <scols_init_debug@@SMARTCOLS_2.25+0x1298>
   1a35c:	ldur	x8, [x29, #-16]
   1a360:	ldrb	w9, [x8]
   1a364:	cbnz	w9, 1a374 <scols_init_debug@@SMARTCOLS_2.25+0x12a4>
   1a368:	mov	x8, xzr
   1a36c:	stur	x8, [x29, #-8]
   1a370:	b	1a618 <scols_init_debug@@SMARTCOLS_2.25+0x1548>
   1a374:	sub	x0, x29, #0x24
   1a378:	bl	76e0 <pipe@plt>
   1a37c:	cbz	w0, 1a38c <scols_init_debug@@SMARTCOLS_2.25+0x12bc>
   1a380:	mov	x8, xzr
   1a384:	stur	x8, [x29, #-8]
   1a388:	b	1a618 <scols_init_debug@@SMARTCOLS_2.25+0x1548>
   1a38c:	bl	7780 <fork@plt>
   1a390:	str	w0, [sp, #44]
   1a394:	ldr	w8, [sp, #44]
   1a398:	mov	w9, #0xffffffff            	// #-1
   1a39c:	cmp	w8, w9
   1a3a0:	str	w8, [sp, #20]
   1a3a4:	b.eq	1a3b8 <scols_init_debug@@SMARTCOLS_2.25+0x12e8>  // b.none
   1a3a8:	b	1a3ac <scols_init_debug@@SMARTCOLS_2.25+0x12dc>
   1a3ac:	ldr	w8, [sp, #20]
   1a3b0:	cbz	w8, 1a3d8 <scols_init_debug@@SMARTCOLS_2.25+0x1308>
   1a3b4:	b	1a508 <scols_init_debug@@SMARTCOLS_2.25+0x1438>
   1a3b8:	ldur	w0, [x29, #-36]
   1a3bc:	bl	7bc0 <close@plt>
   1a3c0:	ldur	w8, [x29, #-32]
   1a3c4:	mov	w0, w8
   1a3c8:	bl	7bc0 <close@plt>
   1a3cc:	mov	x9, xzr
   1a3d0:	stur	x9, [x29, #-8]
   1a3d4:	b	1a618 <scols_init_debug@@SMARTCOLS_2.25+0x1548>
   1a3d8:	ldur	w0, [x29, #-36]
   1a3dc:	bl	7bc0 <close@plt>
   1a3e0:	mov	w8, #0xffffffff            	// #-1
   1a3e4:	stur	w8, [x29, #-36]
   1a3e8:	bl	8240 <__errno_location@plt>
   1a3ec:	str	wzr, [x0]
   1a3f0:	bl	7e00 <getgid@plt>
   1a3f4:	bl	7c80 <setgid@plt>
   1a3f8:	cmp	w0, #0x0
   1a3fc:	cset	w8, lt  // lt = tstop
   1a400:	tbnz	w8, #0, 1a418 <scols_init_debug@@SMARTCOLS_2.25+0x1348>
   1a404:	bl	76d0 <getuid@plt>
   1a408:	bl	74a0 <setuid@plt>
   1a40c:	cmp	w0, #0x0
   1a410:	cset	w8, ge  // ge = tcont
   1a414:	tbnz	w8, #0, 1a424 <scols_init_debug@@SMARTCOLS_2.25+0x1354>
   1a418:	mov	x8, xzr
   1a41c:	stur	x8, [x29, #-24]
   1a420:	b	1a478 <scols_init_debug@@SMARTCOLS_2.25+0x13a8>
   1a424:	mov	x8, xzr
   1a428:	str	x8, [sp, #32]
   1a42c:	ldur	x0, [x29, #-16]
   1a430:	mov	x1, x8
   1a434:	bl	80d0 <realpath@plt>
   1a438:	stur	x0, [x29, #-24]
   1a43c:	ldur	x8, [x29, #-24]
   1a440:	cbz	x8, 1a478 <scols_init_debug@@SMARTCOLS_2.25+0x13a8>
   1a444:	ldur	x0, [x29, #-24]
   1a448:	add	x1, sp, #0x20
   1a44c:	bl	1a270 <scols_init_debug@@SMARTCOLS_2.25+0x11a0>
   1a450:	cbz	w0, 1a478 <scols_init_debug@@SMARTCOLS_2.25+0x13a8>
   1a454:	ldr	x0, [sp, #32]
   1a458:	bl	19f60 <scols_init_debug@@SMARTCOLS_2.25+0xe90>
   1a45c:	str	x0, [sp, #24]
   1a460:	ldr	x8, [sp, #24]
   1a464:	cbz	x8, 1a478 <scols_init_debug@@SMARTCOLS_2.25+0x13a8>
   1a468:	ldur	x0, [x29, #-24]
   1a46c:	bl	7dd0 <free@plt>
   1a470:	ldr	x8, [sp, #24]
   1a474:	stur	x8, [x29, #-24]
   1a478:	ldur	x8, [x29, #-24]
   1a47c:	cbz	x8, 1a490 <scols_init_debug@@SMARTCOLS_2.25+0x13c0>
   1a480:	ldur	x0, [x29, #-24]
   1a484:	bl	74f0 <strlen@plt>
   1a488:	str	x0, [sp, #8]
   1a48c:	b	1a4cc <scols_init_debug@@SMARTCOLS_2.25+0x13fc>
   1a490:	bl	8240 <__errno_location@plt>
   1a494:	ldr	w8, [x0]
   1a498:	cbz	w8, 1a4b4 <scols_init_debug@@SMARTCOLS_2.25+0x13e4>
   1a49c:	bl	8240 <__errno_location@plt>
   1a4a0:	ldr	w8, [x0]
   1a4a4:	mov	w9, wzr
   1a4a8:	subs	w8, w9, w8
   1a4ac:	str	w8, [sp, #4]
   1a4b0:	b	1a4bc <scols_init_debug@@SMARTCOLS_2.25+0x13ec>
   1a4b4:	mov	w8, #0xffffffea            	// #-22
   1a4b8:	str	w8, [sp, #4]
   1a4bc:	ldr	w8, [sp, #4]
   1a4c0:	mov	w0, w8
   1a4c4:	sxtw	x9, w0
   1a4c8:	str	x9, [sp, #8]
   1a4cc:	ldr	x8, [sp, #8]
   1a4d0:	add	x1, sp, #0x30
   1a4d4:	str	x8, [sp, #48]
   1a4d8:	ldur	w0, [x29, #-32]
   1a4dc:	mov	x2, #0x8                   	// #8
   1a4e0:	bl	1a628 <scols_init_debug@@SMARTCOLS_2.25+0x1558>
   1a4e4:	ldur	x8, [x29, #-24]
   1a4e8:	cbz	x8, 1a4fc <scols_init_debug@@SMARTCOLS_2.25+0x142c>
   1a4ec:	ldur	w0, [x29, #-32]
   1a4f0:	ldur	x1, [x29, #-24]
   1a4f4:	ldr	x2, [sp, #48]
   1a4f8:	bl	1a628 <scols_init_debug@@SMARTCOLS_2.25+0x1558>
   1a4fc:	mov	w8, wzr
   1a500:	mov	w0, w8
   1a504:	bl	7540 <exit@plt>
   1a508:	ldur	w0, [x29, #-32]
   1a50c:	bl	7bc0 <close@plt>
   1a510:	mov	w8, #0xffffffff            	// #-1
   1a514:	stur	w8, [x29, #-32]
   1a518:	ldur	w8, [x29, #-36]
   1a51c:	mov	w0, w8
   1a520:	add	x1, sp, #0x30
   1a524:	mov	x2, #0x8                   	// #8
   1a528:	bl	1a700 <scols_init_debug@@SMARTCOLS_2.25+0x1630>
   1a52c:	cmp	x0, #0x8
   1a530:	b.eq	1a538 <scols_init_debug@@SMARTCOLS_2.25+0x1468>  // b.none
   1a534:	b	1a5c0 <scols_init_debug@@SMARTCOLS_2.25+0x14f0>
   1a538:	ldr	x8, [sp, #48]
   1a53c:	cmp	x8, #0x0
   1a540:	cset	w9, ge  // ge = tcont
   1a544:	tbnz	w9, #0, 1a55c <scols_init_debug@@SMARTCOLS_2.25+0x148c>
   1a548:	ldr	x8, [sp, #48]
   1a54c:	mov	x9, xzr
   1a550:	subs	x8, x9, x8
   1a554:	stur	w8, [x29, #-28]
   1a558:	b	1a5c0 <scols_init_debug@@SMARTCOLS_2.25+0x14f0>
   1a55c:	ldr	x8, [sp, #48]
   1a560:	add	x0, x8, #0x1
   1a564:	bl	78f0 <malloc@plt>
   1a568:	stur	x0, [x29, #-24]
   1a56c:	ldur	x8, [x29, #-24]
   1a570:	cbnz	x8, 1a580 <scols_init_debug@@SMARTCOLS_2.25+0x14b0>
   1a574:	mov	w8, #0xc                   	// #12
   1a578:	stur	w8, [x29, #-28]
   1a57c:	b	1a5c0 <scols_init_debug@@SMARTCOLS_2.25+0x14f0>
   1a580:	ldur	w0, [x29, #-36]
   1a584:	ldur	x1, [x29, #-24]
   1a588:	ldr	x2, [sp, #48]
   1a58c:	bl	1a700 <scols_init_debug@@SMARTCOLS_2.25+0x1630>
   1a590:	ldr	x8, [sp, #48]
   1a594:	cmp	x0, x8
   1a598:	b.eq	1a5ac <scols_init_debug@@SMARTCOLS_2.25+0x14dc>  // b.none
   1a59c:	bl	8240 <__errno_location@plt>
   1a5a0:	ldr	w8, [x0]
   1a5a4:	stur	w8, [x29, #-28]
   1a5a8:	b	1a5c0 <scols_init_debug@@SMARTCOLS_2.25+0x14f0>
   1a5ac:	ldur	x8, [x29, #-24]
   1a5b0:	ldr	x9, [sp, #48]
   1a5b4:	add	x8, x8, x9
   1a5b8:	mov	w10, #0x0                   	// #0
   1a5bc:	strb	w10, [x8]
   1a5c0:	ldur	w8, [x29, #-28]
   1a5c4:	cbz	w8, 1a5d8 <scols_init_debug@@SMARTCOLS_2.25+0x1508>
   1a5c8:	ldur	x0, [x29, #-24]
   1a5cc:	bl	7dd0 <free@plt>
   1a5d0:	mov	x8, xzr
   1a5d4:	stur	x8, [x29, #-24]
   1a5d8:	ldur	w0, [x29, #-36]
   1a5dc:	bl	7bc0 <close@plt>
   1a5e0:	ldr	w8, [sp, #44]
   1a5e4:	mov	w0, w8
   1a5e8:	mov	x9, xzr
   1a5ec:	mov	x1, x9
   1a5f0:	mov	w8, wzr
   1a5f4:	mov	w2, w8
   1a5f8:	bl	8310 <waitpid@plt>
   1a5fc:	ldur	w8, [x29, #-28]
   1a600:	str	w8, [sp]
   1a604:	bl	8240 <__errno_location@plt>
   1a608:	ldr	w8, [sp]
   1a60c:	str	w8, [x0]
   1a610:	ldur	x9, [x29, #-24]
   1a614:	stur	x9, [x29, #-8]
   1a618:	ldur	x0, [x29, #-8]
   1a61c:	ldp	x29, x30, [sp, #96]
   1a620:	add	sp, sp, #0x70
   1a624:	ret
   1a628:	sub	sp, sp, #0x30
   1a62c:	stp	x29, x30, [sp, #32]
   1a630:	add	x29, sp, #0x20
   1a634:	stur	w0, [x29, #-8]
   1a638:	str	x1, [sp, #16]
   1a63c:	str	x2, [sp, #8]
   1a640:	ldr	x8, [sp, #8]
   1a644:	cbz	x8, 1a6ec <scols_init_debug@@SMARTCOLS_2.25+0x161c>
   1a648:	bl	8240 <__errno_location@plt>
   1a64c:	str	wzr, [x0]
   1a650:	ldur	w0, [x29, #-8]
   1a654:	ldr	x1, [sp, #16]
   1a658:	ldr	x2, [sp, #8]
   1a65c:	bl	7c30 <write@plt>
   1a660:	str	x0, [sp]
   1a664:	ldr	x8, [sp]
   1a668:	cmp	x8, #0x0
   1a66c:	cset	w9, le
   1a670:	tbnz	w9, #0, 1a6a0 <scols_init_debug@@SMARTCOLS_2.25+0x15d0>
   1a674:	ldr	x8, [sp]
   1a678:	ldr	x9, [sp, #8]
   1a67c:	subs	x8, x9, x8
   1a680:	str	x8, [sp, #8]
   1a684:	ldr	x8, [sp, #8]
   1a688:	cbz	x8, 1a69c <scols_init_debug@@SMARTCOLS_2.25+0x15cc>
   1a68c:	ldr	x8, [sp, #16]
   1a690:	ldr	x9, [sp]
   1a694:	add	x8, x8, x9
   1a698:	str	x8, [sp, #16]
   1a69c:	b	1a6cc <scols_init_debug@@SMARTCOLS_2.25+0x15fc>
   1a6a0:	bl	8240 <__errno_location@plt>
   1a6a4:	ldr	w8, [x0]
   1a6a8:	cmp	w8, #0x4
   1a6ac:	b.eq	1a6cc <scols_init_debug@@SMARTCOLS_2.25+0x15fc>  // b.none
   1a6b0:	bl	8240 <__errno_location@plt>
   1a6b4:	ldr	w8, [x0]
   1a6b8:	cmp	w8, #0xb
   1a6bc:	b.eq	1a6cc <scols_init_debug@@SMARTCOLS_2.25+0x15fc>  // b.none
   1a6c0:	mov	w8, #0xffffffff            	// #-1
   1a6c4:	stur	w8, [x29, #-4]
   1a6c8:	b	1a6f0 <scols_init_debug@@SMARTCOLS_2.25+0x1620>
   1a6cc:	bl	8240 <__errno_location@plt>
   1a6d0:	ldr	w8, [x0]
   1a6d4:	cmp	w8, #0xb
   1a6d8:	b.ne	1a6e8 <scols_init_debug@@SMARTCOLS_2.25+0x1618>  // b.any
   1a6dc:	mov	w0, #0xd090                	// #53392
   1a6e0:	movk	w0, #0x3, lsl #16
   1a6e4:	bl	1a834 <scols_init_debug@@SMARTCOLS_2.25+0x1764>
   1a6e8:	b	1a640 <scols_init_debug@@SMARTCOLS_2.25+0x1570>
   1a6ec:	stur	wzr, [x29, #-4]
   1a6f0:	ldur	w0, [x29, #-4]
   1a6f4:	ldp	x29, x30, [sp, #32]
   1a6f8:	add	sp, sp, #0x30
   1a6fc:	ret
   1a700:	sub	sp, sp, #0x50
   1a704:	stp	x29, x30, [sp, #64]
   1a708:	add	x29, sp, #0x40
   1a70c:	mov	w8, wzr
   1a710:	stur	w0, [x29, #-12]
   1a714:	stur	x1, [x29, #-24]
   1a718:	str	x2, [sp, #32]
   1a71c:	str	xzr, [sp, #16]
   1a720:	str	wzr, [sp, #12]
   1a724:	ldur	x0, [x29, #-24]
   1a728:	ldr	x2, [sp, #32]
   1a72c:	mov	w1, w8
   1a730:	bl	7a40 <memset@plt>
   1a734:	ldr	x8, [sp, #32]
   1a738:	cmp	x8, #0x0
   1a73c:	cset	w9, ls  // ls = plast
   1a740:	tbnz	w9, #0, 1a81c <scols_init_debug@@SMARTCOLS_2.25+0x174c>
   1a744:	ldur	w0, [x29, #-12]
   1a748:	ldur	x1, [x29, #-24]
   1a74c:	ldr	x2, [sp, #32]
   1a750:	bl	7ff0 <read@plt>
   1a754:	str	x0, [sp, #24]
   1a758:	ldr	x8, [sp, #24]
   1a75c:	cmp	x8, #0x0
   1a760:	cset	w9, gt
   1a764:	tbnz	w9, #0, 1a7e4 <scols_init_debug@@SMARTCOLS_2.25+0x1714>
   1a768:	ldr	x8, [sp, #24]
   1a76c:	cmp	x8, #0x0
   1a770:	cset	w9, ge  // ge = tcont
   1a774:	tbnz	w9, #0, 1a7bc <scols_init_debug@@SMARTCOLS_2.25+0x16ec>
   1a778:	bl	8240 <__errno_location@plt>
   1a77c:	ldr	w8, [x0]
   1a780:	cmp	w8, #0xb
   1a784:	b.eq	1a798 <scols_init_debug@@SMARTCOLS_2.25+0x16c8>  // b.none
   1a788:	bl	8240 <__errno_location@plt>
   1a78c:	ldr	w8, [x0]
   1a790:	cmp	w8, #0x4
   1a794:	b.ne	1a7bc <scols_init_debug@@SMARTCOLS_2.25+0x16ec>  // b.any
   1a798:	ldr	w8, [sp, #12]
   1a79c:	add	w9, w8, #0x1
   1a7a0:	str	w9, [sp, #12]
   1a7a4:	cmp	w8, #0x5
   1a7a8:	b.ge	1a7bc <scols_init_debug@@SMARTCOLS_2.25+0x16ec>  // b.tcont
   1a7ac:	mov	w0, #0xd090                	// #53392
   1a7b0:	movk	w0, #0x3, lsl #16
   1a7b4:	bl	1a834 <scols_init_debug@@SMARTCOLS_2.25+0x1764>
   1a7b8:	b	1a734 <scols_init_debug@@SMARTCOLS_2.25+0x1664>
   1a7bc:	ldr	x8, [sp, #16]
   1a7c0:	cbz	x8, 1a7d0 <scols_init_debug@@SMARTCOLS_2.25+0x1700>
   1a7c4:	ldr	x8, [sp, #16]
   1a7c8:	str	x8, [sp]
   1a7cc:	b	1a7d8 <scols_init_debug@@SMARTCOLS_2.25+0x1708>
   1a7d0:	mov	x8, #0xffffffffffffffff    	// #-1
   1a7d4:	str	x8, [sp]
   1a7d8:	ldr	x8, [sp]
   1a7dc:	stur	x8, [x29, #-8]
   1a7e0:	b	1a824 <scols_init_debug@@SMARTCOLS_2.25+0x1754>
   1a7e4:	str	wzr, [sp, #12]
   1a7e8:	ldr	x8, [sp, #24]
   1a7ec:	ldr	x9, [sp, #32]
   1a7f0:	subs	x8, x9, x8
   1a7f4:	str	x8, [sp, #32]
   1a7f8:	ldr	x8, [sp, #24]
   1a7fc:	ldur	x9, [x29, #-24]
   1a800:	add	x8, x9, x8
   1a804:	stur	x8, [x29, #-24]
   1a808:	ldr	x8, [sp, #24]
   1a80c:	ldr	x9, [sp, #16]
   1a810:	add	x8, x9, x8
   1a814:	str	x8, [sp, #16]
   1a818:	b	1a734 <scols_init_debug@@SMARTCOLS_2.25+0x1664>
   1a81c:	ldr	x8, [sp, #16]
   1a820:	stur	x8, [x29, #-8]
   1a824:	ldur	x0, [x29, #-8]
   1a828:	ldp	x29, x30, [sp, #64]
   1a82c:	add	sp, sp, #0x50
   1a830:	ret
   1a834:	sub	sp, sp, #0x30
   1a838:	stp	x29, x30, [sp, #32]
   1a83c:	add	x29, sp, #0x20
   1a840:	mov	x8, #0x4240                	// #16960
   1a844:	movk	x8, #0xf, lsl #16
   1a848:	mov	x9, #0x3e8                 	// #1000
   1a84c:	mov	x10, xzr
   1a850:	add	x11, sp, #0x8
   1a854:	stur	w0, [x29, #-4]
   1a858:	ldur	w12, [x29, #-4]
   1a85c:	mov	w13, w12
   1a860:	sdiv	x13, x13, x8
   1a864:	str	x13, [sp, #8]
   1a868:	ldur	w12, [x29, #-4]
   1a86c:	mov	w13, w12
   1a870:	sdiv	x14, x13, x8
   1a874:	mul	x8, x14, x8
   1a878:	subs	x8, x13, x8
   1a87c:	mul	x8, x8, x9
   1a880:	str	x8, [sp, #16]
   1a884:	mov	x0, x11
   1a888:	mov	x1, x10
   1a88c:	bl	7e40 <nanosleep@plt>
   1a890:	ldp	x29, x30, [sp, #32]
   1a894:	add	sp, sp, #0x30
   1a898:	ret
   1a89c:	sub	sp, sp, #0x40
   1a8a0:	stp	x29, x30, [sp, #48]
   1a8a4:	add	x29, sp, #0x30
   1a8a8:	stur	w0, [x29, #-4]
   1a8ac:	stur	x1, [x29, #-16]
   1a8b0:	str	x2, [sp, #24]
   1a8b4:	ldur	w8, [x29, #-4]
   1a8b8:	str	w8, [sp, #20]
   1a8bc:	ldur	x9, [x29, #-16]
   1a8c0:	str	x9, [sp, #8]
   1a8c4:	ldr	x8, [sp, #24]
   1a8c8:	cbz	x8, 1a8f8 <scols_init_debug@@SMARTCOLS_2.25+0x1828>
   1a8cc:	ldr	w0, [sp, #20]
   1a8d0:	ldr	x8, [sp, #8]
   1a8d4:	add	x9, x8, #0x1
   1a8d8:	str	x9, [sp, #8]
   1a8dc:	ldrb	w1, [x8]
   1a8e0:	bl	1a908 <scols_init_debug@@SMARTCOLS_2.25+0x1838>
   1a8e4:	str	w0, [sp, #20]
   1a8e8:	ldr	x8, [sp, #24]
   1a8ec:	subs	x8, x8, #0x1
   1a8f0:	str	x8, [sp, #24]
   1a8f4:	b	1a8c4 <scols_init_debug@@SMARTCOLS_2.25+0x17f4>
   1a8f8:	ldr	w0, [sp, #20]
   1a8fc:	ldp	x29, x30, [sp, #48]
   1a900:	add	sp, sp, #0x40
   1a904:	ret
   1a908:	sub	sp, sp, #0x10
   1a90c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1a910:	add	x8, x8, #0xf8
   1a914:	str	w0, [sp, #12]
   1a918:	strb	w1, [sp, #11]
   1a91c:	ldr	w9, [sp, #12]
   1a920:	ldrb	w10, [sp, #11]
   1a924:	eor	w9, w9, w10
   1a928:	and	w9, w9, #0xff
   1a92c:	ldr	w9, [x8, w9, uxtw #2]
   1a930:	ldr	w10, [sp, #12]
   1a934:	eor	w0, w9, w10, lsr #8
   1a938:	add	sp, sp, #0x10
   1a93c:	ret
   1a940:	sub	sp, sp, #0x60
   1a944:	stp	x29, x30, [sp, #80]
   1a948:	add	x29, sp, #0x50
   1a94c:	stur	w0, [x29, #-4]
   1a950:	stur	x1, [x29, #-16]
   1a954:	stur	x2, [x29, #-24]
   1a958:	stur	x3, [x29, #-32]
   1a95c:	str	x4, [sp, #40]
   1a960:	ldur	w8, [x29, #-4]
   1a964:	str	w8, [sp, #36]
   1a968:	ldur	x9, [x29, #-16]
   1a96c:	str	x9, [sp, #24]
   1a970:	str	xzr, [sp, #16]
   1a974:	ldr	x8, [sp, #16]
   1a978:	ldur	x9, [x29, #-24]
   1a97c:	cmp	x8, x9
   1a980:	b.cs	1a9e8 <scols_init_debug@@SMARTCOLS_2.25+0x1918>  // b.hs, b.nlast
   1a984:	ldr	x8, [sp, #24]
   1a988:	add	x9, x8, #0x1
   1a98c:	str	x9, [sp, #24]
   1a990:	ldrb	w10, [x8]
   1a994:	strb	w10, [sp, #15]
   1a998:	ldr	x8, [sp, #16]
   1a99c:	ldur	x9, [x29, #-32]
   1a9a0:	cmp	x8, x9
   1a9a4:	b.cc	1a9c8 <scols_init_debug@@SMARTCOLS_2.25+0x18f8>  // b.lo, b.ul, b.last
   1a9a8:	ldr	x8, [sp, #16]
   1a9ac:	ldur	x9, [x29, #-32]
   1a9b0:	ldr	x10, [sp, #40]
   1a9b4:	add	x9, x9, x10
   1a9b8:	cmp	x8, x9
   1a9bc:	b.cs	1a9c8 <scols_init_debug@@SMARTCOLS_2.25+0x18f8>  // b.hs, b.nlast
   1a9c0:	mov	w8, #0x0                   	// #0
   1a9c4:	strb	w8, [sp, #15]
   1a9c8:	ldr	w0, [sp, #36]
   1a9cc:	ldrb	w1, [sp, #15]
   1a9d0:	bl	1a908 <scols_init_debug@@SMARTCOLS_2.25+0x1838>
   1a9d4:	str	w0, [sp, #36]
   1a9d8:	ldr	x8, [sp, #16]
   1a9dc:	add	x8, x8, #0x1
   1a9e0:	str	x8, [sp, #16]
   1a9e4:	b	1a974 <scols_init_debug@@SMARTCOLS_2.25+0x18a4>
   1a9e8:	ldr	w0, [sp, #36]
   1a9ec:	ldp	x29, x30, [sp, #80]
   1a9f0:	add	sp, sp, #0x60
   1a9f4:	ret
   1a9f8:	sub	sp, sp, #0x20
   1a9fc:	str	w0, [sp, #28]
   1aa00:	str	x1, [sp, #16]
   1aa04:	str	x2, [sp, #8]
   1aa08:	ldr	x8, [sp, #16]
   1aa0c:	str	x8, [sp]
   1aa10:	ldr	x8, [sp, #8]
   1aa14:	subs	x9, x8, #0x1
   1aa18:	str	x9, [sp, #8]
   1aa1c:	cbz	x8, 1aa58 <scols_init_debug@@SMARTCOLS_2.25+0x1988>
   1aa20:	ldr	w8, [sp, #28]
   1aa24:	ldr	x9, [sp]
   1aa28:	add	x10, x9, #0x1
   1aa2c:	str	x10, [sp]
   1aa30:	ldrb	w11, [x9]
   1aa34:	eor	w8, w8, w11
   1aa38:	and	w8, w8, #0xff
   1aa3c:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1aa40:	add	x9, x9, #0x4f8
   1aa44:	ldr	w8, [x9, w8, uxtw #2]
   1aa48:	ldr	w11, [sp, #28]
   1aa4c:	eor	w8, w8, w11, lsr #8
   1aa50:	str	w8, [sp, #28]
   1aa54:	b	1aa10 <scols_init_debug@@SMARTCOLS_2.25+0x1940>
   1aa58:	ldr	w0, [sp, #28]
   1aa5c:	add	sp, sp, #0x20
   1aa60:	ret
   1aa64:	sub	sp, sp, #0x60
   1aa68:	stp	x29, x30, [sp, #80]
   1aa6c:	add	x29, sp, #0x50
   1aa70:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1aa74:	ldr	x8, [x8, #4048]
   1aa78:	ldr	x8, [x8]
   1aa7c:	stur	x8, [x29, #-8]
   1aa80:	ldur	x8, [x29, #-8]
   1aa84:	stur	x8, [x29, #-24]
   1aa88:	ldur	x8, [x29, #-24]
   1aa8c:	ldr	x8, [x8]
   1aa90:	cbz	x8, 1ab58 <scols_init_debug@@SMARTCOLS_2.25+0x1a88>
   1aa94:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1aa98:	add	x8, x8, #0x6b8
   1aa9c:	stur	x8, [x29, #-16]
   1aaa0:	ldur	x8, [x29, #-16]
   1aaa4:	ldr	x8, [x8]
   1aaa8:	cbz	x8, 1ab48 <scols_init_debug@@SMARTCOLS_2.25+0x1a78>
   1aaac:	ldur	x8, [x29, #-24]
   1aab0:	ldr	x0, [x8]
   1aab4:	ldur	x8, [x29, #-16]
   1aab8:	ldr	x1, [x8]
   1aabc:	ldur	x8, [x29, #-16]
   1aac0:	ldr	x8, [x8]
   1aac4:	str	x0, [sp, #40]
   1aac8:	mov	x0, x8
   1aacc:	str	x1, [sp, #32]
   1aad0:	bl	74f0 <strlen@plt>
   1aad4:	ldr	x8, [sp, #40]
   1aad8:	str	x0, [sp, #24]
   1aadc:	mov	x0, x8
   1aae0:	ldr	x1, [sp, #32]
   1aae4:	ldr	x2, [sp, #24]
   1aae8:	bl	79e0 <strncmp@plt>
   1aaec:	cbnz	w0, 1ab38 <scols_init_debug@@SMARTCOLS_2.25+0x1a68>
   1aaf0:	ldur	x8, [x29, #-24]
   1aaf4:	stur	x8, [x29, #-32]
   1aaf8:	ldur	x8, [x29, #-32]
   1aafc:	ldr	x8, [x8]
   1ab00:	cbz	x8, 1ab24 <scols_init_debug@@SMARTCOLS_2.25+0x1a54>
   1ab04:	ldur	x8, [x29, #-32]
   1ab08:	ldr	x8, [x8, #8]
   1ab0c:	ldur	x9, [x29, #-32]
   1ab10:	str	x8, [x9]
   1ab14:	ldur	x8, [x29, #-32]
   1ab18:	add	x8, x8, #0x8
   1ab1c:	stur	x8, [x29, #-32]
   1ab20:	b	1aaf8 <scols_init_debug@@SMARTCOLS_2.25+0x1a28>
   1ab24:	ldur	x8, [x29, #-24]
   1ab28:	mov	x9, #0xfffffffffffffff8    	// #-8
   1ab2c:	add	x8, x8, x9
   1ab30:	stur	x8, [x29, #-24]
   1ab34:	b	1ab48 <scols_init_debug@@SMARTCOLS_2.25+0x1a78>
   1ab38:	ldur	x8, [x29, #-16]
   1ab3c:	add	x8, x8, #0x8
   1ab40:	stur	x8, [x29, #-16]
   1ab44:	b	1aaa0 <scols_init_debug@@SMARTCOLS_2.25+0x19d0>
   1ab48:	ldur	x8, [x29, #-24]
   1ab4c:	add	x8, x8, #0x8
   1ab50:	stur	x8, [x29, #-24]
   1ab54:	b	1aa88 <scols_init_debug@@SMARTCOLS_2.25+0x19b8>
   1ab58:	ldur	x8, [x29, #-8]
   1ab5c:	stur	x8, [x29, #-24]
   1ab60:	ldur	x8, [x29, #-24]
   1ab64:	ldr	x8, [x8]
   1ab68:	cbz	x8, 1ac4c <scols_init_debug@@SMARTCOLS_2.25+0x1b7c>
   1ab6c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1ab70:	add	x8, x8, #0x720
   1ab74:	stur	x8, [x29, #-16]
   1ab78:	ldur	x8, [x29, #-16]
   1ab7c:	ldr	x8, [x8]
   1ab80:	cbz	x8, 1ac3c <scols_init_debug@@SMARTCOLS_2.25+0x1b6c>
   1ab84:	ldur	x8, [x29, #-24]
   1ab88:	ldr	x0, [x8]
   1ab8c:	ldur	x8, [x29, #-16]
   1ab90:	ldr	x1, [x8]
   1ab94:	ldur	x8, [x29, #-16]
   1ab98:	ldr	x8, [x8]
   1ab9c:	str	x0, [sp, #16]
   1aba0:	mov	x0, x8
   1aba4:	str	x1, [sp, #8]
   1aba8:	bl	74f0 <strlen@plt>
   1abac:	ldr	x8, [sp, #16]
   1abb0:	str	x0, [sp]
   1abb4:	mov	x0, x8
   1abb8:	ldr	x1, [sp, #8]
   1abbc:	ldr	x2, [sp]
   1abc0:	bl	79e0 <strncmp@plt>
   1abc4:	cbz	w0, 1abcc <scols_init_debug@@SMARTCOLS_2.25+0x1afc>
   1abc8:	b	1ac2c <scols_init_debug@@SMARTCOLS_2.25+0x1b5c>
   1abcc:	ldur	x8, [x29, #-24]
   1abd0:	ldr	x0, [x8]
   1abd4:	mov	w1, #0x2f                  	// #47
   1abd8:	bl	7ed0 <strchr@plt>
   1abdc:	cbnz	x0, 1abe4 <scols_init_debug@@SMARTCOLS_2.25+0x1b14>
   1abe0:	b	1ac2c <scols_init_debug@@SMARTCOLS_2.25+0x1b5c>
   1abe4:	ldur	x8, [x29, #-24]
   1abe8:	stur	x8, [x29, #-32]
   1abec:	ldur	x8, [x29, #-32]
   1abf0:	ldr	x8, [x8]
   1abf4:	cbz	x8, 1ac18 <scols_init_debug@@SMARTCOLS_2.25+0x1b48>
   1abf8:	ldur	x8, [x29, #-32]
   1abfc:	ldr	x8, [x8, #8]
   1ac00:	ldur	x9, [x29, #-32]
   1ac04:	str	x8, [x9]
   1ac08:	ldur	x8, [x29, #-32]
   1ac0c:	add	x8, x8, #0x8
   1ac10:	stur	x8, [x29, #-32]
   1ac14:	b	1abec <scols_init_debug@@SMARTCOLS_2.25+0x1b1c>
   1ac18:	ldur	x8, [x29, #-24]
   1ac1c:	mov	x9, #0xfffffffffffffff8    	// #-8
   1ac20:	add	x8, x8, x9
   1ac24:	stur	x8, [x29, #-24]
   1ac28:	b	1ac3c <scols_init_debug@@SMARTCOLS_2.25+0x1b6c>
   1ac2c:	ldur	x8, [x29, #-16]
   1ac30:	add	x8, x8, #0x8
   1ac34:	stur	x8, [x29, #-16]
   1ac38:	b	1ab78 <scols_init_debug@@SMARTCOLS_2.25+0x1aa8>
   1ac3c:	ldur	x8, [x29, #-24]
   1ac40:	add	x8, x8, #0x8
   1ac44:	stur	x8, [x29, #-24]
   1ac48:	b	1ab60 <scols_init_debug@@SMARTCOLS_2.25+0x1a90>
   1ac4c:	ldp	x29, x30, [sp, #80]
   1ac50:	add	sp, sp, #0x60
   1ac54:	ret
   1ac58:	sub	sp, sp, #0x30
   1ac5c:	stp	x29, x30, [sp, #32]
   1ac60:	add	x29, sp, #0x20
   1ac64:	str	x0, [sp, #16]
   1ac68:	bl	76d0 <getuid@plt>
   1ac6c:	str	w0, [sp, #12]
   1ac70:	ldr	w8, [sp, #12]
   1ac74:	cbnz	w8, 1aca8 <scols_init_debug@@SMARTCOLS_2.25+0x1bd8>
   1ac78:	ldr	w8, [sp, #12]
   1ac7c:	str	w8, [sp, #8]
   1ac80:	bl	7640 <geteuid@plt>
   1ac84:	ldr	w8, [sp, #8]
   1ac88:	cmp	w8, w0
   1ac8c:	b.ne	1aca8 <scols_init_debug@@SMARTCOLS_2.25+0x1bd8>  // b.any
   1ac90:	bl	7e00 <getgid@plt>
   1ac94:	str	w0, [sp, #4]
   1ac98:	bl	7600 <getegid@plt>
   1ac9c:	ldr	w8, [sp, #4]
   1aca0:	cmp	w8, w0
   1aca4:	b.eq	1acb4 <scols_init_debug@@SMARTCOLS_2.25+0x1be4>  // b.none
   1aca8:	mov	x8, xzr
   1acac:	stur	x8, [x29, #-8]
   1acb0:	b	1acec <scols_init_debug@@SMARTCOLS_2.25+0x1c1c>
   1acb4:	mov	w0, #0x3                   	// #3
   1acb8:	mov	w8, wzr
   1acbc:	mov	w1, w8
   1acc0:	mov	w2, w8
   1acc4:	mov	w3, w8
   1acc8:	mov	w4, w8
   1accc:	bl	82a0 <prctl@plt>
   1acd0:	cbnz	w0, 1ace0 <scols_init_debug@@SMARTCOLS_2.25+0x1c10>
   1acd4:	mov	x8, xzr
   1acd8:	stur	x8, [x29, #-8]
   1acdc:	b	1acec <scols_init_debug@@SMARTCOLS_2.25+0x1c1c>
   1ace0:	ldr	x0, [sp, #16]
   1ace4:	bl	7650 <secure_getenv@plt>
   1ace8:	stur	x0, [x29, #-8]
   1acec:	ldur	x0, [x29, #-8]
   1acf0:	ldp	x29, x30, [sp, #32]
   1acf4:	add	sp, sp, #0x30
   1acf8:	ret
   1acfc:	sub	sp, sp, #0x20
   1ad00:	str	x0, [sp, #16]
   1ad04:	str	x1, [sp, #8]
   1ad08:	ldr	x8, [sp, #16]
   1ad0c:	cbnz	x8, 1ad1c <scols_init_debug@@SMARTCOLS_2.25+0x1c4c>
   1ad10:	mov	x8, xzr
   1ad14:	str	x8, [sp, #24]
   1ad18:	b	1ad68 <scols_init_debug@@SMARTCOLS_2.25+0x1c98>
   1ad1c:	ldr	x8, [sp, #16]
   1ad20:	ldr	x8, [x8]
   1ad24:	str	x8, [sp]
   1ad28:	ldr	x8, [sp]
   1ad2c:	cbz	x8, 1ad60 <scols_init_debug@@SMARTCOLS_2.25+0x1c90>
   1ad30:	ldr	x8, [sp]
   1ad34:	ldr	x8, [x8]
   1ad38:	ldr	x9, [sp, #8]
   1ad3c:	cmp	x8, x9
   1ad40:	b.ne	1ad50 <scols_init_debug@@SMARTCOLS_2.25+0x1c80>  // b.any
   1ad44:	ldr	x8, [sp]
   1ad48:	str	x8, [sp, #24]
   1ad4c:	b	1ad68 <scols_init_debug@@SMARTCOLS_2.25+0x1c98>
   1ad50:	ldr	x8, [sp]
   1ad54:	ldr	x8, [x8, #16]
   1ad58:	str	x8, [sp]
   1ad5c:	b	1ad28 <scols_init_debug@@SMARTCOLS_2.25+0x1c58>
   1ad60:	mov	x8, xzr
   1ad64:	str	x8, [sp, #24]
   1ad68:	ldr	x0, [sp, #24]
   1ad6c:	add	sp, sp, #0x20
   1ad70:	ret
   1ad74:	stp	x29, x30, [sp, #-16]!
   1ad78:	mov	x29, sp
   1ad7c:	mov	x0, #0x1                   	// #1
   1ad80:	mov	x1, #0x10                  	// #16
   1ad84:	bl	7ac0 <calloc@plt>
   1ad88:	ldp	x29, x30, [sp], #16
   1ad8c:	ret
   1ad90:	sub	sp, sp, #0x30
   1ad94:	stp	x29, x30, [sp, #32]
   1ad98:	add	x29, sp, #0x20
   1ad9c:	stur	x0, [x29, #-8]
   1ada0:	ldur	x8, [x29, #-8]
   1ada4:	ldr	x8, [x8]
   1ada8:	str	x8, [sp, #16]
   1adac:	ldr	x8, [sp, #16]
   1adb0:	cbz	x8, 1ade0 <scols_init_debug@@SMARTCOLS_2.25+0x1d10>
   1adb4:	ldr	x8, [sp, #16]
   1adb8:	ldr	x8, [x8, #16]
   1adbc:	str	x8, [sp, #8]
   1adc0:	ldr	x8, [sp, #16]
   1adc4:	ldr	x0, [x8, #8]
   1adc8:	bl	7dd0 <free@plt>
   1adcc:	ldr	x0, [sp, #16]
   1add0:	bl	7dd0 <free@plt>
   1add4:	ldr	x8, [sp, #8]
   1add8:	str	x8, [sp, #16]
   1addc:	b	1adac <scols_init_debug@@SMARTCOLS_2.25+0x1cdc>
   1ade0:	ldur	x0, [x29, #-8]
   1ade4:	bl	7dd0 <free@plt>
   1ade8:	ldp	x29, x30, [sp, #32]
   1adec:	add	sp, sp, #0x30
   1adf0:	ret
   1adf4:	sub	sp, sp, #0x40
   1adf8:	stp	x29, x30, [sp, #48]
   1adfc:	add	x29, sp, #0x30
   1ae00:	stur	x0, [x29, #-8]
   1ae04:	stur	x1, [x29, #-16]
   1ae08:	ldur	x0, [x29, #-8]
   1ae0c:	ldur	x1, [x29, #-16]
   1ae10:	bl	1acfc <scols_init_debug@@SMARTCOLS_2.25+0x1c2c>
   1ae14:	str	x0, [sp, #24]
   1ae18:	ldr	x8, [sp, #24]
   1ae1c:	cbnz	x8, 1ae6c <scols_init_debug@@SMARTCOLS_2.25+0x1d9c>
   1ae20:	ldur	x8, [x29, #-16]
   1ae24:	mov	w0, w8
   1ae28:	bl	7d40 <getpwuid@plt>
   1ae2c:	str	x0, [sp, #16]
   1ae30:	ldur	x0, [x29, #-8]
   1ae34:	ldr	x9, [sp, #16]
   1ae38:	str	x0, [sp, #8]
   1ae3c:	cbz	x9, 1ae50 <scols_init_debug@@SMARTCOLS_2.25+0x1d80>
   1ae40:	ldr	x8, [sp, #16]
   1ae44:	ldr	x8, [x8]
   1ae48:	str	x8, [sp]
   1ae4c:	b	1ae58 <scols_init_debug@@SMARTCOLS_2.25+0x1d88>
   1ae50:	mov	x8, xzr
   1ae54:	str	x8, [sp]
   1ae58:	ldr	x8, [sp]
   1ae5c:	ldur	x2, [x29, #-16]
   1ae60:	ldr	x0, [sp, #8]
   1ae64:	mov	x1, x8
   1ae68:	bl	1ae78 <scols_init_debug@@SMARTCOLS_2.25+0x1da8>
   1ae6c:	ldp	x29, x30, [sp, #48]
   1ae70:	add	sp, sp, #0x40
   1ae74:	ret
   1ae78:	stp	x29, x30, [sp, #-32]!
   1ae7c:	str	x28, [sp, #16]
   1ae80:	mov	x29, sp
   1ae84:	sub	sp, sp, #0x450
   1ae88:	mov	x8, #0x1                   	// #1
   1ae8c:	mov	x9, #0x18                  	// #24
   1ae90:	stur	x0, [x29, #-8]
   1ae94:	stur	x1, [x29, #-16]
   1ae98:	stur	x2, [x29, #-24]
   1ae9c:	stur	wzr, [x29, #-44]
   1aea0:	mov	x0, x8
   1aea4:	mov	x1, x9
   1aea8:	bl	7ac0 <calloc@plt>
   1aeac:	stur	x0, [x29, #-32]
   1aeb0:	ldur	x8, [x29, #-32]
   1aeb4:	cbnz	x8, 1aebc <scols_init_debug@@SMARTCOLS_2.25+0x1dec>
   1aeb8:	b	1b064 <scols_init_debug@@SMARTCOLS_2.25+0x1f94>
   1aebc:	ldur	x8, [x29, #-24]
   1aec0:	ldur	x9, [x29, #-32]
   1aec4:	str	x8, [x9]
   1aec8:	ldur	x8, [x29, #-16]
   1aecc:	cbz	x8, 1af10 <scols_init_debug@@SMARTCOLS_2.25+0x1e40>
   1aed0:	ldur	x1, [x29, #-16]
   1aed4:	add	x0, sp, #0x20
   1aed8:	mov	x2, #0x100                 	// #256
   1aedc:	bl	7530 <mbstowcs@plt>
   1aee0:	cmp	x0, #0x0
   1aee4:	cset	w8, ls  // ls = plast
   1aee8:	tbnz	w8, #0, 1af04 <scols_init_debug@@SMARTCOLS_2.25+0x1e34>
   1aeec:	add	x0, sp, #0x20
   1aef0:	str	wzr, [sp, #1056]
   1aef4:	mov	x1, #0x100                 	// #256
   1aef8:	bl	79a0 <wcswidth@plt>
   1aefc:	stur	w0, [x29, #-44]
   1af00:	b	1af10 <scols_init_debug@@SMARTCOLS_2.25+0x1e40>
   1af04:	ldur	x0, [x29, #-16]
   1af08:	bl	74f0 <strlen@plt>
   1af0c:	stur	w0, [x29, #-44]
   1af10:	ldur	w8, [x29, #-44]
   1af14:	cmp	w8, #0x0
   1af18:	cset	w8, le
   1af1c:	tbnz	w8, #0, 1af4c <scols_init_debug@@SMARTCOLS_2.25+0x1e7c>
   1af20:	ldur	x0, [x29, #-16]
   1af24:	bl	7b80 <strdup@plt>
   1af28:	ldur	x8, [x29, #-32]
   1af2c:	str	x0, [x8, #8]
   1af30:	ldur	x8, [x29, #-32]
   1af34:	ldr	x8, [x8, #8]
   1af38:	cbnz	x8, 1af48 <scols_init_debug@@SMARTCOLS_2.25+0x1e78>
   1af3c:	ldur	x0, [x29, #-32]
   1af40:	bl	7dd0 <free@plt>
   1af44:	b	1b064 <scols_init_debug@@SMARTCOLS_2.25+0x1f94>
   1af48:	b	1af7c <scols_init_debug@@SMARTCOLS_2.25+0x1eac>
   1af4c:	ldur	x8, [x29, #-32]
   1af50:	add	x0, x8, #0x8
   1af54:	ldur	x2, [x29, #-24]
   1af58:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1af5c:	add	x1, x1, #0x95a
   1af60:	bl	7760 <asprintf@plt>
   1af64:	cmp	w0, #0x0
   1af68:	cset	w9, ge  // ge = tcont
   1af6c:	tbnz	w9, #0, 1af7c <scols_init_debug@@SMARTCOLS_2.25+0x1eac>
   1af70:	ldur	x0, [x29, #-32]
   1af74:	bl	7dd0 <free@plt>
   1af78:	b	1b064 <scols_init_debug@@SMARTCOLS_2.25+0x1f94>
   1af7c:	ldur	x8, [x29, #-8]
   1af80:	ldr	x8, [x8]
   1af84:	stur	x8, [x29, #-40]
   1af88:	ldur	x8, [x29, #-40]
   1af8c:	mov	w9, #0x0                   	// #0
   1af90:	str	w9, [sp, #28]
   1af94:	cbz	x8, 1afac <scols_init_debug@@SMARTCOLS_2.25+0x1edc>
   1af98:	ldur	x8, [x29, #-40]
   1af9c:	ldr	x8, [x8, #16]
   1afa0:	cmp	x8, #0x0
   1afa4:	cset	w9, ne  // ne = any
   1afa8:	str	w9, [sp, #28]
   1afac:	ldr	w8, [sp, #28]
   1afb0:	tbnz	w8, #0, 1afb8 <scols_init_debug@@SMARTCOLS_2.25+0x1ee8>
   1afb4:	b	1afc8 <scols_init_debug@@SMARTCOLS_2.25+0x1ef8>
   1afb8:	ldur	x8, [x29, #-40]
   1afbc:	ldr	x8, [x8, #16]
   1afc0:	stur	x8, [x29, #-40]
   1afc4:	b	1af88 <scols_init_debug@@SMARTCOLS_2.25+0x1eb8>
   1afc8:	ldur	x8, [x29, #-40]
   1afcc:	cbz	x8, 1afe0 <scols_init_debug@@SMARTCOLS_2.25+0x1f10>
   1afd0:	ldur	x8, [x29, #-32]
   1afd4:	ldur	x9, [x29, #-40]
   1afd8:	str	x8, [x9, #16]
   1afdc:	b	1afec <scols_init_debug@@SMARTCOLS_2.25+0x1f1c>
   1afe0:	ldur	x8, [x29, #-32]
   1afe4:	ldur	x9, [x29, #-8]
   1afe8:	str	x8, [x9]
   1afec:	ldur	w8, [x29, #-44]
   1aff0:	cmp	w8, #0x0
   1aff4:	cset	w8, gt
   1aff8:	tbnz	w8, #0, 1b02c <scols_init_debug@@SMARTCOLS_2.25+0x1f5c>
   1affc:	ldur	x8, [x29, #-32]
   1b000:	ldr	x8, [x8, #8]
   1b004:	cbz	x8, 1b01c <scols_init_debug@@SMARTCOLS_2.25+0x1f4c>
   1b008:	ldur	x8, [x29, #-32]
   1b00c:	ldr	x0, [x8, #8]
   1b010:	bl	74f0 <strlen@plt>
   1b014:	str	x0, [sp, #16]
   1b018:	b	1b024 <scols_init_debug@@SMARTCOLS_2.25+0x1f54>
   1b01c:	mov	x8, xzr
   1b020:	str	x8, [sp, #16]
   1b024:	ldr	x8, [sp, #16]
   1b028:	stur	w8, [x29, #-44]
   1b02c:	ldur	x8, [x29, #-8]
   1b030:	ldr	w9, [x8, #8]
   1b034:	ldur	w10, [x29, #-44]
   1b038:	cmp	w9, w10
   1b03c:	b.ge	1b04c <scols_init_debug@@SMARTCOLS_2.25+0x1f7c>  // b.tcont
   1b040:	ldur	w8, [x29, #-44]
   1b044:	str	w8, [sp, #12]
   1b048:	b	1b058 <scols_init_debug@@SMARTCOLS_2.25+0x1f88>
   1b04c:	ldur	x8, [x29, #-8]
   1b050:	ldr	w9, [x8, #8]
   1b054:	str	w9, [sp, #12]
   1b058:	ldr	w8, [sp, #12]
   1b05c:	ldur	x9, [x29, #-8]
   1b060:	str	w8, [x9, #8]
   1b064:	add	sp, sp, #0x450
   1b068:	ldr	x28, [sp, #16]
   1b06c:	ldp	x29, x30, [sp], #32
   1b070:	ret
   1b074:	sub	sp, sp, #0x40
   1b078:	stp	x29, x30, [sp, #48]
   1b07c:	add	x29, sp, #0x30
   1b080:	stur	x0, [x29, #-8]
   1b084:	stur	x1, [x29, #-16]
   1b088:	ldur	x0, [x29, #-8]
   1b08c:	ldur	x1, [x29, #-16]
   1b090:	bl	1acfc <scols_init_debug@@SMARTCOLS_2.25+0x1c2c>
   1b094:	str	x0, [sp, #24]
   1b098:	ldr	x8, [sp, #24]
   1b09c:	cbnz	x8, 1b0ec <scols_init_debug@@SMARTCOLS_2.25+0x201c>
   1b0a0:	ldur	x8, [x29, #-16]
   1b0a4:	mov	w0, w8
   1b0a8:	bl	82c0 <getgrgid@plt>
   1b0ac:	str	x0, [sp, #16]
   1b0b0:	ldur	x0, [x29, #-8]
   1b0b4:	ldr	x9, [sp, #16]
   1b0b8:	str	x0, [sp, #8]
   1b0bc:	cbz	x9, 1b0d0 <scols_init_debug@@SMARTCOLS_2.25+0x2000>
   1b0c0:	ldr	x8, [sp, #16]
   1b0c4:	ldr	x8, [x8]
   1b0c8:	str	x8, [sp]
   1b0cc:	b	1b0d8 <scols_init_debug@@SMARTCOLS_2.25+0x2008>
   1b0d0:	mov	x8, xzr
   1b0d4:	str	x8, [sp]
   1b0d8:	ldr	x8, [sp]
   1b0dc:	ldur	x2, [x29, #-16]
   1b0e0:	ldr	x0, [sp, #8]
   1b0e4:	mov	x1, x8
   1b0e8:	bl	1ae78 <scols_init_debug@@SMARTCOLS_2.25+0x1da8>
   1b0ec:	ldp	x29, x30, [sp, #48]
   1b0f0:	add	sp, sp, #0x40
   1b0f4:	ret
   1b0f8:	sub	sp, sp, #0x20
   1b0fc:	stp	x29, x30, [sp, #16]
   1b100:	add	x29, sp, #0x10
   1b104:	mov	w1, #0xc2                  	// #194
   1b108:	movk	w1, #0x8, lsl #16
   1b10c:	str	x0, [sp, #8]
   1b110:	ldr	x0, [sp, #8]
   1b114:	bl	7c70 <mkostemp@plt>
   1b118:	ldp	x29, x30, [sp, #16]
   1b11c:	add	sp, sp, #0x20
   1b120:	ret
   1b124:	sub	sp, sp, #0x60
   1b128:	stp	x29, x30, [sp, #80]
   1b12c:	add	x29, sp, #0x50
   1b130:	stur	x0, [x29, #-16]
   1b134:	stur	x1, [x29, #-24]
   1b138:	stur	x2, [x29, #-32]
   1b13c:	ldur	x8, [x29, #-24]
   1b140:	cbz	x8, 1b150 <scols_init_debug@@SMARTCOLS_2.25+0x2080>
   1b144:	ldur	x8, [x29, #-24]
   1b148:	str	x8, [sp, #8]
   1b14c:	b	1b160 <scols_init_debug@@SMARTCOLS_2.25+0x2090>
   1b150:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1b154:	add	x0, x0, #0x95e
   1b158:	bl	8270 <getenv@plt>
   1b15c:	str	x0, [sp, #8]
   1b160:	ldr	x8, [sp, #8]
   1b164:	str	x8, [sp, #32]
   1b168:	ldr	x8, [sp, #32]
   1b16c:	cbnz	x8, 1b17c <scols_init_debug@@SMARTCOLS_2.25+0x20ac>
   1b170:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1b174:	add	x8, x8, #0x965
   1b178:	str	x8, [sp, #32]
   1b17c:	ldr	x2, [sp, #32]
   1b180:	ldur	x3, [x29, #-32]
   1b184:	add	x0, sp, #0x28
   1b188:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1b18c:	add	x1, x1, #0x96b
   1b190:	bl	7760 <asprintf@plt>
   1b194:	str	w0, [sp, #20]
   1b198:	ldr	w8, [sp, #20]
   1b19c:	cmp	w8, #0x0
   1b1a0:	cset	w8, ge  // ge = tcont
   1b1a4:	tbnz	w8, #0, 1b1b4 <scols_init_debug@@SMARTCOLS_2.25+0x20e4>
   1b1a8:	mov	w8, #0xffffffff            	// #-1
   1b1ac:	stur	w8, [x29, #-4]
   1b1b0:	b	1b208 <scols_init_debug@@SMARTCOLS_2.25+0x2138>
   1b1b4:	mov	w0, #0x3f                  	// #63
   1b1b8:	bl	81e0 <umask@plt>
   1b1bc:	str	w0, [sp, #28]
   1b1c0:	ldr	x0, [sp, #40]
   1b1c4:	bl	1b0f8 <scols_init_debug@@SMARTCOLS_2.25+0x2028>
   1b1c8:	str	w0, [sp, #24]
   1b1cc:	ldr	w0, [sp, #28]
   1b1d0:	bl	81e0 <umask@plt>
   1b1d4:	ldr	w8, [sp, #24]
   1b1d8:	mov	w9, #0xffffffff            	// #-1
   1b1dc:	cmp	w8, w9
   1b1e0:	b.ne	1b1f4 <scols_init_debug@@SMARTCOLS_2.25+0x2124>  // b.any
   1b1e4:	ldr	x0, [sp, #40]
   1b1e8:	bl	7dd0 <free@plt>
   1b1ec:	mov	x8, xzr
   1b1f0:	str	x8, [sp, #40]
   1b1f4:	ldr	x8, [sp, #40]
   1b1f8:	ldur	x9, [x29, #-16]
   1b1fc:	str	x8, [x9]
   1b200:	ldr	w10, [sp, #24]
   1b204:	stur	w10, [x29, #-4]
   1b208:	ldur	w0, [x29, #-4]
   1b20c:	ldp	x29, x30, [sp, #80]
   1b210:	add	sp, sp, #0x60
   1b214:	ret
   1b218:	sub	sp, sp, #0x30
   1b21c:	stp	x29, x30, [sp, #32]
   1b220:	add	x29, sp, #0x20
   1b224:	mov	w8, #0x406                 	// #1030
   1b228:	stur	w0, [x29, #-8]
   1b22c:	stur	w1, [x29, #-12]
   1b230:	ldur	w0, [x29, #-8]
   1b234:	ldur	w2, [x29, #-12]
   1b238:	mov	w1, w8
   1b23c:	bl	7f30 <fcntl@plt>
   1b240:	str	w0, [sp, #16]
   1b244:	ldr	w8, [sp, #16]
   1b248:	cmp	w8, #0x0
   1b24c:	cset	w8, lt  // lt = tstop
   1b250:	tbnz	w8, #0, 1b260 <scols_init_debug@@SMARTCOLS_2.25+0x2190>
   1b254:	ldr	w8, [sp, #16]
   1b258:	stur	w8, [x29, #-4]
   1b25c:	b	1b30c <scols_init_debug@@SMARTCOLS_2.25+0x223c>
   1b260:	ldur	w0, [x29, #-8]
   1b264:	bl	7590 <dup@plt>
   1b268:	str	w0, [sp, #16]
   1b26c:	ldr	w8, [sp, #16]
   1b270:	cmp	w8, #0x0
   1b274:	cset	w8, ge  // ge = tcont
   1b278:	tbnz	w8, #0, 1b288 <scols_init_debug@@SMARTCOLS_2.25+0x21b8>
   1b27c:	ldr	w8, [sp, #16]
   1b280:	stur	w8, [x29, #-4]
   1b284:	b	1b30c <scols_init_debug@@SMARTCOLS_2.25+0x223c>
   1b288:	ldr	w0, [sp, #16]
   1b28c:	mov	w1, #0x1                   	// #1
   1b290:	bl	7f30 <fcntl@plt>
   1b294:	str	w0, [sp, #12]
   1b298:	ldr	w8, [sp, #12]
   1b29c:	cmp	w8, #0x0
   1b2a0:	cset	w8, ge  // ge = tcont
   1b2a4:	tbnz	w8, #0, 1b2ac <scols_init_debug@@SMARTCOLS_2.25+0x21dc>
   1b2a8:	b	1b2dc <scols_init_debug@@SMARTCOLS_2.25+0x220c>
   1b2ac:	ldr	w0, [sp, #16]
   1b2b0:	ldr	w8, [sp, #12]
   1b2b4:	orr	w2, w8, #0x1
   1b2b8:	mov	w1, #0x2                   	// #2
   1b2bc:	bl	7f30 <fcntl@plt>
   1b2c0:	cmp	w0, #0x0
   1b2c4:	cset	w8, ge  // ge = tcont
   1b2c8:	tbnz	w8, #0, 1b2d0 <scols_init_debug@@SMARTCOLS_2.25+0x2200>
   1b2cc:	b	1b2dc <scols_init_debug@@SMARTCOLS_2.25+0x220c>
   1b2d0:	ldr	w8, [sp, #16]
   1b2d4:	stur	w8, [x29, #-4]
   1b2d8:	b	1b30c <scols_init_debug@@SMARTCOLS_2.25+0x223c>
   1b2dc:	bl	8240 <__errno_location@plt>
   1b2e0:	ldr	w8, [x0]
   1b2e4:	str	w8, [sp, #8]
   1b2e8:	ldr	w0, [sp, #16]
   1b2ec:	bl	7bc0 <close@plt>
   1b2f0:	ldr	w8, [sp, #8]
   1b2f4:	str	w8, [sp, #4]
   1b2f8:	bl	8240 <__errno_location@plt>
   1b2fc:	ldr	w8, [sp, #4]
   1b300:	str	w8, [x0]
   1b304:	mov	w9, #0xffffffff            	// #-1
   1b308:	stur	w9, [x29, #-4]
   1b30c:	ldur	w0, [x29, #-4]
   1b310:	ldp	x29, x30, [sp, #32]
   1b314:	add	sp, sp, #0x30
   1b318:	ret
   1b31c:	sub	sp, sp, #0x20
   1b320:	stp	x29, x30, [sp, #16]
   1b324:	add	x29, sp, #0x10
   1b328:	bl	8340 <getdtablesize@plt>
   1b32c:	stur	w0, [x29, #-4]
   1b330:	ldur	w0, [x29, #-4]
   1b334:	ldp	x29, x30, [sp, #16]
   1b338:	add	sp, sp, #0x20
   1b33c:	ret
   1b340:	sub	sp, sp, #0x50
   1b344:	stp	x29, x30, [sp, #64]
   1b348:	add	x29, sp, #0x40
   1b34c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1b350:	add	x8, x8, #0x978
   1b354:	stur	x0, [x29, #-8]
   1b358:	stur	x1, [x29, #-16]
   1b35c:	mov	x0, x8
   1b360:	bl	76f0 <opendir@plt>
   1b364:	str	x0, [sp, #32]
   1b368:	ldr	x8, [sp, #32]
   1b36c:	cbz	x8, 1b420 <scols_init_debug@@SMARTCOLS_2.25+0x2350>
   1b370:	ldr	x0, [sp, #32]
   1b374:	bl	1b474 <scols_init_debug@@SMARTCOLS_2.25+0x23a4>
   1b378:	stur	x0, [x29, #-24]
   1b37c:	cbz	x0, 1b414 <scols_init_debug@@SMARTCOLS_2.25+0x2344>
   1b380:	bl	8240 <__errno_location@plt>
   1b384:	str	wzr, [x0]
   1b388:	ldur	x8, [x29, #-24]
   1b38c:	add	x0, x8, #0x13
   1b390:	add	x1, sp, #0x18
   1b394:	mov	w2, #0xa                   	// #10
   1b398:	bl	7d80 <strtol@plt>
   1b39c:	str	w0, [sp, #20]
   1b3a0:	bl	8240 <__errno_location@plt>
   1b3a4:	ldr	w9, [x0]
   1b3a8:	cbnz	w9, 1b3d4 <scols_init_debug@@SMARTCOLS_2.25+0x2304>
   1b3ac:	ldr	x8, [sp, #24]
   1b3b0:	ldur	x9, [x29, #-24]
   1b3b4:	add	x9, x9, #0x13
   1b3b8:	cmp	x8, x9
   1b3bc:	b.eq	1b3d4 <scols_init_debug@@SMARTCOLS_2.25+0x2304>  // b.none
   1b3c0:	ldr	x8, [sp, #24]
   1b3c4:	cbz	x8, 1b3d4 <scols_init_debug@@SMARTCOLS_2.25+0x2304>
   1b3c8:	ldr	x8, [sp, #24]
   1b3cc:	ldrsb	w9, [x8]
   1b3d0:	cbz	w9, 1b3d8 <scols_init_debug@@SMARTCOLS_2.25+0x2308>
   1b3d4:	b	1b370 <scols_init_debug@@SMARTCOLS_2.25+0x22a0>
   1b3d8:	ldr	x0, [sp, #32]
   1b3dc:	bl	7f80 <dirfd@plt>
   1b3e0:	ldr	w8, [sp, #20]
   1b3e4:	cmp	w0, w8
   1b3e8:	b.ne	1b3f0 <scols_init_debug@@SMARTCOLS_2.25+0x2320>  // b.any
   1b3ec:	b	1b370 <scols_init_debug@@SMARTCOLS_2.25+0x22a0>
   1b3f0:	ldr	w0, [sp, #20]
   1b3f4:	ldur	x1, [x29, #-8]
   1b3f8:	ldur	x2, [x29, #-16]
   1b3fc:	bl	1b4d8 <scols_init_debug@@SMARTCOLS_2.25+0x2408>
   1b400:	cbz	w0, 1b408 <scols_init_debug@@SMARTCOLS_2.25+0x2338>
   1b404:	b	1b370 <scols_init_debug@@SMARTCOLS_2.25+0x22a0>
   1b408:	ldr	w0, [sp, #20]
   1b40c:	bl	7bc0 <close@plt>
   1b410:	b	1b370 <scols_init_debug@@SMARTCOLS_2.25+0x22a0>
   1b414:	ldr	x0, [sp, #32]
   1b418:	bl	7b90 <closedir@plt>
   1b41c:	b	1b468 <scols_init_debug@@SMARTCOLS_2.25+0x2398>
   1b420:	bl	1b31c <scols_init_debug@@SMARTCOLS_2.25+0x224c>
   1b424:	str	w0, [sp, #12]
   1b428:	str	wzr, [sp, #16]
   1b42c:	ldr	w8, [sp, #16]
   1b430:	ldr	w9, [sp, #12]
   1b434:	cmp	w8, w9
   1b438:	b.ge	1b468 <scols_init_debug@@SMARTCOLS_2.25+0x2398>  // b.tcont
   1b43c:	ldr	w0, [sp, #16]
   1b440:	ldur	x1, [x29, #-8]
   1b444:	ldur	x2, [x29, #-16]
   1b448:	bl	1b4d8 <scols_init_debug@@SMARTCOLS_2.25+0x2408>
   1b44c:	cbnz	w0, 1b458 <scols_init_debug@@SMARTCOLS_2.25+0x2388>
   1b450:	ldr	w0, [sp, #16]
   1b454:	bl	7bc0 <close@plt>
   1b458:	ldr	w8, [sp, #16]
   1b45c:	add	w8, w8, #0x1
   1b460:	str	w8, [sp, #16]
   1b464:	b	1b42c <scols_init_debug@@SMARTCOLS_2.25+0x235c>
   1b468:	ldp	x29, x30, [sp, #64]
   1b46c:	add	sp, sp, #0x50
   1b470:	ret
   1b474:	sub	sp, sp, #0x20
   1b478:	stp	x29, x30, [sp, #16]
   1b47c:	add	x29, sp, #0x10
   1b480:	str	x0, [sp, #8]
   1b484:	ldr	x0, [sp, #8]
   1b488:	bl	7b40 <readdir@plt>
   1b48c:	str	x0, [sp]
   1b490:	cbz	x0, 1b4c8 <scols_init_debug@@SMARTCOLS_2.25+0x23f8>
   1b494:	ldr	x8, [sp]
   1b498:	add	x0, x8, #0x13
   1b49c:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1b4a0:	add	x1, x1, #0x987
   1b4a4:	bl	7d30 <strcmp@plt>
   1b4a8:	cbz	w0, 1b4c4 <scols_init_debug@@SMARTCOLS_2.25+0x23f4>
   1b4ac:	ldr	x8, [sp]
   1b4b0:	add	x0, x8, #0x13
   1b4b4:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1b4b8:	add	x1, x1, #0x986
   1b4bc:	bl	7d30 <strcmp@plt>
   1b4c0:	cbnz	w0, 1b4c8 <scols_init_debug@@SMARTCOLS_2.25+0x23f8>
   1b4c4:	b	1b484 <scols_init_debug@@SMARTCOLS_2.25+0x23b4>
   1b4c8:	ldr	x0, [sp]
   1b4cc:	ldp	x29, x30, [sp, #16]
   1b4d0:	add	sp, sp, #0x20
   1b4d4:	ret
   1b4d8:	sub	sp, sp, #0x20
   1b4dc:	str	w0, [sp, #24]
   1b4e0:	str	x1, [sp, #16]
   1b4e4:	str	x2, [sp, #8]
   1b4e8:	str	xzr, [sp]
   1b4ec:	ldr	x8, [sp]
   1b4f0:	ldr	x9, [sp, #8]
   1b4f4:	cmp	x8, x9
   1b4f8:	b.cs	1b530 <scols_init_debug@@SMARTCOLS_2.25+0x2460>  // b.hs, b.nlast
   1b4fc:	ldr	x8, [sp, #16]
   1b500:	ldr	x9, [sp]
   1b504:	ldr	w10, [x8, x9, lsl #2]
   1b508:	ldr	w11, [sp, #24]
   1b50c:	cmp	w10, w11
   1b510:	b.ne	1b520 <scols_init_debug@@SMARTCOLS_2.25+0x2450>  // b.any
   1b514:	mov	w8, #0x1                   	// #1
   1b518:	str	w8, [sp, #28]
   1b51c:	b	1b534 <scols_init_debug@@SMARTCOLS_2.25+0x2464>
   1b520:	ldr	x8, [sp]
   1b524:	add	x8, x8, #0x1
   1b528:	str	x8, [sp]
   1b52c:	b	1b4ec <scols_init_debug@@SMARTCOLS_2.25+0x241c>
   1b530:	str	wzr, [sp, #28]
   1b534:	ldr	w0, [sp, #28]
   1b538:	add	sp, sp, #0x20
   1b53c:	ret
   1b540:	sub	sp, sp, #0x50
   1b544:	stp	x29, x30, [sp, #64]
   1b548:	add	x29, sp, #0x40
   1b54c:	stur	x0, [x29, #-16]
   1b550:	stur	w1, [x29, #-20]
   1b554:	str	wzr, [sp, #20]
   1b558:	ldur	x8, [x29, #-16]
   1b55c:	cbz	x8, 1b56c <scols_init_debug@@SMARTCOLS_2.25+0x249c>
   1b560:	ldur	x8, [x29, #-16]
   1b564:	ldrb	w9, [x8]
   1b568:	cbnz	w9, 1b578 <scols_init_debug@@SMARTCOLS_2.25+0x24a8>
   1b56c:	mov	w8, #0xffffffea            	// #-22
   1b570:	stur	w8, [x29, #-4]
   1b574:	b	1b680 <scols_init_debug@@SMARTCOLS_2.25+0x25b0>
   1b578:	ldur	x0, [x29, #-16]
   1b57c:	bl	7b80 <strdup@plt>
   1b580:	str	x0, [sp, #32]
   1b584:	str	x0, [sp, #24]
   1b588:	ldr	x8, [sp, #24]
   1b58c:	cbnz	x8, 1b59c <scols_init_debug@@SMARTCOLS_2.25+0x24cc>
   1b590:	mov	w8, #0xfffffff4            	// #-12
   1b594:	stur	w8, [x29, #-4]
   1b598:	b	1b680 <scols_init_debug@@SMARTCOLS_2.25+0x25b0>
   1b59c:	ldr	x8, [sp, #32]
   1b5a0:	ldrsb	w9, [x8]
   1b5a4:	cmp	w9, #0x2f
   1b5a8:	b.ne	1b5b8 <scols_init_debug@@SMARTCOLS_2.25+0x24e8>  // b.any
   1b5ac:	ldr	x8, [sp, #32]
   1b5b0:	add	x8, x8, #0x1
   1b5b4:	str	x8, [sp, #32]
   1b5b8:	ldr	x8, [sp, #32]
   1b5bc:	mov	w9, #0x0                   	// #0
   1b5c0:	str	w9, [sp, #4]
   1b5c4:	cbz	x8, 1b5dc <scols_init_debug@@SMARTCOLS_2.25+0x250c>
   1b5c8:	ldr	x8, [sp, #32]
   1b5cc:	ldrsb	w9, [x8]
   1b5d0:	cmp	w9, #0x0
   1b5d4:	cset	w9, ne  // ne = any
   1b5d8:	str	w9, [sp, #4]
   1b5dc:	ldr	w8, [sp, #4]
   1b5e0:	tbnz	w8, #0, 1b5e8 <scols_init_debug@@SMARTCOLS_2.25+0x2518>
   1b5e4:	b	1b670 <scols_init_debug@@SMARTCOLS_2.25+0x25a0>
   1b5e8:	ldr	x0, [sp, #32]
   1b5ec:	mov	w1, #0x2f                  	// #47
   1b5f0:	bl	7ed0 <strchr@plt>
   1b5f4:	str	x0, [sp, #8]
   1b5f8:	ldr	x8, [sp, #8]
   1b5fc:	cbz	x8, 1b60c <scols_init_debug@@SMARTCOLS_2.25+0x253c>
   1b600:	ldr	x8, [sp, #8]
   1b604:	mov	w9, #0x0                   	// #0
   1b608:	strb	w9, [x8]
   1b60c:	ldr	x8, [sp, #32]
   1b610:	ldrb	w9, [x8]
   1b614:	cbz	w9, 1b648 <scols_init_debug@@SMARTCOLS_2.25+0x2578>
   1b618:	ldr	x0, [sp, #24]
   1b61c:	ldur	w1, [x29, #-20]
   1b620:	bl	8360 <mkdir@plt>
   1b624:	str	w0, [sp, #20]
   1b628:	ldr	w8, [sp, #20]
   1b62c:	cbz	w8, 1b644 <scols_init_debug@@SMARTCOLS_2.25+0x2574>
   1b630:	bl	8240 <__errno_location@plt>
   1b634:	ldr	w8, [x0]
   1b638:	cmp	w8, #0x11
   1b63c:	b.eq	1b644 <scols_init_debug@@SMARTCOLS_2.25+0x2574>  // b.none
   1b640:	b	1b670 <scols_init_debug@@SMARTCOLS_2.25+0x25a0>
   1b644:	str	wzr, [sp, #20]
   1b648:	ldr	x8, [sp, #8]
   1b64c:	cbnz	x8, 1b654 <scols_init_debug@@SMARTCOLS_2.25+0x2584>
   1b650:	b	1b670 <scols_init_debug@@SMARTCOLS_2.25+0x25a0>
   1b654:	ldr	x8, [sp, #8]
   1b658:	mov	w9, #0x2f                  	// #47
   1b65c:	strb	w9, [x8]
   1b660:	ldr	x8, [sp, #8]
   1b664:	add	x8, x8, #0x1
   1b668:	str	x8, [sp, #32]
   1b66c:	b	1b5b8 <scols_init_debug@@SMARTCOLS_2.25+0x24e8>
   1b670:	ldr	x0, [sp, #24]
   1b674:	bl	7dd0 <free@plt>
   1b678:	ldr	w8, [sp, #20]
   1b67c:	stur	w8, [x29, #-4]
   1b680:	ldur	w0, [x29, #-4]
   1b684:	ldp	x29, x30, [sp, #64]
   1b688:	add	sp, sp, #0x50
   1b68c:	ret
   1b690:	sub	sp, sp, #0x30
   1b694:	stp	x29, x30, [sp, #32]
   1b698:	add	x29, sp, #0x20
   1b69c:	str	x0, [sp, #16]
   1b6a0:	ldr	x8, [sp, #16]
   1b6a4:	cbz	x8, 1b6bc <scols_init_debug@@SMARTCOLS_2.25+0x25ec>
   1b6a8:	ldr	x0, [sp, #16]
   1b6ac:	mov	w1, #0x2f                  	// #47
   1b6b0:	bl	7bf0 <strrchr@plt>
   1b6b4:	str	x0, [sp]
   1b6b8:	b	1b6c4 <scols_init_debug@@SMARTCOLS_2.25+0x25f4>
   1b6bc:	mov	x8, xzr
   1b6c0:	str	x8, [sp]
   1b6c4:	ldr	x8, [sp]
   1b6c8:	str	x8, [sp, #8]
   1b6cc:	ldr	x8, [sp, #8]
   1b6d0:	cbnz	x8, 1b6e0 <scols_init_debug@@SMARTCOLS_2.25+0x2610>
   1b6d4:	mov	x8, xzr
   1b6d8:	stur	x8, [x29, #-8]
   1b6dc:	b	1b6f8 <scols_init_debug@@SMARTCOLS_2.25+0x2628>
   1b6e0:	ldr	x8, [sp, #8]
   1b6e4:	mov	w9, #0x0                   	// #0
   1b6e8:	strb	w9, [x8]
   1b6ec:	ldr	x8, [sp, #8]
   1b6f0:	add	x8, x8, #0x1
   1b6f4:	stur	x8, [x29, #-8]
   1b6f8:	ldur	x0, [x29, #-8]
   1b6fc:	ldp	x29, x30, [sp, #32]
   1b700:	add	sp, sp, #0x30
   1b704:	ret
   1b708:	sub	sp, sp, #0xd0
   1b70c:	stp	x29, x30, [sp, #192]
   1b710:	add	x29, sp, #0xc0
   1b714:	sub	x8, x29, #0x20
   1b718:	str	x0, [x8, #16]
   1b71c:	str	x1, [x8, #8]
   1b720:	str	x2, [x8]
   1b724:	stur	w3, [x29, #-36]
   1b728:	stur	wzr, [x29, #-40]
   1b72c:	ldr	x0, [x8, #16]
   1b730:	str	x8, [sp, #8]
   1b734:	bl	1b840 <scols_init_debug@@SMARTCOLS_2.25+0x2770>
   1b738:	cbz	w0, 1b778 <scols_init_debug@@SMARTCOLS_2.25+0x26a8>
   1b73c:	ldr	x8, [sp, #8]
   1b740:	ldr	x9, [x8, #8]
   1b744:	mov	w10, #0x9                   	// #9
   1b748:	str	w10, [x9]
   1b74c:	ldr	x9, [x8]
   1b750:	cbz	x9, 1b774 <scols_init_debug@@SMARTCOLS_2.25+0x26a4>
   1b754:	ldur	w8, [x29, #-36]
   1b758:	cbz	w8, 1b774 <scols_init_debug@@SMARTCOLS_2.25+0x26a4>
   1b75c:	ldr	x8, [sp, #8]
   1b760:	ldr	x0, [x8]
   1b764:	ldursw	x2, [x29, #-36]
   1b768:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1b76c:	add	x1, x1, #0x989
   1b770:	bl	1ba00 <scols_init_debug@@SMARTCOLS_2.25+0x2930>
   1b774:	b	1b794 <scols_init_debug@@SMARTCOLS_2.25+0x26c4>
   1b778:	ldr	x8, [sp, #8]
   1b77c:	ldr	x0, [x8, #16]
   1b780:	ldr	x1, [x8, #8]
   1b784:	ldr	x2, [x8]
   1b788:	ldur	w3, [x29, #-36]
   1b78c:	bl	1ba58 <scols_init_debug@@SMARTCOLS_2.25+0x2988>
   1b790:	stur	w0, [x29, #-40]
   1b794:	ldur	w8, [x29, #-40]
   1b798:	cbz	w8, 1b7a8 <scols_init_debug@@SMARTCOLS_2.25+0x26d8>
   1b79c:	ldur	w8, [x29, #-40]
   1b7a0:	stur	w8, [x29, #-4]
   1b7a4:	b	1b830 <scols_init_debug@@SMARTCOLS_2.25+0x2760>
   1b7a8:	ldr	x8, [sp, #8]
   1b7ac:	ldr	x0, [x8, #16]
   1b7b0:	add	x1, sp, #0x18
   1b7b4:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   1b7b8:	cbnz	w0, 1b7cc <scols_init_debug@@SMARTCOLS_2.25+0x26fc>
   1b7bc:	ldr	w8, [sp, #40]
   1b7c0:	and	w8, w8, #0xf000
   1b7c4:	cmp	w8, #0x6, lsl #12
   1b7c8:	b.eq	1b7d4 <scols_init_debug@@SMARTCOLS_2.25+0x2704>  // b.none
   1b7cc:	stur	wzr, [x29, #-4]
   1b7d0:	b	1b830 <scols_init_debug@@SMARTCOLS_2.25+0x2760>
   1b7d4:	ldr	x8, [sp, #8]
   1b7d8:	ldr	x0, [x8, #16]
   1b7dc:	mov	w1, #0x80                  	// #128
   1b7e0:	movk	w1, #0x8, lsl #16
   1b7e4:	bl	7970 <open@plt>
   1b7e8:	str	w0, [sp, #20]
   1b7ec:	ldr	w9, [sp, #20]
   1b7f0:	cmp	w9, #0x0
   1b7f4:	cset	w9, ge  // ge = tcont
   1b7f8:	tbnz	w9, #0, 1b824 <scols_init_debug@@SMARTCOLS_2.25+0x2754>
   1b7fc:	bl	8240 <__errno_location@plt>
   1b800:	ldr	w8, [x0]
   1b804:	cmp	w8, #0x10
   1b808:	b.ne	1b820 <scols_init_debug@@SMARTCOLS_2.25+0x2750>  // b.any
   1b80c:	ldr	x8, [sp, #8]
   1b810:	ldr	x9, [x8, #8]
   1b814:	ldr	w10, [x9]
   1b818:	orr	w10, w10, #0x10
   1b81c:	str	w10, [x9]
   1b820:	b	1b82c <scols_init_debug@@SMARTCOLS_2.25+0x275c>
   1b824:	ldr	w0, [sp, #20]
   1b828:	bl	7bc0 <close@plt>
   1b82c:	stur	wzr, [x29, #-4]
   1b830:	ldur	w0, [x29, #-4]
   1b834:	ldp	x29, x30, [sp, #192]
   1b838:	add	sp, sp, #0xd0
   1b83c:	ret
   1b840:	stp	x29, x30, [sp, #-32]!
   1b844:	str	x28, [sp, #16]
   1b848:	mov	x29, sp
   1b84c:	sub	sp, sp, #0x4c0
   1b850:	add	x8, sp, #0x98
   1b854:	add	x1, sp, #0x18
   1b858:	str	x0, [x8, #1048]
   1b85c:	str	wzr, [sp, #20]
   1b860:	str	xzr, [x8]
   1b864:	ldr	x0, [x8, #1048]
   1b868:	str	x8, [sp, #8]
   1b86c:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   1b870:	cbnz	w0, 1b890 <scols_init_debug@@SMARTCOLS_2.25+0x27c0>
   1b874:	ldr	w8, [sp, #40]
   1b878:	and	w8, w8, #0xf000
   1b87c:	cmp	w8, #0x6, lsl #12
   1b880:	b.ne	1b890 <scols_init_debug@@SMARTCOLS_2.25+0x27c0>  // b.any
   1b884:	ldr	x8, [sp, #56]
   1b888:	ldr	x9, [sp, #8]
   1b88c:	str	x8, [x9]
   1b890:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1b894:	add	x0, x0, #0x990
   1b898:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   1b89c:	add	x1, x1, #0xf23
   1b8a0:	bl	78b0 <fopen@plt>
   1b8a4:	ldr	x8, [sp, #8]
   1b8a8:	str	x0, [x8, #1040]
   1b8ac:	cbnz	x0, 1b8b8 <scols_init_debug@@SMARTCOLS_2.25+0x27e8>
   1b8b0:	stur	wzr, [x29, #-4]
   1b8b4:	b	1b9ec <scols_init_debug@@SMARTCOLS_2.25+0x291c>
   1b8b8:	ldr	x8, [sp, #8]
   1b8bc:	ldr	x2, [x8, #1040]
   1b8c0:	add	x0, sp, #0xa8
   1b8c4:	mov	w1, #0x400                 	// #1024
   1b8c8:	bl	8390 <fgets@plt>
   1b8cc:	cbnz	x0, 1b8d4 <scols_init_debug@@SMARTCOLS_2.25+0x2804>
   1b8d0:	b	1b9d8 <scols_init_debug@@SMARTCOLS_2.25+0x2908>
   1b8d4:	ldrsb	w8, [sp, #168]
   1b8d8:	cbz	w8, 1b8f8 <scols_init_debug@@SMARTCOLS_2.25+0x2828>
   1b8dc:	add	x0, sp, #0xa8
   1b8e0:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1b8e4:	add	x1, x1, #0x99c
   1b8e8:	mov	x2, #0x9                   	// #9
   1b8ec:	bl	79e0 <strncmp@plt>
   1b8f0:	cbz	w0, 1b8f8 <scols_init_debug@@SMARTCOLS_2.25+0x2828>
   1b8f4:	b	1b910 <scols_init_debug@@SMARTCOLS_2.25+0x2840>
   1b8f8:	ldr	x8, [sp, #8]
   1b8fc:	ldr	x2, [x8, #1040]
   1b900:	add	x0, sp, #0xa8
   1b904:	mov	w1, #0x400                 	// #1024
   1b908:	bl	8390 <fgets@plt>
   1b90c:	cbz	x0, 1b9d8 <scols_init_debug@@SMARTCOLS_2.25+0x2908>
   1b910:	add	x0, sp, #0xa8
   1b914:	mov	w1, #0x20                  	// #32
   1b918:	bl	7ed0 <strchr@plt>
   1b91c:	ldr	x8, [sp, #8]
   1b920:	str	x0, [x8, #8]
   1b924:	cbz	x0, 1b938 <scols_init_debug@@SMARTCOLS_2.25+0x2868>
   1b928:	ldr	x8, [sp, #8]
   1b92c:	ldr	x9, [x8, #8]
   1b930:	mov	w10, #0x0                   	// #0
   1b934:	strb	w10, [x9]
   1b938:	add	x0, sp, #0xa8
   1b93c:	mov	w1, #0x9                   	// #9
   1b940:	bl	7ed0 <strchr@plt>
   1b944:	ldr	x8, [sp, #8]
   1b948:	str	x0, [x8, #8]
   1b94c:	cbz	x0, 1b960 <scols_init_debug@@SMARTCOLS_2.25+0x2890>
   1b950:	ldr	x8, [sp, #8]
   1b954:	ldr	x9, [x8, #8]
   1b958:	mov	w10, #0x0                   	// #0
   1b95c:	strb	w10, [x9]
   1b960:	ldr	x8, [sp, #8]
   1b964:	ldr	x1, [x8, #1048]
   1b968:	add	x0, sp, #0xa8
   1b96c:	bl	7d30 <strcmp@plt>
   1b970:	cbnz	w0, 1b984 <scols_init_debug@@SMARTCOLS_2.25+0x28b4>
   1b974:	ldr	w8, [sp, #20]
   1b978:	add	w8, w8, #0x1
   1b97c:	str	w8, [sp, #20]
   1b980:	b	1b9d8 <scols_init_debug@@SMARTCOLS_2.25+0x2908>
   1b984:	ldr	x8, [sp, #8]
   1b988:	ldr	x9, [x8]
   1b98c:	cbz	x9, 1b9d4 <scols_init_debug@@SMARTCOLS_2.25+0x2904>
   1b990:	add	x0, sp, #0xa8
   1b994:	add	x1, sp, #0x18
   1b998:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   1b99c:	cbnz	w0, 1b9d4 <scols_init_debug@@SMARTCOLS_2.25+0x2904>
   1b9a0:	ldr	w8, [sp, #40]
   1b9a4:	and	w8, w8, #0xf000
   1b9a8:	cmp	w8, #0x6, lsl #12
   1b9ac:	b.ne	1b9d4 <scols_init_debug@@SMARTCOLS_2.25+0x2904>  // b.any
   1b9b0:	ldr	x8, [sp, #8]
   1b9b4:	ldr	x9, [x8]
   1b9b8:	ldr	x10, [sp, #56]
   1b9bc:	cmp	x9, x10
   1b9c0:	b.ne	1b9d4 <scols_init_debug@@SMARTCOLS_2.25+0x2904>  // b.any
   1b9c4:	ldr	w8, [sp, #20]
   1b9c8:	add	w8, w8, #0x1
   1b9cc:	str	w8, [sp, #20]
   1b9d0:	b	1b9d8 <scols_init_debug@@SMARTCOLS_2.25+0x2908>
   1b9d4:	b	1b8f8 <scols_init_debug@@SMARTCOLS_2.25+0x2828>
   1b9d8:	ldr	x8, [sp, #8]
   1b9dc:	ldr	x0, [x8, #1040]
   1b9e0:	bl	7860 <fclose@plt>
   1b9e4:	ldr	w9, [sp, #20]
   1b9e8:	stur	w9, [x29, #-4]
   1b9ec:	ldur	w0, [x29, #-4]
   1b9f0:	add	sp, sp, #0x4c0
   1b9f4:	ldr	x28, [sp, #16]
   1b9f8:	ldp	x29, x30, [sp], #32
   1b9fc:	ret
   1ba00:	sub	sp, sp, #0x30
   1ba04:	stp	x29, x30, [sp, #32]
   1ba08:	add	x29, sp, #0x20
   1ba0c:	mov	w8, #0x0                   	// #0
   1ba10:	stur	x0, [x29, #-8]
   1ba14:	str	x1, [sp, #16]
   1ba18:	str	x2, [sp, #8]
   1ba1c:	ldur	x0, [x29, #-8]
   1ba20:	ldr	x1, [sp, #16]
   1ba24:	ldr	x9, [sp, #8]
   1ba28:	subs	x2, x9, #0x1
   1ba2c:	str	w8, [sp, #4]
   1ba30:	bl	8180 <strncpy@plt>
   1ba34:	ldur	x9, [x29, #-8]
   1ba38:	ldr	x10, [sp, #8]
   1ba3c:	subs	x10, x10, #0x1
   1ba40:	add	x9, x9, x10
   1ba44:	ldr	w8, [sp, #4]
   1ba48:	strb	w8, [x9]
   1ba4c:	ldp	x29, x30, [sp, #32]
   1ba50:	add	sp, sp, #0x30
   1ba54:	ret
   1ba58:	sub	sp, sp, #0x40
   1ba5c:	stp	x29, x30, [sp, #48]
   1ba60:	add	x29, sp, #0x30
   1ba64:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1ba68:	add	x8, x8, #0x9a6
   1ba6c:	stur	x0, [x29, #-16]
   1ba70:	str	x1, [sp, #24]
   1ba74:	str	x2, [sp, #16]
   1ba78:	str	w3, [sp, #12]
   1ba7c:	ldur	x1, [x29, #-16]
   1ba80:	ldr	x2, [sp, #24]
   1ba84:	ldr	x3, [sp, #16]
   1ba88:	ldr	w4, [sp, #12]
   1ba8c:	mov	x0, x8
   1ba90:	bl	1bb74 <scols_init_debug@@SMARTCOLS_2.25+0x2aa4>
   1ba94:	str	w0, [sp, #8]
   1ba98:	ldr	w9, [sp, #8]
   1ba9c:	cbnz	w9, 1bab4 <scols_init_debug@@SMARTCOLS_2.25+0x29e4>
   1baa0:	ldr	x8, [sp, #24]
   1baa4:	ldr	w9, [x8]
   1baa8:	cbz	w9, 1bab4 <scols_init_debug@@SMARTCOLS_2.25+0x29e4>
   1baac:	stur	wzr, [x29, #-4]
   1bab0:	b	1bb04 <scols_init_debug@@SMARTCOLS_2.25+0x2a34>
   1bab4:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1bab8:	add	x0, x0, #0x9a6
   1babc:	mov	w1, #0x4                   	// #4
   1bac0:	bl	7c90 <access@plt>
   1bac4:	cbnz	w0, 1badc <scols_init_debug@@SMARTCOLS_2.25+0x2a0c>
   1bac8:	ldr	x8, [sp, #24]
   1bacc:	str	wzr, [x8]
   1bad0:	ldr	w9, [sp, #8]
   1bad4:	stur	w9, [x29, #-4]
   1bad8:	b	1bb04 <scols_init_debug@@SMARTCOLS_2.25+0x2a34>
   1badc:	ldur	x1, [x29, #-16]
   1bae0:	ldr	x2, [sp, #24]
   1bae4:	ldr	x3, [sp, #16]
   1bae8:	ldr	w4, [sp, #12]
   1baec:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1baf0:	add	x0, x0, #0x9b3
   1baf4:	bl	1bb74 <scols_init_debug@@SMARTCOLS_2.25+0x2aa4>
   1baf8:	str	w0, [sp, #8]
   1bafc:	ldr	w8, [sp, #8]
   1bb00:	stur	w8, [x29, #-4]
   1bb04:	ldur	w0, [x29, #-4]
   1bb08:	ldp	x29, x30, [sp, #48]
   1bb0c:	add	sp, sp, #0x40
   1bb10:	ret
   1bb14:	sub	sp, sp, #0x30
   1bb18:	stp	x29, x30, [sp, #32]
   1bb1c:	add	x29, sp, #0x20
   1bb20:	mov	w8, wzr
   1bb24:	mov	x9, xzr
   1bb28:	add	x1, sp, #0x8
   1bb2c:	str	x0, [sp, #16]
   1bb30:	str	wzr, [sp, #8]
   1bb34:	ldr	x0, [sp, #16]
   1bb38:	mov	x2, x9
   1bb3c:	mov	w3, w8
   1bb40:	bl	1b708 <scols_init_debug@@SMARTCOLS_2.25+0x2638>
   1bb44:	str	w0, [sp, #12]
   1bb48:	ldr	w8, [sp, #12]
   1bb4c:	cbz	w8, 1bb58 <scols_init_debug@@SMARTCOLS_2.25+0x2a88>
   1bb50:	stur	wzr, [x29, #-4]
   1bb54:	b	1bb64 <scols_init_debug@@SMARTCOLS_2.25+0x2a94>
   1bb58:	ldr	w8, [sp, #8]
   1bb5c:	and	w8, w8, #0x1
   1bb60:	stur	w8, [x29, #-4]
   1bb64:	ldur	w0, [x29, #-4]
   1bb68:	ldp	x29, x30, [sp, #32]
   1bb6c:	add	sp, sp, #0x30
   1bb70:	ret
   1bb74:	sub	sp, sp, #0x120
   1bb78:	stp	x29, x30, [sp, #256]
   1bb7c:	str	x28, [sp, #272]
   1bb80:	add	x29, sp, #0x100
   1bb84:	sub	x8, x29, #0x38
   1bb88:	adrp	x9, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1bb8c:	add	x9, x9, #0x228
   1bb90:	adrp	x10, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1bb94:	add	x10, x10, #0xf1
   1bb98:	str	x0, [x8, #40]
   1bb9c:	str	x1, [x8, #32]
   1bba0:	str	x2, [x8, #24]
   1bba4:	str	x3, [x8, #16]
   1bba8:	stur	w4, [x29, #-44]
   1bbac:	str	wzr, [sp, #68]
   1bbb0:	str	xzr, [sp, #56]
   1bbb4:	str	xzr, [sp, #48]
   1bbb8:	str	xzr, [sp, #40]
   1bbbc:	ldr	x11, [x8, #24]
   1bbc0:	str	wzr, [x11]
   1bbc4:	ldr	x0, [x8, #40]
   1bbc8:	mov	x1, x9
   1bbcc:	str	x8, [sp, #16]
   1bbd0:	str	x10, [sp, #8]
   1bbd4:	bl	7ae0 <setmntent@plt>
   1bbd8:	str	x0, [sp, #32]
   1bbdc:	cbnz	x0, 1bbf0 <scols_init_debug@@SMARTCOLS_2.25+0x2b20>
   1bbe0:	bl	8240 <__errno_location@plt>
   1bbe4:	ldr	w8, [x0]
   1bbe8:	stur	w8, [x29, #-4]
   1bbec:	b	1bf08 <scols_init_debug@@SMARTCOLS_2.25+0x2e38>
   1bbf0:	ldr	x8, [sp, #16]
   1bbf4:	ldr	x0, [x8, #32]
   1bbf8:	add	x1, sp, #0x48
   1bbfc:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   1bc00:	cbnz	w0, 1bc30 <scols_init_debug@@SMARTCOLS_2.25+0x2b60>
   1bc04:	ldr	w8, [sp, #88]
   1bc08:	and	w8, w8, #0xf000
   1bc0c:	cmp	w8, #0x6, lsl #12
   1bc10:	b.ne	1bc20 <scols_init_debug@@SMARTCOLS_2.25+0x2b50>  // b.any
   1bc14:	ldr	x8, [sp, #104]
   1bc18:	str	x8, [sp, #48]
   1bc1c:	b	1bc30 <scols_init_debug@@SMARTCOLS_2.25+0x2b60>
   1bc20:	ldr	x8, [sp, #72]
   1bc24:	str	x8, [sp, #56]
   1bc28:	ldr	x8, [sp, #80]
   1bc2c:	str	x8, [sp, #40]
   1bc30:	ldr	x0, [sp, #32]
   1bc34:	bl	8140 <getmntent@plt>
   1bc38:	ldr	x8, [sp, #16]
   1bc3c:	str	x0, [x8]
   1bc40:	cbz	x0, 1bd40 <scols_init_debug@@SMARTCOLS_2.25+0x2c70>
   1bc44:	ldr	x8, [sp, #16]
   1bc48:	ldr	x9, [x8]
   1bc4c:	ldr	x9, [x9]
   1bc50:	ldrsb	w10, [x9]
   1bc54:	cmp	w10, #0x2f
   1bc58:	b.eq	1bc60 <scols_init_debug@@SMARTCOLS_2.25+0x2b90>  // b.none
   1bc5c:	b	1bc30 <scols_init_debug@@SMARTCOLS_2.25+0x2b60>
   1bc60:	ldr	x8, [sp, #16]
   1bc64:	ldr	x0, [x8, #32]
   1bc68:	ldr	x9, [x8]
   1bc6c:	ldr	x1, [x9]
   1bc70:	bl	7d30 <strcmp@plt>
   1bc74:	cbnz	w0, 1bc7c <scols_init_debug@@SMARTCOLS_2.25+0x2bac>
   1bc78:	b	1bd40 <scols_init_debug@@SMARTCOLS_2.25+0x2c70>
   1bc7c:	ldr	x8, [sp, #16]
   1bc80:	ldr	x9, [x8]
   1bc84:	ldr	x0, [x9]
   1bc88:	add	x1, sp, #0x48
   1bc8c:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   1bc90:	cbz	w0, 1bc98 <scols_init_debug@@SMARTCOLS_2.25+0x2bc8>
   1bc94:	b	1bc30 <scols_init_debug@@SMARTCOLS_2.25+0x2b60>
   1bc98:	ldr	w8, [sp, #88]
   1bc9c:	and	w8, w8, #0xf000
   1bca0:	cmp	w8, #0x6, lsl #12
   1bca4:	b.ne	1bd10 <scols_init_debug@@SMARTCOLS_2.25+0x2c40>  // b.any
   1bca8:	ldr	x8, [sp, #48]
   1bcac:	cbz	x8, 1bcc4 <scols_init_debug@@SMARTCOLS_2.25+0x2bf4>
   1bcb0:	ldr	x8, [sp, #48]
   1bcb4:	ldr	x9, [sp, #104]
   1bcb8:	cmp	x8, x9
   1bcbc:	b.ne	1bcc4 <scols_init_debug@@SMARTCOLS_2.25+0x2bf4>  // b.any
   1bcc0:	b	1bd40 <scols_init_debug@@SMARTCOLS_2.25+0x2c70>
   1bcc4:	ldr	x8, [sp, #56]
   1bcc8:	cbz	x8, 1bd0c <scols_init_debug@@SMARTCOLS_2.25+0x2c3c>
   1bccc:	ldr	x0, [sp, #104]
   1bcd0:	bl	7cc0 <gnu_dev_major@plt>
   1bcd4:	cmp	w0, #0x7
   1bcd8:	b.ne	1bd0c <scols_init_debug@@SMARTCOLS_2.25+0x2c3c>  // b.any
   1bcdc:	ldr	x8, [sp, #16]
   1bce0:	ldr	x9, [x8]
   1bce4:	ldr	x0, [x9]
   1bce8:	ldr	x1, [x8, #32]
   1bcec:	mov	x9, xzr
   1bcf0:	mov	x2, x9
   1bcf4:	mov	x3, x9
   1bcf8:	mov	w10, wzr
   1bcfc:	mov	w4, w10
   1bd00:	bl	2f5d4 <scols_init_debug@@SMARTCOLS_2.25+0x16504>
   1bd04:	cbz	w0, 1bd0c <scols_init_debug@@SMARTCOLS_2.25+0x2c3c>
   1bd08:	b	1bd40 <scols_init_debug@@SMARTCOLS_2.25+0x2c70>
   1bd0c:	b	1bd3c <scols_init_debug@@SMARTCOLS_2.25+0x2c6c>
   1bd10:	ldr	x8, [sp, #56]
   1bd14:	cbz	x8, 1bd3c <scols_init_debug@@SMARTCOLS_2.25+0x2c6c>
   1bd18:	ldr	x8, [sp, #56]
   1bd1c:	ldr	x9, [sp, #72]
   1bd20:	cmp	x8, x9
   1bd24:	b.ne	1bd3c <scols_init_debug@@SMARTCOLS_2.25+0x2c6c>  // b.any
   1bd28:	ldr	x8, [sp, #40]
   1bd2c:	ldr	x9, [sp, #80]
   1bd30:	cmp	x8, x9
   1bd34:	b.ne	1bd3c <scols_init_debug@@SMARTCOLS_2.25+0x2c6c>  // b.any
   1bd38:	b	1bd40 <scols_init_debug@@SMARTCOLS_2.25+0x2c70>
   1bd3c:	b	1bc30 <scols_init_debug@@SMARTCOLS_2.25+0x2b60>
   1bd40:	ldr	x8, [sp, #16]
   1bd44:	ldr	x9, [x8]
   1bd48:	cbnz	x9, 1bda8 <scols_init_debug@@SMARTCOLS_2.25+0x2cd8>
   1bd4c:	ldr	x8, [sp, #48]
   1bd50:	cbz	x8, 1bda4 <scols_init_debug@@SMARTCOLS_2.25+0x2cd4>
   1bd54:	ldr	x0, [sp, #8]
   1bd58:	add	x1, sp, #0x48
   1bd5c:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   1bd60:	cbnz	w0, 1bda4 <scols_init_debug@@SMARTCOLS_2.25+0x2cd4>
   1bd64:	ldr	x8, [sp, #72]
   1bd68:	ldr	x9, [sp, #48]
   1bd6c:	cmp	x8, x9
   1bd70:	b.ne	1bda4 <scols_init_debug@@SMARTCOLS_2.25+0x2cd4>  // b.any
   1bd74:	ldr	x8, [sp, #16]
   1bd78:	ldr	x9, [x8, #24]
   1bd7c:	mov	w10, #0x1                   	// #1
   1bd80:	str	w10, [x9]
   1bd84:	ldr	x9, [x8, #16]
   1bd88:	cbz	x9, 1bda0 <scols_init_debug@@SMARTCOLS_2.25+0x2cd0>
   1bd8c:	ldr	x8, [sp, #16]
   1bd90:	ldr	x0, [x8, #16]
   1bd94:	ldursw	x2, [x29, #-44]
   1bd98:	ldr	x1, [sp, #8]
   1bd9c:	bl	1ba00 <scols_init_debug@@SMARTCOLS_2.25+0x2930>
   1bda0:	b	1be78 <scols_init_debug@@SMARTCOLS_2.25+0x2da8>
   1bda4:	b	1bef8 <scols_init_debug@@SMARTCOLS_2.25+0x2e28>
   1bda8:	ldr	x8, [sp, #16]
   1bdac:	ldr	x9, [x8]
   1bdb0:	ldr	x0, [x9, #8]
   1bdb4:	add	x1, sp, #0x48
   1bdb8:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   1bdbc:	cmp	w0, #0x0
   1bdc0:	cset	w10, ge  // ge = tcont
   1bdc4:	tbnz	w10, #0, 1bde8 <scols_init_debug@@SMARTCOLS_2.25+0x2d18>
   1bdc8:	bl	8240 <__errno_location@plt>
   1bdcc:	ldr	w8, [x0]
   1bdd0:	str	w8, [sp, #68]
   1bdd4:	ldr	w8, [sp, #68]
   1bdd8:	cmp	w8, #0x2
   1bddc:	b.ne	1bde4 <scols_init_debug@@SMARTCOLS_2.25+0x2d14>  // b.any
   1bde0:	str	wzr, [sp, #68]
   1bde4:	b	1bef8 <scols_init_debug@@SMARTCOLS_2.25+0x2e28>
   1bde8:	ldr	x8, [sp, #48]
   1bdec:	cbz	x8, 1be04 <scols_init_debug@@SMARTCOLS_2.25+0x2d34>
   1bdf0:	ldr	x8, [sp, #72]
   1bdf4:	ldr	x9, [sp, #48]
   1bdf8:	cmp	x8, x9
   1bdfc:	b.eq	1be04 <scols_init_debug@@SMARTCOLS_2.25+0x2d34>  // b.none
   1be00:	b	1bef8 <scols_init_debug@@SMARTCOLS_2.25+0x2e28>
   1be04:	ldr	x8, [sp, #16]
   1be08:	ldr	x9, [x8, #24]
   1be0c:	mov	w10, #0x1                   	// #1
   1be10:	str	w10, [x9]
   1be14:	ldr	x0, [x8]
   1be18:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1be1c:	add	x1, x1, #0x9bd
   1be20:	bl	7e80 <hasmntopt@plt>
   1be24:	cbz	x0, 1be3c <scols_init_debug@@SMARTCOLS_2.25+0x2d6c>
   1be28:	ldr	x8, [sp, #16]
   1be2c:	ldr	x9, [x8, #24]
   1be30:	ldr	w10, [x9]
   1be34:	orr	w10, w10, #0x4
   1be38:	str	w10, [x9]
   1be3c:	ldr	x8, [sp, #16]
   1be40:	ldr	x9, [x8, #16]
   1be44:	cbz	x9, 1be60 <scols_init_debug@@SMARTCOLS_2.25+0x2d90>
   1be48:	ldr	x8, [sp, #16]
   1be4c:	ldr	x0, [x8, #16]
   1be50:	ldr	x9, [x8]
   1be54:	ldr	x1, [x9, #8]
   1be58:	ldursw	x2, [x29, #-44]
   1be5c:	bl	1ba00 <scols_init_debug@@SMARTCOLS_2.25+0x2930>
   1be60:	ldr	x8, [sp, #16]
   1be64:	ldr	x9, [x8]
   1be68:	ldr	x0, [x9, #8]
   1be6c:	ldr	x1, [sp, #8]
   1be70:	bl	7d30 <strcmp@plt>
   1be74:	cbnz	w0, 1bef4 <scols_init_debug@@SMARTCOLS_2.25+0x2e24>
   1be78:	ldr	x8, [sp, #16]
   1be7c:	ldr	x9, [x8, #24]
   1be80:	ldr	w10, [x9]
   1be84:	orr	w10, w10, #0x2
   1be88:	str	w10, [x9]
   1be8c:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1be90:	add	x0, x0, #0x9c0
   1be94:	mov	w1, #0x42                  	// #66
   1be98:	movk	w1, #0x8, lsl #16
   1be9c:	mov	w2, #0x180                 	// #384
   1bea0:	bl	7970 <open@plt>
   1bea4:	str	w0, [sp, #28]
   1bea8:	ldr	w10, [sp, #28]
   1beac:	cmp	w10, #0x0
   1beb0:	cset	w10, ge  // ge = tcont
   1beb4:	tbnz	w10, #0, 1bee0 <scols_init_debug@@SMARTCOLS_2.25+0x2e10>
   1beb8:	bl	8240 <__errno_location@plt>
   1bebc:	ldr	w8, [x0]
   1bec0:	cmp	w8, #0x1e
   1bec4:	b.ne	1bedc <scols_init_debug@@SMARTCOLS_2.25+0x2e0c>  // b.any
   1bec8:	ldr	x8, [sp, #16]
   1becc:	ldr	x9, [x8, #24]
   1bed0:	ldr	w10, [x9]
   1bed4:	orr	w10, w10, #0x4
   1bed8:	str	w10, [x9]
   1bedc:	b	1bee8 <scols_init_debug@@SMARTCOLS_2.25+0x2e18>
   1bee0:	ldr	w0, [sp, #28]
   1bee4:	bl	7bc0 <close@plt>
   1bee8:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1beec:	add	x0, x0, #0x9c0
   1bef0:	bl	8320 <unlink@plt>
   1bef4:	str	wzr, [sp, #68]
   1bef8:	ldr	x0, [sp, #32]
   1befc:	bl	7b00 <endmntent@plt>
   1bf00:	ldr	w8, [sp, #68]
   1bf04:	stur	w8, [x29, #-4]
   1bf08:	ldur	w0, [x29, #-4]
   1bf0c:	ldr	x28, [sp, #272]
   1bf10:	ldp	x29, x30, [sp, #256]
   1bf14:	add	sp, sp, #0x120
   1bf18:	ret
   1bf1c:	sub	sp, sp, #0x40
   1bf20:	stp	x29, x30, [sp, #48]
   1bf24:	add	x29, sp, #0x30
   1bf28:	mov	x8, xzr
   1bf2c:	add	x9, sp, #0x10
   1bf30:	stur	x0, [x29, #-16]
   1bf34:	ldur	x10, [x29, #-16]
   1bf38:	str	x10, [sp, #16]
   1bf3c:	str	x8, [x9, #8]
   1bf40:	ldur	x8, [x29, #-16]
   1bf44:	cbnz	x8, 1bf54 <scols_init_debug@@SMARTCOLS_2.25+0x2e84>
   1bf48:	mov	x8, xzr
   1bf4c:	stur	x8, [x29, #-8]
   1bf50:	b	1bfa0 <scols_init_debug@@SMARTCOLS_2.25+0x2ed0>
   1bf54:	add	x0, sp, #0x10
   1bf58:	adrp	x1, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   1bf5c:	add	x1, x1, #0x740
   1bf60:	mov	x2, #0x15                  	// #21
   1bf64:	mov	x3, #0x10                  	// #16
   1bf68:	adrp	x4, 1b000 <scols_init_debug@@SMARTCOLS_2.25+0x1f30>
   1bf6c:	add	x4, x4, #0xfb0
   1bf70:	bl	7b20 <bsearch@plt>
   1bf74:	str	x0, [sp, #8]
   1bf78:	ldr	x8, [sp, #8]
   1bf7c:	cbz	x8, 1bf90 <scols_init_debug@@SMARTCOLS_2.25+0x2ec0>
   1bf80:	ldr	x8, [sp, #8]
   1bf84:	ldr	x8, [x8, #8]
   1bf88:	str	x8, [sp]
   1bf8c:	b	1bf98 <scols_init_debug@@SMARTCOLS_2.25+0x2ec8>
   1bf90:	mov	x8, xzr
   1bf94:	str	x8, [sp]
   1bf98:	ldr	x8, [sp]
   1bf9c:	stur	x8, [x29, #-8]
   1bfa0:	ldur	x0, [x29, #-8]
   1bfa4:	ldp	x29, x30, [sp, #48]
   1bfa8:	add	sp, sp, #0x40
   1bfac:	ret
   1bfb0:	sub	sp, sp, #0x30
   1bfb4:	stp	x29, x30, [sp, #32]
   1bfb8:	add	x29, sp, #0x20
   1bfbc:	stur	x0, [x29, #-8]
   1bfc0:	str	x1, [sp, #16]
   1bfc4:	ldur	x8, [x29, #-8]
   1bfc8:	str	x8, [sp, #8]
   1bfcc:	ldr	x8, [sp, #16]
   1bfd0:	str	x8, [sp]
   1bfd4:	ldr	x8, [sp, #8]
   1bfd8:	ldr	x0, [x8]
   1bfdc:	ldr	x8, [sp]
   1bfe0:	ldr	x1, [x8]
   1bfe4:	bl	7d30 <strcmp@plt>
   1bfe8:	ldp	x29, x30, [sp, #32]
   1bfec:	add	sp, sp, #0x30
   1bff0:	ret
   1bff4:	sub	sp, sp, #0x30
   1bff8:	stp	x29, x30, [sp, #32]
   1bffc:	add	x29, sp, #0x20
   1c000:	str	x0, [sp, #16]
   1c004:	ldr	x8, [sp, #16]
   1c008:	cbnz	x8, 1c018 <scols_init_debug@@SMARTCOLS_2.25+0x2f48>
   1c00c:	mov	x8, xzr
   1c010:	stur	x8, [x29, #-8]
   1c014:	b	1c130 <scols_init_debug@@SMARTCOLS_2.25+0x3060>
   1c018:	ldr	x0, [sp, #16]
   1c01c:	bl	74f0 <strlen@plt>
   1c020:	mov	x8, #0x4                   	// #4
   1c024:	mul	x8, x8, x0
   1c028:	add	x0, x8, #0x1
   1c02c:	bl	78f0 <malloc@plt>
   1c030:	str	x0, [sp]
   1c034:	str	x0, [sp, #8]
   1c038:	ldr	x8, [sp]
   1c03c:	cbnz	x8, 1c04c <scols_init_debug@@SMARTCOLS_2.25+0x2f7c>
   1c040:	mov	x8, xzr
   1c044:	stur	x8, [x29, #-8]
   1c048:	b	1c130 <scols_init_debug@@SMARTCOLS_2.25+0x3060>
   1c04c:	ldr	x8, [sp, #16]
   1c050:	ldrb	w9, [x8]
   1c054:	cbnz	w9, 1c068 <scols_init_debug@@SMARTCOLS_2.25+0x2f98>
   1c058:	ldr	x8, [sp]
   1c05c:	mov	w9, #0x0                   	// #0
   1c060:	strb	w9, [x8]
   1c064:	b	1c128 <scols_init_debug@@SMARTCOLS_2.25+0x3058>
   1c068:	ldr	x8, [sp, #16]
   1c06c:	ldrsb	w1, [x8]
   1c070:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1c074:	add	x0, x0, #0xad0
   1c078:	bl	7ed0 <strchr@plt>
   1c07c:	cbz	x0, 1c100 <scols_init_debug@@SMARTCOLS_2.25+0x3030>
   1c080:	ldr	x8, [sp]
   1c084:	add	x9, x8, #0x1
   1c088:	str	x9, [sp]
   1c08c:	mov	w10, #0x5c                  	// #92
   1c090:	strb	w10, [x8]
   1c094:	ldr	x8, [sp, #16]
   1c098:	ldrsb	w10, [x8]
   1c09c:	and	w10, w10, #0xc0
   1c0a0:	asr	w10, w10, #6
   1c0a4:	add	w10, w10, #0x30
   1c0a8:	ldr	x8, [sp]
   1c0ac:	add	x9, x8, #0x1
   1c0b0:	str	x9, [sp]
   1c0b4:	strb	w10, [x8]
   1c0b8:	ldr	x8, [sp, #16]
   1c0bc:	ldrsb	w10, [x8]
   1c0c0:	and	w10, w10, #0x38
   1c0c4:	asr	w10, w10, #3
   1c0c8:	add	w10, w10, #0x30
   1c0cc:	ldr	x8, [sp]
   1c0d0:	add	x9, x8, #0x1
   1c0d4:	str	x9, [sp]
   1c0d8:	strb	w10, [x8]
   1c0dc:	ldr	x8, [sp, #16]
   1c0e0:	ldrsb	w10, [x8]
   1c0e4:	and	w10, w10, #0x7
   1c0e8:	add	w10, w10, #0x30
   1c0ec:	ldr	x8, [sp]
   1c0f0:	add	x9, x8, #0x1
   1c0f4:	str	x9, [sp]
   1c0f8:	strb	w10, [x8]
   1c0fc:	b	1c118 <scols_init_debug@@SMARTCOLS_2.25+0x3048>
   1c100:	ldr	x8, [sp, #16]
   1c104:	ldrb	w9, [x8]
   1c108:	ldr	x8, [sp]
   1c10c:	add	x10, x8, #0x1
   1c110:	str	x10, [sp]
   1c114:	strb	w9, [x8]
   1c118:	ldr	x8, [sp, #16]
   1c11c:	add	x8, x8, #0x1
   1c120:	str	x8, [sp, #16]
   1c124:	b	1c04c <scols_init_debug@@SMARTCOLS_2.25+0x2f7c>
   1c128:	ldr	x8, [sp, #8]
   1c12c:	stur	x8, [x29, #-8]
   1c130:	ldur	x0, [x29, #-8]
   1c134:	ldp	x29, x30, [sp, #32]
   1c138:	add	sp, sp, #0x30
   1c13c:	ret
   1c140:	sub	sp, sp, #0x30
   1c144:	str	x0, [sp, #40]
   1c148:	str	x1, [sp, #32]
   1c14c:	str	x2, [sp, #24]
   1c150:	str	xzr, [sp, #16]
   1c154:	ldr	x8, [sp, #40]
   1c158:	cbnz	x8, 1c160 <scols_init_debug@@SMARTCOLS_2.25+0x3090>
   1c15c:	b	1c2a0 <scols_init_debug@@SMARTCOLS_2.25+0x31d0>
   1c160:	ldr	x8, [sp, #40]
   1c164:	ldrsb	w9, [x8]
   1c168:	mov	w10, #0x0                   	// #0
   1c16c:	str	w10, [sp, #12]
   1c170:	cbz	w9, 1c18c <scols_init_debug@@SMARTCOLS_2.25+0x30bc>
   1c174:	ldr	x8, [sp, #16]
   1c178:	ldr	x9, [sp, #24]
   1c17c:	subs	x9, x9, #0x1
   1c180:	cmp	x8, x9
   1c184:	cset	w10, cc  // cc = lo, ul, last
   1c188:	str	w10, [sp, #12]
   1c18c:	ldr	w8, [sp, #12]
   1c190:	tbnz	w8, #0, 1c198 <scols_init_debug@@SMARTCOLS_2.25+0x30c8>
   1c194:	b	1c294 <scols_init_debug@@SMARTCOLS_2.25+0x31c4>
   1c198:	ldr	x8, [sp, #40]
   1c19c:	ldrsb	w9, [x8]
   1c1a0:	cmp	w9, #0x5c
   1c1a4:	b.ne	1c264 <scols_init_debug@@SMARTCOLS_2.25+0x3194>  // b.any
   1c1a8:	ldr	x8, [sp, #16]
   1c1ac:	add	x8, x8, #0x3
   1c1b0:	ldr	x9, [sp, #24]
   1c1b4:	subs	x9, x9, #0x1
   1c1b8:	cmp	x8, x9
   1c1bc:	b.cs	1c264 <scols_init_debug@@SMARTCOLS_2.25+0x3194>  // b.hs, b.nlast
   1c1c0:	ldr	x8, [sp, #40]
   1c1c4:	ldrsb	w9, [x8, #1]
   1c1c8:	and	w9, w9, #0xfffffff8
   1c1cc:	cmp	w9, #0x30
   1c1d0:	b.ne	1c264 <scols_init_debug@@SMARTCOLS_2.25+0x3194>  // b.any
   1c1d4:	ldr	x8, [sp, #40]
   1c1d8:	ldrsb	w9, [x8, #2]
   1c1dc:	and	w9, w9, #0xfffffff8
   1c1e0:	cmp	w9, #0x30
   1c1e4:	b.ne	1c264 <scols_init_debug@@SMARTCOLS_2.25+0x3194>  // b.any
   1c1e8:	ldr	x8, [sp, #40]
   1c1ec:	ldrsb	w9, [x8, #3]
   1c1f0:	and	w9, w9, #0xfffffff8
   1c1f4:	cmp	w9, #0x30
   1c1f8:	b.ne	1c264 <scols_init_debug@@SMARTCOLS_2.25+0x3194>  // b.any
   1c1fc:	ldr	x8, [sp, #40]
   1c200:	ldrsb	w9, [x8, #1]
   1c204:	and	w9, w9, #0x7
   1c208:	mov	w10, #0x40                  	// #64
   1c20c:	mul	w9, w10, w9
   1c210:	ldr	x8, [sp, #40]
   1c214:	ldrsb	w10, [x8, #2]
   1c218:	and	w10, w10, #0x7
   1c21c:	mov	w11, #0x8                   	// #8
   1c220:	mul	w10, w11, w10
   1c224:	add	w9, w9, w10
   1c228:	ldr	x8, [sp, #40]
   1c22c:	ldrsb	w10, [x8, #3]
   1c230:	and	w10, w10, #0x7
   1c234:	add	w9, w9, w10
   1c238:	ldr	x8, [sp, #32]
   1c23c:	add	x12, x8, #0x1
   1c240:	str	x12, [sp, #32]
   1c244:	strb	w9, [x8]
   1c248:	ldr	x8, [sp, #40]
   1c24c:	add	x8, x8, #0x4
   1c250:	str	x8, [sp, #40]
   1c254:	ldr	x8, [sp, #16]
   1c258:	add	x8, x8, #0x4
   1c25c:	str	x8, [sp, #16]
   1c260:	b	1c290 <scols_init_debug@@SMARTCOLS_2.25+0x31c0>
   1c264:	ldr	x8, [sp, #40]
   1c268:	add	x9, x8, #0x1
   1c26c:	str	x9, [sp, #40]
   1c270:	ldrb	w10, [x8]
   1c274:	ldr	x8, [sp, #32]
   1c278:	add	x9, x8, #0x1
   1c27c:	str	x9, [sp, #32]
   1c280:	strb	w10, [x8]
   1c284:	ldr	x8, [sp, #16]
   1c288:	add	x8, x8, #0x1
   1c28c:	str	x8, [sp, #16]
   1c290:	b	1c160 <scols_init_debug@@SMARTCOLS_2.25+0x3090>
   1c294:	ldr	x8, [sp, #32]
   1c298:	mov	w9, #0x0                   	// #0
   1c29c:	strb	w9, [x8]
   1c2a0:	add	sp, sp, #0x30
   1c2a4:	ret
   1c2a8:	sub	sp, sp, #0x50
   1c2ac:	stp	x29, x30, [sp, #64]
   1c2b0:	add	x29, sp, #0x40
   1c2b4:	stur	x0, [x29, #-16]
   1c2b8:	stur	x1, [x29, #-24]
   1c2bc:	str	x2, [sp, #32]
   1c2c0:	str	xzr, [sp, #24]
   1c2c4:	ldur	x8, [x29, #-24]
   1c2c8:	str	x8, [sp, #16]
   1c2cc:	ldur	x8, [x29, #-16]
   1c2d0:	cbnz	x8, 1c2dc <scols_init_debug@@SMARTCOLS_2.25+0x320c>
   1c2d4:	stur	xzr, [x29, #-8]
   1c2d8:	b	1c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x33d4>
   1c2dc:	ldur	x8, [x29, #-16]
   1c2e0:	ldrsb	w9, [x8]
   1c2e4:	mov	w10, #0x0                   	// #0
   1c2e8:	str	w10, [sp, #12]
   1c2ec:	cbz	w9, 1c308 <scols_init_debug@@SMARTCOLS_2.25+0x3238>
   1c2f0:	ldr	x8, [sp, #24]
   1c2f4:	ldr	x9, [sp, #32]
   1c2f8:	subs	x9, x9, #0x1
   1c2fc:	cmp	x8, x9
   1c300:	cset	w10, cc  // cc = lo, ul, last
   1c304:	str	w10, [sp, #12]
   1c308:	ldr	w8, [sp, #12]
   1c30c:	tbnz	w8, #0, 1c314 <scols_init_debug@@SMARTCOLS_2.25+0x3244>
   1c310:	b	1c484 <scols_init_debug@@SMARTCOLS_2.25+0x33b4>
   1c314:	ldur	x8, [x29, #-16]
   1c318:	ldrsb	w9, [x8]
   1c31c:	cmp	w9, #0x5c
   1c320:	b.ne	1c454 <scols_init_debug@@SMARTCOLS_2.25+0x3384>  // b.any
   1c324:	ldr	x8, [sp, #24]
   1c328:	add	x8, x8, #0x3
   1c32c:	ldr	x9, [sp, #32]
   1c330:	subs	x9, x9, #0x1
   1c334:	cmp	x8, x9
   1c338:	b.cs	1c454 <scols_init_debug@@SMARTCOLS_2.25+0x3384>  // b.hs, b.nlast
   1c33c:	ldur	x8, [x29, #-16]
   1c340:	ldrsb	w9, [x8, #1]
   1c344:	cmp	w9, #0x78
   1c348:	b.ne	1c454 <scols_init_debug@@SMARTCOLS_2.25+0x3384>  // b.any
   1c34c:	bl	7d60 <__ctype_b_loc@plt>
   1c350:	ldr	x8, [x0]
   1c354:	ldur	x9, [x29, #-16]
   1c358:	ldrsb	x9, [x9, #2]
   1c35c:	ldrh	w10, [x8, x9, lsl #1]
   1c360:	and	w10, w10, #0x1000
   1c364:	cbz	w10, 1c454 <scols_init_debug@@SMARTCOLS_2.25+0x3384>
   1c368:	bl	7d60 <__ctype_b_loc@plt>
   1c36c:	ldr	x8, [x0]
   1c370:	ldur	x9, [x29, #-16]
   1c374:	ldrsb	x9, [x9, #3]
   1c378:	ldrh	w10, [x8, x9, lsl #1]
   1c37c:	and	w10, w10, #0x1000
   1c380:	cbz	w10, 1c454 <scols_init_debug@@SMARTCOLS_2.25+0x3384>
   1c384:	bl	7d60 <__ctype_b_loc@plt>
   1c388:	ldr	x8, [x0]
   1c38c:	ldur	x9, [x29, #-16]
   1c390:	ldrsb	x9, [x9, #2]
   1c394:	ldrh	w10, [x8, x9, lsl #1]
   1c398:	and	w10, w10, #0x800
   1c39c:	cbz	w10, 1c3b4 <scols_init_debug@@SMARTCOLS_2.25+0x32e4>
   1c3a0:	ldur	x8, [x29, #-16]
   1c3a4:	ldrsb	w9, [x8, #2]
   1c3a8:	subs	w9, w9, #0x30
   1c3ac:	str	w9, [sp, #8]
   1c3b0:	b	1c3cc <scols_init_debug@@SMARTCOLS_2.25+0x32fc>
   1c3b4:	ldur	x8, [x29, #-16]
   1c3b8:	ldrsb	w0, [x8, #2]
   1c3bc:	bl	8250 <tolower@plt>
   1c3c0:	subs	w9, w0, #0x61
   1c3c4:	add	w9, w9, #0xa
   1c3c8:	str	w9, [sp, #8]
   1c3cc:	ldr	w8, [sp, #8]
   1c3d0:	str	w8, [sp, #4]
   1c3d4:	bl	7d60 <__ctype_b_loc@plt>
   1c3d8:	ldr	x9, [x0]
   1c3dc:	ldur	x10, [x29, #-16]
   1c3e0:	ldrsb	x10, [x10, #3]
   1c3e4:	ldrh	w8, [x9, x10, lsl #1]
   1c3e8:	and	w8, w8, #0x800
   1c3ec:	cbz	w8, 1c404 <scols_init_debug@@SMARTCOLS_2.25+0x3334>
   1c3f0:	ldur	x8, [x29, #-16]
   1c3f4:	ldrsb	w9, [x8, #3]
   1c3f8:	subs	w9, w9, #0x30
   1c3fc:	str	w9, [sp]
   1c400:	b	1c41c <scols_init_debug@@SMARTCOLS_2.25+0x334c>
   1c404:	ldur	x8, [x29, #-16]
   1c408:	ldrsb	w0, [x8, #3]
   1c40c:	bl	8250 <tolower@plt>
   1c410:	subs	w9, w0, #0x61
   1c414:	add	w9, w9, #0xa
   1c418:	str	w9, [sp]
   1c41c:	ldr	w8, [sp]
   1c420:	ldr	w9, [sp, #4]
   1c424:	orr	w8, w8, w9, lsl #4
   1c428:	ldur	x10, [x29, #-24]
   1c42c:	add	x11, x10, #0x1
   1c430:	stur	x11, [x29, #-24]
   1c434:	strb	w8, [x10]
   1c438:	ldur	x10, [x29, #-16]
   1c43c:	add	x10, x10, #0x4
   1c440:	stur	x10, [x29, #-16]
   1c444:	ldr	x10, [sp, #24]
   1c448:	add	x10, x10, #0x4
   1c44c:	str	x10, [sp, #24]
   1c450:	b	1c480 <scols_init_debug@@SMARTCOLS_2.25+0x33b0>
   1c454:	ldur	x8, [x29, #-16]
   1c458:	add	x9, x8, #0x1
   1c45c:	stur	x9, [x29, #-16]
   1c460:	ldrb	w10, [x8]
   1c464:	ldur	x8, [x29, #-24]
   1c468:	add	x9, x8, #0x1
   1c46c:	stur	x9, [x29, #-24]
   1c470:	strb	w10, [x8]
   1c474:	ldr	x8, [sp, #24]
   1c478:	add	x8, x8, #0x1
   1c47c:	str	x8, [sp, #24]
   1c480:	b	1c2dc <scols_init_debug@@SMARTCOLS_2.25+0x320c>
   1c484:	ldur	x8, [x29, #-24]
   1c488:	mov	w9, #0x0                   	// #0
   1c48c:	strb	w9, [x8]
   1c490:	ldur	x8, [x29, #-24]
   1c494:	ldr	x10, [sp, #16]
   1c498:	subs	x8, x8, x10
   1c49c:	add	x8, x8, #0x1
   1c4a0:	stur	x8, [x29, #-8]
   1c4a4:	ldur	x0, [x29, #-8]
   1c4a8:	ldp	x29, x30, [sp, #64]
   1c4ac:	add	sp, sp, #0x50
   1c4b0:	ret
   1c4b4:	sub	sp, sp, #0x40
   1c4b8:	stp	x29, x30, [sp, #48]
   1c4bc:	add	x29, sp, #0x30
   1c4c0:	stur	x0, [x29, #-16]
   1c4c4:	str	x1, [sp, #24]
   1c4c8:	ldur	x8, [x29, #-16]
   1c4cc:	cbnz	x8, 1c4dc <scols_init_debug@@SMARTCOLS_2.25+0x340c>
   1c4d0:	mov	x8, xzr
   1c4d4:	stur	x8, [x29, #-8]
   1c4d8:	b	1c564 <scols_init_debug@@SMARTCOLS_2.25+0x3494>
   1c4dc:	ldur	x0, [x29, #-16]
   1c4e0:	bl	1c574 <scols_init_debug@@SMARTCOLS_2.25+0x34a4>
   1c4e4:	str	x0, [sp, #8]
   1c4e8:	ldr	x8, [sp, #8]
   1c4ec:	ldur	x9, [x29, #-16]
   1c4f0:	subs	x8, x8, x9
   1c4f4:	add	x8, x8, #0x1
   1c4f8:	str	x8, [sp]
   1c4fc:	ldr	x8, [sp, #24]
   1c500:	cbz	x8, 1c510 <scols_init_debug@@SMARTCOLS_2.25+0x3440>
   1c504:	ldr	x8, [sp, #8]
   1c508:	ldr	x9, [sp, #24]
   1c50c:	str	x8, [x9]
   1c510:	ldr	x8, [sp, #8]
   1c514:	ldur	x9, [x29, #-16]
   1c518:	cmp	x8, x9
   1c51c:	b.ne	1c52c <scols_init_debug@@SMARTCOLS_2.25+0x345c>  // b.any
   1c520:	mov	x8, xzr
   1c524:	stur	x8, [x29, #-8]
   1c528:	b	1c564 <scols_init_debug@@SMARTCOLS_2.25+0x3494>
   1c52c:	ldr	x0, [sp]
   1c530:	bl	78f0 <malloc@plt>
   1c534:	str	x0, [sp, #16]
   1c538:	ldr	x8, [sp, #16]
   1c53c:	cbnz	x8, 1c54c <scols_init_debug@@SMARTCOLS_2.25+0x347c>
   1c540:	mov	x8, xzr
   1c544:	stur	x8, [x29, #-8]
   1c548:	b	1c564 <scols_init_debug@@SMARTCOLS_2.25+0x3494>
   1c54c:	ldur	x0, [x29, #-16]
   1c550:	ldr	x1, [sp, #16]
   1c554:	ldr	x2, [sp]
   1c558:	bl	1c140 <scols_init_debug@@SMARTCOLS_2.25+0x3070>
   1c55c:	ldr	x8, [sp, #16]
   1c560:	stur	x8, [x29, #-8]
   1c564:	ldur	x0, [x29, #-8]
   1c568:	ldp	x29, x30, [sp, #48]
   1c56c:	add	sp, sp, #0x40
   1c570:	ret
   1c574:	sub	sp, sp, #0x10
   1c578:	str	x0, [sp, #8]
   1c57c:	ldr	x8, [sp, #8]
   1c580:	mov	w9, #0x0                   	// #0
   1c584:	str	w9, [sp, #4]
   1c588:	cbz	x8, 1c5d8 <scols_init_debug@@SMARTCOLS_2.25+0x3508>
   1c58c:	ldr	x8, [sp, #8]
   1c590:	ldrsb	w9, [x8]
   1c594:	mov	w10, #0x0                   	// #0
   1c598:	str	w10, [sp, #4]
   1c59c:	cbz	w9, 1c5d8 <scols_init_debug@@SMARTCOLS_2.25+0x3508>
   1c5a0:	ldr	x8, [sp, #8]
   1c5a4:	ldrsb	w9, [x8]
   1c5a8:	mov	w10, #0x1                   	// #1
   1c5ac:	cmp	w9, #0x20
   1c5b0:	str	w10, [sp]
   1c5b4:	b.eq	1c5cc <scols_init_debug@@SMARTCOLS_2.25+0x34fc>  // b.none
   1c5b8:	ldr	x8, [sp, #8]
   1c5bc:	ldrsb	w9, [x8]
   1c5c0:	cmp	w9, #0x9
   1c5c4:	cset	w9, eq  // eq = none
   1c5c8:	str	w9, [sp]
   1c5cc:	ldr	w8, [sp]
   1c5d0:	eor	w8, w8, #0x1
   1c5d4:	str	w8, [sp, #4]
   1c5d8:	ldr	w8, [sp, #4]
   1c5dc:	tbnz	w8, #0, 1c5e4 <scols_init_debug@@SMARTCOLS_2.25+0x3514>
   1c5e0:	b	1c5f4 <scols_init_debug@@SMARTCOLS_2.25+0x3524>
   1c5e4:	ldr	x8, [sp, #8]
   1c5e8:	add	x8, x8, #0x1
   1c5ec:	str	x8, [sp, #8]
   1c5f0:	b	1c57c <scols_init_debug@@SMARTCOLS_2.25+0x34ac>
   1c5f4:	ldr	x0, [sp, #8]
   1c5f8:	add	sp, sp, #0x10
   1c5fc:	ret
   1c600:	sub	sp, sp, #0x40
   1c604:	stp	x29, x30, [sp, #48]
   1c608:	add	x29, sp, #0x30
   1c60c:	stur	x0, [x29, #-16]
   1c610:	str	x1, [sp, #24]
   1c614:	str	wzr, [sp, #20]
   1c618:	ldr	x8, [sp, #24]
   1c61c:	cbnz	x8, 1c634 <scols_init_debug@@SMARTCOLS_2.25+0x3564>
   1c620:	ldur	x8, [x29, #-16]
   1c624:	cbnz	x8, 1c634 <scols_init_debug@@SMARTCOLS_2.25+0x3564>
   1c628:	mov	w8, #0x1                   	// #1
   1c62c:	stur	w8, [x29, #-4]
   1c630:	b	1c770 <scols_init_debug@@SMARTCOLS_2.25+0x36a0>
   1c634:	ldr	x8, [sp, #24]
   1c638:	cbnz	x8, 1c644 <scols_init_debug@@SMARTCOLS_2.25+0x3574>
   1c63c:	stur	wzr, [x29, #-4]
   1c640:	b	1c770 <scols_init_debug@@SMARTCOLS_2.25+0x36a0>
   1c644:	ldr	x0, [sp, #24]
   1c648:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   1c64c:	add	x1, x1, #0x743
   1c650:	mov	x2, #0x2                   	// #2
   1c654:	bl	79e0 <strncmp@plt>
   1c658:	cbnz	w0, 1c670 <scols_init_debug@@SMARTCOLS_2.25+0x35a0>
   1c65c:	mov	w8, #0x1                   	// #1
   1c660:	str	w8, [sp, #20]
   1c664:	ldr	x9, [sp, #24]
   1c668:	add	x9, x9, #0x2
   1c66c:	str	x9, [sp, #24]
   1c670:	ldur	x0, [x29, #-16]
   1c674:	bl	74f0 <strlen@plt>
   1c678:	str	w0, [sp, #16]
   1c67c:	ldr	x8, [sp, #24]
   1c680:	str	x8, [sp, #8]
   1c684:	ldr	x0, [sp, #8]
   1c688:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   1c68c:	add	x1, x1, #0x743
   1c690:	mov	x2, #0x2                   	// #2
   1c694:	bl	79e0 <strncmp@plt>
   1c698:	cbnz	w0, 1c6e8 <scols_init_debug@@SMARTCOLS_2.25+0x3618>
   1c69c:	ldr	x8, [sp, #8]
   1c6a0:	add	x0, x8, #0x2
   1c6a4:	ldur	x1, [x29, #-16]
   1c6a8:	ldrsw	x2, [sp, #16]
   1c6ac:	bl	7e20 <strncasecmp@plt>
   1c6b0:	cbnz	w0, 1c6e8 <scols_init_debug@@SMARTCOLS_2.25+0x3618>
   1c6b4:	ldr	x8, [sp, #8]
   1c6b8:	ldr	w9, [sp, #16]
   1c6bc:	add	w9, w9, #0x2
   1c6c0:	ldrsb	w9, [x8, w9, sxtw]
   1c6c4:	cbz	w9, 1c6e0 <scols_init_debug@@SMARTCOLS_2.25+0x3610>
   1c6c8:	ldr	x8, [sp, #8]
   1c6cc:	ldr	w9, [sp, #16]
   1c6d0:	add	w9, w9, #0x2
   1c6d4:	ldrsb	w9, [x8, w9, sxtw]
   1c6d8:	cmp	w9, #0x2c
   1c6dc:	b.ne	1c6e8 <scols_init_debug@@SMARTCOLS_2.25+0x3618>  // b.any
   1c6e0:	stur	wzr, [x29, #-4]
   1c6e4:	b	1c770 <scols_init_debug@@SMARTCOLS_2.25+0x36a0>
   1c6e8:	ldr	x0, [sp, #8]
   1c6ec:	ldur	x1, [x29, #-16]
   1c6f0:	ldrsw	x2, [sp, #16]
   1c6f4:	bl	7e20 <strncasecmp@plt>
   1c6f8:	cbnz	w0, 1c73c <scols_init_debug@@SMARTCOLS_2.25+0x366c>
   1c6fc:	ldr	x8, [sp, #8]
   1c700:	ldrsw	x9, [sp, #16]
   1c704:	ldrsb	w10, [x8, x9]
   1c708:	cbz	w10, 1c720 <scols_init_debug@@SMARTCOLS_2.25+0x3650>
   1c70c:	ldr	x8, [sp, #8]
   1c710:	ldrsw	x9, [sp, #16]
   1c714:	ldrsb	w10, [x8, x9]
   1c718:	cmp	w10, #0x2c
   1c71c:	b.ne	1c73c <scols_init_debug@@SMARTCOLS_2.25+0x366c>  // b.any
   1c720:	ldr	w8, [sp, #20]
   1c724:	cmp	w8, #0x0
   1c728:	cset	w8, ne  // ne = any
   1c72c:	eor	w8, w8, #0x1
   1c730:	and	w8, w8, #0x1
   1c734:	stur	w8, [x29, #-4]
   1c738:	b	1c770 <scols_init_debug@@SMARTCOLS_2.25+0x36a0>
   1c73c:	ldr	x0, [sp, #8]
   1c740:	mov	w1, #0x2c                  	// #44
   1c744:	bl	7ed0 <strchr@plt>
   1c748:	str	x0, [sp, #8]
   1c74c:	ldr	x8, [sp, #8]
   1c750:	cbnz	x8, 1c758 <scols_init_debug@@SMARTCOLS_2.25+0x3688>
   1c754:	b	1c768 <scols_init_debug@@SMARTCOLS_2.25+0x3698>
   1c758:	ldr	x8, [sp, #8]
   1c75c:	add	x8, x8, #0x1
   1c760:	str	x8, [sp, #8]
   1c764:	b	1c684 <scols_init_debug@@SMARTCOLS_2.25+0x35b4>
   1c768:	ldr	w8, [sp, #20]
   1c76c:	stur	w8, [x29, #-4]
   1c770:	ldur	w0, [x29, #-4]
   1c774:	ldp	x29, x30, [sp, #48]
   1c778:	add	sp, sp, #0x40
   1c77c:	ret
   1c780:	sub	sp, sp, #0x80
   1c784:	stp	x29, x30, [sp, #112]
   1c788:	add	x29, sp, #0x70
   1c78c:	stur	x0, [x29, #-8]
   1c790:	stur	x1, [x29, #-16]
   1c794:	stur	x2, [x29, #-24]
   1c798:	ldur	x8, [x29, #-8]
   1c79c:	stur	x8, [x29, #-32]
   1c7a0:	ldur	x8, [x29, #-8]
   1c7a4:	stur	x8, [x29, #-40]
   1c7a8:	stur	xzr, [x29, #-48]
   1c7ac:	str	xzr, [sp, #56]
   1c7b0:	str	xzr, [sp, #48]
   1c7b4:	ldur	x8, [x29, #-32]
   1c7b8:	cbz	x8, 1c7e4 <scols_init_debug@@SMARTCOLS_2.25+0x3714>
   1c7bc:	ldur	x8, [x29, #-32]
   1c7c0:	ldrsb	w9, [x8]
   1c7c4:	cbz	w9, 1c7e4 <scols_init_debug@@SMARTCOLS_2.25+0x3714>
   1c7c8:	ldur	x8, [x29, #-16]
   1c7cc:	cbz	x8, 1c7e4 <scols_init_debug@@SMARTCOLS_2.25+0x3714>
   1c7d0:	ldur	x8, [x29, #-32]
   1c7d4:	ldur	x9, [x29, #-16]
   1c7d8:	subs	x9, x9, #0x1
   1c7dc:	add	x8, x8, x9
   1c7e0:	stur	x8, [x29, #-40]
   1c7e4:	ldur	x8, [x29, #-32]
   1c7e8:	mov	w9, #0x0                   	// #0
   1c7ec:	str	w9, [sp, #28]
   1c7f0:	cbz	x8, 1c81c <scols_init_debug@@SMARTCOLS_2.25+0x374c>
   1c7f4:	ldur	x8, [x29, #-32]
   1c7f8:	ldrsb	w9, [x8]
   1c7fc:	mov	w10, #0x0                   	// #0
   1c800:	str	w10, [sp, #28]
   1c804:	cbz	w9, 1c81c <scols_init_debug@@SMARTCOLS_2.25+0x374c>
   1c808:	ldur	x8, [x29, #-32]
   1c80c:	ldur	x9, [x29, #-40]
   1c810:	cmp	x8, x9
   1c814:	cset	w10, ls  // ls = plast
   1c818:	str	w10, [sp, #28]
   1c81c:	ldr	w8, [sp, #28]
   1c820:	tbnz	w8, #0, 1c828 <scols_init_debug@@SMARTCOLS_2.25+0x3758>
   1c824:	b	1c9c4 <scols_init_debug@@SMARTCOLS_2.25+0x38f4>
   1c828:	ldur	x8, [x29, #-32]
   1c82c:	ldur	x9, [x29, #-40]
   1c830:	cmp	x8, x9
   1c834:	b.cs	1c858 <scols_init_debug@@SMARTCOLS_2.25+0x3788>  // b.hs, b.nlast
   1c838:	ldur	x8, [x29, #-32]
   1c83c:	ldrsb	w9, [x8]
   1c840:	cmp	w9, #0x5c
   1c844:	b.ne	1c858 <scols_init_debug@@SMARTCOLS_2.25+0x3788>  // b.any
   1c848:	ldur	x8, [x29, #-32]
   1c84c:	ldrsb	w9, [x8, #1]
   1c850:	cmp	w9, #0x78
   1c854:	b.eq	1c874 <scols_init_debug@@SMARTCOLS_2.25+0x37a4>  // b.none
   1c858:	bl	7d60 <__ctype_b_loc@plt>
   1c85c:	ldr	x8, [x0]
   1c860:	ldur	x9, [x29, #-32]
   1c864:	ldrb	w10, [x9]
   1c868:	ldrh	w10, [x8, w10, sxtw #1]
   1c86c:	and	w10, w10, #0x2
   1c870:	cbz	w10, 1c89c <scols_init_debug@@SMARTCOLS_2.25+0x37cc>
   1c874:	ldur	x8, [x29, #-48]
   1c878:	add	x8, x8, #0x4
   1c87c:	stur	x8, [x29, #-48]
   1c880:	ldr	x8, [sp, #56]
   1c884:	add	x8, x8, #0x4
   1c888:	str	x8, [sp, #56]
   1c88c:	ldur	x8, [x29, #-32]
   1c890:	add	x8, x8, #0x1
   1c894:	stur	x8, [x29, #-32]
   1c898:	b	1c9c0 <scols_init_debug@@SMARTCOLS_2.25+0x38f0>
   1c89c:	ldur	x1, [x29, #-32]
   1c8a0:	str	x1, [sp, #16]
   1c8a4:	bl	7df0 <__ctype_get_mb_cur_max@plt>
   1c8a8:	add	x8, sp, #0x2c
   1c8ac:	str	x0, [sp, #8]
   1c8b0:	mov	x0, x8
   1c8b4:	ldr	x1, [sp, #16]
   1c8b8:	ldr	x2, [sp, #8]
   1c8bc:	add	x3, sp, #0x30
   1c8c0:	bl	7420 <mbrtowc@plt>
   1c8c4:	str	x0, [sp, #32]
   1c8c8:	ldr	x8, [sp, #32]
   1c8cc:	cbnz	x8, 1c8d4 <scols_init_debug@@SMARTCOLS_2.25+0x3804>
   1c8d0:	b	1c9c4 <scols_init_debug@@SMARTCOLS_2.25+0x38f4>
   1c8d4:	ldr	x8, [sp, #32]
   1c8d8:	mov	x9, #0xffffffffffffffff    	// #-1
   1c8dc:	cmp	x8, x9
   1c8e0:	b.eq	1c8f4 <scols_init_debug@@SMARTCOLS_2.25+0x3824>  // b.none
   1c8e4:	ldr	x8, [sp, #32]
   1c8e8:	mov	x9, #0xfffffffffffffffe    	// #-2
   1c8ec:	cmp	x8, x9
   1c8f0:	b.ne	1c950 <scols_init_debug@@SMARTCOLS_2.25+0x3880>  // b.any
   1c8f4:	mov	x8, #0x1                   	// #1
   1c8f8:	str	x8, [sp, #32]
   1c8fc:	bl	7d60 <__ctype_b_loc@plt>
   1c900:	ldr	x8, [x0]
   1c904:	ldur	x9, [x29, #-32]
   1c908:	ldrb	w10, [x9]
   1c90c:	ldrh	w10, [x8, w10, sxtw #1]
   1c910:	and	w10, w10, #0x4000
   1c914:	cbz	w10, 1c934 <scols_init_debug@@SMARTCOLS_2.25+0x3864>
   1c918:	ldur	x8, [x29, #-48]
   1c91c:	add	x8, x8, #0x1
   1c920:	stur	x8, [x29, #-48]
   1c924:	ldr	x8, [sp, #56]
   1c928:	add	x8, x8, #0x1
   1c92c:	str	x8, [sp, #56]
   1c930:	b	1c94c <scols_init_debug@@SMARTCOLS_2.25+0x387c>
   1c934:	ldur	x8, [x29, #-48]
   1c938:	add	x8, x8, #0x4
   1c93c:	stur	x8, [x29, #-48]
   1c940:	ldr	x8, [sp, #56]
   1c944:	add	x8, x8, #0x4
   1c948:	str	x8, [sp, #56]
   1c94c:	b	1c9b0 <scols_init_debug@@SMARTCOLS_2.25+0x38e0>
   1c950:	ldr	w0, [sp, #44]
   1c954:	bl	81c0 <iswprint@plt>
   1c958:	cbnz	w0, 1c98c <scols_init_debug@@SMARTCOLS_2.25+0x38bc>
   1c95c:	ldr	x8, [sp, #32]
   1c960:	mov	x9, #0x4                   	// #4
   1c964:	mul	x8, x8, x9
   1c968:	ldur	x10, [x29, #-48]
   1c96c:	add	x8, x10, x8
   1c970:	stur	x8, [x29, #-48]
   1c974:	ldr	x8, [sp, #32]
   1c978:	mul	x8, x8, x9
   1c97c:	ldr	x9, [sp, #56]
   1c980:	add	x8, x9, x8
   1c984:	str	x8, [sp, #56]
   1c988:	b	1c9b0 <scols_init_debug@@SMARTCOLS_2.25+0x38e0>
   1c98c:	ldr	w0, [sp, #44]
   1c990:	bl	7930 <wcwidth@plt>
   1c994:	ldur	x8, [x29, #-48]
   1c998:	add	x8, x8, w0, sxtw
   1c99c:	stur	x8, [x29, #-48]
   1c9a0:	ldr	x8, [sp, #32]
   1c9a4:	ldr	x9, [sp, #56]
   1c9a8:	add	x8, x9, x8
   1c9ac:	str	x8, [sp, #56]
   1c9b0:	ldr	x8, [sp, #32]
   1c9b4:	ldur	x9, [x29, #-32]
   1c9b8:	add	x8, x9, x8
   1c9bc:	stur	x8, [x29, #-32]
   1c9c0:	b	1c7e4 <scols_init_debug@@SMARTCOLS_2.25+0x3714>
   1c9c4:	ldur	x8, [x29, #-24]
   1c9c8:	cbz	x8, 1c9d8 <scols_init_debug@@SMARTCOLS_2.25+0x3908>
   1c9cc:	ldr	x8, [sp, #56]
   1c9d0:	ldur	x9, [x29, #-24]
   1c9d4:	str	x8, [x9]
   1c9d8:	ldur	x0, [x29, #-48]
   1c9dc:	ldp	x29, x30, [sp, #112]
   1c9e0:	add	sp, sp, #0x80
   1c9e4:	ret
   1c9e8:	sub	sp, sp, #0x30
   1c9ec:	stp	x29, x30, [sp, #32]
   1c9f0:	add	x29, sp, #0x20
   1c9f4:	str	x0, [sp, #16]
   1c9f8:	ldr	x8, [sp, #16]
   1c9fc:	cbz	x8, 1ca0c <scols_init_debug@@SMARTCOLS_2.25+0x393c>
   1ca00:	ldr	x8, [sp, #16]
   1ca04:	ldrb	w9, [x8]
   1ca08:	cbnz	w9, 1ca14 <scols_init_debug@@SMARTCOLS_2.25+0x3944>
   1ca0c:	stur	xzr, [x29, #-8]
   1ca10:	b	1ca48 <scols_init_debug@@SMARTCOLS_2.25+0x3978>
   1ca14:	ldr	x0, [sp, #16]
   1ca18:	ldr	x8, [sp, #16]
   1ca1c:	str	x0, [sp, #8]
   1ca20:	mov	x0, x8
   1ca24:	bl	74f0 <strlen@plt>
   1ca28:	ldr	x8, [sp, #8]
   1ca2c:	str	x0, [sp]
   1ca30:	mov	x0, x8
   1ca34:	ldr	x1, [sp]
   1ca38:	mov	x9, xzr
   1ca3c:	mov	x2, x9
   1ca40:	bl	1c780 <scols_init_debug@@SMARTCOLS_2.25+0x36b0>
   1ca44:	stur	x0, [x29, #-8]
   1ca48:	ldur	x0, [x29, #-8]
   1ca4c:	ldp	x29, x30, [sp, #32]
   1ca50:	add	sp, sp, #0x30
   1ca54:	ret
   1ca58:	sub	sp, sp, #0xa0
   1ca5c:	stp	x29, x30, [sp, #144]
   1ca60:	add	x29, sp, #0x90
   1ca64:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1ca68:	add	x8, x8, #0x214
   1ca6c:	stur	x0, [x29, #-16]
   1ca70:	stur	x1, [x29, #-24]
   1ca74:	stur	x2, [x29, #-32]
   1ca78:	stur	x3, [x29, #-40]
   1ca7c:	ldur	x9, [x29, #-16]
   1ca80:	stur	x9, [x29, #-48]
   1ca84:	ldur	x9, [x29, #-16]
   1ca88:	str	x8, [sp, #40]
   1ca8c:	cbz	x9, 1caa0 <scols_init_debug@@SMARTCOLS_2.25+0x39d0>
   1ca90:	ldur	x0, [x29, #-16]
   1ca94:	bl	74f0 <strlen@plt>
   1ca98:	str	x0, [sp, #32]
   1ca9c:	b	1caa8 <scols_init_debug@@SMARTCOLS_2.25+0x39d8>
   1caa0:	mov	x8, xzr
   1caa4:	str	x8, [sp, #32]
   1caa8:	ldr	x8, [sp, #32]
   1caac:	stur	x8, [x29, #-64]
   1cab0:	str	xzr, [sp, #72]
   1cab4:	ldur	x8, [x29, #-64]
   1cab8:	cbz	x8, 1cac4 <scols_init_debug@@SMARTCOLS_2.25+0x39f4>
   1cabc:	ldur	x8, [x29, #-32]
   1cac0:	cbnz	x8, 1cad0 <scols_init_debug@@SMARTCOLS_2.25+0x3a00>
   1cac4:	mov	x8, xzr
   1cac8:	stur	x8, [x29, #-8]
   1cacc:	b	1cd70 <scols_init_debug@@SMARTCOLS_2.25+0x3ca0>
   1cad0:	ldur	x8, [x29, #-32]
   1cad4:	stur	x8, [x29, #-56]
   1cad8:	ldur	x8, [x29, #-24]
   1cadc:	str	xzr, [x8]
   1cae0:	ldur	x8, [x29, #-48]
   1cae4:	mov	w9, #0x0                   	// #0
   1cae8:	str	w9, [sp, #28]
   1caec:	cbz	x8, 1cb04 <scols_init_debug@@SMARTCOLS_2.25+0x3a34>
   1caf0:	ldur	x8, [x29, #-48]
   1caf4:	ldrsb	w9, [x8]
   1caf8:	cmp	w9, #0x0
   1cafc:	cset	w9, ne  // ne = any
   1cb00:	str	w9, [sp, #28]
   1cb04:	ldr	w8, [sp, #28]
   1cb08:	tbnz	w8, #0, 1cb10 <scols_init_debug@@SMARTCOLS_2.25+0x3a40>
   1cb0c:	b	1cd5c <scols_init_debug@@SMARTCOLS_2.25+0x3c8c>
   1cb10:	ldur	x8, [x29, #-40]
   1cb14:	cbz	x8, 1cb50 <scols_init_debug@@SMARTCOLS_2.25+0x3a80>
   1cb18:	ldur	x0, [x29, #-40]
   1cb1c:	ldur	x8, [x29, #-48]
   1cb20:	ldrsb	w1, [x8]
   1cb24:	bl	7ed0 <strchr@plt>
   1cb28:	cbz	x0, 1cb50 <scols_init_debug@@SMARTCOLS_2.25+0x3a80>
   1cb2c:	ldur	x8, [x29, #-48]
   1cb30:	add	x9, x8, #0x1
   1cb34:	stur	x9, [x29, #-48]
   1cb38:	ldrb	w10, [x8]
   1cb3c:	ldur	x8, [x29, #-56]
   1cb40:	add	x9, x8, #0x1
   1cb44:	stur	x9, [x29, #-56]
   1cb48:	strb	w10, [x8]
   1cb4c:	b	1cae0 <scols_init_debug@@SMARTCOLS_2.25+0x3a10>
   1cb50:	ldur	x8, [x29, #-48]
   1cb54:	ldrsb	w9, [x8]
   1cb58:	cmp	w9, #0x5c
   1cb5c:	b.ne	1cb70 <scols_init_debug@@SMARTCOLS_2.25+0x3aa0>  // b.any
   1cb60:	ldur	x8, [x29, #-48]
   1cb64:	ldrsb	w9, [x8, #1]
   1cb68:	cmp	w9, #0x78
   1cb6c:	b.eq	1cb8c <scols_init_debug@@SMARTCOLS_2.25+0x3abc>  // b.none
   1cb70:	bl	7d60 <__ctype_b_loc@plt>
   1cb74:	ldr	x8, [x0]
   1cb78:	ldur	x9, [x29, #-48]
   1cb7c:	ldrb	w10, [x9]
   1cb80:	ldrh	w10, [x8, w10, sxtw #1]
   1cb84:	and	w10, w10, #0x2
   1cb88:	cbz	w10, 1cbcc <scols_init_debug@@SMARTCOLS_2.25+0x3afc>
   1cb8c:	ldur	x0, [x29, #-56]
   1cb90:	ldur	x8, [x29, #-48]
   1cb94:	ldrb	w2, [x8]
   1cb98:	ldr	x1, [sp, #40]
   1cb9c:	bl	76c0 <sprintf@plt>
   1cba0:	ldur	x8, [x29, #-56]
   1cba4:	add	x8, x8, #0x4
   1cba8:	stur	x8, [x29, #-56]
   1cbac:	ldur	x8, [x29, #-24]
   1cbb0:	ldr	x9, [x8]
   1cbb4:	add	x9, x9, #0x4
   1cbb8:	str	x9, [x8]
   1cbbc:	ldur	x8, [x29, #-48]
   1cbc0:	add	x8, x8, #0x1
   1cbc4:	stur	x8, [x29, #-48]
   1cbc8:	b	1cd58 <scols_init_debug@@SMARTCOLS_2.25+0x3c88>
   1cbcc:	ldur	x1, [x29, #-48]
   1cbd0:	str	x1, [sp, #16]
   1cbd4:	bl	7df0 <__ctype_get_mb_cur_max@plt>
   1cbd8:	add	x8, sp, #0x44
   1cbdc:	str	x0, [sp, #8]
   1cbe0:	mov	x0, x8
   1cbe4:	ldr	x1, [sp, #16]
   1cbe8:	ldr	x2, [sp, #8]
   1cbec:	add	x3, sp, #0x48
   1cbf0:	bl	7420 <mbrtowc@plt>
   1cbf4:	str	x0, [sp, #56]
   1cbf8:	ldr	x8, [sp, #56]
   1cbfc:	cbnz	x8, 1cc04 <scols_init_debug@@SMARTCOLS_2.25+0x3b34>
   1cc00:	b	1cd5c <scols_init_debug@@SMARTCOLS_2.25+0x3c8c>
   1cc04:	ldr	x8, [sp, #56]
   1cc08:	mov	x9, #0xffffffffffffffff    	// #-1
   1cc0c:	cmp	x8, x9
   1cc10:	b.eq	1cc24 <scols_init_debug@@SMARTCOLS_2.25+0x3b54>  // b.none
   1cc14:	ldr	x8, [sp, #56]
   1cc18:	mov	x9, #0xfffffffffffffffe    	// #-2
   1cc1c:	cmp	x8, x9
   1cc20:	b.ne	1cca8 <scols_init_debug@@SMARTCOLS_2.25+0x3bd8>  // b.any
   1cc24:	mov	x8, #0x1                   	// #1
   1cc28:	str	x8, [sp, #56]
   1cc2c:	bl	7d60 <__ctype_b_loc@plt>
   1cc30:	ldr	x8, [x0]
   1cc34:	ldur	x9, [x29, #-48]
   1cc38:	ldrb	w10, [x9]
   1cc3c:	ldrh	w10, [x8, w10, sxtw #1]
   1cc40:	and	w10, w10, #0x4000
   1cc44:	cbnz	w10, 1cc7c <scols_init_debug@@SMARTCOLS_2.25+0x3bac>
   1cc48:	ldur	x0, [x29, #-56]
   1cc4c:	ldur	x8, [x29, #-48]
   1cc50:	ldrb	w2, [x8]
   1cc54:	ldr	x1, [sp, #40]
   1cc58:	bl	76c0 <sprintf@plt>
   1cc5c:	ldur	x8, [x29, #-56]
   1cc60:	add	x8, x8, #0x4
   1cc64:	stur	x8, [x29, #-56]
   1cc68:	ldur	x8, [x29, #-24]
   1cc6c:	ldr	x9, [x8]
   1cc70:	add	x9, x9, #0x4
   1cc74:	str	x9, [x8]
   1cc78:	b	1cca4 <scols_init_debug@@SMARTCOLS_2.25+0x3bd4>
   1cc7c:	ldur	x8, [x29, #-24]
   1cc80:	ldr	x9, [x8]
   1cc84:	add	x9, x9, #0x1
   1cc88:	str	x9, [x8]
   1cc8c:	ldur	x8, [x29, #-48]
   1cc90:	ldrb	w10, [x8]
   1cc94:	ldur	x8, [x29, #-56]
   1cc98:	add	x9, x8, #0x1
   1cc9c:	stur	x9, [x29, #-56]
   1cca0:	strb	w10, [x8]
   1cca4:	b	1cd48 <scols_init_debug@@SMARTCOLS_2.25+0x3c78>
   1cca8:	ldr	w0, [sp, #68]
   1ccac:	bl	81c0 <iswprint@plt>
   1ccb0:	cbnz	w0, 1cd10 <scols_init_debug@@SMARTCOLS_2.25+0x3c40>
   1ccb4:	str	xzr, [sp, #48]
   1ccb8:	ldr	x8, [sp, #48]
   1ccbc:	ldr	x9, [sp, #56]
   1ccc0:	cmp	x8, x9
   1ccc4:	b.cs	1cd0c <scols_init_debug@@SMARTCOLS_2.25+0x3c3c>  // b.hs, b.nlast
   1ccc8:	ldur	x0, [x29, #-56]
   1cccc:	ldur	x8, [x29, #-48]
   1ccd0:	ldr	x9, [sp, #48]
   1ccd4:	ldrb	w2, [x8, x9]
   1ccd8:	ldr	x1, [sp, #40]
   1ccdc:	bl	76c0 <sprintf@plt>
   1cce0:	ldur	x8, [x29, #-56]
   1cce4:	add	x8, x8, #0x4
   1cce8:	stur	x8, [x29, #-56]
   1ccec:	ldur	x8, [x29, #-24]
   1ccf0:	ldr	x9, [x8]
   1ccf4:	add	x9, x9, #0x4
   1ccf8:	str	x9, [x8]
   1ccfc:	ldr	x8, [sp, #48]
   1cd00:	add	x8, x8, #0x1
   1cd04:	str	x8, [sp, #48]
   1cd08:	b	1ccb8 <scols_init_debug@@SMARTCOLS_2.25+0x3be8>
   1cd0c:	b	1cd48 <scols_init_debug@@SMARTCOLS_2.25+0x3c78>
   1cd10:	ldur	x0, [x29, #-56]
   1cd14:	ldur	x1, [x29, #-48]
   1cd18:	ldr	x2, [sp, #56]
   1cd1c:	bl	7430 <memcpy@plt>
   1cd20:	ldr	x8, [sp, #56]
   1cd24:	ldur	x9, [x29, #-56]
   1cd28:	add	x8, x9, x8
   1cd2c:	stur	x8, [x29, #-56]
   1cd30:	ldr	w0, [sp, #68]
   1cd34:	bl	7930 <wcwidth@plt>
   1cd38:	ldur	x8, [x29, #-24]
   1cd3c:	ldr	x9, [x8]
   1cd40:	add	x9, x9, w0, sxtw
   1cd44:	str	x9, [x8]
   1cd48:	ldr	x8, [sp, #56]
   1cd4c:	ldur	x9, [x29, #-48]
   1cd50:	add	x8, x9, x8
   1cd54:	stur	x8, [x29, #-48]
   1cd58:	b	1cae0 <scols_init_debug@@SMARTCOLS_2.25+0x3a10>
   1cd5c:	ldur	x8, [x29, #-56]
   1cd60:	mov	w9, #0x0                   	// #0
   1cd64:	strb	w9, [x8]
   1cd68:	ldur	x8, [x29, #-32]
   1cd6c:	stur	x8, [x29, #-8]
   1cd70:	ldur	x0, [x29, #-8]
   1cd74:	ldp	x29, x30, [sp, #144]
   1cd78:	add	sp, sp, #0xa0
   1cd7c:	ret
   1cd80:	sub	sp, sp, #0x80
   1cd84:	stp	x29, x30, [sp, #112]
   1cd88:	add	x29, sp, #0x70
   1cd8c:	stur	x0, [x29, #-16]
   1cd90:	stur	x1, [x29, #-24]
   1cd94:	stur	x2, [x29, #-32]
   1cd98:	ldur	x8, [x29, #-16]
   1cd9c:	stur	x8, [x29, #-40]
   1cda0:	ldur	x8, [x29, #-16]
   1cda4:	cbz	x8, 1cdb8 <scols_init_debug@@SMARTCOLS_2.25+0x3ce8>
   1cda8:	ldur	x0, [x29, #-16]
   1cdac:	bl	74f0 <strlen@plt>
   1cdb0:	str	x0, [sp, #24]
   1cdb4:	b	1cdc0 <scols_init_debug@@SMARTCOLS_2.25+0x3cf0>
   1cdb8:	mov	x8, xzr
   1cdbc:	str	x8, [sp, #24]
   1cdc0:	ldr	x8, [sp, #24]
   1cdc4:	str	x8, [sp, #56]
   1cdc8:	str	xzr, [sp, #48]
   1cdcc:	ldr	x8, [sp, #56]
   1cdd0:	cbz	x8, 1cddc <scols_init_debug@@SMARTCOLS_2.25+0x3d0c>
   1cdd4:	ldur	x8, [x29, #-32]
   1cdd8:	cbnz	x8, 1cde8 <scols_init_debug@@SMARTCOLS_2.25+0x3d18>
   1cddc:	mov	x8, xzr
   1cde0:	stur	x8, [x29, #-8]
   1cde4:	b	1cfc0 <scols_init_debug@@SMARTCOLS_2.25+0x3ef0>
   1cde8:	ldur	x8, [x29, #-32]
   1cdec:	stur	x8, [x29, #-48]
   1cdf0:	ldur	x8, [x29, #-24]
   1cdf4:	str	xzr, [x8]
   1cdf8:	ldur	x8, [x29, #-40]
   1cdfc:	mov	w9, #0x0                   	// #0
   1ce00:	str	w9, [sp, #20]
   1ce04:	cbz	x8, 1ce1c <scols_init_debug@@SMARTCOLS_2.25+0x3d4c>
   1ce08:	ldur	x8, [x29, #-40]
   1ce0c:	ldrsb	w9, [x8]
   1ce10:	cmp	w9, #0x0
   1ce14:	cset	w9, ne  // ne = any
   1ce18:	str	w9, [sp, #20]
   1ce1c:	ldr	w8, [sp, #20]
   1ce20:	tbnz	w8, #0, 1ce28 <scols_init_debug@@SMARTCOLS_2.25+0x3d58>
   1ce24:	b	1cfac <scols_init_debug@@SMARTCOLS_2.25+0x3edc>
   1ce28:	ldur	x1, [x29, #-40]
   1ce2c:	str	x1, [sp, #8]
   1ce30:	bl	7df0 <__ctype_get_mb_cur_max@plt>
   1ce34:	add	x8, sp, #0x2c
   1ce38:	str	x0, [sp]
   1ce3c:	mov	x0, x8
   1ce40:	ldr	x1, [sp, #8]
   1ce44:	ldr	x2, [sp]
   1ce48:	add	x3, sp, #0x30
   1ce4c:	bl	7420 <mbrtowc@plt>
   1ce50:	str	x0, [sp, #32]
   1ce54:	ldr	x8, [sp, #32]
   1ce58:	cbnz	x8, 1ce60 <scols_init_debug@@SMARTCOLS_2.25+0x3d90>
   1ce5c:	b	1cfac <scols_init_debug@@SMARTCOLS_2.25+0x3edc>
   1ce60:	ldr	x8, [sp, #32]
   1ce64:	mov	x9, #0xffffffffffffffff    	// #-1
   1ce68:	cmp	x8, x9
   1ce6c:	b.eq	1ce80 <scols_init_debug@@SMARTCOLS_2.25+0x3db0>  // b.none
   1ce70:	ldr	x8, [sp, #32]
   1ce74:	mov	x9, #0xfffffffffffffffe    	// #-2
   1ce78:	cmp	x8, x9
   1ce7c:	b.ne	1cf08 <scols_init_debug@@SMARTCOLS_2.25+0x3e38>  // b.any
   1ce80:	mov	x8, #0x1                   	// #1
   1ce84:	str	x8, [sp, #32]
   1ce88:	bl	7d60 <__ctype_b_loc@plt>
   1ce8c:	ldr	x8, [x0]
   1ce90:	ldur	x9, [x29, #-40]
   1ce94:	ldrb	w10, [x9]
   1ce98:	ldrh	w10, [x8, w10, sxtw #1]
   1ce9c:	and	w10, w10, #0x4000
   1cea0:	cbnz	w10, 1cedc <scols_init_debug@@SMARTCOLS_2.25+0x3e0c>
   1cea4:	ldur	x0, [x29, #-48]
   1cea8:	ldur	x8, [x29, #-40]
   1ceac:	ldrb	w2, [x8]
   1ceb0:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1ceb4:	add	x1, x1, #0x214
   1ceb8:	bl	76c0 <sprintf@plt>
   1cebc:	ldur	x8, [x29, #-48]
   1cec0:	add	x8, x8, #0x4
   1cec4:	stur	x8, [x29, #-48]
   1cec8:	ldur	x8, [x29, #-24]
   1cecc:	ldr	x9, [x8]
   1ced0:	add	x9, x9, #0x4
   1ced4:	str	x9, [x8]
   1ced8:	b	1cf04 <scols_init_debug@@SMARTCOLS_2.25+0x3e34>
   1cedc:	ldur	x8, [x29, #-24]
   1cee0:	ldr	x9, [x8]
   1cee4:	add	x9, x9, #0x1
   1cee8:	str	x9, [x8]
   1ceec:	ldur	x8, [x29, #-40]
   1cef0:	ldrb	w10, [x8]
   1cef4:	ldur	x8, [x29, #-48]
   1cef8:	add	x9, x8, #0x1
   1cefc:	stur	x9, [x29, #-48]
   1cf00:	strb	w10, [x8]
   1cf04:	b	1cf98 <scols_init_debug@@SMARTCOLS_2.25+0x3ec8>
   1cf08:	ldur	x8, [x29, #-40]
   1cf0c:	ldrsb	w9, [x8]
   1cf10:	cmp	w9, #0x5c
   1cf14:	b.ne	1cf60 <scols_init_debug@@SMARTCOLS_2.25+0x3e90>  // b.any
   1cf18:	ldur	x8, [x29, #-40]
   1cf1c:	ldrsb	w9, [x8, #1]
   1cf20:	cmp	w9, #0x78
   1cf24:	b.ne	1cf60 <scols_init_debug@@SMARTCOLS_2.25+0x3e90>  // b.any
   1cf28:	ldur	x0, [x29, #-48]
   1cf2c:	ldur	x8, [x29, #-40]
   1cf30:	ldrb	w2, [x8]
   1cf34:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   1cf38:	add	x1, x1, #0x214
   1cf3c:	bl	76c0 <sprintf@plt>
   1cf40:	ldur	x8, [x29, #-48]
   1cf44:	add	x8, x8, #0x4
   1cf48:	stur	x8, [x29, #-48]
   1cf4c:	ldur	x8, [x29, #-24]
   1cf50:	ldr	x9, [x8]
   1cf54:	add	x9, x9, #0x4
   1cf58:	str	x9, [x8]
   1cf5c:	b	1cf98 <scols_init_debug@@SMARTCOLS_2.25+0x3ec8>
   1cf60:	ldur	x0, [x29, #-48]
   1cf64:	ldur	x1, [x29, #-40]
   1cf68:	ldr	x2, [sp, #32]
   1cf6c:	bl	7430 <memcpy@plt>
   1cf70:	ldr	x8, [sp, #32]
   1cf74:	ldur	x9, [x29, #-48]
   1cf78:	add	x8, x9, x8
   1cf7c:	stur	x8, [x29, #-48]
   1cf80:	ldr	w0, [sp, #44]
   1cf84:	bl	7930 <wcwidth@plt>
   1cf88:	ldur	x8, [x29, #-24]
   1cf8c:	ldr	x9, [x8]
   1cf90:	add	x9, x9, w0, sxtw
   1cf94:	str	x9, [x8]
   1cf98:	ldr	x8, [sp, #32]
   1cf9c:	ldur	x9, [x29, #-40]
   1cfa0:	add	x8, x9, x8
   1cfa4:	stur	x8, [x29, #-40]
   1cfa8:	b	1cdf8 <scols_init_debug@@SMARTCOLS_2.25+0x3d28>
   1cfac:	ldur	x8, [x29, #-48]
   1cfb0:	mov	w9, #0x0                   	// #0
   1cfb4:	strb	w9, [x8]
   1cfb8:	ldur	x8, [x29, #-32]
   1cfbc:	stur	x8, [x29, #-8]
   1cfc0:	ldur	x0, [x29, #-8]
   1cfc4:	ldp	x29, x30, [sp, #112]
   1cfc8:	add	sp, sp, #0x80
   1cfcc:	ret
   1cfd0:	sub	sp, sp, #0x10
   1cfd4:	mov	x8, #0x4                   	// #4
   1cfd8:	str	x0, [sp, #8]
   1cfdc:	ldr	x9, [sp, #8]
   1cfe0:	mul	x8, x9, x8
   1cfe4:	add	x0, x8, #0x1
   1cfe8:	add	sp, sp, #0x10
   1cfec:	ret
   1cff0:	sub	sp, sp, #0x50
   1cff4:	stp	x29, x30, [sp, #64]
   1cff8:	add	x29, sp, #0x40
   1cffc:	stur	x0, [x29, #-16]
   1d000:	stur	x1, [x29, #-24]
   1d004:	ldur	x8, [x29, #-16]
   1d008:	cbz	x8, 1d01c <scols_init_debug@@SMARTCOLS_2.25+0x3f4c>
   1d00c:	ldur	x0, [x29, #-16]
   1d010:	bl	74f0 <strlen@plt>
   1d014:	str	x0, [sp, #8]
   1d018:	b	1d024 <scols_init_debug@@SMARTCOLS_2.25+0x3f54>
   1d01c:	mov	x8, xzr
   1d020:	str	x8, [sp, #8]
   1d024:	ldr	x8, [sp, #8]
   1d028:	str	x8, [sp, #32]
   1d02c:	mov	x8, xzr
   1d030:	str	x8, [sp, #16]
   1d034:	ldr	x8, [sp, #32]
   1d038:	cbnz	x8, 1d048 <scols_init_debug@@SMARTCOLS_2.25+0x3f78>
   1d03c:	mov	x8, xzr
   1d040:	stur	x8, [x29, #-8]
   1d044:	b	1d094 <scols_init_debug@@SMARTCOLS_2.25+0x3fc4>
   1d048:	ldr	x0, [sp, #32]
   1d04c:	bl	1cfd0 <scols_init_debug@@SMARTCOLS_2.25+0x3f00>
   1d050:	bl	78f0 <malloc@plt>
   1d054:	str	x0, [sp, #24]
   1d058:	ldr	x8, [sp, #24]
   1d05c:	cbz	x8, 1d07c <scols_init_debug@@SMARTCOLS_2.25+0x3fac>
   1d060:	ldur	x0, [x29, #-16]
   1d064:	ldur	x1, [x29, #-24]
   1d068:	ldr	x2, [sp, #24]
   1d06c:	mov	x8, xzr
   1d070:	mov	x3, x8
   1d074:	bl	1ca58 <scols_init_debug@@SMARTCOLS_2.25+0x3988>
   1d078:	str	x0, [sp, #16]
   1d07c:	ldr	x8, [sp, #16]
   1d080:	cbnz	x8, 1d08c <scols_init_debug@@SMARTCOLS_2.25+0x3fbc>
   1d084:	ldr	x0, [sp, #24]
   1d088:	bl	7dd0 <free@plt>
   1d08c:	ldr	x8, [sp, #16]
   1d090:	stur	x8, [x29, #-8]
   1d094:	ldur	x0, [x29, #-8]
   1d098:	ldp	x29, x30, [sp, #64]
   1d09c:	add	sp, sp, #0x50
   1d0a0:	ret
   1d0a4:	sub	sp, sp, #0x50
   1d0a8:	stp	x29, x30, [sp, #64]
   1d0ac:	add	x29, sp, #0x40
   1d0b0:	stur	x0, [x29, #-16]
   1d0b4:	stur	x1, [x29, #-24]
   1d0b8:	ldur	x8, [x29, #-16]
   1d0bc:	cbz	x8, 1d0d0 <scols_init_debug@@SMARTCOLS_2.25+0x4000>
   1d0c0:	ldur	x0, [x29, #-16]
   1d0c4:	bl	74f0 <strlen@plt>
   1d0c8:	str	x0, [sp, #8]
   1d0cc:	b	1d0d8 <scols_init_debug@@SMARTCOLS_2.25+0x4008>
   1d0d0:	mov	x8, xzr
   1d0d4:	str	x8, [sp, #8]
   1d0d8:	ldr	x8, [sp, #8]
   1d0dc:	str	x8, [sp, #32]
   1d0e0:	mov	x8, xzr
   1d0e4:	str	x8, [sp, #16]
   1d0e8:	ldr	x8, [sp, #32]
   1d0ec:	cbnz	x8, 1d0fc <scols_init_debug@@SMARTCOLS_2.25+0x402c>
   1d0f0:	mov	x8, xzr
   1d0f4:	stur	x8, [x29, #-8]
   1d0f8:	b	1d140 <scols_init_debug@@SMARTCOLS_2.25+0x4070>
   1d0fc:	ldr	x0, [sp, #32]
   1d100:	bl	1cfd0 <scols_init_debug@@SMARTCOLS_2.25+0x3f00>
   1d104:	bl	78f0 <malloc@plt>
   1d108:	str	x0, [sp, #24]
   1d10c:	ldr	x8, [sp, #24]
   1d110:	cbz	x8, 1d128 <scols_init_debug@@SMARTCOLS_2.25+0x4058>
   1d114:	ldur	x0, [x29, #-16]
   1d118:	ldur	x1, [x29, #-24]
   1d11c:	ldr	x2, [sp, #24]
   1d120:	bl	1cd80 <scols_init_debug@@SMARTCOLS_2.25+0x3cb0>
   1d124:	str	x0, [sp, #16]
   1d128:	ldr	x8, [sp, #16]
   1d12c:	cbnz	x8, 1d138 <scols_init_debug@@SMARTCOLS_2.25+0x4068>
   1d130:	ldr	x0, [sp, #24]
   1d134:	bl	7dd0 <free@plt>
   1d138:	ldr	x8, [sp, #16]
   1d13c:	stur	x8, [x29, #-8]
   1d140:	ldur	x0, [x29, #-8]
   1d144:	ldp	x29, x30, [sp, #64]
   1d148:	add	sp, sp, #0x50
   1d14c:	ret
   1d150:	sub	sp, sp, #0x50
   1d154:	stp	x29, x30, [sp, #64]
   1d158:	add	x29, sp, #0x40
   1d15c:	mov	x8, xzr
   1d160:	mov	x9, #0xffffffffffffffff    	// #-1
   1d164:	stur	x0, [x29, #-8]
   1d168:	stur	x1, [x29, #-16]
   1d16c:	ldur	x0, [x29, #-8]
   1d170:	str	x8, [sp, #16]
   1d174:	str	x9, [sp, #8]
   1d178:	bl	74f0 <strlen@plt>
   1d17c:	stur	x0, [x29, #-24]
   1d180:	ldur	x1, [x29, #-8]
   1d184:	ldr	x0, [sp, #16]
   1d188:	ldr	x2, [sp, #16]
   1d18c:	bl	7530 <mbstowcs@plt>
   1d190:	str	x0, [sp, #32]
   1d194:	ldr	x8, [sp, #16]
   1d198:	str	x8, [sp, #24]
   1d19c:	ldr	x9, [sp, #32]
   1d1a0:	ldr	x10, [sp, #8]
   1d1a4:	cmp	x9, x10
   1d1a8:	b.ne	1d1b0 <scols_init_debug@@SMARTCOLS_2.25+0x40e0>  // b.any
   1d1ac:	b	1d21c <scols_init_debug@@SMARTCOLS_2.25+0x414c>
   1d1b0:	ldr	x8, [sp, #32]
   1d1b4:	mov	x0, #0x1                   	// #1
   1d1b8:	add	x8, x8, #0x1
   1d1bc:	mov	x9, #0x4                   	// #4
   1d1c0:	mul	x1, x8, x9
   1d1c4:	bl	7ac0 <calloc@plt>
   1d1c8:	str	x0, [sp, #24]
   1d1cc:	ldr	x8, [sp, #24]
   1d1d0:	cbnz	x8, 1d1d8 <scols_init_debug@@SMARTCOLS_2.25+0x4108>
   1d1d4:	b	1d21c <scols_init_debug@@SMARTCOLS_2.25+0x414c>
   1d1d8:	ldr	x0, [sp, #24]
   1d1dc:	ldur	x1, [x29, #-8]
   1d1e0:	ldr	x2, [sp, #32]
   1d1e4:	bl	7530 <mbstowcs@plt>
   1d1e8:	cbnz	x0, 1d1f0 <scols_init_debug@@SMARTCOLS_2.25+0x4120>
   1d1ec:	b	1d21c <scols_init_debug@@SMARTCOLS_2.25+0x414c>
   1d1f0:	ldr	x0, [sp, #24]
   1d1f4:	ldur	x8, [x29, #-16]
   1d1f8:	ldr	x1, [x8]
   1d1fc:	bl	1d258 <scols_init_debug@@SMARTCOLS_2.25+0x4188>
   1d200:	ldur	x8, [x29, #-16]
   1d204:	str	x0, [x8]
   1d208:	ldur	x0, [x29, #-8]
   1d20c:	ldr	x1, [sp, #24]
   1d210:	ldur	x2, [x29, #-24]
   1d214:	bl	8020 <wcstombs@plt>
   1d218:	stur	x0, [x29, #-24]
   1d21c:	ldr	x0, [sp, #24]
   1d220:	bl	7dd0 <free@plt>
   1d224:	ldur	x8, [x29, #-24]
   1d228:	cmp	x8, #0x0
   1d22c:	cset	w9, lt  // lt = tstop
   1d230:	tbnz	w9, #0, 1d248 <scols_init_debug@@SMARTCOLS_2.25+0x4178>
   1d234:	ldur	x8, [x29, #-8]
   1d238:	ldur	x9, [x29, #-24]
   1d23c:	add	x8, x8, x9
   1d240:	mov	w10, #0x0                   	// #0
   1d244:	strb	w10, [x8]
   1d248:	ldur	x0, [x29, #-24]
   1d24c:	ldp	x29, x30, [sp, #64]
   1d250:	add	sp, sp, #0x50
   1d254:	ret
   1d258:	sub	sp, sp, #0x30
   1d25c:	stp	x29, x30, [sp, #32]
   1d260:	add	x29, sp, #0x20
   1d264:	stur	x0, [x29, #-8]
   1d268:	str	x1, [sp, #16]
   1d26c:	str	xzr, [sp, #8]
   1d270:	str	wzr, [sp, #4]
   1d274:	ldur	x8, [x29, #-8]
   1d278:	ldr	w9, [x8]
   1d27c:	cbz	w9, 1d2f0 <scols_init_debug@@SMARTCOLS_2.25+0x4220>
   1d280:	ldur	x8, [x29, #-8]
   1d284:	ldr	w0, [x8]
   1d288:	bl	7930 <wcwidth@plt>
   1d28c:	str	w0, [sp, #4]
   1d290:	ldr	w9, [sp, #4]
   1d294:	mov	w10, #0xffffffff            	// #-1
   1d298:	cmp	w9, w10
   1d29c:	b.ne	1d2b4 <scols_init_debug@@SMARTCOLS_2.25+0x41e4>  // b.any
   1d2a0:	ldur	x8, [x29, #-8]
   1d2a4:	mov	w9, #0xfffd                	// #65533
   1d2a8:	str	w9, [x8]
   1d2ac:	mov	w9, #0x1                   	// #1
   1d2b0:	str	w9, [sp, #4]
   1d2b4:	ldr	x8, [sp, #8]
   1d2b8:	ldrsw	x9, [sp, #4]
   1d2bc:	add	x8, x8, x9
   1d2c0:	ldr	x9, [sp, #16]
   1d2c4:	cmp	x8, x9
   1d2c8:	b.ls	1d2d0 <scols_init_debug@@SMARTCOLS_2.25+0x4200>  // b.plast
   1d2cc:	b	1d2f0 <scols_init_debug@@SMARTCOLS_2.25+0x4220>
   1d2d0:	ldrsw	x8, [sp, #4]
   1d2d4:	ldr	x9, [sp, #8]
   1d2d8:	add	x8, x9, x8
   1d2dc:	str	x8, [sp, #8]
   1d2e0:	ldur	x8, [x29, #-8]
   1d2e4:	add	x8, x8, #0x4
   1d2e8:	stur	x8, [x29, #-8]
   1d2ec:	b	1d274 <scols_init_debug@@SMARTCOLS_2.25+0x41a4>
   1d2f0:	ldur	x8, [x29, #-8]
   1d2f4:	str	wzr, [x8]
   1d2f8:	ldr	x0, [sp, #8]
   1d2fc:	ldp	x29, x30, [sp, #32]
   1d300:	add	sp, sp, #0x30
   1d304:	ret
   1d308:	sub	sp, sp, #0x40
   1d30c:	stp	x29, x30, [sp, #48]
   1d310:	add	x29, sp, #0x30
   1d314:	mov	w6, #0x20                  	// #32
   1d318:	stur	x0, [x29, #-8]
   1d31c:	stur	x1, [x29, #-16]
   1d320:	str	x2, [sp, #24]
   1d324:	str	x3, [sp, #16]
   1d328:	str	w4, [sp, #12]
   1d32c:	str	w5, [sp, #8]
   1d330:	ldur	x0, [x29, #-8]
   1d334:	ldur	x1, [x29, #-16]
   1d338:	ldr	x2, [sp, #24]
   1d33c:	ldr	x3, [sp, #16]
   1d340:	ldr	w4, [sp, #12]
   1d344:	ldr	w5, [sp, #8]
   1d348:	bl	1d358 <scols_init_debug@@SMARTCOLS_2.25+0x4288>
   1d34c:	ldp	x29, x30, [sp, #48]
   1d350:	add	sp, sp, #0x40
   1d354:	ret
   1d358:	sub	sp, sp, #0x100
   1d35c:	stp	x29, x30, [sp, #240]
   1d360:	add	x29, sp, #0xf0
   1d364:	mov	x8, #0xffffffffffffffff    	// #-1
   1d368:	mov	x9, xzr
   1d36c:	mov	w10, #0x0                   	// #0
   1d370:	stur	x0, [x29, #-8]
   1d374:	stur	x1, [x29, #-16]
   1d378:	stur	x2, [x29, #-24]
   1d37c:	stur	x3, [x29, #-32]
   1d380:	stur	w4, [x29, #-36]
   1d384:	stur	w5, [x29, #-40]
   1d388:	stur	w6, [x29, #-44]
   1d38c:	stur	x8, [x29, #-56]
   1d390:	ldur	x0, [x29, #-8]
   1d394:	str	x9, [sp, #48]
   1d398:	str	w10, [sp, #44]
   1d39c:	bl	74f0 <strlen@plt>
   1d3a0:	add	x8, x0, #0x1
   1d3a4:	stur	x8, [x29, #-64]
   1d3a8:	ldr	x8, [sp, #48]
   1d3ac:	stur	x8, [x29, #-72]
   1d3b0:	stur	x8, [x29, #-80]
   1d3b4:	ldur	x9, [x29, #-8]
   1d3b8:	stur	x9, [x29, #-88]
   1d3bc:	ldur	x9, [x29, #-64]
   1d3c0:	subs	x9, x9, #0x1
   1d3c4:	stur	x9, [x29, #-96]
   1d3c8:	ldur	x9, [x29, #-96]
   1d3cc:	stur	x9, [x29, #-104]
   1d3d0:	stur	xzr, [x29, #-112]
   1d3d4:	ldr	w10, [sp, #44]
   1d3d8:	strb	w10, [sp, #119]
   1d3dc:	strb	w10, [sp, #118]
   1d3e0:	bl	7df0 <__ctype_get_mb_cur_max@plt>
   1d3e4:	cmp	x0, #0x1
   1d3e8:	b.ls	1d4bc <scols_init_debug@@SMARTCOLS_2.25+0x43ec>  // b.plast
   1d3ec:	ldur	x1, [x29, #-8]
   1d3f0:	mov	x8, xzr
   1d3f4:	mov	x0, x8
   1d3f8:	mov	x2, x8
   1d3fc:	bl	7530 <mbstowcs@plt>
   1d400:	str	x0, [sp, #104]
   1d404:	ldr	x8, [sp, #104]
   1d408:	mov	x9, #0xffffffffffffffff    	// #-1
   1d40c:	cmp	x8, x9
   1d410:	b.ne	1d428 <scols_init_debug@@SMARTCOLS_2.25+0x4358>  // b.any
   1d414:	ldur	w8, [x29, #-40]
   1d418:	and	w8, w8, #0x1
   1d41c:	cbz	w8, 1d424 <scols_init_debug@@SMARTCOLS_2.25+0x4354>
   1d420:	b	1d564 <scols_init_debug@@SMARTCOLS_2.25+0x4494>
   1d424:	b	1d738 <scols_init_debug@@SMARTCOLS_2.25+0x4668>
   1d428:	ldr	x8, [sp, #104]
   1d42c:	add	x8, x8, #0x1
   1d430:	str	x8, [sp, #104]
   1d434:	ldr	x8, [sp, #104]
   1d438:	mov	x9, #0x4                   	// #4
   1d43c:	mul	x0, x8, x9
   1d440:	bl	78f0 <malloc@plt>
   1d444:	stur	x0, [x29, #-80]
   1d448:	ldur	x8, [x29, #-80]
   1d44c:	cbnz	x8, 1d464 <scols_init_debug@@SMARTCOLS_2.25+0x4394>
   1d450:	ldur	w8, [x29, #-40]
   1d454:	and	w8, w8, #0x1
   1d458:	cbz	w8, 1d460 <scols_init_debug@@SMARTCOLS_2.25+0x4390>
   1d45c:	b	1d564 <scols_init_debug@@SMARTCOLS_2.25+0x4494>
   1d460:	b	1d738 <scols_init_debug@@SMARTCOLS_2.25+0x4668>
   1d464:	ldur	x0, [x29, #-80]
   1d468:	ldur	x1, [x29, #-8]
   1d46c:	ldr	x2, [sp, #104]
   1d470:	bl	7530 <mbstowcs@plt>
   1d474:	cbz	x0, 1d4bc <scols_init_debug@@SMARTCOLS_2.25+0x43ec>
   1d478:	ldur	x8, [x29, #-80]
   1d47c:	ldr	x9, [sp, #104]
   1d480:	subs	x9, x9, #0x1
   1d484:	mov	w10, wzr
   1d488:	str	w10, [x8, x9, lsl #2]
   1d48c:	mov	w10, #0x1                   	// #1
   1d490:	strb	w10, [sp, #118]
   1d494:	ldur	x0, [x29, #-80]
   1d498:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0x4688>
   1d49c:	and	w10, w0, #0x1
   1d4a0:	strb	w10, [sp, #119]
   1d4a4:	ldur	x0, [x29, #-80]
   1d4a8:	ldr	x1, [sp, #104]
   1d4ac:	bl	1d7cc <scols_init_debug@@SMARTCOLS_2.25+0x46fc>
   1d4b0:	mov	w1, w0
   1d4b4:	sxtw	x8, w1
   1d4b8:	stur	x8, [x29, #-96]
   1d4bc:	ldrb	w8, [sp, #118]
   1d4c0:	tbnz	w8, #0, 1d4c8 <scols_init_debug@@SMARTCOLS_2.25+0x43f8>
   1d4c4:	b	1d564 <scols_init_debug@@SMARTCOLS_2.25+0x4494>
   1d4c8:	ldrb	w8, [sp, #119]
   1d4cc:	tbnz	w8, #0, 1d4e4 <scols_init_debug@@SMARTCOLS_2.25+0x4414>
   1d4d0:	ldur	x8, [x29, #-96]
   1d4d4:	ldur	x9, [x29, #-32]
   1d4d8:	ldr	x9, [x9]
   1d4dc:	cmp	x8, x9
   1d4e0:	b.ls	1d564 <scols_init_debug@@SMARTCOLS_2.25+0x4494>  // b.plast
   1d4e4:	ldrb	w8, [sp, #119]
   1d4e8:	tbnz	w8, #0, 1d4f0 <scols_init_debug@@SMARTCOLS_2.25+0x4420>
   1d4ec:	b	1d50c <scols_init_debug@@SMARTCOLS_2.25+0x443c>
   1d4f0:	ldur	x1, [x29, #-80]
   1d4f4:	mov	x8, xzr
   1d4f8:	mov	x0, x8
   1d4fc:	mov	x2, x8
   1d500:	bl	8020 <wcstombs@plt>
   1d504:	add	x8, x0, #0x1
   1d508:	stur	x8, [x29, #-64]
   1d50c:	ldur	x0, [x29, #-64]
   1d510:	bl	78f0 <malloc@plt>
   1d514:	stur	x0, [x29, #-72]
   1d518:	ldur	x8, [x29, #-72]
   1d51c:	cbnz	x8, 1d534 <scols_init_debug@@SMARTCOLS_2.25+0x4464>
   1d520:	ldur	w8, [x29, #-40]
   1d524:	and	w8, w8, #0x1
   1d528:	cbz	w8, 1d530 <scols_init_debug@@SMARTCOLS_2.25+0x4460>
   1d52c:	b	1d564 <scols_init_debug@@SMARTCOLS_2.25+0x4494>
   1d530:	b	1d738 <scols_init_debug@@SMARTCOLS_2.25+0x4668>
   1d534:	ldur	x8, [x29, #-72]
   1d538:	stur	x8, [x29, #-88]
   1d53c:	ldur	x0, [x29, #-80]
   1d540:	ldur	x8, [x29, #-32]
   1d544:	ldr	x1, [x8]
   1d548:	bl	1d258 <scols_init_debug@@SMARTCOLS_2.25+0x4188>
   1d54c:	stur	x0, [x29, #-96]
   1d550:	ldur	x0, [x29, #-72]
   1d554:	ldur	x1, [x29, #-80]
   1d558:	ldur	x2, [x29, #-64]
   1d55c:	bl	8020 <wcstombs@plt>
   1d560:	stur	x0, [x29, #-104]
   1d564:	ldur	x8, [x29, #-96]
   1d568:	ldur	x9, [x29, #-32]
   1d56c:	ldr	x9, [x9]
   1d570:	cmp	x8, x9
   1d574:	b.ls	1d58c <scols_init_debug@@SMARTCOLS_2.25+0x44bc>  // b.plast
   1d578:	ldur	x8, [x29, #-32]
   1d57c:	ldr	x8, [x8]
   1d580:	stur	x8, [x29, #-96]
   1d584:	ldur	x8, [x29, #-96]
   1d588:	stur	x8, [x29, #-104]
   1d58c:	ldur	x8, [x29, #-32]
   1d590:	ldr	x8, [x8]
   1d594:	ldur	x9, [x29, #-96]
   1d598:	cmp	x8, x9
   1d59c:	b.ls	1d5b4 <scols_init_debug@@SMARTCOLS_2.25+0x44e4>  // b.plast
   1d5a0:	ldur	x8, [x29, #-32]
   1d5a4:	ldr	x8, [x8]
   1d5a8:	ldur	x9, [x29, #-96]
   1d5ac:	subs	x8, x8, x9
   1d5b0:	stur	x8, [x29, #-112]
   1d5b4:	ldur	x8, [x29, #-96]
   1d5b8:	ldur	x9, [x29, #-32]
   1d5bc:	str	x8, [x9]
   1d5c0:	ldur	x8, [x29, #-104]
   1d5c4:	ldur	x9, [x29, #-112]
   1d5c8:	mov	x10, #0x1                   	// #1
   1d5cc:	mul	x9, x9, x10
   1d5d0:	add	x8, x8, x9
   1d5d4:	stur	x8, [x29, #-56]
   1d5d8:	ldur	x8, [x29, #-24]
   1d5dc:	cbz	x8, 1d738 <scols_init_debug@@SMARTCOLS_2.25+0x4668>
   1d5e0:	ldur	x8, [x29, #-16]
   1d5e4:	ldur	x9, [x29, #-24]
   1d5e8:	add	x8, x8, x9
   1d5ec:	mov	x9, #0xffffffffffffffff    	// #-1
   1d5f0:	add	x8, x8, x9
   1d5f4:	str	x8, [sp, #96]
   1d5f8:	ldur	w10, [x29, #-36]
   1d5fc:	str	w10, [sp, #40]
   1d600:	cbz	w10, 1d664 <scols_init_debug@@SMARTCOLS_2.25+0x4594>
   1d604:	b	1d608 <scols_init_debug@@SMARTCOLS_2.25+0x4538>
   1d608:	ldr	w8, [sp, #40]
   1d60c:	cmp	w8, #0x1
   1d610:	b.eq	1d674 <scols_init_debug@@SMARTCOLS_2.25+0x45a4>  // b.none
   1d614:	b	1d618 <scols_init_debug@@SMARTCOLS_2.25+0x4548>
   1d618:	ldr	w8, [sp, #40]
   1d61c:	cmp	w8, #0x2
   1d620:	cset	w9, eq  // eq = none
   1d624:	eor	w9, w9, #0x1
   1d628:	tbnz	w9, #0, 1d684 <scols_init_debug@@SMARTCOLS_2.25+0x45b4>
   1d62c:	b	1d630 <scols_init_debug@@SMARTCOLS_2.25+0x4560>
   1d630:	ldur	x8, [x29, #-112]
   1d634:	mov	x9, #0x2                   	// #2
   1d638:	udiv	x8, x8, x9
   1d63c:	ldur	x10, [x29, #-112]
   1d640:	udiv	x11, x10, x9
   1d644:	mul	x11, x11, x9
   1d648:	subs	x10, x10, x11
   1d64c:	add	x8, x8, x10
   1d650:	str	x8, [sp, #88]
   1d654:	ldur	x8, [x29, #-112]
   1d658:	udiv	x8, x8, x9
   1d65c:	str	x8, [sp, #80]
   1d660:	b	1d688 <scols_init_debug@@SMARTCOLS_2.25+0x45b8>
   1d664:	str	xzr, [sp, #88]
   1d668:	ldur	x8, [x29, #-112]
   1d66c:	str	x8, [sp, #80]
   1d670:	b	1d688 <scols_init_debug@@SMARTCOLS_2.25+0x45b8>
   1d674:	ldur	x8, [x29, #-112]
   1d678:	str	x8, [sp, #88]
   1d67c:	str	xzr, [sp, #80]
   1d680:	b	1d688 <scols_init_debug@@SMARTCOLS_2.25+0x45b8>
   1d684:	bl	7c60 <abort@plt>
   1d688:	ldur	x0, [x29, #-16]
   1d68c:	ldr	x1, [sp, #96]
   1d690:	ldr	x2, [sp, #88]
   1d694:	ldur	w3, [x29, #-44]
   1d698:	bl	1d8a8 <scols_init_debug@@SMARTCOLS_2.25+0x47d8>
   1d69c:	stur	x0, [x29, #-16]
   1d6a0:	ldr	x8, [sp, #96]
   1d6a4:	ldur	x9, [x29, #-16]
   1d6a8:	subs	x8, x8, x9
   1d6ac:	str	x8, [sp, #120]
   1d6b0:	ldur	x8, [x29, #-16]
   1d6b4:	ldur	x1, [x29, #-88]
   1d6b8:	ldur	x9, [x29, #-104]
   1d6bc:	str	x9, [sp, #72]
   1d6c0:	ldr	x9, [sp, #120]
   1d6c4:	str	x9, [sp, #64]
   1d6c8:	ldr	x9, [sp, #72]
   1d6cc:	ldr	x10, [sp, #64]
   1d6d0:	cmp	x9, x10
   1d6d4:	str	x8, [sp, #32]
   1d6d8:	str	x1, [sp, #24]
   1d6dc:	b.cs	1d6ec <scols_init_debug@@SMARTCOLS_2.25+0x461c>  // b.hs, b.nlast
   1d6e0:	ldr	x8, [sp, #72]
   1d6e4:	str	x8, [sp, #16]
   1d6e8:	b	1d6f4 <scols_init_debug@@SMARTCOLS_2.25+0x4624>
   1d6ec:	ldr	x8, [sp, #64]
   1d6f0:	str	x8, [sp, #16]
   1d6f4:	ldr	x8, [sp, #16]
   1d6f8:	str	x8, [sp, #56]
   1d6fc:	ldr	x8, [sp, #56]
   1d700:	ldr	x0, [sp, #32]
   1d704:	ldr	x1, [sp, #24]
   1d708:	mov	x2, x8
   1d70c:	str	x8, [sp, #8]
   1d710:	bl	7430 <memcpy@plt>
   1d714:	ldr	x8, [sp, #32]
   1d718:	ldr	x9, [sp, #8]
   1d71c:	add	x10, x8, x9
   1d720:	stur	x10, [x29, #-16]
   1d724:	ldur	x0, [x29, #-16]
   1d728:	ldr	x1, [sp, #96]
   1d72c:	ldr	x2, [sp, #80]
   1d730:	ldur	w3, [x29, #-44]
   1d734:	bl	1d8a8 <scols_init_debug@@SMARTCOLS_2.25+0x47d8>
   1d738:	ldur	x0, [x29, #-80]
   1d73c:	bl	7dd0 <free@plt>
   1d740:	ldur	x0, [x29, #-72]
   1d744:	bl	7dd0 <free@plt>
   1d748:	ldur	x0, [x29, #-56]
   1d74c:	ldp	x29, x30, [sp, #240]
   1d750:	add	sp, sp, #0x100
   1d754:	ret
   1d758:	sub	sp, sp, #0x30
   1d75c:	stp	x29, x30, [sp, #32]
   1d760:	add	x29, sp, #0x20
   1d764:	mov	w8, #0x0                   	// #0
   1d768:	stur	x0, [x29, #-8]
   1d76c:	sturb	w8, [x29, #-9]
   1d770:	ldur	x9, [x29, #-8]
   1d774:	str	x9, [sp, #8]
   1d778:	ldr	x8, [sp, #8]
   1d77c:	ldr	w9, [x8]
   1d780:	cbz	w9, 1d7b8 <scols_init_debug@@SMARTCOLS_2.25+0x46e8>
   1d784:	ldr	x8, [sp, #8]
   1d788:	ldr	w0, [x8]
   1d78c:	bl	81c0 <iswprint@plt>
   1d790:	cbnz	w0, 1d7a8 <scols_init_debug@@SMARTCOLS_2.25+0x46d8>
   1d794:	ldr	x8, [sp, #8]
   1d798:	mov	w9, #0xfffd                	// #65533
   1d79c:	str	w9, [x8]
   1d7a0:	mov	w9, #0x1                   	// #1
   1d7a4:	sturb	w9, [x29, #-9]
   1d7a8:	ldr	x8, [sp, #8]
   1d7ac:	add	x8, x8, #0x4
   1d7b0:	str	x8, [sp, #8]
   1d7b4:	b	1d778 <scols_init_debug@@SMARTCOLS_2.25+0x46a8>
   1d7b8:	ldurb	w8, [x29, #-9]
   1d7bc:	and	w0, w8, #0x1
   1d7c0:	ldp	x29, x30, [sp, #32]
   1d7c4:	add	sp, sp, #0x30
   1d7c8:	ret
   1d7cc:	sub	sp, sp, #0x40
   1d7d0:	stp	x29, x30, [sp, #48]
   1d7d4:	add	x29, sp, #0x30
   1d7d8:	stur	x0, [x29, #-16]
   1d7dc:	str	x1, [sp, #24]
   1d7e0:	str	wzr, [sp, #20]
   1d7e4:	ldr	x8, [sp, #24]
   1d7e8:	subs	x9, x8, #0x1
   1d7ec:	str	x9, [sp, #24]
   1d7f0:	cmp	x8, #0x0
   1d7f4:	cset	w10, ls  // ls = plast
   1d7f8:	mov	w11, #0x0                   	// #0
   1d7fc:	str	w11, [sp, #12]
   1d800:	tbnz	w10, #0, 1d818 <scols_init_debug@@SMARTCOLS_2.25+0x4748>
   1d804:	ldur	x8, [x29, #-16]
   1d808:	ldr	w9, [x8]
   1d80c:	cmp	w9, #0x0
   1d810:	cset	w9, ne  // ne = any
   1d814:	str	w9, [sp, #12]
   1d818:	ldr	w8, [sp, #12]
   1d81c:	tbnz	w8, #0, 1d824 <scols_init_debug@@SMARTCOLS_2.25+0x4754>
   1d820:	b	1d890 <scols_init_debug@@SMARTCOLS_2.25+0x47c0>
   1d824:	ldur	x8, [x29, #-16]
   1d828:	add	x9, x8, #0x4
   1d82c:	stur	x9, [x29, #-16]
   1d830:	ldr	w0, [x8]
   1d834:	bl	7930 <wcwidth@plt>
   1d838:	str	w0, [sp, #16]
   1d83c:	ldr	w10, [sp, #16]
   1d840:	mov	w11, #0xffffffff            	// #-1
   1d844:	cmp	w10, w11
   1d848:	b.ne	1d858 <scols_init_debug@@SMARTCOLS_2.25+0x4788>  // b.any
   1d84c:	mov	w8, #0xffffffff            	// #-1
   1d850:	stur	w8, [x29, #-4]
   1d854:	b	1d898 <scols_init_debug@@SMARTCOLS_2.25+0x47c8>
   1d858:	ldr	w8, [sp, #20]
   1d85c:	ldr	w9, [sp, #16]
   1d860:	mov	w10, #0x7fffffff            	// #2147483647
   1d864:	subs	w9, w10, w9
   1d868:	cmp	w8, w9
   1d86c:	b.le	1d87c <scols_init_debug@@SMARTCOLS_2.25+0x47ac>
   1d870:	mov	w8, #0xffffffff            	// #-1
   1d874:	stur	w8, [x29, #-4]
   1d878:	b	1d898 <scols_init_debug@@SMARTCOLS_2.25+0x47c8>
   1d87c:	ldr	w8, [sp, #16]
   1d880:	ldr	w9, [sp, #20]
   1d884:	add	w8, w9, w8
   1d888:	str	w8, [sp, #20]
   1d88c:	b	1d7e4 <scols_init_debug@@SMARTCOLS_2.25+0x4714>
   1d890:	ldr	w8, [sp, #20]
   1d894:	stur	w8, [x29, #-4]
   1d898:	ldur	w0, [x29, #-4]
   1d89c:	ldp	x29, x30, [sp, #48]
   1d8a0:	add	sp, sp, #0x40
   1d8a4:	ret
   1d8a8:	sub	sp, sp, #0x20
   1d8ac:	str	x0, [sp, #24]
   1d8b0:	str	x1, [sp, #16]
   1d8b4:	str	x2, [sp, #8]
   1d8b8:	str	w3, [sp, #4]
   1d8bc:	ldr	x8, [sp, #8]
   1d8c0:	mov	w9, #0x0                   	// #0
   1d8c4:	str	w9, [sp]
   1d8c8:	cbz	x8, 1d8e0 <scols_init_debug@@SMARTCOLS_2.25+0x4810>
   1d8cc:	ldr	x8, [sp, #24]
   1d8d0:	ldr	x9, [sp, #16]
   1d8d4:	cmp	x8, x9
   1d8d8:	cset	w10, cc  // cc = lo, ul, last
   1d8dc:	str	w10, [sp]
   1d8e0:	ldr	w8, [sp]
   1d8e4:	tbnz	w8, #0, 1d8ec <scols_init_debug@@SMARTCOLS_2.25+0x481c>
   1d8e8:	b	1d910 <scols_init_debug@@SMARTCOLS_2.25+0x4840>
   1d8ec:	ldr	w8, [sp, #4]
   1d8f0:	ldr	x9, [sp, #24]
   1d8f4:	add	x10, x9, #0x1
   1d8f8:	str	x10, [sp, #24]
   1d8fc:	strb	w8, [x9]
   1d900:	ldr	x8, [sp, #8]
   1d904:	subs	x8, x8, #0x1
   1d908:	str	x8, [sp, #8]
   1d90c:	b	1d8bc <scols_init_debug@@SMARTCOLS_2.25+0x47ec>
   1d910:	ldr	x8, [sp, #24]
   1d914:	mov	w9, #0x0                   	// #0
   1d918:	strb	w9, [x8]
   1d91c:	ldr	x0, [sp, #24]
   1d920:	add	sp, sp, #0x20
   1d924:	ret
   1d928:	sub	sp, sp, #0x30
   1d92c:	stp	x29, x30, [sp, #32]
   1d930:	add	x29, sp, #0x20
   1d934:	mov	x8, #0x1                   	// #1
   1d938:	mov	x9, #0x38                  	// #56
   1d93c:	stur	x0, [x29, #-8]
   1d940:	str	x1, [sp, #16]
   1d944:	str	x2, [sp, #8]
   1d948:	mov	x0, x8
   1d94c:	mov	x1, x9
   1d950:	bl	7ac0 <calloc@plt>
   1d954:	str	x0, [sp]
   1d958:	ldr	x8, [sp]
   1d95c:	cbz	x8, 1d9a4 <scols_init_debug@@SMARTCOLS_2.25+0x48d4>
   1d960:	ldur	x8, [x29, #-8]
   1d964:	ldr	x9, [sp]
   1d968:	str	x8, [x9]
   1d96c:	ldr	x8, [sp, #16]
   1d970:	ldr	x9, [sp]
   1d974:	str	x8, [x9, #8]
   1d978:	ldr	x8, [sp, #8]
   1d97c:	ldr	x9, [sp]
   1d980:	str	x8, [x9, #16]
   1d984:	ldur	x0, [x29, #-8]
   1d988:	bl	1c9e8 <scols_init_debug@@SMARTCOLS_2.25+0x3918>
   1d98c:	ldr	x8, [sp]
   1d990:	str	x0, [x8, #24]
   1d994:	ldur	x0, [x29, #-8]
   1d998:	bl	74f0 <strlen@plt>
   1d99c:	ldr	x8, [sp]
   1d9a0:	str	x0, [x8, #32]
   1d9a4:	ldr	x0, [sp]
   1d9a8:	ldp	x29, x30, [sp, #32]
   1d9ac:	add	sp, sp, #0x30
   1d9b0:	ret
   1d9b4:	sub	sp, sp, #0x30
   1d9b8:	stp	x29, x30, [sp, #32]
   1d9bc:	add	x29, sp, #0x20
   1d9c0:	stur	x0, [x29, #-8]
   1d9c4:	ldur	x8, [x29, #-8]
   1d9c8:	cbz	x8, 1d9dc <scols_init_debug@@SMARTCOLS_2.25+0x490c>
   1d9cc:	ldur	x8, [x29, #-8]
   1d9d0:	ldr	x8, [x8]
   1d9d4:	str	x8, [sp, #8]
   1d9d8:	b	1d9e4 <scols_init_debug@@SMARTCOLS_2.25+0x4914>
   1d9dc:	mov	x8, xzr
   1d9e0:	str	x8, [sp, #8]
   1d9e4:	ldr	x8, [sp, #8]
   1d9e8:	str	x8, [sp, #16]
   1d9ec:	ldur	x0, [x29, #-8]
   1d9f0:	bl	7dd0 <free@plt>
   1d9f4:	ldr	x0, [sp, #16]
   1d9f8:	ldp	x29, x30, [sp, #32]
   1d9fc:	add	sp, sp, #0x30
   1da00:	ret
   1da04:	sub	sp, sp, #0x50
   1da08:	stp	x29, x30, [sp, #64]
   1da0c:	add	x29, sp, #0x40
   1da10:	stur	x0, [x29, #-16]
   1da14:	stur	w1, [x29, #-20]
   1da18:	ldur	w8, [x29, #-20]
   1da1c:	subs	w8, w8, #0x0
   1da20:	mov	w9, w8
   1da24:	ubfx	x9, x9, #0, #32
   1da28:	cmp	x9, #0x3
   1da2c:	str	x9, [sp]
   1da30:	b.hi	1db70 <scols_init_debug@@SMARTCOLS_2.25+0x4aa0>  // b.pmore
   1da34:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   1da38:	add	x8, x8, #0xad8
   1da3c:	ldr	x11, [sp]
   1da40:	ldrsw	x10, [x8, x11, lsl #2]
   1da44:	add	x9, x8, x10
   1da48:	br	x9
   1da4c:	ldur	x8, [x29, #-16]
   1da50:	ldr	x8, [x8, #40]
   1da54:	cbnz	x8, 1da64 <scols_init_debug@@SMARTCOLS_2.25+0x4994>
   1da58:	mov	w8, #0x1                   	// #1
   1da5c:	stur	w8, [x29, #-4]
   1da60:	b	1db80 <scols_init_debug@@SMARTCOLS_2.25+0x4ab0>
   1da64:	ldur	x8, [x29, #-16]
   1da68:	ldr	x0, [x8]
   1da6c:	ldur	x8, [x29, #-16]
   1da70:	ldr	x8, [x8]
   1da74:	ldur	x9, [x29, #-16]
   1da78:	ldr	x9, [x9, #40]
   1da7c:	add	x1, x8, x9
   1da80:	add	x2, sp, #0x18
   1da84:	bl	1db90 <scols_init_debug@@SMARTCOLS_2.25+0x4ac0>
   1da88:	str	x0, [sp, #32]
   1da8c:	ldr	x8, [sp, #32]
   1da90:	cbz	x8, 1dabc <scols_init_debug@@SMARTCOLS_2.25+0x49ec>
   1da94:	ldr	x8, [sp, #32]
   1da98:	ldur	x9, [x29, #-16]
   1da9c:	ldr	x10, [x9, #40]
   1daa0:	subs	x8, x10, x8
   1daa4:	str	x8, [x9, #40]
   1daa8:	ldr	x8, [sp, #24]
   1daac:	ldur	x9, [x29, #-16]
   1dab0:	ldr	x10, [x9, #48]
   1dab4:	subs	x8, x10, x8
   1dab8:	str	x8, [x9, #48]
   1dabc:	b	1db7c <scols_init_debug@@SMARTCOLS_2.25+0x4aac>
   1dac0:	ldur	x8, [x29, #-16]
   1dac4:	ldr	x8, [x8, #48]
   1dac8:	ldur	x9, [x29, #-16]
   1dacc:	ldr	x9, [x9, #24]
   1dad0:	cmp	x8, x9
   1dad4:	b.cc	1dae4 <scols_init_debug@@SMARTCOLS_2.25+0x4a14>  // b.lo, b.ul, b.last
   1dad8:	mov	w8, #0x1                   	// #1
   1dadc:	stur	w8, [x29, #-4]
   1dae0:	b	1db80 <scols_init_debug@@SMARTCOLS_2.25+0x4ab0>
   1dae4:	ldur	x8, [x29, #-16]
   1dae8:	ldr	x8, [x8]
   1daec:	ldur	x9, [x29, #-16]
   1daf0:	ldr	x9, [x9, #40]
   1daf4:	add	x0, x8, x9
   1daf8:	add	x1, sp, #0x8
   1dafc:	bl	1dcc4 <scols_init_debug@@SMARTCOLS_2.25+0x4bf4>
   1db00:	str	x0, [sp, #16]
   1db04:	ldr	x8, [sp, #16]
   1db08:	cbz	x8, 1db34 <scols_init_debug@@SMARTCOLS_2.25+0x4a64>
   1db0c:	ldr	x8, [sp, #16]
   1db10:	ldur	x9, [x29, #-16]
   1db14:	ldr	x10, [x9, #40]
   1db18:	add	x8, x10, x8
   1db1c:	str	x8, [x9, #40]
   1db20:	ldr	x8, [sp, #8]
   1db24:	ldur	x9, [x29, #-16]
   1db28:	ldr	x10, [x9, #48]
   1db2c:	add	x8, x10, x8
   1db30:	str	x8, [x9, #48]
   1db34:	b	1db7c <scols_init_debug@@SMARTCOLS_2.25+0x4aac>
   1db38:	ldur	x8, [x29, #-16]
   1db3c:	str	xzr, [x8, #40]
   1db40:	ldur	x8, [x29, #-16]
   1db44:	str	xzr, [x8, #48]
   1db48:	b	1db7c <scols_init_debug@@SMARTCOLS_2.25+0x4aac>
   1db4c:	ldur	x8, [x29, #-16]
   1db50:	ldr	x8, [x8, #32]
   1db54:	ldur	x9, [x29, #-16]
   1db58:	str	x8, [x9, #40]
   1db5c:	ldur	x8, [x29, #-16]
   1db60:	ldr	x8, [x8, #24]
   1db64:	ldur	x9, [x29, #-16]
   1db68:	str	x8, [x9, #48]
   1db6c:	b	1db7c <scols_init_debug@@SMARTCOLS_2.25+0x4aac>
   1db70:	mov	w8, #0xffffffea            	// #-22
   1db74:	stur	w8, [x29, #-4]
   1db78:	b	1db80 <scols_init_debug@@SMARTCOLS_2.25+0x4ab0>
   1db7c:	stur	wzr, [x29, #-4]
   1db80:	ldur	w0, [x29, #-4]
   1db84:	ldp	x29, x30, [sp, #64]
   1db88:	add	sp, sp, #0x50
   1db8c:	ret
   1db90:	sub	sp, sp, #0x60
   1db94:	stp	x29, x30, [sp, #80]
   1db98:	add	x29, sp, #0x50
   1db9c:	stur	x0, [x29, #-16]
   1dba0:	stur	x1, [x29, #-24]
   1dba4:	stur	x2, [x29, #-32]
   1dba8:	stur	wzr, [x29, #-36]
   1dbac:	str	xzr, [sp, #16]
   1dbb0:	ldur	x8, [x29, #-16]
   1dbb4:	cbz	x8, 1dbdc <scols_init_debug@@SMARTCOLS_2.25+0x4b0c>
   1dbb8:	ldur	x8, [x29, #-24]
   1dbbc:	cbz	x8, 1dbdc <scols_init_debug@@SMARTCOLS_2.25+0x4b0c>
   1dbc0:	ldur	x8, [x29, #-16]
   1dbc4:	ldur	x9, [x29, #-24]
   1dbc8:	cmp	x8, x9
   1dbcc:	b.eq	1dbdc <scols_init_debug@@SMARTCOLS_2.25+0x4b0c>  // b.none
   1dbd0:	ldur	x8, [x29, #-16]
   1dbd4:	ldrb	w9, [x8]
   1dbd8:	cbnz	w9, 1dbe4 <scols_init_debug@@SMARTCOLS_2.25+0x4b14>
   1dbdc:	stur	xzr, [x29, #-8]
   1dbe0:	b	1dcb4 <scols_init_debug@@SMARTCOLS_2.25+0x4be4>
   1dbe4:	ldur	x8, [x29, #-16]
   1dbe8:	str	x8, [sp, #32]
   1dbec:	str	x8, [sp, #24]
   1dbf0:	ldr	x8, [sp, #32]
   1dbf4:	ldur	x9, [x29, #-24]
   1dbf8:	cmp	x8, x9
   1dbfc:	b.cs	1dc7c <scols_init_debug@@SMARTCOLS_2.25+0x4bac>  // b.hs, b.nlast
   1dc00:	ldr	x1, [sp, #32]
   1dc04:	str	x1, [sp, #8]
   1dc08:	bl	7df0 <__ctype_get_mb_cur_max@plt>
   1dc0c:	sub	x8, x29, #0x24
   1dc10:	str	x0, [sp]
   1dc14:	mov	x0, x8
   1dc18:	ldr	x1, [sp, #8]
   1dc1c:	ldr	x2, [sp]
   1dc20:	mov	x8, xzr
   1dc24:	mov	x3, x8
   1dc28:	bl	7420 <mbrtowc@plt>
   1dc2c:	str	x0, [sp, #16]
   1dc30:	ldr	x8, [sp, #32]
   1dc34:	str	x8, [sp, #24]
   1dc38:	ldr	x8, [sp, #16]
   1dc3c:	mov	x9, #0xffffffffffffffff    	// #-1
   1dc40:	cmp	x8, x9
   1dc44:	b.eq	1dc58 <scols_init_debug@@SMARTCOLS_2.25+0x4b88>  // b.none
   1dc48:	ldr	x8, [sp, #16]
   1dc4c:	mov	x9, #0xfffffffffffffffe    	// #-2
   1dc50:	cmp	x8, x9
   1dc54:	b.ne	1dc68 <scols_init_debug@@SMARTCOLS_2.25+0x4b98>  // b.any
   1dc58:	ldr	x8, [sp, #32]
   1dc5c:	add	x8, x8, #0x1
   1dc60:	str	x8, [sp, #32]
   1dc64:	b	1dc78 <scols_init_debug@@SMARTCOLS_2.25+0x4ba8>
   1dc68:	ldr	x8, [sp, #16]
   1dc6c:	ldr	x9, [sp, #32]
   1dc70:	add	x8, x9, x8
   1dc74:	str	x8, [sp, #32]
   1dc78:	b	1dbf0 <scols_init_debug@@SMARTCOLS_2.25+0x4b20>
   1dc7c:	ldr	x8, [sp, #24]
   1dc80:	ldur	x9, [x29, #-24]
   1dc84:	cmp	x8, x9
   1dc88:	b.ne	1dc94 <scols_init_debug@@SMARTCOLS_2.25+0x4bc4>  // b.any
   1dc8c:	stur	xzr, [x29, #-8]
   1dc90:	b	1dcb4 <scols_init_debug@@SMARTCOLS_2.25+0x4be4>
   1dc94:	ldur	w0, [x29, #-36]
   1dc98:	bl	7930 <wcwidth@plt>
   1dc9c:	mov	w1, w0
   1dca0:	sxtw	x8, w1
   1dca4:	ldur	x9, [x29, #-32]
   1dca8:	str	x8, [x9]
   1dcac:	ldr	x8, [sp, #16]
   1dcb0:	stur	x8, [x29, #-8]
   1dcb4:	ldur	x0, [x29, #-8]
   1dcb8:	ldp	x29, x30, [sp, #80]
   1dcbc:	add	sp, sp, #0x60
   1dcc0:	ret
   1dcc4:	sub	sp, sp, #0x50
   1dcc8:	stp	x29, x30, [sp, #64]
   1dccc:	add	x29, sp, #0x40
   1dcd0:	stur	x0, [x29, #-16]
   1dcd4:	stur	x1, [x29, #-24]
   1dcd8:	str	xzr, [sp, #24]
   1dcdc:	ldur	x8, [x29, #-16]
   1dce0:	cbz	x8, 1dcf0 <scols_init_debug@@SMARTCOLS_2.25+0x4c20>
   1dce4:	ldur	x8, [x29, #-16]
   1dce8:	ldrb	w9, [x8]
   1dcec:	cbnz	w9, 1dcf8 <scols_init_debug@@SMARTCOLS_2.25+0x4c28>
   1dcf0:	stur	xzr, [x29, #-8]
   1dcf4:	b	1dd48 <scols_init_debug@@SMARTCOLS_2.25+0x4c78>
   1dcf8:	ldur	x1, [x29, #-16]
   1dcfc:	str	x1, [sp, #16]
   1dd00:	bl	7df0 <__ctype_get_mb_cur_max@plt>
   1dd04:	sub	x8, x29, #0x1c
   1dd08:	str	x0, [sp, #8]
   1dd0c:	mov	x0, x8
   1dd10:	ldr	x1, [sp, #16]
   1dd14:	ldr	x2, [sp, #8]
   1dd18:	mov	x8, xzr
   1dd1c:	mov	x3, x8
   1dd20:	bl	7420 <mbrtowc@plt>
   1dd24:	str	x0, [sp, #24]
   1dd28:	ldur	w0, [x29, #-28]
   1dd2c:	bl	7930 <wcwidth@plt>
   1dd30:	mov	w1, w0
   1dd34:	sxtw	x8, w1
   1dd38:	ldur	x9, [x29, #-24]
   1dd3c:	str	x8, [x9]
   1dd40:	ldr	x8, [sp, #24]
   1dd44:	stur	x8, [x29, #-8]
   1dd48:	ldur	x0, [x29, #-8]
   1dd4c:	ldp	x29, x30, [sp, #64]
   1dd50:	add	sp, sp, #0x50
   1dd54:	ret
   1dd58:	sub	sp, sp, #0x20
   1dd5c:	stp	x29, x30, [sp, #16]
   1dd60:	add	x29, sp, #0x10
   1dd64:	str	x0, [sp]
   1dd68:	ldr	x8, [sp]
   1dd6c:	ldr	x8, [x8, #40]
   1dd70:	ldr	x9, [sp]
   1dd74:	ldr	x9, [x9, #32]
   1dd78:	cmp	x8, x9
   1dd7c:	b.cc	1dda4 <scols_init_debug@@SMARTCOLS_2.25+0x4cd4>  // b.lo, b.ul, b.last
   1dd80:	ldr	x0, [sp]
   1dd84:	mov	w8, wzr
   1dd88:	mov	w1, w8
   1dd8c:	bl	1da04 <scols_init_debug@@SMARTCOLS_2.25+0x4934>
   1dd90:	cmp	w0, #0x1
   1dd94:	b.ne	1dda4 <scols_init_debug@@SMARTCOLS_2.25+0x4cd4>  // b.any
   1dd98:	mov	w8, #0x1                   	// #1
   1dd9c:	stur	w8, [x29, #-4]
   1dda0:	b	1ddb0 <scols_init_debug@@SMARTCOLS_2.25+0x4ce0>
   1dda4:	ldr	x0, [sp]
   1dda8:	bl	1ddc0 <scols_init_debug@@SMARTCOLS_2.25+0x4cf0>
   1ddac:	stur	w0, [x29, #-4]
   1ddb0:	ldur	w0, [x29, #-4]
   1ddb4:	ldp	x29, x30, [sp, #16]
   1ddb8:	add	sp, sp, #0x20
   1ddbc:	ret
   1ddc0:	sub	sp, sp, #0x30
   1ddc4:	stp	x29, x30, [sp, #32]
   1ddc8:	add	x29, sp, #0x20
   1ddcc:	str	x0, [sp, #16]
   1ddd0:	ldr	x8, [sp, #16]
   1ddd4:	ldr	x8, [x8, #24]
   1ddd8:	cbz	x8, 1ddf4 <scols_init_debug@@SMARTCOLS_2.25+0x4d24>
   1dddc:	ldr	x8, [sp, #16]
   1dde0:	ldr	x8, [x8, #40]
   1dde4:	ldr	x9, [sp, #16]
   1dde8:	ldr	x9, [x9, #32]
   1ddec:	cmp	x8, x9
   1ddf0:	b.cc	1de00 <scols_init_debug@@SMARTCOLS_2.25+0x4d30>  // b.lo, b.ul, b.last
   1ddf4:	mov	w8, #0x1                   	// #1
   1ddf8:	stur	w8, [x29, #-4]
   1ddfc:	b	1de68 <scols_init_debug@@SMARTCOLS_2.25+0x4d98>
   1de00:	ldr	x8, [sp, #16]
   1de04:	ldr	x8, [x8]
   1de08:	ldr	x9, [sp, #16]
   1de0c:	ldr	x9, [x9, #40]
   1de10:	add	x0, x8, x9
   1de14:	mov	x1, sp
   1de18:	bl	1e0e8 <scols_init_debug@@SMARTCOLS_2.25+0x5018>
   1de1c:	str	x0, [sp, #8]
   1de20:	ldr	x8, [sp, #8]
   1de24:	mov	x9, #0xffffffffffffffff    	// #-1
   1de28:	cmp	x8, x9
   1de2c:	b.ne	1de3c <scols_init_debug@@SMARTCOLS_2.25+0x4d6c>  // b.any
   1de30:	mov	w8, #0x1                   	// #1
   1de34:	stur	w8, [x29, #-4]
   1de38:	b	1de68 <scols_init_debug@@SMARTCOLS_2.25+0x4d98>
   1de3c:	ldr	x8, [sp, #8]
   1de40:	ldr	x9, [sp, #16]
   1de44:	ldr	x10, [x9, #32]
   1de48:	subs	x8, x10, x8
   1de4c:	str	x8, [x9, #32]
   1de50:	ldr	x8, [sp, #16]
   1de54:	ldr	x0, [x8]
   1de58:	bl	1c9e8 <scols_init_debug@@SMARTCOLS_2.25+0x3918>
   1de5c:	ldr	x8, [sp, #16]
   1de60:	str	x0, [x8, #24]
   1de64:	stur	wzr, [x29, #-4]
   1de68:	ldur	w0, [x29, #-4]
   1de6c:	ldp	x29, x30, [sp, #32]
   1de70:	add	sp, sp, #0x30
   1de74:	ret
   1de78:	sub	sp, sp, #0x20
   1de7c:	stp	x29, x30, [sp, #16]
   1de80:	add	x29, sp, #0x10
   1de84:	mov	w8, wzr
   1de88:	str	x0, [sp]
   1de8c:	ldr	x0, [sp]
   1de90:	mov	w1, w8
   1de94:	bl	1da04 <scols_init_debug@@SMARTCOLS_2.25+0x4934>
   1de98:	cbnz	w0, 1deac <scols_init_debug@@SMARTCOLS_2.25+0x4ddc>
   1de9c:	ldr	x0, [sp]
   1dea0:	bl	1ddc0 <scols_init_debug@@SMARTCOLS_2.25+0x4cf0>
   1dea4:	stur	w0, [x29, #-4]
   1dea8:	b	1deb4 <scols_init_debug@@SMARTCOLS_2.25+0x4de4>
   1deac:	mov	w8, #0x1                   	// #1
   1deb0:	stur	w8, [x29, #-4]
   1deb4:	ldur	w0, [x29, #-4]
   1deb8:	ldp	x29, x30, [sp, #16]
   1debc:	add	sp, sp, #0x20
   1dec0:	ret
   1dec4:	sub	sp, sp, #0x40
   1dec8:	stp	x29, x30, [sp, #48]
   1decc:	add	x29, sp, #0x30
   1ded0:	stur	x0, [x29, #-16]
   1ded4:	stur	w1, [x29, #-20]
   1ded8:	ldur	x8, [x29, #-16]
   1dedc:	ldr	x8, [x8, #32]
   1dee0:	str	x8, [sp]
   1dee4:	bl	7df0 <__ctype_get_mb_cur_max@plt>
   1dee8:	ldr	x8, [sp]
   1deec:	add	x9, x8, x0
   1def0:	ldur	x10, [x29, #-16]
   1def4:	ldr	x10, [x10, #8]
   1def8:	cmp	x9, x10
   1defc:	b.ls	1df0c <scols_init_debug@@SMARTCOLS_2.25+0x4e3c>  // b.plast
   1df00:	mov	w8, #0x1                   	// #1
   1df04:	stur	w8, [x29, #-4]
   1df08:	b	1dfa0 <scols_init_debug@@SMARTCOLS_2.25+0x4ed0>
   1df0c:	ldur	x8, [x29, #-16]
   1df10:	ldr	x8, [x8]
   1df14:	ldur	x9, [x29, #-16]
   1df18:	ldr	x9, [x9, #40]
   1df1c:	add	x0, x8, x9
   1df20:	ldur	w1, [x29, #-20]
   1df24:	add	x2, sp, #0x8
   1df28:	bl	1dfb0 <scols_init_debug@@SMARTCOLS_2.25+0x4ee0>
   1df2c:	str	x0, [sp, #16]
   1df30:	ldr	x8, [sp, #16]
   1df34:	mov	x9, #0xffffffffffffffff    	// #-1
   1df38:	cmp	x8, x9
   1df3c:	b.ne	1df4c <scols_init_debug@@SMARTCOLS_2.25+0x4e7c>  // b.any
   1df40:	mov	w8, #0x1                   	// #1
   1df44:	stur	w8, [x29, #-4]
   1df48:	b	1dfa0 <scols_init_debug@@SMARTCOLS_2.25+0x4ed0>
   1df4c:	ldr	x8, [sp, #16]
   1df50:	ldur	x9, [x29, #-16]
   1df54:	ldr	x10, [x9, #40]
   1df58:	add	x8, x10, x8
   1df5c:	str	x8, [x9, #40]
   1df60:	ldr	x8, [sp, #8]
   1df64:	ldur	x9, [x29, #-16]
   1df68:	ldr	x10, [x9, #48]
   1df6c:	add	x8, x10, x8
   1df70:	str	x8, [x9, #48]
   1df74:	ldr	x8, [sp, #16]
   1df78:	ldur	x9, [x29, #-16]
   1df7c:	ldr	x10, [x9, #32]
   1df80:	add	x8, x10, x8
   1df84:	str	x8, [x9, #32]
   1df88:	ldur	x8, [x29, #-16]
   1df8c:	ldr	x0, [x8]
   1df90:	bl	1c9e8 <scols_init_debug@@SMARTCOLS_2.25+0x3918>
   1df94:	ldur	x8, [x29, #-16]
   1df98:	str	x0, [x8, #24]
   1df9c:	stur	wzr, [x29, #-4]
   1dfa0:	ldur	w0, [x29, #-4]
   1dfa4:	ldp	x29, x30, [sp, #48]
   1dfa8:	add	sp, sp, #0x40
   1dfac:	ret
   1dfb0:	stp	x29, x30, [sp, #-16]!
   1dfb4:	mov	x29, sp
   1dfb8:	sub	sp, sp, #0x70
   1dfbc:	mov	x8, #0x1                   	// #1
   1dfc0:	mov	x9, #0xffffffffffffffff    	// #-1
   1dfc4:	stur	x0, [x29, #-16]
   1dfc8:	stur	w1, [x29, #-20]
   1dfcc:	stur	x2, [x29, #-32]
   1dfd0:	stur	x8, [x29, #-40]
   1dfd4:	ldur	w10, [x29, #-20]
   1dfd8:	stur	w10, [x29, #-60]
   1dfdc:	stur	x8, [x29, #-96]
   1dfe0:	stur	x9, [x29, #-104]
   1dfe4:	bl	7df0 <__ctype_get_mb_cur_max@plt>
   1dfe8:	mov	x8, sp
   1dfec:	stur	x8, [x29, #-72]
   1dff0:	ldur	x8, [x29, #-96]
   1dff4:	mul	x9, x0, x8
   1dff8:	add	x9, x9, #0xf
   1dffc:	and	x9, x9, #0xfffffffffffffff0
   1e000:	mov	x11, sp
   1e004:	subs	x9, x11, x9
   1e008:	mov	sp, x9
   1e00c:	stur	x0, [x29, #-80]
   1e010:	ldur	w1, [x29, #-60]
   1e014:	mov	x0, x9
   1e018:	stur	x9, [x29, #-112]
   1e01c:	bl	7d90 <wctomb@plt>
   1e020:	mov	w2, w0
   1e024:	sxtw	x8, w2
   1e028:	stur	x8, [x29, #-40]
   1e02c:	ldur	x8, [x29, #-40]
   1e030:	ldur	x9, [x29, #-104]
   1e034:	cmp	x8, x9
   1e038:	b.ne	1e050 <scols_init_debug@@SMARTCOLS_2.25+0x4f80>  // b.any
   1e03c:	ldur	x8, [x29, #-40]
   1e040:	stur	x8, [x29, #-8]
   1e044:	mov	w9, #0x1                   	// #1
   1e048:	stur	w9, [x29, #-84]
   1e04c:	b	1e0d0 <scols_init_debug@@SMARTCOLS_2.25+0x5000>
   1e050:	ldur	w0, [x29, #-60]
   1e054:	bl	7930 <wcwidth@plt>
   1e058:	mov	w1, w0
   1e05c:	sxtw	x8, w1
   1e060:	ldur	x9, [x29, #-32]
   1e064:	str	x8, [x9]
   1e068:	ldur	x8, [x29, #-112]
   1e06c:	stur	x8, [x29, #-56]
   1e070:	ldur	x0, [x29, #-16]
   1e074:	bl	74f0 <strlen@plt>
   1e078:	stur	x0, [x29, #-48]
   1e07c:	ldur	x8, [x29, #-16]
   1e080:	ldur	x9, [x29, #-40]
   1e084:	add	x0, x8, x9
   1e088:	ldur	x1, [x29, #-16]
   1e08c:	ldur	x2, [x29, #-48]
   1e090:	bl	7450 <memmove@plt>
   1e094:	ldur	x0, [x29, #-16]
   1e098:	ldur	x1, [x29, #-56]
   1e09c:	ldur	x2, [x29, #-40]
   1e0a0:	bl	7430 <memcpy@plt>
   1e0a4:	ldur	x8, [x29, #-16]
   1e0a8:	ldur	x9, [x29, #-48]
   1e0ac:	ldur	x10, [x29, #-40]
   1e0b0:	add	x9, x9, x10
   1e0b4:	add	x8, x8, x9
   1e0b8:	mov	w11, #0x0                   	// #0
   1e0bc:	strb	w11, [x8]
   1e0c0:	ldur	x8, [x29, #-40]
   1e0c4:	stur	x8, [x29, #-8]
   1e0c8:	mov	w11, #0x1                   	// #1
   1e0cc:	stur	w11, [x29, #-84]
   1e0d0:	ldur	x8, [x29, #-72]
   1e0d4:	mov	sp, x8
   1e0d8:	ldur	x0, [x29, #-8]
   1e0dc:	mov	sp, x29
   1e0e0:	ldp	x29, x30, [sp], #16
   1e0e4:	ret
   1e0e8:	sub	sp, sp, #0x40
   1e0ec:	stp	x29, x30, [sp, #48]
   1e0f0:	add	x29, sp, #0x30
   1e0f4:	mov	w8, #0x0                   	// #0
   1e0f8:	stur	x0, [x29, #-8]
   1e0fc:	stur	x1, [x29, #-16]
   1e100:	ldur	x0, [x29, #-8]
   1e104:	ldur	x1, [x29, #-16]
   1e108:	str	w8, [sp, #4]
   1e10c:	bl	1dcc4 <scols_init_debug@@SMARTCOLS_2.25+0x4bf4>
   1e110:	str	x0, [sp, #8]
   1e114:	ldur	x0, [x29, #-8]
   1e118:	bl	74f0 <strlen@plt>
   1e11c:	str	x0, [sp, #24]
   1e120:	ldr	x9, [sp, #24]
   1e124:	ldr	x10, [sp, #8]
   1e128:	subs	x9, x9, x10
   1e12c:	str	x9, [sp, #16]
   1e130:	ldur	x0, [x29, #-8]
   1e134:	ldur	x9, [x29, #-8]
   1e138:	ldr	x10, [sp, #8]
   1e13c:	add	x1, x9, x10
   1e140:	ldr	x2, [sp, #16]
   1e144:	bl	7450 <memmove@plt>
   1e148:	ldur	x9, [x29, #-8]
   1e14c:	ldr	x10, [sp, #24]
   1e150:	ldr	x11, [sp, #8]
   1e154:	subs	x10, x10, x11
   1e158:	add	x9, x9, x10
   1e15c:	ldr	w8, [sp, #4]
   1e160:	strb	w8, [x9]
   1e164:	ldr	x0, [sp, #8]
   1e168:	ldp	x29, x30, [sp, #48]
   1e16c:	add	sp, sp, #0x40
   1e170:	ret
   1e174:	sub	sp, sp, #0x10
   1e178:	mov	w8, #0x2301                	// #8961
   1e17c:	movk	w8, #0x6745, lsl #16
   1e180:	mov	w9, #0xab89                	// #43913
   1e184:	movk	w9, #0xefcd, lsl #16
   1e188:	mov	w10, #0xdcfe                	// #56574
   1e18c:	movk	w10, #0x98ba, lsl #16
   1e190:	mov	w11, #0x5476                	// #21622
   1e194:	movk	w11, #0x1032, lsl #16
   1e198:	str	x0, [sp, #8]
   1e19c:	ldr	x12, [sp, #8]
   1e1a0:	str	w8, [x12]
   1e1a4:	ldr	x12, [sp, #8]
   1e1a8:	str	w9, [x12, #4]
   1e1ac:	ldr	x12, [sp, #8]
   1e1b0:	str	w10, [x12, #8]
   1e1b4:	ldr	x12, [sp, #8]
   1e1b8:	str	w11, [x12, #12]
   1e1bc:	ldr	x12, [sp, #8]
   1e1c0:	str	wzr, [x12, #16]
   1e1c4:	ldr	x12, [sp, #8]
   1e1c8:	str	wzr, [x12, #20]
   1e1cc:	add	sp, sp, #0x10
   1e1d0:	ret
   1e1d4:	sub	sp, sp, #0x30
   1e1d8:	stp	x29, x30, [sp, #32]
   1e1dc:	add	x29, sp, #0x20
   1e1e0:	stur	x0, [x29, #-8]
   1e1e4:	str	x1, [sp, #16]
   1e1e8:	str	w2, [sp, #12]
   1e1ec:	ldur	x8, [x29, #-8]
   1e1f0:	ldr	w9, [x8, #16]
   1e1f4:	str	w9, [sp, #8]
   1e1f8:	ldr	w9, [sp, #8]
   1e1fc:	ldr	w10, [sp, #12]
   1e200:	add	w9, w9, w10, lsl #3
   1e204:	ldur	x8, [x29, #-8]
   1e208:	str	w9, [x8, #16]
   1e20c:	ldr	w10, [sp, #8]
   1e210:	cmp	w9, w10
   1e214:	b.cs	1e228 <scols_init_debug@@SMARTCOLS_2.25+0x5158>  // b.hs, b.nlast
   1e218:	ldur	x8, [x29, #-8]
   1e21c:	ldr	w9, [x8, #20]
   1e220:	add	w9, w9, #0x1
   1e224:	str	w9, [x8, #20]
   1e228:	ldr	w8, [sp, #12]
   1e22c:	ldur	x9, [x29, #-8]
   1e230:	ldr	w10, [x9, #20]
   1e234:	add	w8, w10, w8, lsr #29
   1e238:	str	w8, [x9, #20]
   1e23c:	ldr	w8, [sp, #8]
   1e240:	lsr	w8, w8, #3
   1e244:	and	w8, w8, #0x3f
   1e248:	str	w8, [sp, #8]
   1e24c:	ldr	w8, [sp, #8]
   1e250:	cbz	w8, 1e2ec <scols_init_debug@@SMARTCOLS_2.25+0x521c>
   1e254:	ldur	x8, [x29, #-8]
   1e258:	add	x8, x8, #0x18
   1e25c:	ldr	w9, [sp, #8]
   1e260:	mov	w10, w9
   1e264:	add	x8, x8, x10
   1e268:	str	x8, [sp]
   1e26c:	ldr	w9, [sp, #8]
   1e270:	mov	w11, #0x40                  	// #64
   1e274:	subs	w9, w11, w9
   1e278:	str	w9, [sp, #8]
   1e27c:	ldr	w9, [sp, #12]
   1e280:	ldr	w11, [sp, #8]
   1e284:	cmp	w9, w11
   1e288:	b.cs	1e2a4 <scols_init_debug@@SMARTCOLS_2.25+0x51d4>  // b.hs, b.nlast
   1e28c:	ldr	x0, [sp]
   1e290:	ldr	x1, [sp, #16]
   1e294:	ldr	w8, [sp, #12]
   1e298:	mov	w2, w8
   1e29c:	bl	7430 <memcpy@plt>
   1e2a0:	b	1e350 <scols_init_debug@@SMARTCOLS_2.25+0x5280>
   1e2a4:	ldr	x0, [sp]
   1e2a8:	ldr	x1, [sp, #16]
   1e2ac:	ldr	w8, [sp, #8]
   1e2b0:	mov	w2, w8
   1e2b4:	bl	7430 <memcpy@plt>
   1e2b8:	ldur	x0, [x29, #-8]
   1e2bc:	ldur	x9, [x29, #-8]
   1e2c0:	add	x1, x9, #0x18
   1e2c4:	bl	1e35c <scols_init_debug@@SMARTCOLS_2.25+0x528c>
   1e2c8:	ldr	w8, [sp, #8]
   1e2cc:	mov	w9, w8
   1e2d0:	ldr	x10, [sp, #16]
   1e2d4:	add	x9, x10, x9
   1e2d8:	str	x9, [sp, #16]
   1e2dc:	ldr	w8, [sp, #8]
   1e2e0:	ldr	w11, [sp, #12]
   1e2e4:	subs	w8, w11, w8
   1e2e8:	str	w8, [sp, #12]
   1e2ec:	ldr	w8, [sp, #12]
   1e2f0:	cmp	w8, #0x40
   1e2f4:	b.cc	1e338 <scols_init_debug@@SMARTCOLS_2.25+0x5268>  // b.lo, b.ul, b.last
   1e2f8:	ldur	x8, [x29, #-8]
   1e2fc:	add	x0, x8, #0x18
   1e300:	ldr	x1, [sp, #16]
   1e304:	mov	x2, #0x40                  	// #64
   1e308:	bl	7430 <memcpy@plt>
   1e30c:	ldur	x0, [x29, #-8]
   1e310:	ldur	x8, [x29, #-8]
   1e314:	add	x1, x8, #0x18
   1e318:	bl	1e35c <scols_init_debug@@SMARTCOLS_2.25+0x528c>
   1e31c:	ldr	x8, [sp, #16]
   1e320:	add	x8, x8, #0x40
   1e324:	str	x8, [sp, #16]
   1e328:	ldr	w9, [sp, #12]
   1e32c:	subs	w9, w9, #0x40
   1e330:	str	w9, [sp, #12]
   1e334:	b	1e2ec <scols_init_debug@@SMARTCOLS_2.25+0x521c>
   1e338:	ldur	x8, [x29, #-8]
   1e33c:	add	x0, x8, #0x18
   1e340:	ldr	x1, [sp, #16]
   1e344:	ldr	w9, [sp, #12]
   1e348:	mov	w2, w9
   1e34c:	bl	7430 <memcpy@plt>
   1e350:	ldp	x29, x30, [sp, #32]
   1e354:	add	sp, sp, #0x30
   1e358:	ret
   1e35c:	sub	sp, sp, #0x190
   1e360:	stp	x29, x30, [sp, #304]
   1e364:	stp	x28, x27, [sp, #320]
   1e368:	stp	x26, x25, [sp, #336]
   1e36c:	stp	x24, x23, [sp, #352]
   1e370:	stp	x22, x21, [sp, #368]
   1e374:	stp	x20, x19, [sp, #384]
   1e378:	mov	w8, #0xa478                	// #42104
   1e37c:	movk	w8, #0xd76a, lsl #16
   1e380:	mov	w9, #0xb756                	// #46934
   1e384:	movk	w9, #0xe8c7, lsl #16
   1e388:	mov	w10, #0x70db                	// #28891
   1e38c:	movk	w10, #0x2420, lsl #16
   1e390:	mov	w11, #0xceee                	// #52974
   1e394:	movk	w11, #0xc1bd, lsl #16
   1e398:	mov	w12, #0xfaf                 	// #4015
   1e39c:	movk	w12, #0xf57c, lsl #16
   1e3a0:	mov	w13, #0xc62a                	// #50730
   1e3a4:	movk	w13, #0x4787, lsl #16
   1e3a8:	mov	w14, #0x4613                	// #17939
   1e3ac:	movk	w14, #0xa830, lsl #16
   1e3b0:	mov	w15, #0x9501                	// #38145
   1e3b4:	movk	w15, #0xfd46, lsl #16
   1e3b8:	mov	w16, #0x98d8                	// #39128
   1e3bc:	movk	w16, #0x6980, lsl #16
   1e3c0:	mov	w17, #0xf7af                	// #63407
   1e3c4:	movk	w17, #0x8b44, lsl #16
   1e3c8:	mov	w18, #0xffff5bb1            	// #-42063
   1e3cc:	mov	w2, #0xd7be                	// #55230
   1e3d0:	movk	w2, #0x895c, lsl #16
   1e3d4:	mov	w3, #0x1122                	// #4386
   1e3d8:	movk	w3, #0x6b90, lsl #16
   1e3dc:	mov	w4, #0x7193                	// #29075
   1e3e0:	movk	w4, #0xfd98, lsl #16
   1e3e4:	mov	w5, #0x438e                	// #17294
   1e3e8:	movk	w5, #0xa679, lsl #16
   1e3ec:	mov	w6, #0x821                 	// #2081
   1e3f0:	movk	w6, #0x49b4, lsl #16
   1e3f4:	mov	w7, #0x2562                	// #9570
   1e3f8:	movk	w7, #0xf61e, lsl #16
   1e3fc:	mov	w19, #0xb340                	// #45888
   1e400:	movk	w19, #0xc040, lsl #16
   1e404:	mov	w20, #0x5a51                	// #23121
   1e408:	movk	w20, #0x265e, lsl #16
   1e40c:	mov	w21, #0xc7aa                	// #51114
   1e410:	movk	w21, #0xe9b6, lsl #16
   1e414:	mov	w22, #0x105d                	// #4189
   1e418:	movk	w22, #0xd62f, lsl #16
   1e41c:	mov	w23, #0x1453                	// #5203
   1e420:	movk	w23, #0x244, lsl #16
   1e424:	mov	w24, #0xe681                	// #59009
   1e428:	movk	w24, #0xd8a1, lsl #16
   1e42c:	mov	w25, #0xfbc8                	// #64456
   1e430:	movk	w25, #0xe7d3, lsl #16
   1e434:	mov	w26, #0xcde6                	// #52710
   1e438:	movk	w26, #0x21e1, lsl #16
   1e43c:	mov	w27, #0x7d6                 	// #2006
   1e440:	movk	w27, #0xc337, lsl #16
   1e444:	mov	w28, #0xd87                 	// #3463
   1e448:	movk	w28, #0xf4d5, lsl #16
   1e44c:	mov	w29, #0x14ed                	// #5357
   1e450:	movk	w29, #0x455a, lsl #16
   1e454:	mov	w30, #0xe905                	// #59653
   1e458:	movk	w30, #0xa9e3, lsl #16
   1e45c:	str	w8, [sp, #268]
   1e460:	mov	w8, #0xa3f8                	// #41976
   1e464:	movk	w8, #0xfcef, lsl #16
   1e468:	str	w8, [sp, #264]
   1e46c:	mov	w8, #0x2d9                 	// #729
   1e470:	movk	w8, #0x676f, lsl #16
   1e474:	str	w8, [sp, #260]
   1e478:	mov	w8, #0x4c8a                	// #19594
   1e47c:	movk	w8, #0x8d2a, lsl #16
   1e480:	str	w8, [sp, #256]
   1e484:	mov	w8, #0x3942                	// #14658
   1e488:	movk	w8, #0xfffa, lsl #16
   1e48c:	str	w8, [sp, #252]
   1e490:	mov	w8, #0xf681                	// #63105
   1e494:	movk	w8, #0x8771, lsl #16
   1e498:	str	w8, [sp, #248]
   1e49c:	mov	w8, #0x6122                	// #24866
   1e4a0:	movk	w8, #0x6d9d, lsl #16
   1e4a4:	str	w8, [sp, #244]
   1e4a8:	mov	w8, #0x380c                	// #14348
   1e4ac:	movk	w8, #0xfde5, lsl #16
   1e4b0:	str	w8, [sp, #240]
   1e4b4:	mov	w8, #0xea44                	// #59972
   1e4b8:	movk	w8, #0xa4be, lsl #16
   1e4bc:	str	w8, [sp, #236]
   1e4c0:	mov	w8, #0xcfa9                	// #53161
   1e4c4:	movk	w8, #0x4bde, lsl #16
   1e4c8:	str	w8, [sp, #232]
   1e4cc:	mov	w8, #0x4b60                	// #19296
   1e4d0:	movk	w8, #0xf6bb, lsl #16
   1e4d4:	str	w8, [sp, #228]
   1e4d8:	mov	w8, #0xbc70                	// #48240
   1e4dc:	movk	w8, #0xbebf, lsl #16
   1e4e0:	str	w8, [sp, #224]
   1e4e4:	mov	w8, #0x7ec6                	// #32454
   1e4e8:	movk	w8, #0x289b, lsl #16
   1e4ec:	str	w8, [sp, #220]
   1e4f0:	mov	w8, #0x27fa                	// #10234
   1e4f4:	movk	w8, #0xeaa1, lsl #16
   1e4f8:	str	w8, [sp, #216]
   1e4fc:	mov	w8, #0x3085                	// #12421
   1e500:	movk	w8, #0xd4ef, lsl #16
   1e504:	str	w8, [sp, #212]
   1e508:	mov	w8, #0x1d05                	// #7429
   1e50c:	movk	w8, #0x488, lsl #16
   1e510:	str	w8, [sp, #208]
   1e514:	mov	w8, #0xd039                	// #53305
   1e518:	movk	w8, #0xd9d4, lsl #16
   1e51c:	str	w8, [sp, #204]
   1e520:	mov	w8, #0x99e5                	// #39397
   1e524:	movk	w8, #0xe6db, lsl #16
   1e528:	str	w8, [sp, #200]
   1e52c:	mov	w8, #0x7cf8                	// #31992
   1e530:	movk	w8, #0x1fa2, lsl #16
   1e534:	str	w8, [sp, #196]
   1e538:	mov	w8, #0x5665                	// #22117
   1e53c:	movk	w8, #0xc4ac, lsl #16
   1e540:	str	w8, [sp, #192]
   1e544:	mov	w8, #0x2244                	// #8772
   1e548:	movk	w8, #0xf429, lsl #16
   1e54c:	str	w8, [sp, #188]
   1e550:	mov	w8, #0xff97                	// #65431
   1e554:	movk	w8, #0x432a, lsl #16
   1e558:	str	w8, [sp, #184]
   1e55c:	mov	w8, #0x23a7                	// #9127
   1e560:	movk	w8, #0xab94, lsl #16
   1e564:	str	w8, [sp, #180]
   1e568:	mov	w8, #0xa039                	// #41017
   1e56c:	movk	w8, #0xfc93, lsl #16
   1e570:	str	w8, [sp, #176]
   1e574:	mov	w8, #0x59c3                	// #22979
   1e578:	movk	w8, #0x655b, lsl #16
   1e57c:	str	w8, [sp, #172]
   1e580:	mov	w8, #0xcc92                	// #52370
   1e584:	movk	w8, #0x8f0c, lsl #16
   1e588:	str	w8, [sp, #168]
   1e58c:	mov	w8, #0xf47d                	// #62589
   1e590:	movk	w8, #0xffef, lsl #16
   1e594:	str	w8, [sp, #164]
   1e598:	mov	w8, #0x5dd1                	// #24017
   1e59c:	movk	w8, #0x8584, lsl #16
   1e5a0:	str	w8, [sp, #160]
   1e5a4:	mov	w8, #0x7e4f                	// #32335
   1e5a8:	movk	w8, #0x6fa8, lsl #16
   1e5ac:	str	w8, [sp, #156]
   1e5b0:	mov	w8, #0xe6e0                	// #59104
   1e5b4:	movk	w8, #0xfe2c, lsl #16
   1e5b8:	str	w8, [sp, #152]
   1e5bc:	mov	w8, #0x4314                	// #17172
   1e5c0:	movk	w8, #0xa301, lsl #16
   1e5c4:	str	w8, [sp, #148]
   1e5c8:	mov	w8, #0x11a1                	// #4513
   1e5cc:	movk	w8, #0x4e08, lsl #16
   1e5d0:	str	w8, [sp, #144]
   1e5d4:	mov	w8, #0x7e82                	// #32386
   1e5d8:	movk	w8, #0xf753, lsl #16
   1e5dc:	str	w8, [sp, #140]
   1e5e0:	mov	w8, #0xf235                	// #62005
   1e5e4:	movk	w8, #0xbd3a, lsl #16
   1e5e8:	str	w8, [sp, #136]
   1e5ec:	mov	w8, #0xd2bb                	// #53947
   1e5f0:	movk	w8, #0x2ad7, lsl #16
   1e5f4:	str	w8, [sp, #132]
   1e5f8:	mov	w8, #0xd391                	// #54161
   1e5fc:	movk	w8, #0xeb86, lsl #16
   1e600:	str	x0, [sp, #296]
   1e604:	str	x1, [sp, #288]
   1e608:	ldr	x0, [sp, #296]
   1e60c:	ldr	w0, [x0]
   1e610:	str	w0, [sp, #284]
   1e614:	ldr	x1, [sp, #296]
   1e618:	ldr	w0, [x1, #4]
   1e61c:	str	w0, [sp, #280]
   1e620:	ldr	x1, [sp, #296]
   1e624:	ldr	w0, [x1, #8]
   1e628:	str	w0, [sp, #276]
   1e62c:	ldr	x1, [sp, #296]
   1e630:	mov	x0, #0xc                   	// #12
   1e634:	ldr	w1, [x1, #12]
   1e638:	str	w1, [sp, #272]
   1e63c:	ldr	w1, [sp, #272]
   1e640:	str	w8, [sp, #128]
   1e644:	ldr	w8, [sp, #280]
   1e648:	str	w8, [sp, #124]
   1e64c:	ldr	w8, [sp, #276]
   1e650:	str	w8, [sp, #120]
   1e654:	ldr	w8, [sp, #272]
   1e658:	str	w8, [sp, #116]
   1e65c:	ldr	w8, [sp, #120]
   1e660:	str	w9, [sp, #112]
   1e664:	ldr	w9, [sp, #116]
   1e668:	eor	w8, w8, w9
   1e66c:	ldr	w9, [sp, #124]
   1e670:	and	w8, w9, w8
   1e674:	eor	w8, w1, w8
   1e678:	ldr	x1, [sp, #288]
   1e67c:	ldr	w1, [x1]
   1e680:	add	w8, w8, w1
   1e684:	ldr	w1, [sp, #268]
   1e688:	add	w8, w8, w1
   1e68c:	ldr	w9, [sp, #284]
   1e690:	add	w8, w9, w8
   1e694:	str	w8, [sp, #284]
   1e698:	ldr	w8, [sp, #284]
   1e69c:	ldr	w9, [sp, #284]
   1e6a0:	mov	x1, #0x19                  	// #25
   1e6a4:	lsr	w9, w9, #25
   1e6a8:	orr	w8, w9, w8, lsl #7
   1e6ac:	str	w8, [sp, #284]
   1e6b0:	ldr	w8, [sp, #280]
   1e6b4:	ldr	w9, [sp, #284]
   1e6b8:	add	w8, w9, w8
   1e6bc:	str	w8, [sp, #284]
   1e6c0:	ldr	w8, [sp, #276]
   1e6c4:	ldr	w9, [sp, #284]
   1e6c8:	str	w8, [sp, #108]
   1e6cc:	ldr	w8, [sp, #280]
   1e6d0:	str	w8, [sp, #104]
   1e6d4:	ldr	w8, [sp, #276]
   1e6d8:	str	w8, [sp, #100]
   1e6dc:	ldr	w8, [sp, #104]
   1e6e0:	str	w9, [sp, #96]
   1e6e4:	ldr	w9, [sp, #100]
   1e6e8:	eor	w8, w8, w9
   1e6ec:	ldr	w9, [sp, #96]
   1e6f0:	and	w8, w9, w8
   1e6f4:	ldr	w9, [sp, #108]
   1e6f8:	eor	w8, w9, w8
   1e6fc:	ldr	x9, [sp, #288]
   1e700:	ldr	w9, [x9, #4]
   1e704:	add	w8, w8, w9
   1e708:	ldr	w9, [sp, #112]
   1e70c:	add	w8, w8, w9
   1e710:	ldr	w9, [sp, #272]
   1e714:	add	w8, w9, w8
   1e718:	str	w8, [sp, #272]
   1e71c:	ldr	w8, [sp, #272]
   1e720:	ldr	w9, [sp, #272]
   1e724:	str	w8, [sp, #92]
   1e728:	mov	x8, #0x14                  	// #20
   1e72c:	str	x8, [sp, #80]
   1e730:	lsr	w8, w9, w8
   1e734:	ldr	w9, [sp, #92]
   1e738:	orr	w8, w8, w9, lsl #12
   1e73c:	str	w8, [sp, #272]
   1e740:	ldr	w8, [sp, #284]
   1e744:	ldr	w9, [sp, #272]
   1e748:	add	w8, w9, w8
   1e74c:	str	w8, [sp, #272]
   1e750:	ldr	w8, [sp, #280]
   1e754:	ldr	w9, [sp, #272]
   1e758:	str	w8, [sp, #76]
   1e75c:	ldr	w8, [sp, #284]
   1e760:	str	w8, [sp, #72]
   1e764:	ldr	w8, [sp, #280]
   1e768:	str	w8, [sp, #68]
   1e76c:	ldr	w8, [sp, #72]
   1e770:	str	w9, [sp, #64]
   1e774:	ldr	w9, [sp, #68]
   1e778:	eor	w8, w8, w9
   1e77c:	ldr	w9, [sp, #64]
   1e780:	and	w8, w9, w8
   1e784:	ldr	w9, [sp, #76]
   1e788:	eor	w8, w9, w8
   1e78c:	ldr	x9, [sp, #288]
   1e790:	ldr	w9, [x9, #8]
   1e794:	add	w8, w8, w9
   1e798:	add	w8, w8, w10
   1e79c:	ldr	w9, [sp, #276]
   1e7a0:	add	w8, w9, w8
   1e7a4:	str	w8, [sp, #276]
   1e7a8:	ldr	w8, [sp, #276]
   1e7ac:	ldr	w9, [sp, #276]
   1e7b0:	mov	x10, #0xf                   	// #15
   1e7b4:	lsr	w9, w9, #15
   1e7b8:	orr	w8, w9, w8, lsl #17
   1e7bc:	str	w8, [sp, #276]
   1e7c0:	ldr	w8, [sp, #272]
   1e7c4:	ldr	w9, [sp, #276]
   1e7c8:	add	w8, w9, w8
   1e7cc:	str	w8, [sp, #276]
   1e7d0:	ldr	w8, [sp, #284]
   1e7d4:	ldr	w9, [sp, #276]
   1e7d8:	str	w8, [sp, #60]
   1e7dc:	ldr	w8, [sp, #272]
   1e7e0:	str	w8, [sp, #56]
   1e7e4:	ldr	w8, [sp, #284]
   1e7e8:	str	w8, [sp, #52]
   1e7ec:	ldr	w8, [sp, #56]
   1e7f0:	str	w9, [sp, #48]
   1e7f4:	ldr	w9, [sp, #52]
   1e7f8:	eor	w8, w8, w9
   1e7fc:	ldr	w9, [sp, #48]
   1e800:	and	w8, w9, w8
   1e804:	ldr	w9, [sp, #60]
   1e808:	eor	w8, w9, w8
   1e80c:	ldr	x9, [sp, #288]
   1e810:	ldr	w9, [x9, #12]
   1e814:	add	w8, w8, w9
   1e818:	add	w8, w8, w11
   1e81c:	ldr	w9, [sp, #280]
   1e820:	add	w8, w9, w8
   1e824:	str	w8, [sp, #280]
   1e828:	ldr	w8, [sp, #280]
   1e82c:	ldr	w9, [sp, #280]
   1e830:	mov	x11, #0xa                   	// #10
   1e834:	lsr	w9, w9, #10
   1e838:	orr	w8, w9, w8, lsl #22
   1e83c:	str	w8, [sp, #280]
   1e840:	ldr	w8, [sp, #276]
   1e844:	ldr	w9, [sp, #280]
   1e848:	add	w8, w9, w8
   1e84c:	str	w8, [sp, #280]
   1e850:	ldr	w8, [sp, #272]
   1e854:	ldr	w9, [sp, #280]
   1e858:	str	w8, [sp, #44]
   1e85c:	ldr	w8, [sp, #276]
   1e860:	str	w8, [sp, #40]
   1e864:	ldr	w8, [sp, #272]
   1e868:	str	w8, [sp, #36]
   1e86c:	ldr	w8, [sp, #40]
   1e870:	str	w9, [sp, #32]
   1e874:	ldr	w9, [sp, #36]
   1e878:	eor	w8, w8, w9
   1e87c:	ldr	w9, [sp, #32]
   1e880:	and	w8, w9, w8
   1e884:	ldr	w9, [sp, #44]
   1e888:	eor	w8, w9, w8
   1e88c:	ldr	x9, [sp, #288]
   1e890:	str	w8, [sp, #28]
   1e894:	mov	x8, #0x10                  	// #16
   1e898:	ldr	w9, [x9, #16]
   1e89c:	str	x8, [sp, #16]
   1e8a0:	ldr	w8, [sp, #28]
   1e8a4:	add	w9, w8, w9
   1e8a8:	add	w9, w9, w12
   1e8ac:	ldr	w12, [sp, #284]
   1e8b0:	add	w9, w12, w9
   1e8b4:	str	w9, [sp, #284]
   1e8b8:	ldr	w9, [sp, #284]
   1e8bc:	ldr	w12, [sp, #284]
   1e8c0:	mov	x8, x1
   1e8c4:	lsr	w8, w12, w8
   1e8c8:	orr	w8, w8, w9, lsl #7
   1e8cc:	str	w8, [sp, #284]
   1e8d0:	ldr	w8, [sp, #280]
   1e8d4:	ldr	w9, [sp, #284]
   1e8d8:	add	w8, w9, w8
   1e8dc:	str	w8, [sp, #284]
   1e8e0:	ldr	w8, [sp, #276]
   1e8e4:	ldr	w9, [sp, #284]
   1e8e8:	ldr	w12, [sp, #280]
   1e8ec:	str	w8, [sp, #12]
   1e8f0:	ldr	w8, [sp, #276]
   1e8f4:	eor	w8, w12, w8
   1e8f8:	and	w8, w9, w8
   1e8fc:	ldr	w9, [sp, #12]
   1e900:	eor	w8, w9, w8
   1e904:	ldr	x12, [sp, #288]
   1e908:	ldr	w12, [x12, #20]
   1e90c:	add	w8, w8, w12
   1e910:	add	w8, w8, w13
   1e914:	ldr	w12, [sp, #272]
   1e918:	add	w8, w12, w8
   1e91c:	str	w8, [sp, #272]
   1e920:	ldr	w8, [sp, #272]
   1e924:	ldr	w12, [sp, #272]
   1e928:	ldr	x13, [sp, #80]
   1e92c:	lsr	w12, w12, w13
   1e930:	orr	w8, w12, w8, lsl #12
   1e934:	str	w8, [sp, #272]
   1e938:	ldr	w8, [sp, #284]
   1e93c:	ldr	w12, [sp, #272]
   1e940:	add	w8, w12, w8
   1e944:	str	w8, [sp, #272]
   1e948:	ldr	w8, [sp, #280]
   1e94c:	ldr	w12, [sp, #272]
   1e950:	ldr	w13, [sp, #284]
   1e954:	ldr	w9, [sp, #280]
   1e958:	eor	w9, w13, w9
   1e95c:	and	w9, w12, w9
   1e960:	eor	w8, w8, w9
   1e964:	ldr	x9, [sp, #288]
   1e968:	ldr	w12, [x9, #24]
   1e96c:	add	w8, w8, w12
   1e970:	add	w8, w8, w14
   1e974:	ldr	w12, [sp, #276]
   1e978:	add	w8, w12, w8
   1e97c:	str	w8, [sp, #276]
   1e980:	ldr	w8, [sp, #276]
   1e984:	ldr	w12, [sp, #276]
   1e988:	mov	x9, x10
   1e98c:	lsr	w9, w12, w9
   1e990:	orr	w8, w9, w8, lsl #17
   1e994:	str	w8, [sp, #276]
   1e998:	ldr	w8, [sp, #272]
   1e99c:	ldr	w9, [sp, #276]
   1e9a0:	add	w8, w9, w8
   1e9a4:	str	w8, [sp, #276]
   1e9a8:	ldr	w8, [sp, #284]
   1e9ac:	ldr	w9, [sp, #276]
   1e9b0:	ldr	w12, [sp, #272]
   1e9b4:	ldr	w13, [sp, #284]
   1e9b8:	eor	w12, w12, w13
   1e9bc:	and	w9, w9, w12
   1e9c0:	eor	w8, w8, w9
   1e9c4:	ldr	x9, [sp, #288]
   1e9c8:	mov	x12, #0x1c                  	// #28
   1e9cc:	ldr	w13, [x9, #28]
   1e9d0:	add	w8, w8, w13
   1e9d4:	add	w8, w8, w15
   1e9d8:	ldr	w13, [sp, #280]
   1e9dc:	add	w8, w13, w8
   1e9e0:	str	w8, [sp, #280]
   1e9e4:	ldr	w8, [sp, #280]
   1e9e8:	ldr	w13, [sp, #280]
   1e9ec:	mov	x9, x11
   1e9f0:	lsr	w9, w13, w9
   1e9f4:	orr	w8, w9, w8, lsl #22
   1e9f8:	str	w8, [sp, #280]
   1e9fc:	ldr	w8, [sp, #276]
   1ea00:	ldr	w9, [sp, #280]
   1ea04:	add	w8, w9, w8
   1ea08:	str	w8, [sp, #280]
   1ea0c:	ldr	w8, [sp, #272]
   1ea10:	ldr	w9, [sp, #280]
   1ea14:	ldr	w13, [sp, #276]
   1ea18:	ldr	w14, [sp, #272]
   1ea1c:	eor	w13, w13, w14
   1ea20:	and	w9, w9, w13
   1ea24:	eor	w8, w8, w9
   1ea28:	ldr	x9, [sp, #288]
   1ea2c:	ldr	w13, [x9, #32]
   1ea30:	add	w8, w8, w13
   1ea34:	add	w8, w8, w16
   1ea38:	ldr	w13, [sp, #284]
   1ea3c:	add	w8, w13, w8
   1ea40:	str	w8, [sp, #284]
   1ea44:	ldr	w8, [sp, #284]
   1ea48:	ldr	w13, [sp, #284]
   1ea4c:	mov	x9, x1
   1ea50:	lsr	w9, w13, w9
   1ea54:	orr	w8, w9, w8, lsl #7
   1ea58:	str	w8, [sp, #284]
   1ea5c:	ldr	w8, [sp, #280]
   1ea60:	ldr	w9, [sp, #284]
   1ea64:	add	w8, w9, w8
   1ea68:	str	w8, [sp, #284]
   1ea6c:	ldr	w8, [sp, #276]
   1ea70:	ldr	w9, [sp, #284]
   1ea74:	ldr	w13, [sp, #280]
   1ea78:	ldr	w14, [sp, #276]
   1ea7c:	eor	w13, w13, w14
   1ea80:	and	w9, w9, w13
   1ea84:	eor	w8, w8, w9
   1ea88:	ldr	x9, [sp, #288]
   1ea8c:	ldr	w13, [x9, #36]
   1ea90:	add	w8, w8, w13
   1ea94:	add	w8, w8, w17
   1ea98:	ldr	w13, [sp, #272]
   1ea9c:	add	w8, w13, w8
   1eaa0:	str	w8, [sp, #272]
   1eaa4:	ldr	w8, [sp, #272]
   1eaa8:	ldr	w13, [sp, #272]
   1eaac:	ldr	x9, [sp, #80]
   1eab0:	lsr	w9, w13, w9
   1eab4:	orr	w8, w9, w8, lsl #12
   1eab8:	str	w8, [sp, #272]
   1eabc:	ldr	w8, [sp, #284]
   1eac0:	ldr	w9, [sp, #272]
   1eac4:	add	w8, w9, w8
   1eac8:	str	w8, [sp, #272]
   1eacc:	ldr	w8, [sp, #280]
   1ead0:	ldr	w9, [sp, #272]
   1ead4:	ldr	w13, [sp, #284]
   1ead8:	ldr	w14, [sp, #280]
   1eadc:	eor	w13, w13, w14
   1eae0:	and	w9, w9, w13
   1eae4:	eor	w8, w8, w9
   1eae8:	ldr	x9, [sp, #288]
   1eaec:	ldr	w13, [x9, #40]
   1eaf0:	add	w8, w8, w13
   1eaf4:	add	w8, w8, w18
   1eaf8:	ldr	w13, [sp, #276]
   1eafc:	add	w8, w13, w8
   1eb00:	str	w8, [sp, #276]
   1eb04:	ldr	w8, [sp, #276]
   1eb08:	ldr	w13, [sp, #276]
   1eb0c:	mov	x9, x10
   1eb10:	lsr	w9, w13, w9
   1eb14:	orr	w8, w9, w8, lsl #17
   1eb18:	str	w8, [sp, #276]
   1eb1c:	ldr	w8, [sp, #272]
   1eb20:	ldr	w9, [sp, #276]
   1eb24:	add	w8, w9, w8
   1eb28:	str	w8, [sp, #276]
   1eb2c:	ldr	w8, [sp, #284]
   1eb30:	ldr	w9, [sp, #276]
   1eb34:	ldr	w13, [sp, #272]
   1eb38:	ldr	w14, [sp, #284]
   1eb3c:	eor	w13, w13, w14
   1eb40:	and	w9, w9, w13
   1eb44:	eor	w8, w8, w9
   1eb48:	ldr	x9, [sp, #288]
   1eb4c:	ldr	w13, [x9, #44]
   1eb50:	add	w8, w8, w13
   1eb54:	add	w8, w8, w2
   1eb58:	ldr	w13, [sp, #280]
   1eb5c:	add	w8, w13, w8
   1eb60:	str	w8, [sp, #280]
   1eb64:	ldr	w8, [sp, #280]
   1eb68:	ldr	w13, [sp, #280]
   1eb6c:	mov	x9, x11
   1eb70:	lsr	w9, w13, w9
   1eb74:	orr	w8, w9, w8, lsl #22
   1eb78:	str	w8, [sp, #280]
   1eb7c:	ldr	w8, [sp, #276]
   1eb80:	ldr	w9, [sp, #280]
   1eb84:	add	w8, w9, w8
   1eb88:	str	w8, [sp, #280]
   1eb8c:	ldr	w8, [sp, #272]
   1eb90:	ldr	w9, [sp, #280]
   1eb94:	ldr	w13, [sp, #276]
   1eb98:	ldr	w14, [sp, #272]
   1eb9c:	eor	w13, w13, w14
   1eba0:	and	w9, w9, w13
   1eba4:	eor	w8, w8, w9
   1eba8:	ldr	x9, [sp, #288]
   1ebac:	ldr	w13, [x9, #48]
   1ebb0:	add	w8, w8, w13
   1ebb4:	add	w8, w8, w3
   1ebb8:	ldr	w13, [sp, #284]
   1ebbc:	add	w8, w13, w8
   1ebc0:	str	w8, [sp, #284]
   1ebc4:	ldr	w8, [sp, #284]
   1ebc8:	ldr	w13, [sp, #284]
   1ebcc:	lsr	w13, w13, w1
   1ebd0:	orr	w8, w13, w8, lsl #7
   1ebd4:	str	w8, [sp, #284]
   1ebd8:	ldr	w8, [sp, #280]
   1ebdc:	ldr	w13, [sp, #284]
   1ebe0:	add	w8, w13, w8
   1ebe4:	str	w8, [sp, #284]
   1ebe8:	ldr	w8, [sp, #276]
   1ebec:	ldr	w13, [sp, #284]
   1ebf0:	ldr	w14, [sp, #280]
   1ebf4:	ldr	w15, [sp, #276]
   1ebf8:	eor	w14, w14, w15
   1ebfc:	and	w13, w13, w14
   1ec00:	eor	w8, w8, w13
   1ec04:	ldr	x9, [sp, #288]
   1ec08:	ldr	w13, [x9, #52]
   1ec0c:	add	w8, w8, w13
   1ec10:	add	w8, w8, w4
   1ec14:	ldr	w13, [sp, #272]
   1ec18:	add	w8, w13, w8
   1ec1c:	str	w8, [sp, #272]
   1ec20:	ldr	w8, [sp, #272]
   1ec24:	ldr	w13, [sp, #272]
   1ec28:	ldr	x9, [sp, #80]
   1ec2c:	lsr	w9, w13, w9
   1ec30:	orr	w8, w9, w8, lsl #12
   1ec34:	str	w8, [sp, #272]
   1ec38:	ldr	w8, [sp, #284]
   1ec3c:	ldr	w9, [sp, #272]
   1ec40:	add	w8, w9, w8
   1ec44:	str	w8, [sp, #272]
   1ec48:	ldr	w8, [sp, #280]
   1ec4c:	ldr	w9, [sp, #272]
   1ec50:	ldr	w13, [sp, #284]
   1ec54:	ldr	w14, [sp, #280]
   1ec58:	eor	w13, w13, w14
   1ec5c:	and	w9, w9, w13
   1ec60:	eor	w8, w8, w9
   1ec64:	ldr	x9, [sp, #288]
   1ec68:	ldr	w13, [x9, #56]
   1ec6c:	add	w8, w8, w13
   1ec70:	add	w8, w8, w5
   1ec74:	ldr	w13, [sp, #276]
   1ec78:	add	w8, w13, w8
   1ec7c:	str	w8, [sp, #276]
   1ec80:	ldr	w8, [sp, #276]
   1ec84:	ldr	w13, [sp, #276]
   1ec88:	lsr	w10, w13, w10
   1ec8c:	orr	w8, w10, w8, lsl #17
   1ec90:	str	w8, [sp, #276]
   1ec94:	ldr	w8, [sp, #272]
   1ec98:	ldr	w10, [sp, #276]
   1ec9c:	add	w8, w10, w8
   1eca0:	str	w8, [sp, #276]
   1eca4:	ldr	w8, [sp, #284]
   1eca8:	ldr	w10, [sp, #276]
   1ecac:	ldr	w13, [sp, #272]
   1ecb0:	ldr	w14, [sp, #284]
   1ecb4:	eor	w13, w13, w14
   1ecb8:	and	w10, w10, w13
   1ecbc:	eor	w8, w8, w10
   1ecc0:	ldr	x9, [sp, #288]
   1ecc4:	ldr	w10, [x9, #60]
   1ecc8:	add	w8, w8, w10
   1eccc:	add	w8, w8, w6
   1ecd0:	ldr	w10, [sp, #280]
   1ecd4:	add	w8, w10, w8
   1ecd8:	str	w8, [sp, #280]
   1ecdc:	ldr	w8, [sp, #280]
   1ece0:	ldr	w10, [sp, #280]
   1ece4:	lsr	w10, w10, w11
   1ece8:	orr	w8, w10, w8, lsl #22
   1ecec:	str	w8, [sp, #280]
   1ecf0:	ldr	w8, [sp, #276]
   1ecf4:	ldr	w10, [sp, #280]
   1ecf8:	add	w8, w10, w8
   1ecfc:	str	w8, [sp, #280]
   1ed00:	ldr	w8, [sp, #276]
   1ed04:	ldr	w10, [sp, #272]
   1ed08:	ldr	w11, [sp, #280]
   1ed0c:	ldr	w13, [sp, #276]
   1ed10:	eor	w11, w11, w13
   1ed14:	and	w10, w10, w11
   1ed18:	eor	w8, w8, w10
   1ed1c:	ldr	x9, [sp, #288]
   1ed20:	ldr	w10, [x9, #4]
   1ed24:	add	w8, w8, w10
   1ed28:	add	w8, w8, w7
   1ed2c:	ldr	w10, [sp, #284]
   1ed30:	add	w8, w10, w8
   1ed34:	str	w8, [sp, #284]
   1ed38:	ldr	w8, [sp, #284]
   1ed3c:	ldr	w10, [sp, #284]
   1ed40:	mov	x9, #0x1b                  	// #27
   1ed44:	lsr	w10, w10, #27
   1ed48:	orr	w8, w10, w8, lsl #5
   1ed4c:	str	w8, [sp, #284]
   1ed50:	ldr	w8, [sp, #280]
   1ed54:	ldr	w10, [sp, #284]
   1ed58:	add	w8, w10, w8
   1ed5c:	str	w8, [sp, #284]
   1ed60:	ldr	w8, [sp, #280]
   1ed64:	ldr	w10, [sp, #276]
   1ed68:	ldr	w11, [sp, #284]
   1ed6c:	ldr	w13, [sp, #280]
   1ed70:	eor	w11, w11, w13
   1ed74:	and	w10, w10, w11
   1ed78:	eor	w8, w8, w10
   1ed7c:	ldr	x10, [sp, #288]
   1ed80:	ldr	w11, [x10, #24]
   1ed84:	add	w8, w8, w11
   1ed88:	add	w8, w8, w19
   1ed8c:	ldr	w11, [sp, #272]
   1ed90:	add	w8, w11, w8
   1ed94:	str	w8, [sp, #272]
   1ed98:	ldr	w8, [sp, #272]
   1ed9c:	ldr	w11, [sp, #272]
   1eda0:	mov	x10, #0x17                  	// #23
   1eda4:	lsr	w11, w11, #23
   1eda8:	orr	w8, w11, w8, lsl #9
   1edac:	str	w8, [sp, #272]
   1edb0:	ldr	w8, [sp, #284]
   1edb4:	ldr	w11, [sp, #272]
   1edb8:	add	w8, w11, w8
   1edbc:	str	w8, [sp, #272]
   1edc0:	ldr	w8, [sp, #284]
   1edc4:	ldr	w11, [sp, #280]
   1edc8:	ldr	w13, [sp, #272]
   1edcc:	ldr	w14, [sp, #284]
   1edd0:	eor	w13, w13, w14
   1edd4:	and	w11, w11, w13
   1edd8:	eor	w8, w8, w11
   1eddc:	ldr	x11, [sp, #288]
   1ede0:	ldr	w13, [x11, #44]
   1ede4:	add	w8, w8, w13
   1ede8:	add	w8, w8, w20
   1edec:	ldr	w13, [sp, #276]
   1edf0:	add	w8, w13, w8
   1edf4:	str	w8, [sp, #276]
   1edf8:	ldr	w8, [sp, #276]
   1edfc:	ldr	w13, [sp, #276]
   1ee00:	mov	x11, #0x12                  	// #18
   1ee04:	lsr	w13, w13, #18
   1ee08:	orr	w8, w13, w8, lsl #14
   1ee0c:	str	w8, [sp, #276]
   1ee10:	ldr	w8, [sp, #272]
   1ee14:	ldr	w13, [sp, #276]
   1ee18:	add	w8, w13, w8
   1ee1c:	str	w8, [sp, #276]
   1ee20:	ldr	w8, [sp, #272]
   1ee24:	ldr	w13, [sp, #284]
   1ee28:	ldr	w14, [sp, #276]
   1ee2c:	ldr	w15, [sp, #272]
   1ee30:	eor	w14, w14, w15
   1ee34:	and	w13, w13, w14
   1ee38:	eor	w8, w8, w13
   1ee3c:	ldr	x13, [sp, #288]
   1ee40:	ldr	w14, [x13]
   1ee44:	add	w8, w8, w14
   1ee48:	add	w8, w8, w21
   1ee4c:	ldr	w14, [sp, #280]
   1ee50:	add	w8, w14, w8
   1ee54:	str	w8, [sp, #280]
   1ee58:	ldr	w8, [sp, #280]
   1ee5c:	ldr	w14, [sp, #280]
   1ee60:	mov	x13, x0
   1ee64:	lsr	w13, w14, w13
   1ee68:	orr	w8, w13, w8, lsl #20
   1ee6c:	str	w8, [sp, #280]
   1ee70:	ldr	w8, [sp, #276]
   1ee74:	ldr	w13, [sp, #280]
   1ee78:	add	w8, w13, w8
   1ee7c:	str	w8, [sp, #280]
   1ee80:	ldr	w8, [sp, #276]
   1ee84:	ldr	w13, [sp, #272]
   1ee88:	ldr	w14, [sp, #280]
   1ee8c:	ldr	w15, [sp, #276]
   1ee90:	eor	w14, w14, w15
   1ee94:	and	w13, w13, w14
   1ee98:	eor	w8, w8, w13
   1ee9c:	ldr	x13, [sp, #288]
   1eea0:	ldr	w14, [x13, #20]
   1eea4:	add	w8, w8, w14
   1eea8:	add	w8, w8, w22
   1eeac:	ldr	w14, [sp, #284]
   1eeb0:	add	w8, w14, w8
   1eeb4:	str	w8, [sp, #284]
   1eeb8:	ldr	w8, [sp, #284]
   1eebc:	ldr	w14, [sp, #284]
   1eec0:	mov	x13, x9
   1eec4:	lsr	w13, w14, w13
   1eec8:	orr	w8, w13, w8, lsl #5
   1eecc:	str	w8, [sp, #284]
   1eed0:	ldr	w8, [sp, #280]
   1eed4:	ldr	w13, [sp, #284]
   1eed8:	add	w8, w13, w8
   1eedc:	str	w8, [sp, #284]
   1eee0:	ldr	w8, [sp, #280]
   1eee4:	ldr	w13, [sp, #276]
   1eee8:	ldr	w14, [sp, #284]
   1eeec:	ldr	w15, [sp, #280]
   1eef0:	eor	w14, w14, w15
   1eef4:	and	w13, w13, w14
   1eef8:	eor	w8, w8, w13
   1eefc:	ldr	x13, [sp, #288]
   1ef00:	ldr	w14, [x13, #40]
   1ef04:	add	w8, w8, w14
   1ef08:	add	w8, w8, w23
   1ef0c:	ldr	w14, [sp, #272]
   1ef10:	add	w8, w14, w8
   1ef14:	str	w8, [sp, #272]
   1ef18:	ldr	w8, [sp, #272]
   1ef1c:	ldr	w14, [sp, #272]
   1ef20:	mov	x13, x10
   1ef24:	lsr	w13, w14, w13
   1ef28:	orr	w8, w13, w8, lsl #9
   1ef2c:	str	w8, [sp, #272]
   1ef30:	ldr	w8, [sp, #284]
   1ef34:	ldr	w13, [sp, #272]
   1ef38:	add	w8, w13, w8
   1ef3c:	str	w8, [sp, #272]
   1ef40:	ldr	w8, [sp, #284]
   1ef44:	ldr	w13, [sp, #280]
   1ef48:	ldr	w14, [sp, #272]
   1ef4c:	ldr	w15, [sp, #284]
   1ef50:	eor	w14, w14, w15
   1ef54:	and	w13, w13, w14
   1ef58:	eor	w8, w8, w13
   1ef5c:	ldr	x13, [sp, #288]
   1ef60:	ldr	w14, [x13, #60]
   1ef64:	add	w8, w8, w14
   1ef68:	add	w8, w8, w24
   1ef6c:	ldr	w14, [sp, #276]
   1ef70:	add	w8, w14, w8
   1ef74:	str	w8, [sp, #276]
   1ef78:	ldr	w8, [sp, #276]
   1ef7c:	ldr	w14, [sp, #276]
   1ef80:	mov	x13, x11
   1ef84:	lsr	w13, w14, w13
   1ef88:	orr	w8, w13, w8, lsl #14
   1ef8c:	str	w8, [sp, #276]
   1ef90:	ldr	w8, [sp, #272]
   1ef94:	ldr	w13, [sp, #276]
   1ef98:	add	w8, w13, w8
   1ef9c:	str	w8, [sp, #276]
   1efa0:	ldr	w8, [sp, #272]
   1efa4:	ldr	w13, [sp, #284]
   1efa8:	ldr	w14, [sp, #276]
   1efac:	ldr	w15, [sp, #272]
   1efb0:	eor	w14, w14, w15
   1efb4:	and	w13, w13, w14
   1efb8:	eor	w8, w8, w13
   1efbc:	ldr	x13, [sp, #288]
   1efc0:	ldr	w14, [x13, #16]
   1efc4:	add	w8, w8, w14
   1efc8:	add	w8, w8, w25
   1efcc:	ldr	w14, [sp, #280]
   1efd0:	add	w8, w14, w8
   1efd4:	str	w8, [sp, #280]
   1efd8:	ldr	w8, [sp, #280]
   1efdc:	ldr	w14, [sp, #280]
   1efe0:	mov	x13, x0
   1efe4:	lsr	w13, w14, w13
   1efe8:	orr	w8, w13, w8, lsl #20
   1efec:	str	w8, [sp, #280]
   1eff0:	ldr	w8, [sp, #276]
   1eff4:	ldr	w13, [sp, #280]
   1eff8:	add	w8, w13, w8
   1effc:	str	w8, [sp, #280]
   1f000:	ldr	w8, [sp, #276]
   1f004:	ldr	w13, [sp, #272]
   1f008:	ldr	w14, [sp, #280]
   1f00c:	ldr	w15, [sp, #276]
   1f010:	eor	w14, w14, w15
   1f014:	and	w13, w13, w14
   1f018:	eor	w8, w8, w13
   1f01c:	ldr	x13, [sp, #288]
   1f020:	ldr	w14, [x13, #36]
   1f024:	add	w8, w8, w14
   1f028:	add	w8, w8, w26
   1f02c:	ldr	w14, [sp, #284]
   1f030:	add	w8, w14, w8
   1f034:	str	w8, [sp, #284]
   1f038:	ldr	w8, [sp, #284]
   1f03c:	ldr	w14, [sp, #284]
   1f040:	mov	x13, x9
   1f044:	lsr	w13, w14, w13
   1f048:	orr	w8, w13, w8, lsl #5
   1f04c:	str	w8, [sp, #284]
   1f050:	ldr	w8, [sp, #280]
   1f054:	ldr	w13, [sp, #284]
   1f058:	add	w8, w13, w8
   1f05c:	str	w8, [sp, #284]
   1f060:	ldr	w8, [sp, #280]
   1f064:	ldr	w13, [sp, #276]
   1f068:	ldr	w14, [sp, #284]
   1f06c:	ldr	w15, [sp, #280]
   1f070:	eor	w14, w14, w15
   1f074:	and	w13, w13, w14
   1f078:	eor	w8, w8, w13
   1f07c:	ldr	x13, [sp, #288]
   1f080:	ldr	w14, [x13, #56]
   1f084:	add	w8, w8, w14
   1f088:	add	w8, w8, w27
   1f08c:	ldr	w14, [sp, #272]
   1f090:	add	w8, w14, w8
   1f094:	str	w8, [sp, #272]
   1f098:	ldr	w8, [sp, #272]
   1f09c:	ldr	w14, [sp, #272]
   1f0a0:	mov	x13, x10
   1f0a4:	lsr	w13, w14, w13
   1f0a8:	orr	w8, w13, w8, lsl #9
   1f0ac:	str	w8, [sp, #272]
   1f0b0:	ldr	w8, [sp, #284]
   1f0b4:	ldr	w13, [sp, #272]
   1f0b8:	add	w8, w13, w8
   1f0bc:	str	w8, [sp, #272]
   1f0c0:	ldr	w8, [sp, #284]
   1f0c4:	ldr	w13, [sp, #280]
   1f0c8:	ldr	w14, [sp, #272]
   1f0cc:	ldr	w15, [sp, #284]
   1f0d0:	eor	w14, w14, w15
   1f0d4:	and	w13, w13, w14
   1f0d8:	eor	w8, w8, w13
   1f0dc:	ldr	x13, [sp, #288]
   1f0e0:	ldr	w14, [x13, #12]
   1f0e4:	add	w8, w8, w14
   1f0e8:	add	w8, w8, w28
   1f0ec:	ldr	w14, [sp, #276]
   1f0f0:	add	w8, w14, w8
   1f0f4:	str	w8, [sp, #276]
   1f0f8:	ldr	w8, [sp, #276]
   1f0fc:	ldr	w14, [sp, #276]
   1f100:	mov	x13, x11
   1f104:	lsr	w13, w14, w13
   1f108:	orr	w8, w13, w8, lsl #14
   1f10c:	str	w8, [sp, #276]
   1f110:	ldr	w8, [sp, #272]
   1f114:	ldr	w13, [sp, #276]
   1f118:	add	w8, w13, w8
   1f11c:	str	w8, [sp, #276]
   1f120:	ldr	w8, [sp, #272]
   1f124:	ldr	w13, [sp, #284]
   1f128:	ldr	w14, [sp, #276]
   1f12c:	ldr	w15, [sp, #272]
   1f130:	eor	w14, w14, w15
   1f134:	and	w13, w13, w14
   1f138:	eor	w8, w8, w13
   1f13c:	ldr	x13, [sp, #288]
   1f140:	ldr	w14, [x13, #32]
   1f144:	add	w8, w8, w14
   1f148:	add	w8, w8, w29
   1f14c:	ldr	w14, [sp, #280]
   1f150:	add	w8, w14, w8
   1f154:	str	w8, [sp, #280]
   1f158:	ldr	w8, [sp, #280]
   1f15c:	ldr	w14, [sp, #280]
   1f160:	mov	x13, x0
   1f164:	lsr	w13, w14, w13
   1f168:	orr	w8, w13, w8, lsl #20
   1f16c:	str	w8, [sp, #280]
   1f170:	ldr	w8, [sp, #276]
   1f174:	ldr	w13, [sp, #280]
   1f178:	add	w8, w13, w8
   1f17c:	str	w8, [sp, #280]
   1f180:	ldr	w8, [sp, #276]
   1f184:	ldr	w13, [sp, #272]
   1f188:	ldr	w14, [sp, #280]
   1f18c:	ldr	w15, [sp, #276]
   1f190:	eor	w14, w14, w15
   1f194:	and	w13, w13, w14
   1f198:	eor	w8, w8, w13
   1f19c:	ldr	x13, [sp, #288]
   1f1a0:	ldr	w14, [x13, #52]
   1f1a4:	add	w8, w8, w14
   1f1a8:	add	w8, w8, w30
   1f1ac:	ldr	w14, [sp, #284]
   1f1b0:	add	w8, w14, w8
   1f1b4:	str	w8, [sp, #284]
   1f1b8:	ldr	w8, [sp, #284]
   1f1bc:	ldr	w14, [sp, #284]
   1f1c0:	lsr	w9, w14, w9
   1f1c4:	orr	w8, w9, w8, lsl #5
   1f1c8:	str	w8, [sp, #284]
   1f1cc:	ldr	w8, [sp, #280]
   1f1d0:	ldr	w9, [sp, #284]
   1f1d4:	add	w8, w9, w8
   1f1d8:	str	w8, [sp, #284]
   1f1dc:	ldr	w8, [sp, #280]
   1f1e0:	ldr	w9, [sp, #276]
   1f1e4:	ldr	w14, [sp, #284]
   1f1e8:	ldr	w15, [sp, #280]
   1f1ec:	eor	w14, w14, w15
   1f1f0:	and	w9, w9, w14
   1f1f4:	eor	w8, w8, w9
   1f1f8:	ldr	x13, [sp, #288]
   1f1fc:	ldr	w9, [x13, #8]
   1f200:	add	w8, w8, w9
   1f204:	ldr	w9, [sp, #264]
   1f208:	add	w8, w8, w9
   1f20c:	ldr	w14, [sp, #272]
   1f210:	add	w8, w14, w8
   1f214:	str	w8, [sp, #272]
   1f218:	ldr	w8, [sp, #272]
   1f21c:	ldr	w14, [sp, #272]
   1f220:	lsr	w10, w14, w10
   1f224:	orr	w8, w10, w8, lsl #9
   1f228:	str	w8, [sp, #272]
   1f22c:	ldr	w8, [sp, #284]
   1f230:	ldr	w10, [sp, #272]
   1f234:	add	w8, w10, w8
   1f238:	str	w8, [sp, #272]
   1f23c:	ldr	w8, [sp, #284]
   1f240:	ldr	w10, [sp, #280]
   1f244:	ldr	w14, [sp, #272]
   1f248:	ldr	w15, [sp, #284]
   1f24c:	eor	w14, w14, w15
   1f250:	and	w10, w10, w14
   1f254:	eor	w8, w8, w10
   1f258:	ldr	x13, [sp, #288]
   1f25c:	ldr	w10, [x13, #28]
   1f260:	add	w8, w8, w10
   1f264:	ldr	w10, [sp, #260]
   1f268:	add	w8, w8, w10
   1f26c:	ldr	w14, [sp, #276]
   1f270:	add	w8, w14, w8
   1f274:	str	w8, [sp, #276]
   1f278:	ldr	w8, [sp, #276]
   1f27c:	ldr	w14, [sp, #276]
   1f280:	lsr	w11, w14, w11
   1f284:	orr	w8, w11, w8, lsl #14
   1f288:	str	w8, [sp, #276]
   1f28c:	ldr	w8, [sp, #272]
   1f290:	ldr	w11, [sp, #276]
   1f294:	add	w8, w11, w8
   1f298:	str	w8, [sp, #276]
   1f29c:	ldr	w8, [sp, #272]
   1f2a0:	ldr	w11, [sp, #284]
   1f2a4:	ldr	w14, [sp, #276]
   1f2a8:	ldr	w15, [sp, #272]
   1f2ac:	eor	w14, w14, w15
   1f2b0:	and	w11, w11, w14
   1f2b4:	eor	w8, w8, w11
   1f2b8:	ldr	x13, [sp, #288]
   1f2bc:	ldr	w11, [x13, #48]
   1f2c0:	add	w8, w8, w11
   1f2c4:	ldr	w11, [sp, #256]
   1f2c8:	add	w8, w8, w11
   1f2cc:	ldr	w14, [sp, #280]
   1f2d0:	add	w8, w14, w8
   1f2d4:	str	w8, [sp, #280]
   1f2d8:	ldr	w8, [sp, #280]
   1f2dc:	ldr	w14, [sp, #280]
   1f2e0:	lsr	w14, w14, w0
   1f2e4:	orr	w8, w14, w8, lsl #20
   1f2e8:	str	w8, [sp, #280]
   1f2ec:	ldr	w8, [sp, #276]
   1f2f0:	ldr	w14, [sp, #280]
   1f2f4:	add	w8, w14, w8
   1f2f8:	str	w8, [sp, #280]
   1f2fc:	ldr	w8, [sp, #280]
   1f300:	ldr	w14, [sp, #276]
   1f304:	eor	w8, w8, w14
   1f308:	ldr	w14, [sp, #272]
   1f30c:	eor	w8, w8, w14
   1f310:	ldr	x13, [sp, #288]
   1f314:	ldr	w14, [x13, #20]
   1f318:	add	w8, w8, w14
   1f31c:	ldr	w14, [sp, #252]
   1f320:	add	w8, w8, w14
   1f324:	ldr	w15, [sp, #284]
   1f328:	add	w8, w15, w8
   1f32c:	str	w8, [sp, #284]
   1f330:	ldr	w8, [sp, #284]
   1f334:	ldr	w15, [sp, #284]
   1f338:	mov	x13, x12
   1f33c:	lsr	w13, w15, w13
   1f340:	orr	w8, w13, w8, lsl #4
   1f344:	str	w8, [sp, #284]
   1f348:	ldr	w8, [sp, #280]
   1f34c:	ldr	w13, [sp, #284]
   1f350:	add	w8, w13, w8
   1f354:	str	w8, [sp, #284]
   1f358:	ldr	w8, [sp, #284]
   1f35c:	ldr	w13, [sp, #280]
   1f360:	eor	w8, w8, w13
   1f364:	ldr	w13, [sp, #276]
   1f368:	eor	w8, w8, w13
   1f36c:	ldr	x13, [sp, #288]
   1f370:	ldr	w15, [x13, #32]
   1f374:	add	w8, w8, w15
   1f378:	ldr	w15, [sp, #248]
   1f37c:	add	w8, w8, w15
   1f380:	ldr	w16, [sp, #272]
   1f384:	add	w8, w16, w8
   1f388:	str	w8, [sp, #272]
   1f38c:	ldr	w8, [sp, #272]
   1f390:	ldr	w16, [sp, #272]
   1f394:	mov	x13, #0x15                  	// #21
   1f398:	lsr	w16, w16, #21
   1f39c:	orr	w8, w16, w8, lsl #11
   1f3a0:	str	w8, [sp, #272]
   1f3a4:	ldr	w8, [sp, #284]
   1f3a8:	ldr	w16, [sp, #272]
   1f3ac:	add	w8, w16, w8
   1f3b0:	str	w8, [sp, #272]
   1f3b4:	ldr	w8, [sp, #272]
   1f3b8:	ldr	w16, [sp, #284]
   1f3bc:	eor	w8, w8, w16
   1f3c0:	ldr	w16, [sp, #280]
   1f3c4:	eor	w8, w8, w16
   1f3c8:	ldr	x16, [sp, #288]
   1f3cc:	ldr	w17, [x16, #44]
   1f3d0:	add	w8, w8, w17
   1f3d4:	ldr	w17, [sp, #244]
   1f3d8:	add	w8, w8, w17
   1f3dc:	ldr	w18, [sp, #276]
   1f3e0:	add	w8, w18, w8
   1f3e4:	str	w8, [sp, #276]
   1f3e8:	ldr	w8, [sp, #276]
   1f3ec:	ldr	w18, [sp, #276]
   1f3f0:	ldr	x16, [sp, #16]
   1f3f4:	lsr	w16, w18, w16
   1f3f8:	orr	w8, w16, w8, lsl #16
   1f3fc:	str	w8, [sp, #276]
   1f400:	ldr	w8, [sp, #272]
   1f404:	ldr	w16, [sp, #276]
   1f408:	add	w8, w16, w8
   1f40c:	str	w8, [sp, #276]
   1f410:	ldr	w8, [sp, #276]
   1f414:	ldr	w16, [sp, #272]
   1f418:	eor	w8, w8, w16
   1f41c:	ldr	w16, [sp, #284]
   1f420:	eor	w8, w8, w16
   1f424:	ldr	x16, [sp, #288]
   1f428:	ldr	w18, [x16, #56]
   1f42c:	add	w8, w8, w18
   1f430:	ldr	w18, [sp, #240]
   1f434:	add	w8, w8, w18
   1f438:	ldr	w0, [sp, #280]
   1f43c:	add	w8, w0, w8
   1f440:	str	w8, [sp, #280]
   1f444:	ldr	w8, [sp, #280]
   1f448:	ldr	w0, [sp, #280]
   1f44c:	mov	x16, #0x9                   	// #9
   1f450:	lsr	w0, w0, #9
   1f454:	orr	w8, w0, w8, lsl #23
   1f458:	str	w8, [sp, #280]
   1f45c:	ldr	w8, [sp, #276]
   1f460:	ldr	w0, [sp, #280]
   1f464:	add	w8, w0, w8
   1f468:	str	w8, [sp, #280]
   1f46c:	ldr	w8, [sp, #280]
   1f470:	ldr	w0, [sp, #276]
   1f474:	eor	w8, w8, w0
   1f478:	ldr	w0, [sp, #272]
   1f47c:	eor	w8, w8, w0
   1f480:	ldr	x0, [sp, #288]
   1f484:	ldr	w1, [x0, #4]
   1f488:	add	w8, w8, w1
   1f48c:	ldr	w1, [sp, #236]
   1f490:	add	w8, w8, w1
   1f494:	ldr	w2, [sp, #284]
   1f498:	add	w8, w2, w8
   1f49c:	str	w8, [sp, #284]
   1f4a0:	ldr	w8, [sp, #284]
   1f4a4:	ldr	w2, [sp, #284]
   1f4a8:	mov	x0, x12
   1f4ac:	lsr	w0, w2, w0
   1f4b0:	orr	w8, w0, w8, lsl #4
   1f4b4:	str	w8, [sp, #284]
   1f4b8:	ldr	w8, [sp, #280]
   1f4bc:	ldr	w0, [sp, #284]
   1f4c0:	add	w8, w0, w8
   1f4c4:	str	w8, [sp, #284]
   1f4c8:	ldr	w8, [sp, #284]
   1f4cc:	ldr	w0, [sp, #280]
   1f4d0:	eor	w8, w8, w0
   1f4d4:	ldr	w0, [sp, #276]
   1f4d8:	eor	w8, w8, w0
   1f4dc:	ldr	x0, [sp, #288]
   1f4e0:	ldr	w2, [x0, #16]
   1f4e4:	add	w8, w8, w2
   1f4e8:	ldr	w2, [sp, #232]
   1f4ec:	add	w8, w8, w2
   1f4f0:	ldr	w3, [sp, #272]
   1f4f4:	add	w8, w3, w8
   1f4f8:	str	w8, [sp, #272]
   1f4fc:	ldr	w8, [sp, #272]
   1f500:	ldr	w3, [sp, #272]
   1f504:	mov	x0, x13
   1f508:	lsr	w0, w3, w0
   1f50c:	orr	w8, w0, w8, lsl #11
   1f510:	str	w8, [sp, #272]
   1f514:	ldr	w8, [sp, #284]
   1f518:	ldr	w0, [sp, #272]
   1f51c:	add	w8, w0, w8
   1f520:	str	w8, [sp, #272]
   1f524:	ldr	w8, [sp, #272]
   1f528:	ldr	w0, [sp, #284]
   1f52c:	eor	w8, w8, w0
   1f530:	ldr	w0, [sp, #280]
   1f534:	eor	w8, w8, w0
   1f538:	ldr	x0, [sp, #288]
   1f53c:	ldr	w3, [x0, #28]
   1f540:	add	w8, w8, w3
   1f544:	ldr	w3, [sp, #228]
   1f548:	add	w8, w8, w3
   1f54c:	ldr	w4, [sp, #276]
   1f550:	add	w8, w4, w8
   1f554:	str	w8, [sp, #276]
   1f558:	ldr	w8, [sp, #276]
   1f55c:	ldr	w4, [sp, #276]
   1f560:	ldr	x0, [sp, #16]
   1f564:	lsr	w0, w4, w0
   1f568:	orr	w8, w0, w8, lsl #16
   1f56c:	str	w8, [sp, #276]
   1f570:	ldr	w8, [sp, #272]
   1f574:	ldr	w0, [sp, #276]
   1f578:	add	w8, w0, w8
   1f57c:	str	w8, [sp, #276]
   1f580:	ldr	w8, [sp, #276]
   1f584:	ldr	w0, [sp, #272]
   1f588:	eor	w8, w8, w0
   1f58c:	ldr	w0, [sp, #284]
   1f590:	eor	w8, w8, w0
   1f594:	ldr	x0, [sp, #288]
   1f598:	ldr	w4, [x0, #40]
   1f59c:	add	w8, w8, w4
   1f5a0:	ldr	w4, [sp, #224]
   1f5a4:	add	w8, w8, w4
   1f5a8:	ldr	w5, [sp, #280]
   1f5ac:	add	w8, w5, w8
   1f5b0:	str	w8, [sp, #280]
   1f5b4:	ldr	w8, [sp, #280]
   1f5b8:	ldr	w5, [sp, #280]
   1f5bc:	mov	x0, x16
   1f5c0:	lsr	w0, w5, w0
   1f5c4:	orr	w8, w0, w8, lsl #23
   1f5c8:	str	w8, [sp, #280]
   1f5cc:	ldr	w8, [sp, #276]
   1f5d0:	ldr	w0, [sp, #280]
   1f5d4:	add	w8, w0, w8
   1f5d8:	str	w8, [sp, #280]
   1f5dc:	ldr	w8, [sp, #280]
   1f5e0:	ldr	w0, [sp, #276]
   1f5e4:	eor	w8, w8, w0
   1f5e8:	ldr	w0, [sp, #272]
   1f5ec:	eor	w8, w8, w0
   1f5f0:	ldr	x0, [sp, #288]
   1f5f4:	ldr	w5, [x0, #52]
   1f5f8:	add	w8, w8, w5
   1f5fc:	ldr	w5, [sp, #220]
   1f600:	add	w8, w8, w5
   1f604:	ldr	w6, [sp, #284]
   1f608:	add	w8, w6, w8
   1f60c:	str	w8, [sp, #284]
   1f610:	ldr	w8, [sp, #284]
   1f614:	ldr	w6, [sp, #284]
   1f618:	mov	x0, x12
   1f61c:	lsr	w0, w6, w0
   1f620:	orr	w8, w0, w8, lsl #4
   1f624:	str	w8, [sp, #284]
   1f628:	ldr	w8, [sp, #280]
   1f62c:	ldr	w0, [sp, #284]
   1f630:	add	w8, w0, w8
   1f634:	str	w8, [sp, #284]
   1f638:	ldr	w8, [sp, #284]
   1f63c:	ldr	w0, [sp, #280]
   1f640:	eor	w8, w8, w0
   1f644:	ldr	w0, [sp, #276]
   1f648:	eor	w8, w8, w0
   1f64c:	ldr	x0, [sp, #288]
   1f650:	ldr	w6, [x0]
   1f654:	add	w8, w8, w6
   1f658:	ldr	w6, [sp, #216]
   1f65c:	add	w8, w8, w6
   1f660:	ldr	w7, [sp, #272]
   1f664:	add	w8, w7, w8
   1f668:	str	w8, [sp, #272]
   1f66c:	ldr	w8, [sp, #272]
   1f670:	ldr	w7, [sp, #272]
   1f674:	mov	x0, x13
   1f678:	lsr	w0, w7, w0
   1f67c:	orr	w8, w0, w8, lsl #11
   1f680:	str	w8, [sp, #272]
   1f684:	ldr	w8, [sp, #284]
   1f688:	ldr	w0, [sp, #272]
   1f68c:	add	w8, w0, w8
   1f690:	str	w8, [sp, #272]
   1f694:	ldr	w8, [sp, #272]
   1f698:	ldr	w0, [sp, #284]
   1f69c:	eor	w8, w8, w0
   1f6a0:	ldr	w0, [sp, #280]
   1f6a4:	eor	w8, w8, w0
   1f6a8:	ldr	x0, [sp, #288]
   1f6ac:	ldr	w7, [x0, #12]
   1f6b0:	add	w8, w8, w7
   1f6b4:	ldr	w7, [sp, #212]
   1f6b8:	add	w8, w8, w7
   1f6bc:	ldr	w19, [sp, #276]
   1f6c0:	add	w8, w19, w8
   1f6c4:	str	w8, [sp, #276]
   1f6c8:	ldr	w8, [sp, #276]
   1f6cc:	ldr	w19, [sp, #276]
   1f6d0:	ldr	x0, [sp, #16]
   1f6d4:	lsr	w0, w19, w0
   1f6d8:	orr	w8, w0, w8, lsl #16
   1f6dc:	str	w8, [sp, #276]
   1f6e0:	ldr	w8, [sp, #272]
   1f6e4:	ldr	w0, [sp, #276]
   1f6e8:	add	w8, w0, w8
   1f6ec:	str	w8, [sp, #276]
   1f6f0:	ldr	w8, [sp, #276]
   1f6f4:	ldr	w0, [sp, #272]
   1f6f8:	eor	w8, w8, w0
   1f6fc:	ldr	w0, [sp, #284]
   1f700:	eor	w8, w8, w0
   1f704:	ldr	x0, [sp, #288]
   1f708:	ldr	w19, [x0, #24]
   1f70c:	add	w8, w8, w19
   1f710:	ldr	w19, [sp, #208]
   1f714:	add	w8, w8, w19
   1f718:	ldr	w20, [sp, #280]
   1f71c:	add	w8, w20, w8
   1f720:	str	w8, [sp, #280]
   1f724:	ldr	w8, [sp, #280]
   1f728:	ldr	w20, [sp, #280]
   1f72c:	mov	x0, x16
   1f730:	lsr	w0, w20, w0
   1f734:	orr	w8, w0, w8, lsl #23
   1f738:	str	w8, [sp, #280]
   1f73c:	ldr	w8, [sp, #276]
   1f740:	ldr	w0, [sp, #280]
   1f744:	add	w8, w0, w8
   1f748:	str	w8, [sp, #280]
   1f74c:	ldr	w8, [sp, #280]
   1f750:	ldr	w0, [sp, #276]
   1f754:	eor	w8, w8, w0
   1f758:	ldr	w0, [sp, #272]
   1f75c:	eor	w8, w8, w0
   1f760:	ldr	x0, [sp, #288]
   1f764:	ldr	w20, [x0, #36]
   1f768:	add	w8, w8, w20
   1f76c:	ldr	w20, [sp, #204]
   1f770:	add	w8, w8, w20
   1f774:	ldr	w21, [sp, #284]
   1f778:	add	w8, w21, w8
   1f77c:	str	w8, [sp, #284]
   1f780:	ldr	w8, [sp, #284]
   1f784:	ldr	w21, [sp, #284]
   1f788:	lsr	w12, w21, w12
   1f78c:	orr	w8, w12, w8, lsl #4
   1f790:	str	w8, [sp, #284]
   1f794:	ldr	w8, [sp, #280]
   1f798:	ldr	w12, [sp, #284]
   1f79c:	add	w8, w12, w8
   1f7a0:	str	w8, [sp, #284]
   1f7a4:	ldr	w8, [sp, #284]
   1f7a8:	ldr	w12, [sp, #280]
   1f7ac:	eor	w8, w8, w12
   1f7b0:	ldr	w12, [sp, #276]
   1f7b4:	eor	w8, w8, w12
   1f7b8:	ldr	x0, [sp, #288]
   1f7bc:	ldr	w12, [x0, #48]
   1f7c0:	add	w8, w8, w12
   1f7c4:	ldr	w12, [sp, #200]
   1f7c8:	add	w8, w8, w12
   1f7cc:	ldr	w21, [sp, #272]
   1f7d0:	add	w8, w21, w8
   1f7d4:	str	w8, [sp, #272]
   1f7d8:	ldr	w8, [sp, #272]
   1f7dc:	ldr	w21, [sp, #272]
   1f7e0:	lsr	w13, w21, w13
   1f7e4:	orr	w8, w13, w8, lsl #11
   1f7e8:	str	w8, [sp, #272]
   1f7ec:	ldr	w8, [sp, #284]
   1f7f0:	ldr	w13, [sp, #272]
   1f7f4:	add	w8, w13, w8
   1f7f8:	str	w8, [sp, #272]
   1f7fc:	ldr	w8, [sp, #272]
   1f800:	ldr	w13, [sp, #284]
   1f804:	eor	w8, w8, w13
   1f808:	ldr	w13, [sp, #280]
   1f80c:	eor	w8, w8, w13
   1f810:	ldr	x0, [sp, #288]
   1f814:	ldr	w13, [x0, #60]
   1f818:	add	w8, w8, w13
   1f81c:	ldr	w13, [sp, #196]
   1f820:	add	w8, w8, w13
   1f824:	ldr	w21, [sp, #276]
   1f828:	add	w8, w21, w8
   1f82c:	str	w8, [sp, #276]
   1f830:	ldr	w8, [sp, #276]
   1f834:	ldr	w21, [sp, #276]
   1f838:	ldr	x0, [sp, #16]
   1f83c:	lsr	w0, w21, w0
   1f840:	orr	w8, w0, w8, lsl #16
   1f844:	str	w8, [sp, #276]
   1f848:	ldr	w8, [sp, #272]
   1f84c:	ldr	w0, [sp, #276]
   1f850:	add	w8, w0, w8
   1f854:	str	w8, [sp, #276]
   1f858:	ldr	w8, [sp, #276]
   1f85c:	ldr	w0, [sp, #272]
   1f860:	eor	w8, w8, w0
   1f864:	ldr	w0, [sp, #284]
   1f868:	eor	w8, w8, w0
   1f86c:	ldr	x0, [sp, #288]
   1f870:	ldr	w21, [x0, #8]
   1f874:	add	w8, w8, w21
   1f878:	ldr	w21, [sp, #192]
   1f87c:	add	w8, w8, w21
   1f880:	ldr	w22, [sp, #280]
   1f884:	add	w8, w22, w8
   1f888:	str	w8, [sp, #280]
   1f88c:	ldr	w8, [sp, #280]
   1f890:	ldr	w22, [sp, #280]
   1f894:	lsr	w16, w22, w16
   1f898:	orr	w8, w16, w8, lsl #23
   1f89c:	str	w8, [sp, #280]
   1f8a0:	ldr	w8, [sp, #276]
   1f8a4:	ldr	w16, [sp, #280]
   1f8a8:	add	w8, w16, w8
   1f8ac:	str	w8, [sp, #280]
   1f8b0:	ldr	w8, [sp, #276]
   1f8b4:	ldr	w16, [sp, #280]
   1f8b8:	ldr	w22, [sp, #272]
   1f8bc:	orn	w16, w16, w22
   1f8c0:	eor	w8, w8, w16
   1f8c4:	ldr	x0, [sp, #288]
   1f8c8:	ldr	w16, [x0]
   1f8cc:	add	w8, w8, w16
   1f8d0:	ldr	w16, [sp, #188]
   1f8d4:	add	w8, w8, w16
   1f8d8:	ldr	w22, [sp, #284]
   1f8dc:	add	w8, w22, w8
   1f8e0:	str	w8, [sp, #284]
   1f8e4:	ldr	w8, [sp, #284]
   1f8e8:	ldr	w22, [sp, #284]
   1f8ec:	mov	x0, #0x1a                  	// #26
   1f8f0:	lsr	w22, w22, #26
   1f8f4:	orr	w8, w22, w8, lsl #6
   1f8f8:	str	w8, [sp, #284]
   1f8fc:	ldr	w8, [sp, #280]
   1f900:	ldr	w22, [sp, #284]
   1f904:	add	w8, w22, w8
   1f908:	str	w8, [sp, #284]
   1f90c:	ldr	w8, [sp, #280]
   1f910:	ldr	w22, [sp, #284]
   1f914:	ldr	w23, [sp, #276]
   1f918:	orn	w22, w22, w23
   1f91c:	eor	w8, w8, w22
   1f920:	ldr	x22, [sp, #288]
   1f924:	ldr	w23, [x22, #28]
   1f928:	add	w8, w8, w23
   1f92c:	ldr	w23, [sp, #184]
   1f930:	add	w8, w8, w23
   1f934:	ldr	w24, [sp, #272]
   1f938:	add	w8, w24, w8
   1f93c:	str	w8, [sp, #272]
   1f940:	ldr	w8, [sp, #272]
   1f944:	ldr	w24, [sp, #272]
   1f948:	mov	x22, #0x16                  	// #22
   1f94c:	lsr	w24, w24, #22
   1f950:	orr	w8, w24, w8, lsl #10
   1f954:	str	w8, [sp, #272]
   1f958:	ldr	w8, [sp, #284]
   1f95c:	ldr	w24, [sp, #272]
   1f960:	add	w8, w24, w8
   1f964:	str	w8, [sp, #272]
   1f968:	ldr	w8, [sp, #284]
   1f96c:	ldr	w24, [sp, #272]
   1f970:	ldr	w25, [sp, #280]
   1f974:	orn	w24, w24, w25
   1f978:	eor	w8, w8, w24
   1f97c:	ldr	x24, [sp, #288]
   1f980:	ldr	w25, [x24, #56]
   1f984:	add	w8, w8, w25
   1f988:	ldr	w25, [sp, #180]
   1f98c:	add	w8, w8, w25
   1f990:	ldr	w26, [sp, #276]
   1f994:	add	w8, w26, w8
   1f998:	str	w8, [sp, #276]
   1f99c:	ldr	w8, [sp, #276]
   1f9a0:	ldr	w26, [sp, #276]
   1f9a4:	mov	x24, #0x11                  	// #17
   1f9a8:	lsr	w26, w26, #17
   1f9ac:	orr	w8, w26, w8, lsl #15
   1f9b0:	str	w8, [sp, #276]
   1f9b4:	ldr	w8, [sp, #272]
   1f9b8:	ldr	w26, [sp, #276]
   1f9bc:	add	w8, w26, w8
   1f9c0:	str	w8, [sp, #276]
   1f9c4:	ldr	w8, [sp, #272]
   1f9c8:	ldr	w26, [sp, #276]
   1f9cc:	ldr	w27, [sp, #284]
   1f9d0:	orn	w26, w26, w27
   1f9d4:	eor	w8, w8, w26
   1f9d8:	ldr	x26, [sp, #288]
   1f9dc:	ldr	w27, [x26, #20]
   1f9e0:	add	w8, w8, w27
   1f9e4:	ldr	w27, [sp, #176]
   1f9e8:	add	w8, w8, w27
   1f9ec:	ldr	w28, [sp, #280]
   1f9f0:	add	w8, w28, w8
   1f9f4:	str	w8, [sp, #280]
   1f9f8:	ldr	w8, [sp, #280]
   1f9fc:	ldr	w28, [sp, #280]
   1fa00:	mov	x26, #0xb                   	// #11
   1fa04:	lsr	w28, w28, #11
   1fa08:	orr	w8, w28, w8, lsl #21
   1fa0c:	str	w8, [sp, #280]
   1fa10:	ldr	w8, [sp, #276]
   1fa14:	ldr	w28, [sp, #280]
   1fa18:	add	w8, w28, w8
   1fa1c:	str	w8, [sp, #280]
   1fa20:	ldr	w8, [sp, #276]
   1fa24:	ldr	w28, [sp, #280]
   1fa28:	ldr	w29, [sp, #272]
   1fa2c:	orn	w28, w28, w29
   1fa30:	eor	w8, w8, w28
   1fa34:	ldr	x28, [sp, #288]
   1fa38:	ldr	w29, [x28, #48]
   1fa3c:	add	w8, w8, w29
   1fa40:	ldr	w29, [sp, #172]
   1fa44:	add	w8, w8, w29
   1fa48:	ldr	w30, [sp, #284]
   1fa4c:	add	w8, w30, w8
   1fa50:	str	w8, [sp, #284]
   1fa54:	ldr	w8, [sp, #284]
   1fa58:	ldr	w30, [sp, #284]
   1fa5c:	mov	x28, x0
   1fa60:	lsr	w28, w30, w28
   1fa64:	orr	w8, w28, w8, lsl #6
   1fa68:	str	w8, [sp, #284]
   1fa6c:	ldr	w8, [sp, #280]
   1fa70:	ldr	w28, [sp, #284]
   1fa74:	add	w8, w28, w8
   1fa78:	str	w8, [sp, #284]
   1fa7c:	ldr	w8, [sp, #280]
   1fa80:	ldr	w28, [sp, #284]
   1fa84:	ldr	w30, [sp, #276]
   1fa88:	orn	w28, w28, w30
   1fa8c:	eor	w8, w8, w28
   1fa90:	ldr	x28, [sp, #288]
   1fa94:	ldr	w30, [x28, #12]
   1fa98:	add	w8, w8, w30
   1fa9c:	ldr	w30, [sp, #168]
   1faa0:	add	w8, w8, w30
   1faa4:	ldr	w28, [sp, #272]
   1faa8:	add	w8, w28, w8
   1faac:	str	w8, [sp, #272]
   1fab0:	ldr	w8, [sp, #272]
   1fab4:	ldr	w28, [sp, #272]
   1fab8:	mov	x1, x22
   1fabc:	lsr	w1, w28, w1
   1fac0:	orr	w8, w1, w8, lsl #10
   1fac4:	str	w8, [sp, #272]
   1fac8:	ldr	w8, [sp, #284]
   1facc:	ldr	w1, [sp, #272]
   1fad0:	add	w8, w1, w8
   1fad4:	str	w8, [sp, #272]
   1fad8:	ldr	w8, [sp, #284]
   1fadc:	ldr	w1, [sp, #272]
   1fae0:	ldr	w28, [sp, #280]
   1fae4:	orn	w1, w1, w28
   1fae8:	eor	w8, w8, w1
   1faec:	ldr	x1, [sp, #288]
   1faf0:	ldr	w28, [x1, #40]
   1faf4:	add	w8, w8, w28
   1faf8:	ldr	w28, [sp, #164]
   1fafc:	add	w8, w8, w28
   1fb00:	ldr	w1, [sp, #276]
   1fb04:	add	w8, w1, w8
   1fb08:	str	w8, [sp, #276]
   1fb0c:	ldr	w8, [sp, #276]
   1fb10:	ldr	w1, [sp, #276]
   1fb14:	mov	x2, x24
   1fb18:	lsr	w1, w1, w2
   1fb1c:	orr	w8, w1, w8, lsl #15
   1fb20:	str	w8, [sp, #276]
   1fb24:	ldr	w8, [sp, #272]
   1fb28:	ldr	w1, [sp, #276]
   1fb2c:	add	w8, w1, w8
   1fb30:	str	w8, [sp, #276]
   1fb34:	ldr	w8, [sp, #272]
   1fb38:	ldr	w1, [sp, #276]
   1fb3c:	ldr	w2, [sp, #284]
   1fb40:	orn	w1, w1, w2
   1fb44:	eor	w8, w8, w1
   1fb48:	ldr	x1, [sp, #288]
   1fb4c:	ldr	w2, [x1, #4]
   1fb50:	add	w8, w8, w2
   1fb54:	ldr	w2, [sp, #160]
   1fb58:	add	w8, w8, w2
   1fb5c:	ldr	w1, [sp, #280]
   1fb60:	add	w8, w1, w8
   1fb64:	str	w8, [sp, #280]
   1fb68:	ldr	w8, [sp, #280]
   1fb6c:	ldr	w1, [sp, #280]
   1fb70:	mov	x2, x26
   1fb74:	lsr	w1, w1, w2
   1fb78:	orr	w8, w1, w8, lsl #21
   1fb7c:	str	w8, [sp, #280]
   1fb80:	ldr	w8, [sp, #276]
   1fb84:	ldr	w1, [sp, #280]
   1fb88:	add	w8, w1, w8
   1fb8c:	str	w8, [sp, #280]
   1fb90:	ldr	w8, [sp, #276]
   1fb94:	ldr	w1, [sp, #280]
   1fb98:	ldr	w2, [sp, #272]
   1fb9c:	orn	w1, w1, w2
   1fba0:	eor	w8, w8, w1
   1fba4:	ldr	x1, [sp, #288]
   1fba8:	ldr	w2, [x1, #32]
   1fbac:	add	w8, w8, w2
   1fbb0:	ldr	w2, [sp, #156]
   1fbb4:	add	w8, w8, w2
   1fbb8:	ldr	w1, [sp, #284]
   1fbbc:	add	w8, w1, w8
   1fbc0:	str	w8, [sp, #284]
   1fbc4:	ldr	w8, [sp, #284]
   1fbc8:	ldr	w1, [sp, #284]
   1fbcc:	mov	x2, x0
   1fbd0:	lsr	w1, w1, w2
   1fbd4:	orr	w8, w1, w8, lsl #6
   1fbd8:	str	w8, [sp, #284]
   1fbdc:	ldr	w8, [sp, #280]
   1fbe0:	ldr	w1, [sp, #284]
   1fbe4:	add	w8, w1, w8
   1fbe8:	str	w8, [sp, #284]
   1fbec:	ldr	w8, [sp, #280]
   1fbf0:	ldr	w1, [sp, #284]
   1fbf4:	ldr	w2, [sp, #276]
   1fbf8:	orn	w1, w1, w2
   1fbfc:	eor	w8, w8, w1
   1fc00:	ldr	x1, [sp, #288]
   1fc04:	ldr	w2, [x1, #60]
   1fc08:	add	w8, w8, w2
   1fc0c:	ldr	w2, [sp, #152]
   1fc10:	add	w8, w8, w2
   1fc14:	ldr	w1, [sp, #272]
   1fc18:	add	w8, w1, w8
   1fc1c:	str	w8, [sp, #272]
   1fc20:	ldr	w8, [sp, #272]
   1fc24:	ldr	w1, [sp, #272]
   1fc28:	mov	x2, x22
   1fc2c:	lsr	w1, w1, w2
   1fc30:	orr	w8, w1, w8, lsl #10
   1fc34:	str	w8, [sp, #272]
   1fc38:	ldr	w8, [sp, #284]
   1fc3c:	ldr	w1, [sp, #272]
   1fc40:	add	w8, w1, w8
   1fc44:	str	w8, [sp, #272]
   1fc48:	ldr	w8, [sp, #284]
   1fc4c:	ldr	w1, [sp, #272]
   1fc50:	ldr	w2, [sp, #280]
   1fc54:	orn	w1, w1, w2
   1fc58:	eor	w8, w8, w1
   1fc5c:	ldr	x1, [sp, #288]
   1fc60:	ldr	w2, [x1, #24]
   1fc64:	add	w8, w8, w2
   1fc68:	ldr	w2, [sp, #148]
   1fc6c:	add	w8, w8, w2
   1fc70:	ldr	w1, [sp, #276]
   1fc74:	add	w8, w1, w8
   1fc78:	str	w8, [sp, #276]
   1fc7c:	ldr	w8, [sp, #276]
   1fc80:	ldr	w1, [sp, #276]
   1fc84:	mov	x2, x24
   1fc88:	lsr	w1, w1, w2
   1fc8c:	orr	w8, w1, w8, lsl #15
   1fc90:	str	w8, [sp, #276]
   1fc94:	ldr	w8, [sp, #272]
   1fc98:	ldr	w1, [sp, #276]
   1fc9c:	add	w8, w1, w8
   1fca0:	str	w8, [sp, #276]
   1fca4:	ldr	w8, [sp, #272]
   1fca8:	ldr	w1, [sp, #276]
   1fcac:	ldr	w2, [sp, #284]
   1fcb0:	orn	w1, w1, w2
   1fcb4:	eor	w8, w8, w1
   1fcb8:	ldr	x1, [sp, #288]
   1fcbc:	ldr	w2, [x1, #52]
   1fcc0:	add	w8, w8, w2
   1fcc4:	ldr	w2, [sp, #144]
   1fcc8:	add	w8, w8, w2
   1fccc:	ldr	w1, [sp, #280]
   1fcd0:	add	w8, w1, w8
   1fcd4:	str	w8, [sp, #280]
   1fcd8:	ldr	w8, [sp, #280]
   1fcdc:	ldr	w1, [sp, #280]
   1fce0:	mov	x2, x26
   1fce4:	lsr	w1, w1, w2
   1fce8:	orr	w8, w1, w8, lsl #21
   1fcec:	str	w8, [sp, #280]
   1fcf0:	ldr	w8, [sp, #276]
   1fcf4:	ldr	w1, [sp, #280]
   1fcf8:	add	w8, w1, w8
   1fcfc:	str	w8, [sp, #280]
   1fd00:	ldr	w8, [sp, #276]
   1fd04:	ldr	w1, [sp, #280]
   1fd08:	ldr	w2, [sp, #272]
   1fd0c:	orn	w1, w1, w2
   1fd10:	eor	w8, w8, w1
   1fd14:	ldr	x1, [sp, #288]
   1fd18:	ldr	w2, [x1, #16]
   1fd1c:	add	w8, w8, w2
   1fd20:	ldr	w2, [sp, #140]
   1fd24:	add	w8, w8, w2
   1fd28:	ldr	w1, [sp, #284]
   1fd2c:	add	w8, w1, w8
   1fd30:	str	w8, [sp, #284]
   1fd34:	ldr	w8, [sp, #284]
   1fd38:	ldr	w1, [sp, #284]
   1fd3c:	lsr	w0, w1, w0
   1fd40:	orr	w8, w0, w8, lsl #6
   1fd44:	str	w8, [sp, #284]
   1fd48:	ldr	w8, [sp, #280]
   1fd4c:	ldr	w0, [sp, #284]
   1fd50:	add	w8, w0, w8
   1fd54:	str	w8, [sp, #284]
   1fd58:	ldr	w8, [sp, #280]
   1fd5c:	ldr	w0, [sp, #284]
   1fd60:	ldr	w1, [sp, #276]
   1fd64:	orn	w0, w0, w1
   1fd68:	eor	w8, w8, w0
   1fd6c:	ldr	x0, [sp, #288]
   1fd70:	ldr	w1, [x0, #44]
   1fd74:	add	w8, w8, w1
   1fd78:	ldr	w1, [sp, #136]
   1fd7c:	add	w8, w8, w1
   1fd80:	ldr	w0, [sp, #272]
   1fd84:	add	w8, w0, w8
   1fd88:	str	w8, [sp, #272]
   1fd8c:	ldr	w8, [sp, #272]
   1fd90:	ldr	w0, [sp, #272]
   1fd94:	lsr	w0, w0, w22
   1fd98:	orr	w8, w0, w8, lsl #10
   1fd9c:	str	w8, [sp, #272]
   1fda0:	ldr	w8, [sp, #284]
   1fda4:	ldr	w0, [sp, #272]
   1fda8:	add	w8, w0, w8
   1fdac:	str	w8, [sp, #272]
   1fdb0:	ldr	w8, [sp, #284]
   1fdb4:	ldr	w0, [sp, #272]
   1fdb8:	ldr	w22, [sp, #280]
   1fdbc:	orn	w0, w0, w22
   1fdc0:	eor	w8, w8, w0
   1fdc4:	ldr	x0, [sp, #288]
   1fdc8:	ldr	w22, [x0, #8]
   1fdcc:	add	w8, w8, w22
   1fdd0:	ldr	w22, [sp, #132]
   1fdd4:	add	w8, w8, w22
   1fdd8:	ldr	w0, [sp, #276]
   1fddc:	add	w8, w0, w8
   1fde0:	str	w8, [sp, #276]
   1fde4:	ldr	w8, [sp, #276]
   1fde8:	ldr	w0, [sp, #276]
   1fdec:	lsr	w0, w0, w24
   1fdf0:	orr	w8, w0, w8, lsl #15
   1fdf4:	str	w8, [sp, #276]
   1fdf8:	ldr	w8, [sp, #272]
   1fdfc:	ldr	w0, [sp, #276]
   1fe00:	add	w8, w0, w8
   1fe04:	str	w8, [sp, #276]
   1fe08:	ldr	w8, [sp, #272]
   1fe0c:	ldr	w0, [sp, #276]
   1fe10:	ldr	w24, [sp, #284]
   1fe14:	orn	w0, w0, w24
   1fe18:	eor	w8, w8, w0
   1fe1c:	ldr	x0, [sp, #288]
   1fe20:	ldr	w24, [x0, #36]
   1fe24:	add	w8, w8, w24
   1fe28:	ldr	w24, [sp, #128]
   1fe2c:	add	w8, w8, w24
   1fe30:	ldr	w0, [sp, #280]
   1fe34:	add	w8, w0, w8
   1fe38:	str	w8, [sp, #280]
   1fe3c:	ldr	w8, [sp, #280]
   1fe40:	ldr	w0, [sp, #280]
   1fe44:	lsr	w0, w0, w26
   1fe48:	orr	w8, w0, w8, lsl #21
   1fe4c:	str	w8, [sp, #280]
   1fe50:	ldr	w8, [sp, #276]
   1fe54:	ldr	w0, [sp, #280]
   1fe58:	add	w8, w0, w8
   1fe5c:	str	w8, [sp, #280]
   1fe60:	ldr	w8, [sp, #284]
   1fe64:	ldr	x0, [sp, #296]
   1fe68:	ldr	w26, [x0]
   1fe6c:	add	w8, w26, w8
   1fe70:	str	w8, [x0]
   1fe74:	ldr	w8, [sp, #280]
   1fe78:	ldr	x0, [sp, #296]
   1fe7c:	ldr	w26, [x0, #4]
   1fe80:	add	w8, w26, w8
   1fe84:	str	w8, [x0, #4]
   1fe88:	ldr	w8, [sp, #276]
   1fe8c:	ldr	x0, [sp, #296]
   1fe90:	ldr	w26, [x0, #8]
   1fe94:	add	w8, w26, w8
   1fe98:	str	w8, [x0, #8]
   1fe9c:	ldr	w8, [sp, #272]
   1fea0:	ldr	x0, [sp, #296]
   1fea4:	ldr	w26, [x0, #12]
   1fea8:	add	w8, w26, w8
   1feac:	str	w8, [x0, #12]
   1feb0:	ldp	x20, x19, [sp, #384]
   1feb4:	ldp	x22, x21, [sp, #368]
   1feb8:	ldp	x24, x23, [sp, #352]
   1febc:	ldp	x26, x25, [sp, #336]
   1fec0:	ldp	x28, x27, [sp, #320]
   1fec4:	ldp	x29, x30, [sp, #304]
   1fec8:	add	sp, sp, #0x190
   1fecc:	ret
   1fed0:	sub	sp, sp, #0x40
   1fed4:	stp	x29, x30, [sp, #48]
   1fed8:	add	x29, sp, #0x30
   1fedc:	mov	w8, #0x3f                  	// #63
   1fee0:	mov	w9, #0x80                  	// #128
   1fee4:	stur	x0, [x29, #-8]
   1fee8:	stur	x1, [x29, #-16]
   1feec:	ldur	x10, [x29, #-16]
   1fef0:	ldr	w11, [x10, #16]
   1fef4:	lsr	w11, w11, #3
   1fef8:	and	w11, w11, #0x3f
   1fefc:	stur	w11, [x29, #-20]
   1ff00:	ldur	x10, [x29, #-16]
   1ff04:	add	x10, x10, #0x18
   1ff08:	ldur	w11, [x29, #-20]
   1ff0c:	mov	w12, w11
   1ff10:	add	x10, x10, x12
   1ff14:	str	x10, [sp, #16]
   1ff18:	ldr	x10, [sp, #16]
   1ff1c:	add	x12, x10, #0x1
   1ff20:	str	x12, [sp, #16]
   1ff24:	strb	w9, [x10]
   1ff28:	ldur	w9, [x29, #-20]
   1ff2c:	subs	w8, w8, w9
   1ff30:	stur	w8, [x29, #-20]
   1ff34:	ldur	w8, [x29, #-20]
   1ff38:	cmp	w8, #0x8
   1ff3c:	b.cs	1ff88 <scols_init_debug@@SMARTCOLS_2.25+0x6eb8>  // b.hs, b.nlast
   1ff40:	ldr	x0, [sp, #16]
   1ff44:	ldur	w8, [x29, #-20]
   1ff48:	mov	w2, w8
   1ff4c:	mov	w8, wzr
   1ff50:	mov	w1, w8
   1ff54:	str	w8, [sp, #12]
   1ff58:	bl	7a40 <memset@plt>
   1ff5c:	ldur	x0, [x29, #-16]
   1ff60:	ldur	x9, [x29, #-16]
   1ff64:	add	x1, x9, #0x18
   1ff68:	bl	1e35c <scols_init_debug@@SMARTCOLS_2.25+0x528c>
   1ff6c:	ldur	x9, [x29, #-16]
   1ff70:	add	x0, x9, #0x18
   1ff74:	ldr	w8, [sp, #12]
   1ff78:	mov	w1, w8
   1ff7c:	mov	x2, #0x38                  	// #56
   1ff80:	bl	7a40 <memset@plt>
   1ff84:	b	1ffa8 <scols_init_debug@@SMARTCOLS_2.25+0x6ed8>
   1ff88:	ldr	x0, [sp, #16]
   1ff8c:	ldur	w8, [x29, #-20]
   1ff90:	subs	w8, w8, #0x8
   1ff94:	mov	w9, w8
   1ff98:	ubfx	x2, x9, #0, #32
   1ff9c:	mov	w8, wzr
   1ffa0:	mov	w1, w8
   1ffa4:	bl	7a40 <memset@plt>
   1ffa8:	ldur	x8, [x29, #-16]
   1ffac:	ldur	x9, [x29, #-16]
   1ffb0:	ldr	w10, [x9, #16]
   1ffb4:	str	w10, [x8, #80]
   1ffb8:	ldur	x8, [x29, #-16]
   1ffbc:	ldur	x9, [x29, #-16]
   1ffc0:	ldr	w10, [x9, #20]
   1ffc4:	str	w10, [x8, #84]
   1ffc8:	ldur	x0, [x29, #-16]
   1ffcc:	ldur	x8, [x29, #-16]
   1ffd0:	add	x1, x8, #0x18
   1ffd4:	bl	1e35c <scols_init_debug@@SMARTCOLS_2.25+0x528c>
   1ffd8:	ldur	x8, [x29, #-8]
   1ffdc:	ldur	x9, [x29, #-16]
   1ffe0:	ldr	q0, [x9]
   1ffe4:	str	q0, [x8]
   1ffe8:	ldur	x0, [x29, #-16]
   1ffec:	mov	w10, wzr
   1fff0:	mov	w1, w10
   1fff4:	mov	x2, #0x58                  	// #88
   1fff8:	bl	7a40 <memset@plt>
   1fffc:	ldp	x29, x30, [sp, #48]
   20000:	add	sp, sp, #0x40
   20004:	ret
   20008:	stp	x29, x30, [sp, #-16]!
   2000c:	mov	x29, sp
   20010:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   20014:	add	x8, x8, #0x8a0
   20018:	ldr	w9, [x8, #8]
   2001c:	cbz	w9, 20024 <scols_init_debug@@SMARTCOLS_2.25+0x6f54>
   20020:	b	20034 <scols_init_debug@@SMARTCOLS_2.25+0x6f64>
   20024:	bl	2003c <scols_init_debug@@SMARTCOLS_2.25+0x6f6c>
   20028:	adrp	x0, 20000 <scols_init_debug@@SMARTCOLS_2.25+0x6f30>
   2002c:	add	x0, x0, #0x20c
   20030:	bl	38868 <scols_init_debug@@SMARTCOLS_2.25+0x1f798>
   20034:	ldp	x29, x30, [sp], #16
   20038:	ret
   2003c:	sub	sp, sp, #0x100
   20040:	stp	x29, x30, [sp, #240]
   20044:	add	x29, sp, #0xf0
   20048:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2004c:	add	x0, x0, #0xae8
   20050:	mov	w8, #0x1                   	// #1
   20054:	adrp	x9, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   20058:	add	x9, x9, #0x858
   2005c:	adrp	x10, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   20060:	add	x10, x10, #0x8a0
   20064:	add	x2, x10, #0x20
   20068:	add	x11, x10, #0xb8
   2006c:	add	x12, x10, #0x150
   20070:	add	x13, x10, #0x1e8
   20074:	add	x14, x10, #0x280
   20078:	str	w8, [sp, #76]
   2007c:	str	x9, [sp, #64]
   20080:	str	x10, [sp, #56]
   20084:	str	x2, [sp, #48]
   20088:	str	x11, [sp, #40]
   2008c:	str	x12, [sp, #32]
   20090:	str	x13, [sp, #24]
   20094:	str	x14, [sp, #16]
   20098:	bl	8270 <getenv@plt>
   2009c:	stur	x0, [x29, #-8]
   200a0:	ldr	w0, [sp, #76]
   200a4:	bl	8000 <isatty@plt>
   200a8:	cbnz	w0, 200b0 <scols_init_debug@@SMARTCOLS_2.25+0x6fe0>
   200ac:	b	20200 <scols_init_debug@@SMARTCOLS_2.25+0x7130>
   200b0:	ldur	x8, [x29, #-8]
   200b4:	cbnz	x8, 200c8 <scols_init_debug@@SMARTCOLS_2.25+0x6ff8>
   200b8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   200bc:	add	x8, x8, #0xaee
   200c0:	stur	x8, [x29, #-8]
   200c4:	b	200ec <scols_init_debug@@SMARTCOLS_2.25+0x701c>
   200c8:	ldur	x8, [x29, #-8]
   200cc:	ldrb	w9, [x8]
   200d0:	cbz	w9, 200e8 <scols_init_debug@@SMARTCOLS_2.25+0x7018>
   200d4:	ldur	x0, [x29, #-8]
   200d8:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   200dc:	add	x1, x1, #0xaf3
   200e0:	bl	7d30 <strcmp@plt>
   200e4:	cbnz	w0, 200ec <scols_init_debug@@SMARTCOLS_2.25+0x701c>
   200e8:	b	20200 <scols_init_debug@@SMARTCOLS_2.25+0x7130>
   200ec:	ldur	x0, [x29, #-8]
   200f0:	bl	20404 <scols_init_debug@@SMARTCOLS_2.25+0x7334>
   200f4:	cbnz	w0, 200fc <scols_init_debug@@SMARTCOLS_2.25+0x702c>
   200f8:	b	20200 <scols_init_debug@@SMARTCOLS_2.25+0x7130>
   200fc:	ldur	x8, [x29, #-8]
   20100:	ldr	x9, [sp, #64]
   20104:	str	x8, [x9, #16]
   20108:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2010c:	add	x8, x8, #0x858
   20110:	ldr	x10, [sp, #56]
   20114:	str	x8, [x10]
   20118:	mov	w11, #0xffffffff            	// #-1
   2011c:	str	w11, [x10, #12]
   20120:	adrp	x8, 20000 <scols_init_debug@@SMARTCOLS_2.25+0x6f30>
   20124:	add	x8, x8, #0x538
   20128:	str	x8, [x10, #800]
   2012c:	mov	x0, x10
   20130:	bl	2061c <scols_init_debug@@SMARTCOLS_2.25+0x754c>
   20134:	cbz	w0, 2013c <scols_init_debug@@SMARTCOLS_2.25+0x706c>
   20138:	b	20200 <scols_init_debug@@SMARTCOLS_2.25+0x7130>
   2013c:	ldr	x8, [sp, #56]
   20140:	ldr	w0, [x8, #12]
   20144:	mov	w1, #0x1                   	// #1
   20148:	bl	8160 <dup2@plt>
   2014c:	mov	w9, #0x2                   	// #2
   20150:	mov	w0, w9
   20154:	bl	8000 <isatty@plt>
   20158:	cbz	w0, 2016c <scols_init_debug@@SMARTCOLS_2.25+0x709c>
   2015c:	ldr	x8, [sp, #56]
   20160:	ldr	w0, [x8, #12]
   20164:	mov	w1, #0x2                   	// #2
   20168:	bl	8160 <dup2@plt>
   2016c:	ldr	x8, [sp, #56]
   20170:	ldr	w0, [x8, #12]
   20174:	bl	7bc0 <close@plt>
   20178:	add	x8, sp, #0x50
   2017c:	mov	x0, x8
   20180:	mov	w9, wzr
   20184:	mov	w1, w9
   20188:	mov	x2, #0x98                  	// #152
   2018c:	str	x8, [sp, #8]
   20190:	bl	7a40 <memset@plt>
   20194:	adrp	x8, 20000 <scols_init_debug@@SMARTCOLS_2.25+0x6f30>
   20198:	add	x8, x8, #0x848
   2019c:	str	x8, [sp, #80]
   201a0:	mov	w0, #0x2                   	// #2
   201a4:	ldr	x1, [sp, #8]
   201a8:	ldr	x2, [sp, #48]
   201ac:	bl	7bd0 <sigaction@plt>
   201b0:	mov	w9, #0x1                   	// #1
   201b4:	mov	w0, w9
   201b8:	ldr	x1, [sp, #8]
   201bc:	ldr	x2, [sp, #40]
   201c0:	bl	7bd0 <sigaction@plt>
   201c4:	mov	w9, #0xf                   	// #15
   201c8:	mov	w0, w9
   201cc:	ldr	x1, [sp, #8]
   201d0:	ldr	x2, [sp, #32]
   201d4:	bl	7bd0 <sigaction@plt>
   201d8:	mov	w9, #0x3                   	// #3
   201dc:	mov	w0, w9
   201e0:	ldr	x1, [sp, #8]
   201e4:	ldr	x2, [sp, #24]
   201e8:	bl	7bd0 <sigaction@plt>
   201ec:	mov	w9, #0xd                   	// #13
   201f0:	mov	w0, w9
   201f4:	ldr	x1, [sp, #8]
   201f8:	ldr	x2, [sp, #16]
   201fc:	bl	7bd0 <sigaction@plt>
   20200:	ldp	x29, x30, [sp, #240]
   20204:	add	sp, sp, #0x100
   20208:	ret
   2020c:	stp	x29, x30, [sp, #-16]!
   20210:	mov	x29, sp
   20214:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   20218:	add	x8, x8, #0x8a0
   2021c:	ldr	w9, [x8, #8]
   20220:	cbnz	w9, 20228 <scols_init_debug@@SMARTCOLS_2.25+0x7158>
   20224:	b	20274 <scols_init_debug@@SMARTCOLS_2.25+0x71a4>
   20228:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2022c:	ldr	x8, [x8, #4032]
   20230:	ldr	x0, [x8]
   20234:	bl	7f50 <fflush@plt>
   20238:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2023c:	ldr	x8, [x8, #4016]
   20240:	ldr	x8, [x8]
   20244:	mov	x0, x8
   20248:	bl	7f50 <fflush@plt>
   2024c:	mov	w9, #0x1                   	// #1
   20250:	mov	w0, w9
   20254:	bl	7bc0 <close@plt>
   20258:	mov	w9, #0x2                   	// #2
   2025c:	mov	w0, w9
   20260:	bl	7bc0 <close@plt>
   20264:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   20268:	add	x8, x8, #0x8a0
   2026c:	mov	x0, x8
   20270:	bl	20918 <scols_init_debug@@SMARTCOLS_2.25+0x7848>
   20274:	ldp	x29, x30, [sp], #16
   20278:	ret
   2027c:	sub	sp, sp, #0x20
   20280:	stp	x29, x30, [sp, #16]
   20284:	add	x29, sp, #0x10
   20288:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2028c:	add	x8, x8, #0x8a0
   20290:	ldr	w9, [x8, #8]
   20294:	str	x8, [sp, #8]
   20298:	cbz	w9, 202a0 <scols_init_debug@@SMARTCOLS_2.25+0x71d0>
   2029c:	b	202c4 <scols_init_debug@@SMARTCOLS_2.25+0x71f4>
   202a0:	mov	w0, #0x1                   	// #1
   202a4:	bl	7590 <dup@plt>
   202a8:	ldr	x8, [sp, #8]
   202ac:	str	w0, [x8, #28]
   202b0:	mov	w0, #0x2                   	// #2
   202b4:	bl	7590 <dup@plt>
   202b8:	ldr	x8, [sp, #8]
   202bc:	str	w0, [x8, #24]
   202c0:	bl	2003c <scols_init_debug@@SMARTCOLS_2.25+0x6f6c>
   202c4:	ldp	x29, x30, [sp, #16]
   202c8:	add	sp, sp, #0x20
   202cc:	ret
   202d0:	sub	sp, sp, #0x50
   202d4:	stp	x29, x30, [sp, #64]
   202d8:	add	x29, sp, #0x40
   202dc:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   202e0:	add	x8, x8, #0x8a0
   202e4:	add	x1, x8, #0x20
   202e8:	add	x9, x8, #0xb8
   202ec:	add	x10, x8, #0x150
   202f0:	add	x11, x8, #0x1e8
   202f4:	add	x12, x8, #0x280
   202f8:	ldr	w13, [x8, #8]
   202fc:	stur	x8, [x29, #-8]
   20300:	stur	x1, [x29, #-16]
   20304:	stur	x9, [x29, #-24]
   20308:	str	x10, [sp, #32]
   2030c:	str	x11, [sp, #24]
   20310:	str	x12, [sp, #16]
   20314:	cbnz	w13, 2031c <scols_init_debug@@SMARTCOLS_2.25+0x724c>
   20318:	b	203f8 <scols_init_debug@@SMARTCOLS_2.25+0x7328>
   2031c:	bl	2020c <scols_init_debug@@SMARTCOLS_2.25+0x713c>
   20320:	ldur	x8, [x29, #-8]
   20324:	ldr	w0, [x8, #28]
   20328:	mov	w9, #0x1                   	// #1
   2032c:	mov	w1, w9
   20330:	str	w9, [sp, #12]
   20334:	bl	8160 <dup2@plt>
   20338:	ldur	x8, [x29, #-8]
   2033c:	ldr	w9, [x8, #24]
   20340:	mov	w0, w9
   20344:	mov	w9, #0x2                   	// #2
   20348:	mov	w1, w9
   2034c:	str	w9, [sp, #8]
   20350:	bl	8160 <dup2@plt>
   20354:	ldur	x8, [x29, #-8]
   20358:	ldr	w9, [x8, #28]
   2035c:	mov	w0, w9
   20360:	bl	7bc0 <close@plt>
   20364:	ldur	x8, [x29, #-8]
   20368:	ldr	w9, [x8, #24]
   2036c:	mov	w0, w9
   20370:	bl	7bc0 <close@plt>
   20374:	ldr	w9, [sp, #8]
   20378:	mov	w0, w9
   2037c:	ldur	x1, [x29, #-16]
   20380:	mov	x8, xzr
   20384:	mov	x2, x8
   20388:	str	x8, [sp]
   2038c:	bl	7bd0 <sigaction@plt>
   20390:	ldr	w9, [sp, #12]
   20394:	mov	w0, w9
   20398:	ldur	x1, [x29, #-24]
   2039c:	ldr	x2, [sp]
   203a0:	bl	7bd0 <sigaction@plt>
   203a4:	mov	w9, #0xf                   	// #15
   203a8:	mov	w0, w9
   203ac:	ldr	x1, [sp, #32]
   203b0:	ldr	x2, [sp]
   203b4:	bl	7bd0 <sigaction@plt>
   203b8:	mov	w9, #0x3                   	// #3
   203bc:	mov	w0, w9
   203c0:	ldr	x1, [sp, #24]
   203c4:	ldr	x2, [sp]
   203c8:	bl	7bd0 <sigaction@plt>
   203cc:	mov	w9, #0xd                   	// #13
   203d0:	mov	w0, w9
   203d4:	ldr	x1, [sp, #16]
   203d8:	ldr	x2, [sp]
   203dc:	bl	7bd0 <sigaction@plt>
   203e0:	ldur	x8, [x29, #-8]
   203e4:	mov	x0, x8
   203e8:	mov	w9, wzr
   203ec:	mov	w1, w9
   203f0:	mov	x2, #0x328                 	// #808
   203f4:	bl	7a40 <memset@plt>
   203f8:	ldp	x29, x30, [sp, #64]
   203fc:	add	sp, sp, #0x50
   20400:	ret
   20404:	sub	sp, sp, #0x40
   20408:	stp	x29, x30, [sp, #48]
   2040c:	add	x29, sp, #0x30
   20410:	stur	x0, [x29, #-8]
   20414:	str	wzr, [sp, #12]
   20418:	ldur	x8, [x29, #-8]
   2041c:	cbnz	x8, 20424 <scols_init_debug@@SMARTCOLS_2.25+0x7354>
   20420:	b	20528 <scols_init_debug@@SMARTCOLS_2.25+0x7458>
   20424:	ldur	x8, [x29, #-8]
   20428:	ldrsb	w9, [x8]
   2042c:	cmp	w9, #0x2f
   20430:	b.ne	20454 <scols_init_debug@@SMARTCOLS_2.25+0x7384>  // b.any
   20434:	ldur	x0, [x29, #-8]
   20438:	mov	w1, #0x1                   	// #1
   2043c:	bl	7c90 <access@plt>
   20440:	cmp	w0, #0x0
   20444:	cset	w8, eq  // eq = none
   20448:	and	w8, w8, #0x1
   2044c:	str	w8, [sp, #12]
   20450:	b	20528 <scols_init_debug@@SMARTCOLS_2.25+0x7458>
   20454:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   20458:	add	x0, x0, #0xaf7
   2045c:	bl	8270 <getenv@plt>
   20460:	stur	x0, [x29, #-16]
   20464:	ldur	x8, [x29, #-16]
   20468:	cbnz	x8, 20470 <scols_init_debug@@SMARTCOLS_2.25+0x73a0>
   2046c:	b	20528 <scols_init_debug@@SMARTCOLS_2.25+0x7458>
   20470:	ldur	x0, [x29, #-16]
   20474:	bl	20870 <scols_init_debug@@SMARTCOLS_2.25+0x77a0>
   20478:	str	x0, [sp, #24]
   2047c:	ldr	x8, [sp, #24]
   20480:	cbnz	x8, 20488 <scols_init_debug@@SMARTCOLS_2.25+0x73b8>
   20484:	b	20528 <scols_init_debug@@SMARTCOLS_2.25+0x7458>
   20488:	ldr	x0, [sp, #24]
   2048c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   20490:	add	x1, x1, #0x1db
   20494:	bl	74b0 <strtok@plt>
   20498:	str	x0, [sp, #16]
   2049c:	ldr	x8, [sp, #16]
   204a0:	cbz	x8, 20520 <scols_init_debug@@SMARTCOLS_2.25+0x7450>
   204a4:	ldr	x0, [sp, #16]
   204a8:	mov	w1, #0x80000               	// #524288
   204ac:	bl	7970 <open@plt>
   204b0:	str	w0, [sp, #8]
   204b4:	ldr	w8, [sp, #8]
   204b8:	cmp	w8, #0x0
   204bc:	cset	w8, ge  // ge = tcont
   204c0:	tbnz	w8, #0, 204c8 <scols_init_debug@@SMARTCOLS_2.25+0x73f8>
   204c4:	b	20504 <scols_init_debug@@SMARTCOLS_2.25+0x7434>
   204c8:	ldr	w0, [sp, #8]
   204cc:	ldur	x1, [x29, #-8]
   204d0:	mov	w2, #0x1                   	// #1
   204d4:	mov	w8, wzr
   204d8:	mov	w3, w8
   204dc:	bl	8200 <faccessat@plt>
   204e0:	cmp	w0, #0x0
   204e4:	cset	w8, eq  // eq = none
   204e8:	and	w8, w8, #0x1
   204ec:	str	w8, [sp, #12]
   204f0:	ldr	w0, [sp, #8]
   204f4:	bl	7bc0 <close@plt>
   204f8:	ldr	w8, [sp, #12]
   204fc:	cbz	w8, 20504 <scols_init_debug@@SMARTCOLS_2.25+0x7434>
   20500:	b	20520 <scols_init_debug@@SMARTCOLS_2.25+0x7450>
   20504:	mov	x8, xzr
   20508:	mov	x0, x8
   2050c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   20510:	add	x1, x1, #0x1db
   20514:	bl	74b0 <strtok@plt>
   20518:	str	x0, [sp, #16]
   2051c:	b	2049c <scols_init_debug@@SMARTCOLS_2.25+0x73cc>
   20520:	ldr	x0, [sp, #24]
   20524:	bl	7dd0 <free@plt>
   20528:	ldr	w0, [sp, #12]
   2052c:	ldp	x29, x30, [sp, #48]
   20530:	add	sp, sp, #0x40
   20534:	ret
   20538:	sub	sp, sp, #0x140
   2053c:	stp	x29, x30, [sp, #288]
   20540:	str	x28, [sp, #304]
   20544:	add	x29, sp, #0x120
   20548:	sub	x8, x29, #0x80
   2054c:	str	x8, [sp, #16]
   20550:	str	wzr, [sp, #28]
   20554:	ldr	w8, [sp, #28]
   20558:	mov	w9, w8
   2055c:	cmp	x9, #0x10
   20560:	b.cs	20588 <scols_init_debug@@SMARTCOLS_2.25+0x74b8>  // b.hs, b.nlast
   20564:	ldr	x8, [sp, #16]
   20568:	ldr	w9, [sp, #28]
   2056c:	mov	w10, w9
   20570:	mov	x11, xzr
   20574:	str	x11, [x8, x10, lsl #3]
   20578:	ldr	w8, [sp, #28]
   2057c:	add	w8, w8, #0x1
   20580:	str	w8, [sp, #28]
   20584:	b	20554 <scols_init_debug@@SMARTCOLS_2.25+0x7484>
   20588:	sub	x8, x29, #0x80
   2058c:	ldur	x9, [x29, #-128]
   20590:	orr	x9, x9, #0x1
   20594:	stur	x9, [x29, #-128]
   20598:	add	x9, sp, #0x20
   2059c:	mov	x0, x9
   205a0:	mov	x1, x8
   205a4:	mov	x2, #0x80                  	// #128
   205a8:	str	x8, [sp, #8]
   205ac:	str	x9, [sp]
   205b0:	bl	7430 <memcpy@plt>
   205b4:	mov	w0, #0x1                   	// #1
   205b8:	ldr	x1, [sp, #8]
   205bc:	mov	x8, xzr
   205c0:	mov	x2, x8
   205c4:	ldr	x3, [sp]
   205c8:	mov	x4, x8
   205cc:	bl	8040 <select@plt>
   205d0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   205d4:	add	x8, x8, #0xb4a
   205d8:	mov	x0, x8
   205dc:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   205e0:	add	x1, x1, #0xb4f
   205e4:	mov	w10, wzr
   205e8:	mov	w2, w10
   205ec:	bl	7690 <setenv@plt>
   205f0:	cbz	w0, 2060c <scols_init_debug@@SMARTCOLS_2.25+0x753c>
   205f4:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   205f8:	add	x0, x0, #0xb54
   205fc:	bl	8330 <gettext@plt>
   20600:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   20604:	add	x1, x1, #0xb4a
   20608:	bl	7d50 <warn@plt>
   2060c:	ldr	x28, [sp, #304]
   20610:	ldp	x29, x30, [sp, #288]
   20614:	add	sp, sp, #0x140
   20618:	ret
   2061c:	sub	sp, sp, #0x50
   20620:	stp	x29, x30, [sp, #64]
   20624:	add	x29, sp, #0x40
   20628:	stur	x0, [x29, #-16]
   2062c:	ldur	x8, [x29, #-16]
   20630:	ldrb	w9, [x8, #792]
   20634:	and	w9, w9, #0x1
   20638:	and	w9, w9, #0xff
   2063c:	mov	w10, #0x0                   	// #0
   20640:	str	w10, [sp, #32]
   20644:	cbnz	w9, 2065c <scols_init_debug@@SMARTCOLS_2.25+0x758c>
   20648:	ldur	x8, [x29, #-16]
   2064c:	ldr	w9, [x8, #12]
   20650:	cmp	w9, #0x0
   20654:	cset	w9, lt  // lt = tstop
   20658:	str	w9, [sp, #32]
   2065c:	ldr	w8, [sp, #32]
   20660:	and	w8, w8, #0x1
   20664:	stur	w8, [x29, #-20]
   20668:	ldur	w8, [x29, #-20]
   2066c:	cbz	w8, 206bc <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   20670:	sub	x0, x29, #0x1c
   20674:	bl	76e0 <pipe@plt>
   20678:	cmp	w0, #0x0
   2067c:	cset	w8, ge  // ge = tcont
   20680:	tbnz	w8, #0, 206b0 <scols_init_debug@@SMARTCOLS_2.25+0x75e0>
   20684:	ldur	x8, [x29, #-16]
   20688:	ldr	w9, [x8, #16]
   2068c:	cmp	w9, #0x0
   20690:	cset	w9, le
   20694:	tbnz	w9, #0, 206a4 <scols_init_debug@@SMARTCOLS_2.25+0x75d4>
   20698:	ldur	x8, [x29, #-16]
   2069c:	ldr	w0, [x8, #16]
   206a0:	bl	7bc0 <close@plt>
   206a4:	mov	w8, #0xffffffff            	// #-1
   206a8:	stur	w8, [x29, #-4]
   206ac:	b	20838 <scols_init_debug@@SMARTCOLS_2.25+0x7768>
   206b0:	ldur	w8, [x29, #-24]
   206b4:	ldur	x9, [x29, #-16]
   206b8:	str	w8, [x9, #12]
   206bc:	mov	x8, xzr
   206c0:	mov	x0, x8
   206c4:	bl	7f50 <fflush@plt>
   206c8:	bl	7780 <fork@plt>
   206cc:	ldur	x8, [x29, #-16]
   206d0:	str	w0, [x8, #8]
   206d4:	ldur	x8, [x29, #-16]
   206d8:	ldr	w9, [x8, #8]
   206dc:	cbnz	w9, 207bc <scols_init_debug@@SMARTCOLS_2.25+0x76ec>
   206e0:	ldur	w8, [x29, #-20]
   206e4:	cbz	w8, 20714 <scols_init_debug@@SMARTCOLS_2.25+0x7644>
   206e8:	sub	x0, x29, #0x1c
   206ec:	ldur	w8, [x29, #-28]
   206f0:	str	x0, [sp, #24]
   206f4:	mov	w0, w8
   206f8:	mov	w8, wzr
   206fc:	mov	w1, w8
   20700:	bl	8160 <dup2@plt>
   20704:	ldr	x9, [sp, #24]
   20708:	mov	x0, x9
   2070c:	bl	208e0 <scols_init_debug@@SMARTCOLS_2.25+0x7810>
   20710:	b	2074c <scols_init_debug@@SMARTCOLS_2.25+0x767c>
   20714:	ldur	x8, [x29, #-16]
   20718:	ldr	w9, [x8, #12]
   2071c:	cmp	w9, #0x0
   20720:	cset	w9, le
   20724:	tbnz	w9, #0, 2074c <scols_init_debug@@SMARTCOLS_2.25+0x767c>
   20728:	ldur	x8, [x29, #-16]
   2072c:	ldr	w0, [x8, #12]
   20730:	mov	w9, wzr
   20734:	mov	w1, w9
   20738:	bl	8160 <dup2@plt>
   2073c:	ldur	x8, [x29, #-16]
   20740:	ldr	w9, [x8, #12]
   20744:	mov	w0, w9
   20748:	bl	7bc0 <close@plt>
   2074c:	ldur	x8, [x29, #-16]
   20750:	ldr	x8, [x8, #800]
   20754:	blr	x8
   20758:	ldur	x8, [x29, #-16]
   2075c:	ldr	x8, [x8]
   20760:	ldr	x0, [x8]
   20764:	ldur	x8, [x29, #-16]
   20768:	ldr	x1, [x8]
   2076c:	bl	7d20 <execvp@plt>
   20770:	bl	8240 <__errno_location@plt>
   20774:	ldr	w9, [x0]
   20778:	mov	w10, #0x7e                  	// #126
   2077c:	mov	w11, #0x7f                  	// #127
   20780:	cmp	w9, #0x2
   20784:	csel	w0, w11, w10, eq  // eq = none
   20788:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2078c:	add	x8, x8, #0xb7e
   20790:	str	w0, [sp, #20]
   20794:	mov	x0, x8
   20798:	bl	8330 <gettext@plt>
   2079c:	ldur	x8, [x29, #-16]
   207a0:	ldr	x8, [x8]
   207a4:	ldr	x2, [x8]
   207a8:	ldr	w9, [sp, #20]
   207ac:	str	x0, [sp, #8]
   207b0:	mov	w0, w9
   207b4:	ldr	x1, [sp, #8]
   207b8:	bl	83b0 <err@plt>
   207bc:	ldur	x8, [x29, #-16]
   207c0:	ldr	w9, [x8, #8]
   207c4:	cmp	w9, #0x0
   207c8:	cset	w9, ge  // ge = tcont
   207cc:	tbnz	w9, #0, 20808 <scols_init_debug@@SMARTCOLS_2.25+0x7738>
   207d0:	ldur	w8, [x29, #-20]
   207d4:	cbz	w8, 207e4 <scols_init_debug@@SMARTCOLS_2.25+0x7714>
   207d8:	sub	x0, x29, #0x1c
   207dc:	bl	208e0 <scols_init_debug@@SMARTCOLS_2.25+0x7810>
   207e0:	b	207fc <scols_init_debug@@SMARTCOLS_2.25+0x772c>
   207e4:	ldur	x8, [x29, #-16]
   207e8:	ldr	w9, [x8, #12]
   207ec:	cbz	w9, 207fc <scols_init_debug@@SMARTCOLS_2.25+0x772c>
   207f0:	ldur	x8, [x29, #-16]
   207f4:	ldr	w0, [x8, #12]
   207f8:	bl	7bc0 <close@plt>
   207fc:	mov	w8, #0xffffffff            	// #-1
   20800:	stur	w8, [x29, #-4]
   20804:	b	20838 <scols_init_debug@@SMARTCOLS_2.25+0x7768>
   20808:	ldur	w8, [x29, #-20]
   2080c:	cbz	w8, 2081c <scols_init_debug@@SMARTCOLS_2.25+0x774c>
   20810:	ldur	w0, [x29, #-28]
   20814:	bl	7bc0 <close@plt>
   20818:	b	20834 <scols_init_debug@@SMARTCOLS_2.25+0x7764>
   2081c:	ldur	x8, [x29, #-16]
   20820:	ldr	w9, [x8, #12]
   20824:	cbz	w9, 20834 <scols_init_debug@@SMARTCOLS_2.25+0x7764>
   20828:	ldur	x8, [x29, #-16]
   2082c:	ldr	w0, [x8, #12]
   20830:	bl	7bc0 <close@plt>
   20834:	stur	wzr, [x29, #-4]
   20838:	ldur	w0, [x29, #-4]
   2083c:	ldp	x29, x30, [sp, #64]
   20840:	add	sp, sp, #0x50
   20844:	ret
   20848:	sub	sp, sp, #0x20
   2084c:	stp	x29, x30, [sp, #16]
   20850:	add	x29, sp, #0x10
   20854:	stur	w0, [x29, #-4]
   20858:	bl	2020c <scols_init_debug@@SMARTCOLS_2.25+0x713c>
   2085c:	ldur	w0, [x29, #-4]
   20860:	bl	7570 <raise@plt>
   20864:	ldp	x29, x30, [sp, #16]
   20868:	add	sp, sp, #0x20
   2086c:	ret
   20870:	sub	sp, sp, #0x20
   20874:	stp	x29, x30, [sp, #16]
   20878:	add	x29, sp, #0x10
   2087c:	str	x0, [sp, #8]
   20880:	ldr	x8, [sp, #8]
   20884:	cbz	x8, 2088c <scols_init_debug@@SMARTCOLS_2.25+0x77bc>
   20888:	b	208ac <scols_init_debug@@SMARTCOLS_2.25+0x77dc>
   2088c:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   20890:	add	x0, x0, #0xafc
   20894:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   20898:	add	x1, x1, #0xb00
   2089c:	mov	w2, #0x4a                  	// #74
   208a0:	adrp	x3, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   208a4:	add	x3, x3, #0xb13
   208a8:	bl	8230 <__assert_fail@plt>
   208ac:	ldr	x0, [sp, #8]
   208b0:	bl	7b80 <strdup@plt>
   208b4:	str	x0, [sp]
   208b8:	ldr	x8, [sp]
   208bc:	cbnz	x8, 208d0 <scols_init_debug@@SMARTCOLS_2.25+0x7800>
   208c0:	mov	w0, #0x1                   	// #1
   208c4:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   208c8:	add	x1, x1, #0xb2f
   208cc:	bl	83b0 <err@plt>
   208d0:	ldr	x0, [sp]
   208d4:	ldp	x29, x30, [sp, #16]
   208d8:	add	sp, sp, #0x20
   208dc:	ret
   208e0:	sub	sp, sp, #0x20
   208e4:	stp	x29, x30, [sp, #16]
   208e8:	add	x29, sp, #0x10
   208ec:	str	x0, [sp, #8]
   208f0:	ldr	x8, [sp, #8]
   208f4:	ldr	w0, [x8]
   208f8:	bl	7bc0 <close@plt>
   208fc:	ldr	x8, [sp, #8]
   20900:	ldr	w9, [x8, #4]
   20904:	mov	w0, w9
   20908:	bl	7bc0 <close@plt>
   2090c:	ldp	x29, x30, [sp, #16]
   20910:	add	sp, sp, #0x20
   20914:	ret
   20918:	sub	sp, sp, #0x20
   2091c:	stp	x29, x30, [sp, #16]
   20920:	add	x29, sp, #0x10
   20924:	str	x0, [sp, #8]
   20928:	ldr	x8, [sp, #8]
   2092c:	ldr	w0, [x8, #8]
   20930:	bl	20940 <scols_init_debug@@SMARTCOLS_2.25+0x7870>
   20934:	ldp	x29, x30, [sp, #16]
   20938:	add	sp, sp, #0x20
   2093c:	ret
   20940:	sub	sp, sp, #0x40
   20944:	stp	x29, x30, [sp, #48]
   20948:	add	x29, sp, #0x30
   2094c:	stur	w0, [x29, #-8]
   20950:	ldur	w0, [x29, #-8]
   20954:	sub	x1, x29, #0xc
   20958:	mov	w8, wzr
   2095c:	mov	w2, w8
   20960:	bl	8310 <waitpid@plt>
   20964:	stur	w0, [x29, #-20]
   20968:	ldur	w8, [x29, #-20]
   2096c:	cmp	w8, #0x0
   20970:	cset	w8, ge  // ge = tcont
   20974:	tbnz	w8, #0, 209c0 <scols_init_debug@@SMARTCOLS_2.25+0x78f0>
   20978:	bl	8240 <__errno_location@plt>
   2097c:	ldr	w8, [x0]
   20980:	cmp	w8, #0x4
   20984:	b.ne	2098c <scols_init_debug@@SMARTCOLS_2.25+0x78bc>  // b.any
   20988:	b	20950 <scols_init_debug@@SMARTCOLS_2.25+0x7880>
   2098c:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   20990:	add	x0, x0, #0xb93
   20994:	bl	8330 <gettext@plt>
   20998:	str	x0, [sp, #16]
   2099c:	bl	8240 <__errno_location@plt>
   209a0:	ldr	w0, [x0]
   209a4:	bl	7ba0 <strerror@plt>
   209a8:	mov	w8, #0x1                   	// #1
   209ac:	str	x0, [sp, #8]
   209b0:	mov	w0, w8
   209b4:	ldr	x1, [sp, #16]
   209b8:	ldr	x2, [sp, #8]
   209bc:	bl	83b0 <err@plt>
   209c0:	ldur	w8, [x29, #-20]
   209c4:	ldur	w9, [x29, #-8]
   209c8:	cmp	w8, w9
   209cc:	b.eq	209dc <scols_init_debug@@SMARTCOLS_2.25+0x790c>  // b.none
   209d0:	mov	w8, #0xffffffff            	// #-1
   209d4:	stur	w8, [x29, #-4]
   209d8:	b	20a78 <scols_init_debug@@SMARTCOLS_2.25+0x79a8>
   209dc:	ldur	w8, [x29, #-12]
   209e0:	and	w8, w8, #0x7f
   209e4:	add	w8, w8, #0x1
   209e8:	lsl	w8, w8, #24
   209ec:	asr	w8, w8, #24
   209f0:	asr	w8, w8, #1
   209f4:	cmp	w8, #0x0
   209f8:	cset	w8, le
   209fc:	tbnz	w8, #0, 20a0c <scols_init_debug@@SMARTCOLS_2.25+0x793c>
   20a00:	mov	w8, #0xffffffff            	// #-1
   20a04:	stur	w8, [x29, #-4]
   20a08:	b	20a78 <scols_init_debug@@SMARTCOLS_2.25+0x79a8>
   20a0c:	ldur	w8, [x29, #-12]
   20a10:	and	w8, w8, #0x7f
   20a14:	cbz	w8, 20a24 <scols_init_debug@@SMARTCOLS_2.25+0x7954>
   20a18:	mov	w8, #0xffffffff            	// #-1
   20a1c:	stur	w8, [x29, #-4]
   20a20:	b	20a78 <scols_init_debug@@SMARTCOLS_2.25+0x79a8>
   20a24:	ldur	w8, [x29, #-12]
   20a28:	and	w8, w8, #0xff00
   20a2c:	asr	w8, w8, #8
   20a30:	stur	w8, [x29, #-16]
   20a34:	ldur	w8, [x29, #-16]
   20a38:	str	w8, [sp, #4]
   20a3c:	cbz	w8, 20a68 <scols_init_debug@@SMARTCOLS_2.25+0x7998>
   20a40:	b	20a44 <scols_init_debug@@SMARTCOLS_2.25+0x7974>
   20a44:	ldr	w8, [sp, #4]
   20a48:	cmp	w8, #0x7f
   20a4c:	cset	w9, eq  // eq = none
   20a50:	eor	w9, w9, #0x1
   20a54:	tbnz	w9, #0, 20a70 <scols_init_debug@@SMARTCOLS_2.25+0x79a0>
   20a58:	b	20a5c <scols_init_debug@@SMARTCOLS_2.25+0x798c>
   20a5c:	mov	w8, #0xffffffff            	// #-1
   20a60:	stur	w8, [x29, #-4]
   20a64:	b	20a78 <scols_init_debug@@SMARTCOLS_2.25+0x79a8>
   20a68:	stur	wzr, [x29, #-4]
   20a6c:	b	20a78 <scols_init_debug@@SMARTCOLS_2.25+0x79a8>
   20a70:	mov	w8, #0xffffffff            	// #-1
   20a74:	stur	w8, [x29, #-4]
   20a78:	ldur	w0, [x29, #-4]
   20a7c:	ldp	x29, x30, [sp, #48]
   20a80:	add	sp, sp, #0x40
   20a84:	ret
   20a88:	sub	sp, sp, #0x50
   20a8c:	stp	x29, x30, [sp, #64]
   20a90:	add	x29, sp, #0x40
   20a94:	mov	x8, xzr
   20a98:	stur	x0, [x29, #-16]
   20a9c:	stur	x1, [x29, #-24]
   20aa0:	str	x8, [sp, #32]
   20aa4:	str	x8, [sp, #24]
   20aa8:	ldur	x8, [x29, #-24]
   20aac:	cbz	x8, 20ab8 <scols_init_debug@@SMARTCOLS_2.25+0x79e8>
   20ab0:	ldur	x8, [x29, #-16]
   20ab4:	cbnz	x8, 20ac4 <scols_init_debug@@SMARTCOLS_2.25+0x79f4>
   20ab8:	mov	x8, xzr
   20abc:	stur	x8, [x29, #-8]
   20ac0:	b	20b74 <scols_init_debug@@SMARTCOLS_2.25+0x7aa4>
   20ac4:	mov	x8, #0x4000                	// #16384
   20ac8:	mov	x0, x8
   20acc:	str	x8, [sp, #8]
   20ad0:	bl	20b84 <scols_init_debug@@SMARTCOLS_2.25+0x7ab4>
   20ad4:	ldur	x8, [x29, #-24]
   20ad8:	str	x0, [x8]
   20adc:	mov	x0, #0x1                   	// #1
   20ae0:	mov	x1, #0x30                  	// #48
   20ae4:	bl	20bd4 <scols_init_debug@@SMARTCOLS_2.25+0x7b04>
   20ae8:	str	x0, [sp, #32]
   20aec:	bl	8240 <__errno_location@plt>
   20af0:	str	wzr, [x0]
   20af4:	ldur	x0, [x29, #-16]
   20af8:	ldr	x1, [sp, #32]
   20afc:	ldur	x8, [x29, #-24]
   20b00:	ldr	x2, [x8]
   20b04:	ldr	x3, [sp, #8]
   20b08:	add	x4, sp, #0x18
   20b0c:	bl	7440 <getpwnam_r@plt>
   20b10:	str	w0, [sp, #20]
   20b14:	ldr	w9, [sp, #20]
   20b18:	cbz	w9, 20b34 <scols_init_debug@@SMARTCOLS_2.25+0x7a64>
   20b1c:	ldr	w8, [sp, #20]
   20b20:	str	w8, [sp, #4]
   20b24:	bl	8240 <__errno_location@plt>
   20b28:	ldr	w8, [sp, #4]
   20b2c:	str	w8, [x0]
   20b30:	b	20b58 <scols_init_debug@@SMARTCOLS_2.25+0x7a88>
   20b34:	ldr	x8, [sp, #24]
   20b38:	cbnz	x8, 20b4c <scols_init_debug@@SMARTCOLS_2.25+0x7a7c>
   20b3c:	bl	8240 <__errno_location@plt>
   20b40:	mov	w8, #0x16                  	// #22
   20b44:	str	w8, [x0]
   20b48:	b	20b58 <scols_init_debug@@SMARTCOLS_2.25+0x7a88>
   20b4c:	ldr	x8, [sp, #32]
   20b50:	stur	x8, [x29, #-8]
   20b54:	b	20b74 <scols_init_debug@@SMARTCOLS_2.25+0x7aa4>
   20b58:	ldr	x0, [sp, #32]
   20b5c:	bl	7dd0 <free@plt>
   20b60:	ldur	x8, [x29, #-24]
   20b64:	ldr	x0, [x8]
   20b68:	bl	7dd0 <free@plt>
   20b6c:	mov	x8, xzr
   20b70:	stur	x8, [x29, #-8]
   20b74:	ldur	x0, [x29, #-8]
   20b78:	ldp	x29, x30, [sp, #64]
   20b7c:	add	sp, sp, #0x50
   20b80:	ret
   20b84:	sub	sp, sp, #0x20
   20b88:	stp	x29, x30, [sp, #16]
   20b8c:	add	x29, sp, #0x10
   20b90:	str	x0, [sp, #8]
   20b94:	ldr	x0, [sp, #8]
   20b98:	bl	78f0 <malloc@plt>
   20b9c:	str	x0, [sp]
   20ba0:	ldr	x8, [sp]
   20ba4:	cbnz	x8, 20bc4 <scols_init_debug@@SMARTCOLS_2.25+0x7af4>
   20ba8:	ldr	x8, [sp, #8]
   20bac:	cbz	x8, 20bc4 <scols_init_debug@@SMARTCOLS_2.25+0x7af4>
   20bb0:	ldr	x2, [sp, #8]
   20bb4:	mov	w0, #0x1                   	// #1
   20bb8:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   20bbc:	add	x1, x1, #0xba7
   20bc0:	bl	83b0 <err@plt>
   20bc4:	ldr	x0, [sp]
   20bc8:	ldp	x29, x30, [sp, #16]
   20bcc:	add	sp, sp, #0x20
   20bd0:	ret
   20bd4:	sub	sp, sp, #0x30
   20bd8:	stp	x29, x30, [sp, #32]
   20bdc:	add	x29, sp, #0x20
   20be0:	stur	x0, [x29, #-8]
   20be4:	str	x1, [sp, #16]
   20be8:	ldur	x0, [x29, #-8]
   20bec:	ldr	x1, [sp, #16]
   20bf0:	bl	7ac0 <calloc@plt>
   20bf4:	str	x0, [sp, #8]
   20bf8:	ldr	x8, [sp, #8]
   20bfc:	cbnz	x8, 20c24 <scols_init_debug@@SMARTCOLS_2.25+0x7b54>
   20c00:	ldr	x8, [sp, #16]
   20c04:	cbz	x8, 20c24 <scols_init_debug@@SMARTCOLS_2.25+0x7b54>
   20c08:	ldur	x8, [x29, #-8]
   20c0c:	cbz	x8, 20c24 <scols_init_debug@@SMARTCOLS_2.25+0x7b54>
   20c10:	ldr	x2, [sp, #16]
   20c14:	mov	w0, #0x1                   	// #1
   20c18:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   20c1c:	add	x1, x1, #0xba7
   20c20:	bl	83b0 <err@plt>
   20c24:	ldr	x0, [sp, #8]
   20c28:	ldp	x29, x30, [sp, #32]
   20c2c:	add	sp, sp, #0x30
   20c30:	ret
   20c34:	sub	sp, sp, #0x50
   20c38:	stp	x29, x30, [sp, #64]
   20c3c:	add	x29, sp, #0x40
   20c40:	mov	x8, xzr
   20c44:	stur	w0, [x29, #-12]
   20c48:	stur	x1, [x29, #-24]
   20c4c:	str	x8, [sp, #32]
   20c50:	str	x8, [sp, #24]
   20c54:	ldur	x8, [x29, #-24]
   20c58:	cbnz	x8, 20c68 <scols_init_debug@@SMARTCOLS_2.25+0x7b98>
   20c5c:	mov	x8, xzr
   20c60:	stur	x8, [x29, #-8]
   20c64:	b	20d18 <scols_init_debug@@SMARTCOLS_2.25+0x7c48>
   20c68:	mov	x8, #0x4000                	// #16384
   20c6c:	mov	x0, x8
   20c70:	str	x8, [sp, #8]
   20c74:	bl	20b84 <scols_init_debug@@SMARTCOLS_2.25+0x7ab4>
   20c78:	ldur	x8, [x29, #-24]
   20c7c:	str	x0, [x8]
   20c80:	mov	x0, #0x1                   	// #1
   20c84:	mov	x1, #0x30                  	// #48
   20c88:	bl	20bd4 <scols_init_debug@@SMARTCOLS_2.25+0x7b04>
   20c8c:	str	x0, [sp, #32]
   20c90:	bl	8240 <__errno_location@plt>
   20c94:	str	wzr, [x0]
   20c98:	ldur	w0, [x29, #-12]
   20c9c:	ldr	x1, [sp, #32]
   20ca0:	ldur	x8, [x29, #-24]
   20ca4:	ldr	x2, [x8]
   20ca8:	ldr	x3, [sp, #8]
   20cac:	add	x4, sp, #0x18
   20cb0:	bl	7770 <getpwuid_r@plt>
   20cb4:	str	w0, [sp, #20]
   20cb8:	ldr	w9, [sp, #20]
   20cbc:	cbz	w9, 20cd8 <scols_init_debug@@SMARTCOLS_2.25+0x7c08>
   20cc0:	ldr	w8, [sp, #20]
   20cc4:	str	w8, [sp, #4]
   20cc8:	bl	8240 <__errno_location@plt>
   20ccc:	ldr	w8, [sp, #4]
   20cd0:	str	w8, [x0]
   20cd4:	b	20cfc <scols_init_debug@@SMARTCOLS_2.25+0x7c2c>
   20cd8:	ldr	x8, [sp, #24]
   20cdc:	cbnz	x8, 20cf0 <scols_init_debug@@SMARTCOLS_2.25+0x7c20>
   20ce0:	bl	8240 <__errno_location@plt>
   20ce4:	mov	w8, #0x16                  	// #22
   20ce8:	str	w8, [x0]
   20cec:	b	20cfc <scols_init_debug@@SMARTCOLS_2.25+0x7c2c>
   20cf0:	ldr	x8, [sp, #32]
   20cf4:	stur	x8, [x29, #-8]
   20cf8:	b	20d18 <scols_init_debug@@SMARTCOLS_2.25+0x7c48>
   20cfc:	ldr	x0, [sp, #32]
   20d00:	bl	7dd0 <free@plt>
   20d04:	ldur	x8, [x29, #-24]
   20d08:	ldr	x0, [x8]
   20d0c:	bl	7dd0 <free@plt>
   20d10:	mov	x8, xzr
   20d14:	stur	x8, [x29, #-8]
   20d18:	ldur	x0, [x29, #-8]
   20d1c:	ldp	x29, x30, [sp, #64]
   20d20:	add	sp, sp, #0x50
   20d24:	ret
   20d28:	sub	sp, sp, #0x30
   20d2c:	stp	x29, x30, [sp, #32]
   20d30:	add	x29, sp, #0x20
   20d34:	mov	x8, xzr
   20d38:	str	x8, [sp, #16]
   20d3c:	bl	8350 <getlogin@plt>
   20d40:	str	x0, [sp]
   20d44:	ldr	x8, [sp]
   20d48:	cbz	x8, 20d5c <scols_init_debug@@SMARTCOLS_2.25+0x7c8c>
   20d4c:	ldr	x0, [sp]
   20d50:	bl	20dd4 <scols_init_debug@@SMARTCOLS_2.25+0x7d04>
   20d54:	stur	x0, [x29, #-8]
   20d58:	b	20dc4 <scols_init_debug@@SMARTCOLS_2.25+0x7cf4>
   20d5c:	bl	8240 <__errno_location@plt>
   20d60:	str	wzr, [x0]
   20d64:	bl	76d0 <getuid@plt>
   20d68:	str	w0, [sp, #12]
   20d6c:	bl	8240 <__errno_location@plt>
   20d70:	ldr	w8, [x0]
   20d74:	cbnz	w8, 20d84 <scols_init_debug@@SMARTCOLS_2.25+0x7cb4>
   20d78:	ldr	w0, [sp, #12]
   20d7c:	bl	7d40 <getpwuid@plt>
   20d80:	str	x0, [sp, #16]
   20d84:	ldr	x8, [sp, #16]
   20d88:	cbz	x8, 20dbc <scols_init_debug@@SMARTCOLS_2.25+0x7cec>
   20d8c:	ldr	x8, [sp, #16]
   20d90:	ldr	x8, [x8]
   20d94:	cbz	x8, 20dbc <scols_init_debug@@SMARTCOLS_2.25+0x7cec>
   20d98:	ldr	x8, [sp, #16]
   20d9c:	ldr	x8, [x8]
   20da0:	ldrsb	w9, [x8]
   20da4:	cbz	w9, 20dbc <scols_init_debug@@SMARTCOLS_2.25+0x7cec>
   20da8:	ldr	x8, [sp, #16]
   20dac:	ldr	x0, [x8]
   20db0:	bl	20dd4 <scols_init_debug@@SMARTCOLS_2.25+0x7d04>
   20db4:	stur	x0, [x29, #-8]
   20db8:	b	20dc4 <scols_init_debug@@SMARTCOLS_2.25+0x7cf4>
   20dbc:	mov	x8, xzr
   20dc0:	stur	x8, [x29, #-8]
   20dc4:	ldur	x0, [x29, #-8]
   20dc8:	ldp	x29, x30, [sp, #32]
   20dcc:	add	sp, sp, #0x30
   20dd0:	ret
   20dd4:	sub	sp, sp, #0x20
   20dd8:	stp	x29, x30, [sp, #16]
   20ddc:	add	x29, sp, #0x10
   20de0:	str	x0, [sp, #8]
   20de4:	ldr	x8, [sp, #8]
   20de8:	cbz	x8, 20df0 <scols_init_debug@@SMARTCOLS_2.25+0x7d20>
   20dec:	b	20e10 <scols_init_debug@@SMARTCOLS_2.25+0x7d40>
   20df0:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   20df4:	add	x0, x0, #0xafc
   20df8:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   20dfc:	add	x1, x1, #0xb00
   20e00:	mov	w2, #0x4a                  	// #74
   20e04:	adrp	x3, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   20e08:	add	x3, x3, #0xb13
   20e0c:	bl	8230 <__assert_fail@plt>
   20e10:	ldr	x0, [sp, #8]
   20e14:	bl	7b80 <strdup@plt>
   20e18:	str	x0, [sp]
   20e1c:	ldr	x8, [sp]
   20e20:	cbnz	x8, 20e34 <scols_init_debug@@SMARTCOLS_2.25+0x7d64>
   20e24:	mov	w0, #0x1                   	// #1
   20e28:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   20e2c:	add	x1, x1, #0xb2f
   20e30:	bl	83b0 <err@plt>
   20e34:	ldr	x0, [sp]
   20e38:	ldp	x29, x30, [sp, #16]
   20e3c:	add	sp, sp, #0x20
   20e40:	ret
   20e44:	sub	sp, sp, #0x20
   20e48:	stp	x29, x30, [sp, #16]
   20e4c:	add	x29, sp, #0x10
   20e50:	stur	w0, [x29, #-4]
   20e54:	str	w1, [sp, #8]
   20e58:	bl	7a90 <random@plt>
   20e5c:	ldr	w8, [sp, #8]
   20e60:	ldur	w9, [x29, #-4]
   20e64:	subs	w8, w8, w9
   20e68:	add	w8, w8, #0x1
   20e6c:	mov	w2, w8
   20e70:	sxtw	x10, w2
   20e74:	sdiv	x11, x0, x10
   20e78:	mul	x10, x11, x10
   20e7c:	subs	x10, x0, x10
   20e80:	ldursw	x11, [x29, #-4]
   20e84:	add	x10, x10, x11
   20e88:	mov	w0, w10
   20e8c:	ldp	x29, x30, [sp, #16]
   20e90:	add	sp, sp, #0x20
   20e94:	ret
   20e98:	sub	sp, sp, #0x20
   20e9c:	stp	x29, x30, [sp, #16]
   20ea0:	add	x29, sp, #0x10
   20ea4:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   20ea8:	add	x0, x0, #0xbc1
   20eac:	mov	w1, #0x80000               	// #524288
   20eb0:	mov	w8, #0xffffffff            	// #-1
   20eb4:	str	w8, [sp, #4]
   20eb8:	bl	7970 <open@plt>
   20ebc:	str	w0, [sp, #8]
   20ec0:	ldr	w8, [sp, #8]
   20ec4:	ldr	w9, [sp, #4]
   20ec8:	cmp	w8, w9
   20ecc:	b.ne	20ee8 <scols_init_debug@@SMARTCOLS_2.25+0x7e18>  // b.any
   20ed0:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   20ed4:	add	x0, x0, #0xbce
   20ed8:	mov	w1, #0x800                 	// #2048
   20edc:	movk	w1, #0x8, lsl #16
   20ee0:	bl	7970 <open@plt>
   20ee4:	str	w0, [sp, #8]
   20ee8:	ldr	w8, [sp, #8]
   20eec:	cmp	w8, #0x0
   20ef0:	cset	w8, lt  // lt = tstop
   20ef4:	tbnz	w8, #0, 20f2c <scols_init_debug@@SMARTCOLS_2.25+0x7e5c>
   20ef8:	ldr	w0, [sp, #8]
   20efc:	mov	w1, #0x1                   	// #1
   20f00:	bl	7f30 <fcntl@plt>
   20f04:	stur	w0, [x29, #-4]
   20f08:	ldur	w8, [x29, #-4]
   20f0c:	cmp	w8, #0x0
   20f10:	cset	w8, lt  // lt = tstop
   20f14:	tbnz	w8, #0, 20f2c <scols_init_debug@@SMARTCOLS_2.25+0x7e5c>
   20f18:	ldr	w0, [sp, #8]
   20f1c:	ldur	w8, [x29, #-4]
   20f20:	orr	w2, w8, #0x1
   20f24:	mov	w1, #0x2                   	// #2
   20f28:	bl	7f30 <fcntl@plt>
   20f2c:	bl	20f40 <scols_init_debug@@SMARTCOLS_2.25+0x7e70>
   20f30:	ldr	w0, [sp, #8]
   20f34:	ldp	x29, x30, [sp, #16]
   20f38:	add	sp, sp, #0x20
   20f3c:	ret
   20f40:	sub	sp, sp, #0x60
   20f44:	stp	x29, x30, [sp, #80]
   20f48:	add	x29, sp, #0x50
   20f4c:	sub	x8, x29, #0x18
   20f50:	mov	x0, xzr
   20f54:	str	x0, [sp, #40]
   20f58:	mov	x0, x8
   20f5c:	ldr	x1, [sp, #40]
   20f60:	str	x8, [sp, #32]
   20f64:	bl	7a60 <gettimeofday@plt>
   20f68:	str	w0, [sp, #28]
   20f6c:	bl	7880 <getpid@plt>
   20f70:	stur	w0, [x29, #-28]
   20f74:	bl	76d0 <getuid@plt>
   20f78:	stur	w0, [x29, #-32]
   20f7c:	ldur	w9, [x29, #-28]
   20f80:	ldur	w10, [x29, #-32]
   20f84:	eor	w9, w10, w9, lsl #16
   20f88:	ldur	w10, [x29, #-24]
   20f8c:	eor	w9, w9, w10
   20f90:	ldur	w10, [x29, #-16]
   20f94:	eor	w0, w9, w10
   20f98:	bl	80c0 <srandom@plt>
   20f9c:	bl	7880 <getpid@plt>
   20fa0:	ldur	w9, [x29, #-24]
   20fa4:	eor	w9, w0, w9
   20fa8:	mov	w1, w9
   20fac:	str	x1, [sp, #16]
   20fb0:	adrp	x0, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   20fb4:	ldr	x1, [x0, #2040]
   20fb8:	add	x0, x0, #0x7f8
   20fbc:	blr	x1
   20fc0:	mrs	x8, tpidr_el0
   20fc4:	add	x8, x8, x0
   20fc8:	ldr	x0, [sp, #16]
   20fcc:	strh	w0, [x8]
   20fd0:	str	x8, [sp, #8]
   20fd4:	bl	79c0 <getppid@plt>
   20fd8:	ldur	w9, [x29, #-16]
   20fdc:	eor	w9, w0, w9
   20fe0:	mov	w1, w9
   20fe4:	ldr	x8, [sp, #8]
   20fe8:	strh	w1, [x8, #2]
   20fec:	ldur	w9, [x29, #-24]
   20ff0:	ldur	w10, [x29, #-16]
   20ff4:	eor	w9, w9, w10
   20ff8:	lsr	w9, w9, #16
   20ffc:	mov	w2, w9
   21000:	strh	w2, [x8, #4]
   21004:	ldr	x0, [sp, #32]
   21008:	ldr	x1, [sp, #40]
   2100c:	bl	7a60 <gettimeofday@plt>
   21010:	ldur	w9, [x29, #-24]
   21014:	ldur	w10, [x29, #-16]
   21018:	eor	w9, w9, w10
   2101c:	and	w9, w9, #0x1f
   21020:	mov	w1, w9
   21024:	stur	w1, [x29, #-4]
   21028:	b	2102c <scols_init_debug@@SMARTCOLS_2.25+0x7f5c>
   2102c:	ldur	w8, [x29, #-4]
   21030:	subs	w8, w8, #0x1
   21034:	b.lt	21054 <scols_init_debug@@SMARTCOLS_2.25+0x7f84>  // b.tstop
   21038:	b	2103c <scols_init_debug@@SMARTCOLS_2.25+0x7f6c>
   2103c:	bl	7a90 <random@plt>
   21040:	b	21044 <scols_init_debug@@SMARTCOLS_2.25+0x7f74>
   21044:	ldur	w8, [x29, #-4]
   21048:	subs	w8, w8, #0x1
   2104c:	stur	w8, [x29, #-4]
   21050:	b	2102c <scols_init_debug@@SMARTCOLS_2.25+0x7f5c>
   21054:	ldp	x29, x30, [sp, #80]
   21058:	add	sp, sp, #0x60
   2105c:	ret
   21060:	sub	sp, sp, #0x70
   21064:	stp	x29, x30, [sp, #96]
   21068:	add	x29, sp, #0x60
   2106c:	stur	x0, [x29, #-8]
   21070:	stur	x1, [x29, #-16]
   21074:	ldur	x8, [x29, #-8]
   21078:	stur	x8, [x29, #-24]
   2107c:	ldur	x8, [x29, #-16]
   21080:	stur	x8, [x29, #-40]
   21084:	mov	w9, wzr
   21088:	stur	w9, [x29, #-44]
   2108c:	b	21090 <scols_init_debug@@SMARTCOLS_2.25+0x7fc0>
   21090:	ldur	x8, [x29, #-40]
   21094:	cbz	x8, 21160 <scols_init_debug@@SMARTCOLS_2.25+0x8090>
   21098:	b	2109c <scols_init_debug@@SMARTCOLS_2.25+0x7fcc>
   2109c:	bl	8240 <__errno_location@plt>
   210a0:	mov	w8, wzr
   210a4:	str	w8, [x0]
   210a8:	ldur	x0, [x29, #-24]
   210ac:	ldur	x1, [x29, #-40]
   210b0:	mov	w2, #0x1                   	// #1
   210b4:	bl	81b0 <getrandom@plt>
   210b8:	str	w0, [sp, #48]
   210bc:	ldr	w8, [sp, #48]
   210c0:	subs	w8, w8, #0x1
   210c4:	b.lt	210f8 <scols_init_debug@@SMARTCOLS_2.25+0x8028>  // b.tstop
   210c8:	b	210cc <scols_init_debug@@SMARTCOLS_2.25+0x7ffc>
   210cc:	ldrsw	x8, [sp, #48]
   210d0:	ldur	x9, [x29, #-40]
   210d4:	subs	x8, x9, x8
   210d8:	stur	x8, [x29, #-40]
   210dc:	ldrsw	x8, [sp, #48]
   210e0:	ldur	x9, [x29, #-24]
   210e4:	add	x8, x9, x8
   210e8:	stur	x8, [x29, #-24]
   210ec:	mov	w10, wzr
   210f0:	stur	w10, [x29, #-44]
   210f4:	b	2115c <scols_init_debug@@SMARTCOLS_2.25+0x808c>
   210f8:	bl	8240 <__errno_location@plt>
   210fc:	ldr	w8, [x0]
   21100:	subs	w8, w8, #0x26
   21104:	b.ne	21110 <scols_init_debug@@SMARTCOLS_2.25+0x8040>  // b.any
   21108:	b	2110c <scols_init_debug@@SMARTCOLS_2.25+0x803c>
   2110c:	b	21160 <scols_init_debug@@SMARTCOLS_2.25+0x8090>
   21110:	bl	8240 <__errno_location@plt>
   21114:	ldr	w8, [x0]
   21118:	subs	w8, w8, #0xb
   2111c:	b.ne	21150 <scols_init_debug@@SMARTCOLS_2.25+0x8080>  // b.any
   21120:	b	21124 <scols_init_debug@@SMARTCOLS_2.25+0x8054>
   21124:	ldur	w8, [x29, #-44]
   21128:	subs	w8, w8, #0x7
   2112c:	b.gt	21150 <scols_init_debug@@SMARTCOLS_2.25+0x8080>
   21130:	b	21134 <scols_init_debug@@SMARTCOLS_2.25+0x8064>
   21134:	mov	w0, #0xe848                	// #59464
   21138:	movk	w0, #0x1, lsl #16
   2113c:	bl	21370 <scols_init_debug@@SMARTCOLS_2.25+0x82a0>
   21140:	ldur	w8, [x29, #-44]
   21144:	add	w8, w8, #0x1
   21148:	stur	w8, [x29, #-44]
   2114c:	b	21154 <scols_init_debug@@SMARTCOLS_2.25+0x8084>
   21150:	b	21160 <scols_init_debug@@SMARTCOLS_2.25+0x8090>
   21154:	b	21158 <scols_init_debug@@SMARTCOLS_2.25+0x8088>
   21158:	b	2115c <scols_init_debug@@SMARTCOLS_2.25+0x808c>
   2115c:	b	21090 <scols_init_debug@@SMARTCOLS_2.25+0x7fc0>
   21160:	bl	8240 <__errno_location@plt>
   21164:	ldr	w8, [x0]
   21168:	subs	w8, w8, #0x26
   2116c:	b.ne	2122c <scols_init_debug@@SMARTCOLS_2.25+0x815c>  // b.any
   21170:	b	21174 <scols_init_debug@@SMARTCOLS_2.25+0x80a4>
   21174:	bl	20e98 <scols_init_debug@@SMARTCOLS_2.25+0x7dc8>
   21178:	str	w0, [sp, #44]
   2117c:	mov	w8, wzr
   21180:	stur	w8, [x29, #-44]
   21184:	ldr	w8, [sp, #44]
   21188:	tbnz	w8, #31, 21228 <scols_init_debug@@SMARTCOLS_2.25+0x8158>
   2118c:	b	21190 <scols_init_debug@@SMARTCOLS_2.25+0x80c0>
   21190:	b	21194 <scols_init_debug@@SMARTCOLS_2.25+0x80c4>
   21194:	ldur	x8, [x29, #-40]
   21198:	cbz	x8, 2121c <scols_init_debug@@SMARTCOLS_2.25+0x814c>
   2119c:	b	211a0 <scols_init_debug@@SMARTCOLS_2.25+0x80d0>
   211a0:	ldr	w0, [sp, #44]
   211a4:	ldur	x1, [x29, #-24]
   211a8:	ldur	x2, [x29, #-40]
   211ac:	bl	7ff0 <read@plt>
   211b0:	str	x0, [sp, #32]
   211b4:	ldr	x8, [sp, #32]
   211b8:	subs	x8, x8, #0x0
   211bc:	b.gt	211f0 <scols_init_debug@@SMARTCOLS_2.25+0x8120>
   211c0:	b	211c4 <scols_init_debug@@SMARTCOLS_2.25+0x80f4>
   211c4:	ldur	w8, [x29, #-44]
   211c8:	add	w9, w8, #0x1
   211cc:	stur	w9, [x29, #-44]
   211d0:	subs	w8, w8, #0x9
   211d4:	b.lt	211e0 <scols_init_debug@@SMARTCOLS_2.25+0x8110>  // b.tstop
   211d8:	b	211dc <scols_init_debug@@SMARTCOLS_2.25+0x810c>
   211dc:	b	2121c <scols_init_debug@@SMARTCOLS_2.25+0x814c>
   211e0:	mov	w0, #0xe848                	// #59464
   211e4:	movk	w0, #0x1, lsl #16
   211e8:	bl	21370 <scols_init_debug@@SMARTCOLS_2.25+0x82a0>
   211ec:	b	21194 <scols_init_debug@@SMARTCOLS_2.25+0x80c4>
   211f0:	ldr	x8, [sp, #32]
   211f4:	ldur	x9, [x29, #-40]
   211f8:	subs	x8, x9, x8
   211fc:	stur	x8, [x29, #-40]
   21200:	ldr	x8, [sp, #32]
   21204:	ldur	x9, [x29, #-24]
   21208:	add	x8, x9, x8
   2120c:	stur	x8, [x29, #-24]
   21210:	mov	w10, wzr
   21214:	stur	w10, [x29, #-44]
   21218:	b	21194 <scols_init_debug@@SMARTCOLS_2.25+0x80c4>
   2121c:	ldr	w0, [sp, #44]
   21220:	bl	7bc0 <close@plt>
   21224:	b	21228 <scols_init_debug@@SMARTCOLS_2.25+0x8158>
   21228:	b	2122c <scols_init_debug@@SMARTCOLS_2.25+0x815c>
   2122c:	bl	20f40 <scols_init_debug@@SMARTCOLS_2.25+0x7e70>
   21230:	ldur	x8, [x29, #-8]
   21234:	stur	x8, [x29, #-24]
   21238:	mov	x8, xzr
   2123c:	stur	x8, [x29, #-32]
   21240:	b	21244 <scols_init_debug@@SMARTCOLS_2.25+0x8174>
   21244:	ldur	x8, [x29, #-32]
   21248:	ldur	x9, [x29, #-16]
   2124c:	subs	x8, x8, x9
   21250:	b.cs	2128c <scols_init_debug@@SMARTCOLS_2.25+0x81bc>  // b.hs, b.nlast
   21254:	b	21258 <scols_init_debug@@SMARTCOLS_2.25+0x8188>
   21258:	bl	7a90 <random@plt>
   2125c:	ldur	x8, [x29, #-24]
   21260:	add	x9, x8, #0x1
   21264:	stur	x9, [x29, #-24]
   21268:	ldrb	w10, [x8]
   2126c:	eor	w10, w10, w0, lsr #7
   21270:	mov	w1, w10
   21274:	strb	w1, [x8]
   21278:	b	2127c <scols_init_debug@@SMARTCOLS_2.25+0x81ac>
   2127c:	ldur	x8, [x29, #-32]
   21280:	add	x8, x8, #0x1
   21284:	stur	x8, [x29, #-32]
   21288:	b	21244 <scols_init_debug@@SMARTCOLS_2.25+0x8174>
   2128c:	adrp	x0, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   21290:	ldr	x1, [x0, #2040]
   21294:	add	x0, x0, #0x7f8
   21298:	blr	x1
   2129c:	mrs	x8, tpidr_el0
   212a0:	add	x8, x8, x0
   212a4:	ldr	w9, [x8]
   212a8:	ldrh	w10, [x8, #4]
   212ac:	strh	w10, [sp, #28]
   212b0:	str	w9, [sp, #24]
   212b4:	ldrh	w9, [x8, #4]
   212b8:	mov	w10, #0xb2                  	// #178
   212bc:	mov	w0, w10
   212c0:	str	x8, [sp, #16]
   212c4:	str	w9, [sp, #12]
   212c8:	bl	8300 <syscall@plt>
   212cc:	ldr	w9, [sp, #12]
   212d0:	eor	w9, w9, w0
   212d4:	mov	w1, w9
   212d8:	ldr	x8, [sp, #16]
   212dc:	strh	w1, [x8, #4]
   212e0:	ldur	x11, [x29, #-8]
   212e4:	stur	x11, [x29, #-24]
   212e8:	mov	x11, xzr
   212ec:	stur	x11, [x29, #-32]
   212f0:	b	212f4 <scols_init_debug@@SMARTCOLS_2.25+0x8224>
   212f4:	ldur	x8, [x29, #-32]
   212f8:	ldur	x9, [x29, #-16]
   212fc:	subs	x8, x8, x9
   21300:	b.cs	21340 <scols_init_debug@@SMARTCOLS_2.25+0x8270>  // b.hs, b.nlast
   21304:	b	21308 <scols_init_debug@@SMARTCOLS_2.25+0x8238>
   21308:	add	x0, sp, #0x18
   2130c:	bl	8010 <jrand48@plt>
   21310:	ldur	x8, [x29, #-24]
   21314:	add	x9, x8, #0x1
   21318:	stur	x9, [x29, #-24]
   2131c:	ldrb	w10, [x8]
   21320:	eor	w10, w10, w0, lsr #7
   21324:	mov	w1, w10
   21328:	strb	w1, [x8]
   2132c:	b	21330 <scols_init_debug@@SMARTCOLS_2.25+0x8260>
   21330:	ldur	x8, [x29, #-32]
   21334:	add	x8, x8, #0x1
   21338:	stur	x8, [x29, #-32]
   2133c:	b	212f4 <scols_init_debug@@SMARTCOLS_2.25+0x8224>
   21340:	ldr	w8, [sp, #24]
   21344:	str	w8, [sp, #8]
   21348:	adrp	x0, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2134c:	ldr	x1, [x0, #2040]
   21350:	add	x0, x0, #0x7f8
   21354:	blr	x1
   21358:	mrs	x9, tpidr_el0
   2135c:	ldr	w8, [sp, #8]
   21360:	str	w8, [x9, x0]
   21364:	ldp	x29, x30, [sp, #96]
   21368:	add	sp, sp, #0x70
   2136c:	ret
   21370:	sub	sp, sp, #0x30
   21374:	stp	x29, x30, [sp, #32]
   21378:	add	x29, sp, #0x20
   2137c:	mov	x8, #0x4240                	// #16960
   21380:	movk	x8, #0xf, lsl #16
   21384:	mov	x9, #0x3e8                 	// #1000
   21388:	mov	x10, xzr
   2138c:	add	x11, sp, #0x8
   21390:	stur	w0, [x29, #-4]
   21394:	ldur	w12, [x29, #-4]
   21398:	mov	w13, w12
   2139c:	sdiv	x13, x13, x8
   213a0:	str	x13, [sp, #8]
   213a4:	ldur	w12, [x29, #-4]
   213a8:	mov	w13, w12
   213ac:	sdiv	x14, x13, x8
   213b0:	mul	x8, x14, x8
   213b4:	subs	x8, x13, x8
   213b8:	mul	x8, x8, x9
   213bc:	str	x8, [sp, #16]
   213c0:	mov	x0, x11
   213c4:	mov	x1, x10
   213c8:	bl	7e40 <nanosleep@plt>
   213cc:	ldp	x29, x30, [sp, #32]
   213d0:	add	sp, sp, #0x30
   213d4:	ret
   213d8:	stp	x29, x30, [sp, #-16]!
   213dc:	mov	x29, sp
   213e0:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   213e4:	add	x0, x0, #0xbda
   213e8:	bl	8330 <gettext@plt>
   213ec:	ldp	x29, x30, [sp], #16
   213f0:	ret
   213f4:	sub	sp, sp, #0x60
   213f8:	stp	x29, x30, [sp, #80]
   213fc:	add	x29, sp, #0x50
   21400:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   21404:	ldr	x8, [x8, #4048]
   21408:	adrp	x9, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2140c:	add	x9, x9, #0xbc8
   21410:	stur	w0, [x29, #-4]
   21414:	stur	x1, [x29, #-16]
   21418:	ldr	x10, [x8]
   2141c:	stur	x10, [x29, #-32]
   21420:	stur	wzr, [x29, #-20]
   21424:	str	x8, [sp, #40]
   21428:	str	x9, [sp, #32]
   2142c:	ldur	x8, [x29, #-32]
   21430:	ldursw	x9, [x29, #-20]
   21434:	mov	x10, #0x8                   	// #8
   21438:	mul	x9, x10, x9
   2143c:	add	x8, x8, x9
   21440:	ldr	x8, [x8]
   21444:	cbz	x8, 21458 <scols_init_debug@@SMARTCOLS_2.25+0x8388>
   21448:	ldur	w8, [x29, #-20]
   2144c:	add	w8, w8, #0x1
   21450:	stur	w8, [x29, #-20]
   21454:	b	2142c <scols_init_debug@@SMARTCOLS_2.25+0x835c>
   21458:	ldur	w8, [x29, #-20]
   2145c:	add	w8, w8, #0x1
   21460:	mov	w0, w8
   21464:	sxtw	x9, w0
   21468:	mov	x10, #0x8                   	// #8
   2146c:	mul	x0, x10, x9
   21470:	bl	78f0 <malloc@plt>
   21474:	ldr	x9, [sp, #40]
   21478:	str	x0, [x9]
   2147c:	ldr	x10, [x9]
   21480:	cbnz	x10, 21488 <scols_init_debug@@SMARTCOLS_2.25+0x83b8>
   21484:	b	21620 <scols_init_debug@@SMARTCOLS_2.25+0x8550>
   21488:	stur	wzr, [x29, #-20]
   2148c:	ldur	x8, [x29, #-32]
   21490:	ldursw	x9, [x29, #-20]
   21494:	mov	x10, #0x8                   	// #8
   21498:	mul	x9, x10, x9
   2149c:	add	x8, x8, x9
   214a0:	ldr	x8, [x8]
   214a4:	cbz	x8, 214fc <scols_init_debug@@SMARTCOLS_2.25+0x842c>
   214a8:	ldur	x8, [x29, #-32]
   214ac:	ldursw	x9, [x29, #-20]
   214b0:	mov	x10, #0x8                   	// #8
   214b4:	mul	x9, x10, x9
   214b8:	add	x8, x8, x9
   214bc:	ldr	x0, [x8]
   214c0:	str	x10, [sp, #24]
   214c4:	bl	7b80 <strdup@plt>
   214c8:	ldr	x8, [sp, #40]
   214cc:	ldr	x9, [x8]
   214d0:	ldursw	x10, [x29, #-20]
   214d4:	ldr	x11, [sp, #24]
   214d8:	mul	x10, x11, x10
   214dc:	add	x9, x9, x10
   214e0:	str	x0, [x9]
   214e4:	cbnz	x0, 214ec <scols_init_debug@@SMARTCOLS_2.25+0x841c>
   214e8:	b	21620 <scols_init_debug@@SMARTCOLS_2.25+0x8550>
   214ec:	ldur	w8, [x29, #-20]
   214f0:	add	w8, w8, #0x1
   214f4:	stur	w8, [x29, #-20]
   214f8:	b	2148c <scols_init_debug@@SMARTCOLS_2.25+0x83bc>
   214fc:	ldr	x8, [sp, #40]
   21500:	ldr	x9, [x8]
   21504:	ldursw	x10, [x29, #-20]
   21508:	mov	x11, #0x8                   	// #8
   2150c:	mul	x10, x11, x10
   21510:	add	x9, x9, x10
   21514:	mov	x10, xzr
   21518:	str	x10, [x9]
   2151c:	ldur	w12, [x29, #-20]
   21520:	cmp	w12, #0x0
   21524:	cset	w12, le
   21528:	tbnz	w12, #0, 21598 <scols_init_debug@@SMARTCOLS_2.25+0x84c8>
   2152c:	ldur	x8, [x29, #-32]
   21530:	ldur	w9, [x29, #-20]
   21534:	subs	w9, w9, #0x1
   21538:	mov	w0, w9
   2153c:	sxtw	x10, w0
   21540:	mov	x11, #0x8                   	// #8
   21544:	mul	x10, x11, x10
   21548:	add	x8, x8, x10
   2154c:	ldr	x8, [x8]
   21550:	ldur	x10, [x29, #-32]
   21554:	ldur	w9, [x29, #-20]
   21558:	subs	w9, w9, #0x1
   2155c:	mov	w0, w9
   21560:	sxtw	x12, w0
   21564:	mul	x11, x11, x12
   21568:	add	x10, x10, x11
   2156c:	ldr	x0, [x10]
   21570:	str	x8, [sp, #16]
   21574:	bl	74f0 <strlen@plt>
   21578:	ldr	x8, [sp, #16]
   2157c:	add	x10, x8, x0
   21580:	ldur	x11, [x29, #-16]
   21584:	ldr	x11, [x11]
   21588:	subs	x10, x10, x11
   2158c:	ldr	x11, [sp, #32]
   21590:	str	x10, [x11]
   21594:	b	21600 <scols_init_debug@@SMARTCOLS_2.25+0x8530>
   21598:	ldur	x8, [x29, #-16]
   2159c:	ldur	w9, [x29, #-4]
   215a0:	subs	w9, w9, #0x1
   215a4:	mov	w0, w9
   215a8:	sxtw	x10, w0
   215ac:	mov	x11, #0x8                   	// #8
   215b0:	mul	x10, x11, x10
   215b4:	add	x8, x8, x10
   215b8:	ldr	x8, [x8]
   215bc:	ldur	x10, [x29, #-16]
   215c0:	ldur	w9, [x29, #-4]
   215c4:	subs	w9, w9, #0x1
   215c8:	mov	w0, w9
   215cc:	sxtw	x12, w0
   215d0:	mul	x11, x11, x12
   215d4:	add	x10, x10, x11
   215d8:	ldr	x0, [x10]
   215dc:	str	x8, [sp, #8]
   215e0:	bl	74f0 <strlen@plt>
   215e4:	ldr	x8, [sp, #8]
   215e8:	add	x10, x8, x0
   215ec:	ldur	x11, [x29, #-16]
   215f0:	ldr	x11, [x11]
   215f4:	subs	x10, x10, x11
   215f8:	ldr	x11, [sp, #32]
   215fc:	str	x10, [x11]
   21600:	ldr	x8, [sp, #32]
   21604:	ldr	x9, [x8]
   21608:	cmp	x9, #0x1
   2160c:	b.ls	21620 <scols_init_debug@@SMARTCOLS_2.25+0x8550>  // b.plast
   21610:	ldur	x8, [x29, #-16]
   21614:	adrp	x9, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   21618:	add	x9, x9, #0xbd0
   2161c:	str	x8, [x9]
   21620:	ldp	x29, x30, [sp, #80]
   21624:	add	sp, sp, #0x60
   21628:	ret
   2162c:	stp	x29, x30, [sp, #-32]!
   21630:	str	x28, [sp, #16]
   21634:	mov	x29, sp
   21638:	sub	sp, sp, #0x840
   2163c:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   21640:	add	x8, x8, #0xbd0
   21644:	adrp	x9, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   21648:	add	x9, x9, #0xbc8
   2164c:	stur	x0, [x29, #-8]
   21650:	stur	x1, [x29, #-16]
   21654:	ldr	x10, [x8]
   21658:	str	x8, [sp, #32]
   2165c:	str	x9, [sp, #24]
   21660:	cbnz	x10, 21668 <scols_init_debug@@SMARTCOLS_2.25+0x8598>
   21664:	b	21748 <scols_init_debug@@SMARTCOLS_2.25+0x8678>
   21668:	ldur	x0, [x29, #-8]
   2166c:	bl	74f0 <strlen@plt>
   21670:	ldur	x8, [x29, #-16]
   21674:	str	x0, [sp, #16]
   21678:	mov	x0, x8
   2167c:	bl	74f0 <strlen@plt>
   21680:	ldr	x8, [sp, #16]
   21684:	add	x9, x8, x0
   21688:	add	x9, x9, #0x5
   2168c:	cmp	x9, #0x800
   21690:	b.ls	21698 <scols_init_debug@@SMARTCOLS_2.25+0x85c8>  // b.plast
   21694:	b	21748 <scols_init_debug@@SMARTCOLS_2.25+0x8678>
   21698:	ldur	x2, [x29, #-8]
   2169c:	ldur	x3, [x29, #-16]
   216a0:	add	x8, sp, #0x28
   216a4:	mov	x0, x8
   216a8:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   216ac:	add	x1, x1, #0xbef
   216b0:	str	x8, [sp, #8]
   216b4:	bl	76c0 <sprintf@plt>
   216b8:	ldr	x8, [sp, #8]
   216bc:	mov	x0, x8
   216c0:	bl	74f0 <strlen@plt>
   216c4:	stur	x0, [x29, #-24]
   216c8:	ldur	x8, [x29, #-24]
   216cc:	ldr	x9, [sp, #24]
   216d0:	ldr	x10, [x9]
   216d4:	subs	x10, x10, #0x2
   216d8:	cmp	x8, x10
   216dc:	b.ls	21704 <scols_init_debug@@SMARTCOLS_2.25+0x8634>  // b.plast
   216e0:	ldr	x8, [sp, #24]
   216e4:	ldr	x9, [x8]
   216e8:	subs	x9, x9, #0x2
   216ec:	stur	x9, [x29, #-24]
   216f0:	ldur	x9, [x29, #-24]
   216f4:	add	x10, sp, #0x28
   216f8:	add	x9, x10, x9
   216fc:	mov	w11, #0x0                   	// #0
   21700:	strb	w11, [x9]
   21704:	ldr	x8, [sp, #32]
   21708:	ldr	x9, [x8]
   2170c:	ldr	x0, [x9]
   21710:	ldr	x9, [sp, #24]
   21714:	ldr	x2, [x9]
   21718:	mov	w10, wzr
   2171c:	mov	w1, w10
   21720:	bl	7a40 <memset@plt>
   21724:	ldr	x8, [sp, #32]
   21728:	ldr	x9, [x8]
   2172c:	ldr	x0, [x9]
   21730:	add	x1, sp, #0x28
   21734:	bl	7f70 <strcpy@plt>
   21738:	ldr	x8, [sp, #32]
   2173c:	ldr	x9, [x8]
   21740:	mov	x11, xzr
   21744:	str	x11, [x9, #8]
   21748:	add	sp, sp, #0x840
   2174c:	ldr	x28, [sp, #16]
   21750:	ldp	x29, x30, [sp], #32
   21754:	ret
   21758:	sub	sp, sp, #0x10
   2175c:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   21760:	add	x8, x8, #0x878
   21764:	str	w0, [sp, #12]
   21768:	ldr	w9, [sp, #12]
   2176c:	str	w9, [x8]
   21770:	add	sp, sp, #0x10
   21774:	ret
   21778:	sub	sp, sp, #0xd0
   2177c:	stp	x29, x30, [sp, #192]
   21780:	add	x29, sp, #0xc0
   21784:	mov	w8, #0x400                 	// #1024
   21788:	stur	x0, [x29, #-8]
   2178c:	stur	x1, [x29, #-16]
   21790:	stur	x2, [x29, #-24]
   21794:	stur	xzr, [x29, #-56]
   21798:	stur	w8, [x29, #-60]
   2179c:	stur	wzr, [x29, #-64]
   217a0:	stur	wzr, [x29, #-68]
   217a4:	stur	wzr, [x29, #-72]
   217a8:	ldur	x9, [x29, #-16]
   217ac:	str	xzr, [x9]
   217b0:	ldur	x9, [x29, #-8]
   217b4:	cbz	x9, 217c4 <scols_init_debug@@SMARTCOLS_2.25+0x86f4>
   217b8:	ldur	x8, [x29, #-8]
   217bc:	ldrb	w9, [x8]
   217c0:	cbnz	w9, 217d0 <scols_init_debug@@SMARTCOLS_2.25+0x8700>
   217c4:	mov	w8, #0xffffffea            	// #-22
   217c8:	stur	w8, [x29, #-64]
   217cc:	b	21cf8 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   217d0:	ldur	x8, [x29, #-8]
   217d4:	stur	x8, [x29, #-32]
   217d8:	bl	7d60 <__ctype_b_loc@plt>
   217dc:	ldr	x8, [x0]
   217e0:	ldur	x9, [x29, #-32]
   217e4:	ldrb	w10, [x9]
   217e8:	ldrh	w10, [x8, w10, sxtw #1]
   217ec:	and	w10, w10, #0x2000
   217f0:	cbz	w10, 21804 <scols_init_debug@@SMARTCOLS_2.25+0x8734>
   217f4:	ldur	x8, [x29, #-32]
   217f8:	add	x8, x8, #0x1
   217fc:	stur	x8, [x29, #-32]
   21800:	b	217d8 <scols_init_debug@@SMARTCOLS_2.25+0x8708>
   21804:	ldur	x8, [x29, #-32]
   21808:	ldrsb	w9, [x8]
   2180c:	cmp	w9, #0x2d
   21810:	b.ne	21820 <scols_init_debug@@SMARTCOLS_2.25+0x8750>  // b.any
   21814:	mov	w8, #0xffffffea            	// #-22
   21818:	stur	w8, [x29, #-64]
   2181c:	b	21cf8 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   21820:	bl	8240 <__errno_location@plt>
   21824:	mov	w8, wzr
   21828:	str	wzr, [x0]
   2182c:	sub	x1, x29, #0x28
   21830:	mov	x9, xzr
   21834:	stur	x9, [x29, #-40]
   21838:	ldur	x0, [x29, #-8]
   2183c:	mov	w2, w8
   21840:	bl	7c40 <strtoumax@plt>
   21844:	stur	x0, [x29, #-48]
   21848:	ldur	x9, [x29, #-40]
   2184c:	ldur	x10, [x29, #-8]
   21850:	cmp	x9, x10
   21854:	b.eq	2187c <scols_init_debug@@SMARTCOLS_2.25+0x87ac>  // b.none
   21858:	bl	8240 <__errno_location@plt>
   2185c:	ldr	w8, [x0]
   21860:	cbz	w8, 218b4 <scols_init_debug@@SMARTCOLS_2.25+0x87e4>
   21864:	ldur	x8, [x29, #-48]
   21868:	mov	x9, #0xffffffffffffffff    	// #-1
   2186c:	cmp	x8, x9
   21870:	b.eq	2187c <scols_init_debug@@SMARTCOLS_2.25+0x87ac>  // b.none
   21874:	ldur	x8, [x29, #-48]
   21878:	cbnz	x8, 218b4 <scols_init_debug@@SMARTCOLS_2.25+0x87e4>
   2187c:	bl	8240 <__errno_location@plt>
   21880:	ldr	w8, [x0]
   21884:	cbz	w8, 218a0 <scols_init_debug@@SMARTCOLS_2.25+0x87d0>
   21888:	bl	8240 <__errno_location@plt>
   2188c:	ldr	w8, [x0]
   21890:	mov	w9, wzr
   21894:	subs	w8, w9, w8
   21898:	str	w8, [sp, #28]
   2189c:	b	218a8 <scols_init_debug@@SMARTCOLS_2.25+0x87d8>
   218a0:	mov	w8, #0xffffffea            	// #-22
   218a4:	str	w8, [sp, #28]
   218a8:	ldr	w8, [sp, #28]
   218ac:	stur	w8, [x29, #-64]
   218b0:	b	21cf8 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   218b4:	ldur	x8, [x29, #-40]
   218b8:	cbz	x8, 218c8 <scols_init_debug@@SMARTCOLS_2.25+0x87f8>
   218bc:	ldur	x8, [x29, #-40]
   218c0:	ldrb	w9, [x8]
   218c4:	cbnz	w9, 218cc <scols_init_debug@@SMARTCOLS_2.25+0x87fc>
   218c8:	b	21cec <scols_init_debug@@SMARTCOLS_2.25+0x8c1c>
   218cc:	ldur	x8, [x29, #-40]
   218d0:	stur	x8, [x29, #-32]
   218d4:	ldur	x8, [x29, #-32]
   218d8:	ldrsb	w9, [x8, #1]
   218dc:	cmp	w9, #0x69
   218e0:	b.ne	2191c <scols_init_debug@@SMARTCOLS_2.25+0x884c>  // b.any
   218e4:	ldur	x8, [x29, #-32]
   218e8:	ldrsb	w9, [x8, #2]
   218ec:	cmp	w9, #0x42
   218f0:	b.eq	21904 <scols_init_debug@@SMARTCOLS_2.25+0x8834>  // b.none
   218f4:	ldur	x8, [x29, #-32]
   218f8:	ldrsb	w9, [x8, #2]
   218fc:	cmp	w9, #0x62
   21900:	b.ne	2191c <scols_init_debug@@SMARTCOLS_2.25+0x884c>  // b.any
   21904:	ldur	x8, [x29, #-32]
   21908:	ldrb	w9, [x8, #3]
   2190c:	cbnz	w9, 2191c <scols_init_debug@@SMARTCOLS_2.25+0x884c>
   21910:	mov	w8, #0x400                 	// #1024
   21914:	stur	w8, [x29, #-60]
   21918:	b	21b30 <scols_init_debug@@SMARTCOLS_2.25+0x8a60>
   2191c:	ldur	x8, [x29, #-32]
   21920:	ldrsb	w9, [x8, #1]
   21924:	cmp	w9, #0x42
   21928:	b.eq	2193c <scols_init_debug@@SMARTCOLS_2.25+0x886c>  // b.none
   2192c:	ldur	x8, [x29, #-32]
   21930:	ldrsb	w9, [x8, #1]
   21934:	cmp	w9, #0x62
   21938:	b.ne	21954 <scols_init_debug@@SMARTCOLS_2.25+0x8884>  // b.any
   2193c:	ldur	x8, [x29, #-32]
   21940:	ldrb	w9, [x8, #2]
   21944:	cbnz	w9, 21954 <scols_init_debug@@SMARTCOLS_2.25+0x8884>
   21948:	mov	w8, #0x3e8                 	// #1000
   2194c:	stur	w8, [x29, #-60]
   21950:	b	21b30 <scols_init_debug@@SMARTCOLS_2.25+0x8a60>
   21954:	ldur	x8, [x29, #-32]
   21958:	ldrb	w9, [x8, #1]
   2195c:	cbz	w9, 21b30 <scols_init_debug@@SMARTCOLS_2.25+0x8a60>
   21960:	bl	77f0 <localeconv@plt>
   21964:	stur	x0, [x29, #-88]
   21968:	ldur	x8, [x29, #-88]
   2196c:	cbz	x8, 21980 <scols_init_debug@@SMARTCOLS_2.25+0x88b0>
   21970:	ldur	x8, [x29, #-88]
   21974:	ldr	x8, [x8]
   21978:	str	x8, [sp, #16]
   2197c:	b	21988 <scols_init_debug@@SMARTCOLS_2.25+0x88b8>
   21980:	mov	x8, xzr
   21984:	str	x8, [sp, #16]
   21988:	ldr	x8, [sp, #16]
   2198c:	str	x8, [sp, #96]
   21990:	ldr	x8, [sp, #96]
   21994:	cbz	x8, 219a8 <scols_init_debug@@SMARTCOLS_2.25+0x88d8>
   21998:	ldr	x0, [sp, #96]
   2199c:	bl	74f0 <strlen@plt>
   219a0:	str	x0, [sp, #8]
   219a4:	b	219b0 <scols_init_debug@@SMARTCOLS_2.25+0x88e0>
   219a8:	mov	x8, xzr
   219ac:	str	x8, [sp, #8]
   219b0:	ldr	x8, [sp, #8]
   219b4:	str	x8, [sp, #88]
   219b8:	ldur	x8, [x29, #-56]
   219bc:	cbnz	x8, 21b24 <scols_init_debug@@SMARTCOLS_2.25+0x8a54>
   219c0:	ldur	x8, [x29, #-32]
   219c4:	ldrsb	w9, [x8]
   219c8:	cbz	w9, 21b24 <scols_init_debug@@SMARTCOLS_2.25+0x8a54>
   219cc:	ldr	x8, [sp, #96]
   219d0:	cbz	x8, 21b24 <scols_init_debug@@SMARTCOLS_2.25+0x8a54>
   219d4:	ldr	x0, [sp, #96]
   219d8:	ldur	x1, [x29, #-32]
   219dc:	ldr	x2, [sp, #88]
   219e0:	bl	79e0 <strncmp@plt>
   219e4:	cbnz	w0, 21b24 <scols_init_debug@@SMARTCOLS_2.25+0x8a54>
   219e8:	ldur	x8, [x29, #-32]
   219ec:	ldr	x9, [sp, #88]
   219f0:	add	x8, x8, x9
   219f4:	str	x8, [sp, #80]
   219f8:	ldr	x8, [sp, #80]
   219fc:	stur	x8, [x29, #-32]
   21a00:	ldur	x8, [x29, #-32]
   21a04:	ldrsb	w9, [x8]
   21a08:	cmp	w9, #0x30
   21a0c:	b.ne	21a2c <scols_init_debug@@SMARTCOLS_2.25+0x895c>  // b.any
   21a10:	ldur	w8, [x29, #-72]
   21a14:	add	w8, w8, #0x1
   21a18:	stur	w8, [x29, #-72]
   21a1c:	ldur	x8, [x29, #-32]
   21a20:	add	x8, x8, #0x1
   21a24:	stur	x8, [x29, #-32]
   21a28:	b	21a00 <scols_init_debug@@SMARTCOLS_2.25+0x8930>
   21a2c:	ldur	x8, [x29, #-32]
   21a30:	str	x8, [sp, #80]
   21a34:	bl	7d60 <__ctype_b_loc@plt>
   21a38:	ldr	x8, [x0]
   21a3c:	ldr	x9, [sp, #80]
   21a40:	ldrsb	x9, [x9]
   21a44:	ldrh	w10, [x8, x9, lsl #1]
   21a48:	and	w10, w10, #0x800
   21a4c:	cbz	w10, 21ae8 <scols_init_debug@@SMARTCOLS_2.25+0x8a18>
   21a50:	bl	8240 <__errno_location@plt>
   21a54:	mov	w8, wzr
   21a58:	str	wzr, [x0]
   21a5c:	sub	x1, x29, #0x28
   21a60:	mov	x9, xzr
   21a64:	stur	x9, [x29, #-40]
   21a68:	ldr	x0, [sp, #80]
   21a6c:	mov	w2, w8
   21a70:	bl	7c40 <strtoumax@plt>
   21a74:	stur	x0, [x29, #-56]
   21a78:	ldur	x9, [x29, #-40]
   21a7c:	ldr	x10, [sp, #80]
   21a80:	cmp	x9, x10
   21a84:	b.eq	21aac <scols_init_debug@@SMARTCOLS_2.25+0x89dc>  // b.none
   21a88:	bl	8240 <__errno_location@plt>
   21a8c:	ldr	w8, [x0]
   21a90:	cbz	w8, 21ae4 <scols_init_debug@@SMARTCOLS_2.25+0x8a14>
   21a94:	ldur	x8, [x29, #-56]
   21a98:	mov	x9, #0xffffffffffffffff    	// #-1
   21a9c:	cmp	x8, x9
   21aa0:	b.eq	21aac <scols_init_debug@@SMARTCOLS_2.25+0x89dc>  // b.none
   21aa4:	ldur	x8, [x29, #-56]
   21aa8:	cbnz	x8, 21ae4 <scols_init_debug@@SMARTCOLS_2.25+0x8a14>
   21aac:	bl	8240 <__errno_location@plt>
   21ab0:	ldr	w8, [x0]
   21ab4:	cbz	w8, 21ad0 <scols_init_debug@@SMARTCOLS_2.25+0x8a00>
   21ab8:	bl	8240 <__errno_location@plt>
   21abc:	ldr	w8, [x0]
   21ac0:	mov	w9, wzr
   21ac4:	subs	w8, w9, w8
   21ac8:	str	w8, [sp, #4]
   21acc:	b	21ad8 <scols_init_debug@@SMARTCOLS_2.25+0x8a08>
   21ad0:	mov	w8, #0xffffffea            	// #-22
   21ad4:	str	w8, [sp, #4]
   21ad8:	ldr	w8, [sp, #4]
   21adc:	stur	w8, [x29, #-64]
   21ae0:	b	21cf8 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   21ae4:	b	21af0 <scols_init_debug@@SMARTCOLS_2.25+0x8a20>
   21ae8:	ldur	x8, [x29, #-32]
   21aec:	stur	x8, [x29, #-40]
   21af0:	ldur	x8, [x29, #-56]
   21af4:	cbz	x8, 21b18 <scols_init_debug@@SMARTCOLS_2.25+0x8a48>
   21af8:	ldur	x8, [x29, #-40]
   21afc:	cbz	x8, 21b0c <scols_init_debug@@SMARTCOLS_2.25+0x8a3c>
   21b00:	ldur	x8, [x29, #-40]
   21b04:	ldrb	w9, [x8]
   21b08:	cbnz	w9, 21b18 <scols_init_debug@@SMARTCOLS_2.25+0x8a48>
   21b0c:	mov	w8, #0xffffffea            	// #-22
   21b10:	stur	w8, [x29, #-64]
   21b14:	b	21cf8 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   21b18:	ldur	x8, [x29, #-40]
   21b1c:	stur	x8, [x29, #-32]
   21b20:	b	218d4 <scols_init_debug@@SMARTCOLS_2.25+0x8804>
   21b24:	mov	w8, #0xffffffea            	// #-22
   21b28:	stur	w8, [x29, #-64]
   21b2c:	b	21cf8 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   21b30:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   21b34:	add	x8, x8, #0x880
   21b38:	ldr	x0, [x8]
   21b3c:	ldur	x8, [x29, #-32]
   21b40:	ldrsb	w1, [x8]
   21b44:	bl	7ed0 <strchr@plt>
   21b48:	stur	x0, [x29, #-80]
   21b4c:	ldur	x8, [x29, #-80]
   21b50:	cbz	x8, 21b74 <scols_init_debug@@SMARTCOLS_2.25+0x8aa4>
   21b54:	ldur	x8, [x29, #-80]
   21b58:	adrp	x9, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   21b5c:	add	x9, x9, #0x880
   21b60:	ldr	x9, [x9]
   21b64:	subs	x8, x8, x9
   21b68:	add	x8, x8, #0x1
   21b6c:	stur	w8, [x29, #-68]
   21b70:	b	21bc4 <scols_init_debug@@SMARTCOLS_2.25+0x8af4>
   21b74:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   21b78:	add	x8, x8, #0x888
   21b7c:	ldr	x0, [x8]
   21b80:	ldur	x8, [x29, #-32]
   21b84:	ldrsb	w1, [x8]
   21b88:	bl	7ed0 <strchr@plt>
   21b8c:	stur	x0, [x29, #-80]
   21b90:	ldur	x8, [x29, #-80]
   21b94:	cbz	x8, 21bb8 <scols_init_debug@@SMARTCOLS_2.25+0x8ae8>
   21b98:	ldur	x8, [x29, #-80]
   21b9c:	adrp	x9, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   21ba0:	add	x9, x9, #0x888
   21ba4:	ldr	x9, [x9]
   21ba8:	subs	x8, x8, x9
   21bac:	add	x8, x8, #0x1
   21bb0:	stur	w8, [x29, #-68]
   21bb4:	b	21bc4 <scols_init_debug@@SMARTCOLS_2.25+0x8af4>
   21bb8:	mov	w8, #0xffffffea            	// #-22
   21bbc:	stur	w8, [x29, #-64]
   21bc0:	b	21cf8 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   21bc4:	ldur	w1, [x29, #-60]
   21bc8:	ldur	w2, [x29, #-68]
   21bcc:	sub	x0, x29, #0x30
   21bd0:	bl	21d34 <scols_init_debug@@SMARTCOLS_2.25+0x8c64>
   21bd4:	stur	w0, [x29, #-64]
   21bd8:	ldur	x8, [x29, #-24]
   21bdc:	cbz	x8, 21bec <scols_init_debug@@SMARTCOLS_2.25+0x8b1c>
   21be0:	ldur	w8, [x29, #-68]
   21be4:	ldur	x9, [x29, #-24]
   21be8:	str	w8, [x9]
   21bec:	ldur	x8, [x29, #-56]
   21bf0:	cbz	x8, 21cec <scols_init_debug@@SMARTCOLS_2.25+0x8c1c>
   21bf4:	ldur	w8, [x29, #-68]
   21bf8:	cbz	w8, 21cec <scols_init_debug@@SMARTCOLS_2.25+0x8c1c>
   21bfc:	mov	x8, #0xa                   	// #10
   21c00:	str	x8, [sp, #64]
   21c04:	mov	x8, #0x1                   	// #1
   21c08:	str	x8, [sp, #56]
   21c0c:	add	x0, sp, #0x30
   21c10:	str	x8, [sp, #48]
   21c14:	ldur	w1, [x29, #-60]
   21c18:	ldur	w2, [x29, #-68]
   21c1c:	bl	21d34 <scols_init_debug@@SMARTCOLS_2.25+0x8c64>
   21c20:	ldr	x8, [sp, #64]
   21c24:	ldur	x9, [x29, #-56]
   21c28:	cmp	x8, x9
   21c2c:	b.cs	21c44 <scols_init_debug@@SMARTCOLS_2.25+0x8b74>  // b.hs, b.nlast
   21c30:	ldr	x8, [sp, #64]
   21c34:	mov	x9, #0xa                   	// #10
   21c38:	mul	x8, x8, x9
   21c3c:	str	x8, [sp, #64]
   21c40:	b	21c20 <scols_init_debug@@SMARTCOLS_2.25+0x8b50>
   21c44:	str	wzr, [sp, #76]
   21c48:	ldr	w8, [sp, #76]
   21c4c:	ldur	w9, [x29, #-72]
   21c50:	cmp	w8, w9
   21c54:	b.ge	21c78 <scols_init_debug@@SMARTCOLS_2.25+0x8ba8>  // b.tcont
   21c58:	ldr	x8, [sp, #64]
   21c5c:	mov	x9, #0xa                   	// #10
   21c60:	mul	x8, x8, x9
   21c64:	str	x8, [sp, #64]
   21c68:	ldr	w8, [sp, #76]
   21c6c:	add	w8, w8, #0x1
   21c70:	str	w8, [sp, #76]
   21c74:	b	21c48 <scols_init_debug@@SMARTCOLS_2.25+0x8b78>
   21c78:	ldur	x8, [x29, #-56]
   21c7c:	mov	x9, #0xa                   	// #10
   21c80:	udiv	x10, x8, x9
   21c84:	mul	x10, x10, x9
   21c88:	subs	x8, x8, x10
   21c8c:	str	w8, [sp, #44]
   21c90:	ldr	x10, [sp, #64]
   21c94:	ldr	x11, [sp, #56]
   21c98:	udiv	x10, x10, x11
   21c9c:	str	x10, [sp, #32]
   21ca0:	ldur	x10, [x29, #-56]
   21ca4:	udiv	x10, x10, x9
   21ca8:	stur	x10, [x29, #-56]
   21cac:	ldr	x10, [sp, #56]
   21cb0:	mul	x9, x10, x9
   21cb4:	str	x9, [sp, #56]
   21cb8:	ldr	w8, [sp, #44]
   21cbc:	cbz	w8, 21ce4 <scols_init_debug@@SMARTCOLS_2.25+0x8c14>
   21cc0:	ldr	x8, [sp, #48]
   21cc4:	ldr	x9, [sp, #32]
   21cc8:	ldr	w10, [sp, #44]
   21ccc:	mov	w11, w10
   21cd0:	udiv	x9, x9, x11
   21cd4:	udiv	x8, x8, x9
   21cd8:	ldur	x9, [x29, #-48]
   21cdc:	add	x8, x9, x8
   21ce0:	stur	x8, [x29, #-48]
   21ce4:	ldur	x8, [x29, #-56]
   21ce8:	cbnz	x8, 21c78 <scols_init_debug@@SMARTCOLS_2.25+0x8ba8>
   21cec:	ldur	x8, [x29, #-48]
   21cf0:	ldur	x9, [x29, #-16]
   21cf4:	str	x8, [x9]
   21cf8:	ldur	w8, [x29, #-64]
   21cfc:	cmp	w8, #0x0
   21d00:	cset	w8, ge  // ge = tcont
   21d04:	tbnz	w8, #0, 21d24 <scols_init_debug@@SMARTCOLS_2.25+0x8c54>
   21d08:	ldur	w8, [x29, #-64]
   21d0c:	mov	w9, wzr
   21d10:	subs	w8, w9, w8
   21d14:	str	w8, [sp]
   21d18:	bl	8240 <__errno_location@plt>
   21d1c:	ldr	w8, [sp]
   21d20:	str	w8, [x0]
   21d24:	ldur	w0, [x29, #-64]
   21d28:	ldp	x29, x30, [sp, #192]
   21d2c:	add	sp, sp, #0xd0
   21d30:	ret
   21d34:	sub	sp, sp, #0x20
   21d38:	str	x0, [sp, #16]
   21d3c:	str	w1, [sp, #12]
   21d40:	str	w2, [sp, #8]
   21d44:	ldr	w8, [sp, #8]
   21d48:	subs	w9, w8, #0x1
   21d4c:	str	w9, [sp, #8]
   21d50:	cbz	w8, 21d94 <scols_init_debug@@SMARTCOLS_2.25+0x8cc4>
   21d54:	ldrsw	x8, [sp, #12]
   21d58:	mov	x9, #0xffffffffffffffff    	// #-1
   21d5c:	udiv	x8, x9, x8
   21d60:	ldr	x9, [sp, #16]
   21d64:	ldr	x9, [x9]
   21d68:	cmp	x8, x9
   21d6c:	b.cs	21d7c <scols_init_debug@@SMARTCOLS_2.25+0x8cac>  // b.hs, b.nlast
   21d70:	mov	w8, #0xffffffde            	// #-34
   21d74:	str	w8, [sp, #28]
   21d78:	b	21d98 <scols_init_debug@@SMARTCOLS_2.25+0x8cc8>
   21d7c:	ldrsw	x8, [sp, #12]
   21d80:	ldr	x9, [sp, #16]
   21d84:	ldr	x10, [x9]
   21d88:	mul	x8, x10, x8
   21d8c:	str	x8, [x9]
   21d90:	b	21d44 <scols_init_debug@@SMARTCOLS_2.25+0x8c74>
   21d94:	str	wzr, [sp, #28]
   21d98:	ldr	w0, [sp, #28]
   21d9c:	add	sp, sp, #0x20
   21da0:	ret
   21da4:	sub	sp, sp, #0x20
   21da8:	stp	x29, x30, [sp, #16]
   21dac:	add	x29, sp, #0x10
   21db0:	mov	x8, xzr
   21db4:	str	x0, [sp, #8]
   21db8:	str	x1, [sp]
   21dbc:	ldr	x0, [sp, #8]
   21dc0:	ldr	x1, [sp]
   21dc4:	mov	x2, x8
   21dc8:	bl	21778 <scols_init_debug@@SMARTCOLS_2.25+0x86a8>
   21dcc:	ldp	x29, x30, [sp, #16]
   21dd0:	add	sp, sp, #0x20
   21dd4:	ret
   21dd8:	sub	sp, sp, #0x30
   21ddc:	stp	x29, x30, [sp, #32]
   21de0:	add	x29, sp, #0x20
   21de4:	stur	x0, [x29, #-8]
   21de8:	str	x1, [sp, #16]
   21dec:	ldur	x8, [x29, #-8]
   21df0:	str	x8, [sp, #8]
   21df4:	ldr	x8, [sp, #8]
   21df8:	mov	w9, #0x0                   	// #0
   21dfc:	str	w9, [sp, #4]
   21e00:	cbz	x8, 21e38 <scols_init_debug@@SMARTCOLS_2.25+0x8d68>
   21e04:	ldr	x8, [sp, #8]
   21e08:	ldrsb	w9, [x8]
   21e0c:	mov	w10, #0x0                   	// #0
   21e10:	str	w10, [sp, #4]
   21e14:	cbz	w9, 21e38 <scols_init_debug@@SMARTCOLS_2.25+0x8d68>
   21e18:	bl	7d60 <__ctype_b_loc@plt>
   21e1c:	ldr	x8, [x0]
   21e20:	ldr	x9, [sp, #8]
   21e24:	ldrb	w10, [x9]
   21e28:	ldrh	w10, [x8, w10, sxtw #1]
   21e2c:	tst	w10, #0x800
   21e30:	cset	w10, ne  // ne = any
   21e34:	str	w10, [sp, #4]
   21e38:	ldr	w8, [sp, #4]
   21e3c:	tbnz	w8, #0, 21e44 <scols_init_debug@@SMARTCOLS_2.25+0x8d74>
   21e40:	b	21e54 <scols_init_debug@@SMARTCOLS_2.25+0x8d84>
   21e44:	ldr	x8, [sp, #8]
   21e48:	add	x8, x8, #0x1
   21e4c:	str	x8, [sp, #8]
   21e50:	b	21df4 <scols_init_debug@@SMARTCOLS_2.25+0x8d24>
   21e54:	ldr	x8, [sp, #16]
   21e58:	cbz	x8, 21e68 <scols_init_debug@@SMARTCOLS_2.25+0x8d98>
   21e5c:	ldr	x8, [sp, #8]
   21e60:	ldr	x9, [sp, #16]
   21e64:	str	x8, [x9]
   21e68:	ldr	x8, [sp, #8]
   21e6c:	mov	w9, #0x0                   	// #0
   21e70:	str	w9, [sp]
   21e74:	cbz	x8, 21ea8 <scols_init_debug@@SMARTCOLS_2.25+0x8dd8>
   21e78:	ldr	x8, [sp, #8]
   21e7c:	ldur	x9, [x29, #-8]
   21e80:	mov	w10, #0x0                   	// #0
   21e84:	cmp	x8, x9
   21e88:	str	w10, [sp]
   21e8c:	b.ls	21ea8 <scols_init_debug@@SMARTCOLS_2.25+0x8dd8>  // b.plast
   21e90:	ldr	x8, [sp, #8]
   21e94:	ldrb	w9, [x8]
   21e98:	cmp	w9, #0x0
   21e9c:	cset	w9, ne  // ne = any
   21ea0:	eor	w9, w9, #0x1
   21ea4:	str	w9, [sp]
   21ea8:	ldr	w8, [sp]
   21eac:	and	w0, w8, #0x1
   21eb0:	ldp	x29, x30, [sp, #32]
   21eb4:	add	sp, sp, #0x30
   21eb8:	ret
   21ebc:	sub	sp, sp, #0x30
   21ec0:	stp	x29, x30, [sp, #32]
   21ec4:	add	x29, sp, #0x20
   21ec8:	stur	x0, [x29, #-8]
   21ecc:	str	x1, [sp, #16]
   21ed0:	ldur	x8, [x29, #-8]
   21ed4:	str	x8, [sp, #8]
   21ed8:	ldr	x8, [sp, #8]
   21edc:	mov	w9, #0x0                   	// #0
   21ee0:	str	w9, [sp, #4]
   21ee4:	cbz	x8, 21f1c <scols_init_debug@@SMARTCOLS_2.25+0x8e4c>
   21ee8:	ldr	x8, [sp, #8]
   21eec:	ldrsb	w9, [x8]
   21ef0:	mov	w10, #0x0                   	// #0
   21ef4:	str	w10, [sp, #4]
   21ef8:	cbz	w9, 21f1c <scols_init_debug@@SMARTCOLS_2.25+0x8e4c>
   21efc:	bl	7d60 <__ctype_b_loc@plt>
   21f00:	ldr	x8, [x0]
   21f04:	ldr	x9, [sp, #8]
   21f08:	ldrb	w10, [x9]
   21f0c:	ldrh	w10, [x8, w10, sxtw #1]
   21f10:	tst	w10, #0x1000
   21f14:	cset	w10, ne  // ne = any
   21f18:	str	w10, [sp, #4]
   21f1c:	ldr	w8, [sp, #4]
   21f20:	tbnz	w8, #0, 21f28 <scols_init_debug@@SMARTCOLS_2.25+0x8e58>
   21f24:	b	21f38 <scols_init_debug@@SMARTCOLS_2.25+0x8e68>
   21f28:	ldr	x8, [sp, #8]
   21f2c:	add	x8, x8, #0x1
   21f30:	str	x8, [sp, #8]
   21f34:	b	21ed8 <scols_init_debug@@SMARTCOLS_2.25+0x8e08>
   21f38:	ldr	x8, [sp, #16]
   21f3c:	cbz	x8, 21f4c <scols_init_debug@@SMARTCOLS_2.25+0x8e7c>
   21f40:	ldr	x8, [sp, #8]
   21f44:	ldr	x9, [sp, #16]
   21f48:	str	x8, [x9]
   21f4c:	ldr	x8, [sp, #8]
   21f50:	mov	w9, #0x0                   	// #0
   21f54:	str	w9, [sp]
   21f58:	cbz	x8, 21f8c <scols_init_debug@@SMARTCOLS_2.25+0x8ebc>
   21f5c:	ldr	x8, [sp, #8]
   21f60:	ldur	x9, [x29, #-8]
   21f64:	mov	w10, #0x0                   	// #0
   21f68:	cmp	x8, x9
   21f6c:	str	w10, [sp]
   21f70:	b.ls	21f8c <scols_init_debug@@SMARTCOLS_2.25+0x8ebc>  // b.plast
   21f74:	ldr	x8, [sp, #8]
   21f78:	ldrb	w9, [x8]
   21f7c:	cmp	w9, #0x0
   21f80:	cset	w9, ne  // ne = any
   21f84:	eor	w9, w9, #0x1
   21f88:	str	w9, [sp]
   21f8c:	ldr	w8, [sp]
   21f90:	and	w0, w8, #0x1
   21f94:	ldp	x29, x30, [sp, #32]
   21f98:	add	sp, sp, #0x30
   21f9c:	ret
   21fa0:	sub	sp, sp, #0x150
   21fa4:	stp	x29, x30, [sp, #304]
   21fa8:	str	x28, [sp, #320]
   21fac:	add	x29, sp, #0x130
   21fb0:	str	q7, [sp, #160]
   21fb4:	str	q6, [sp, #144]
   21fb8:	str	q5, [sp, #128]
   21fbc:	str	q4, [sp, #112]
   21fc0:	str	q3, [sp, #96]
   21fc4:	str	q2, [sp, #80]
   21fc8:	str	q1, [sp, #64]
   21fcc:	str	q0, [sp, #48]
   21fd0:	stur	x7, [x29, #-80]
   21fd4:	stur	x6, [x29, #-88]
   21fd8:	stur	x5, [x29, #-96]
   21fdc:	stur	x4, [x29, #-104]
   21fe0:	stur	x3, [x29, #-112]
   21fe4:	stur	x2, [x29, #-120]
   21fe8:	stur	x0, [x29, #-16]
   21fec:	stur	x1, [x29, #-24]
   21ff0:	mov	w8, #0xffffff80            	// #-128
   21ff4:	stur	w8, [x29, #-44]
   21ff8:	mov	w8, #0xffffffd0            	// #-48
   21ffc:	stur	w8, [x29, #-48]
   22000:	add	x9, sp, #0x30
   22004:	add	x9, x9, #0x80
   22008:	stur	x9, [x29, #-56]
   2200c:	sub	x9, x29, #0x78
   22010:	add	x9, x9, #0x30
   22014:	stur	x9, [x29, #-64]
   22018:	add	x9, x29, #0x20
   2201c:	stur	x9, [x29, #-72]
   22020:	b	22024 <scols_init_debug@@SMARTCOLS_2.25+0x8f54>
   22024:	sub	x8, x29, #0x48
   22028:	add	x8, x8, #0x18
   2202c:	ldur	w9, [x29, #-48]
   22030:	mov	w10, w9
   22034:	str	x8, [sp, #40]
   22038:	str	w10, [sp, #36]
   2203c:	tbz	w9, #31, 22074 <scols_init_debug@@SMARTCOLS_2.25+0x8fa4>
   22040:	b	22044 <scols_init_debug@@SMARTCOLS_2.25+0x8f74>
   22044:	ldr	w8, [sp, #36]
   22048:	add	w9, w8, #0x8
   2204c:	ldr	x10, [sp, #40]
   22050:	str	w9, [x10]
   22054:	subs	w9, w9, #0x0
   22058:	b.gt	22074 <scols_init_debug@@SMARTCOLS_2.25+0x8fa4>
   2205c:	b	22060 <scols_init_debug@@SMARTCOLS_2.25+0x8f90>
   22060:	ldur	x8, [x29, #-64]
   22064:	ldr	w9, [sp, #36]
   22068:	add	x8, x8, w9, sxtw
   2206c:	str	x8, [sp, #24]
   22070:	b	22088 <scols_init_debug@@SMARTCOLS_2.25+0x8fb8>
   22074:	ldur	x8, [x29, #-72]
   22078:	add	x9, x8, #0x8
   2207c:	stur	x9, [x29, #-72]
   22080:	str	x8, [sp, #24]
   22084:	b	22088 <scols_init_debug@@SMARTCOLS_2.25+0x8fb8>
   22088:	ldr	x8, [sp, #24]
   2208c:	ldr	x8, [x8]
   22090:	stur	x8, [x29, #-32]
   22094:	ldur	x8, [x29, #-32]
   22098:	cbnz	x8, 220a4 <scols_init_debug@@SMARTCOLS_2.25+0x8fd4>
   2209c:	b	220a0 <scols_init_debug@@SMARTCOLS_2.25+0x8fd0>
   220a0:	b	22178 <scols_init_debug@@SMARTCOLS_2.25+0x90a8>
   220a4:	sub	x8, x29, #0x48
   220a8:	add	x8, x8, #0x18
   220ac:	ldur	w9, [x29, #-48]
   220b0:	mov	w10, w9
   220b4:	str	x8, [sp, #16]
   220b8:	str	w10, [sp, #12]
   220bc:	tbz	w9, #31, 220f4 <scols_init_debug@@SMARTCOLS_2.25+0x9024>
   220c0:	b	220c4 <scols_init_debug@@SMARTCOLS_2.25+0x8ff4>
   220c4:	ldr	w8, [sp, #12]
   220c8:	add	w9, w8, #0x8
   220cc:	ldr	x10, [sp, #16]
   220d0:	str	w9, [x10]
   220d4:	subs	w9, w9, #0x0
   220d8:	b.gt	220f4 <scols_init_debug@@SMARTCOLS_2.25+0x9024>
   220dc:	b	220e0 <scols_init_debug@@SMARTCOLS_2.25+0x9010>
   220e0:	ldur	x8, [x29, #-64]
   220e4:	ldr	w9, [sp, #12]
   220e8:	add	x8, x8, w9, sxtw
   220ec:	str	x8, [sp]
   220f0:	b	22108 <scols_init_debug@@SMARTCOLS_2.25+0x9038>
   220f4:	ldur	x8, [x29, #-72]
   220f8:	add	x9, x8, #0x8
   220fc:	stur	x9, [x29, #-72]
   22100:	str	x8, [sp]
   22104:	b	22108 <scols_init_debug@@SMARTCOLS_2.25+0x9038>
   22108:	ldr	x8, [sp]
   2210c:	ldr	x8, [x8]
   22110:	stur	x8, [x29, #-40]
   22114:	ldur	x8, [x29, #-40]
   22118:	cbnz	x8, 22124 <scols_init_debug@@SMARTCOLS_2.25+0x9054>
   2211c:	b	22120 <scols_init_debug@@SMARTCOLS_2.25+0x9050>
   22120:	b	22178 <scols_init_debug@@SMARTCOLS_2.25+0x90a8>
   22124:	ldur	x0, [x29, #-16]
   22128:	ldur	x1, [x29, #-32]
   2212c:	bl	7d30 <strcmp@plt>
   22130:	cbnz	w0, 22144 <scols_init_debug@@SMARTCOLS_2.25+0x9074>
   22134:	b	22138 <scols_init_debug@@SMARTCOLS_2.25+0x9068>
   22138:	mov	w8, #0x1                   	// #1
   2213c:	stur	w8, [x29, #-4]
   22140:	b	22194 <scols_init_debug@@SMARTCOLS_2.25+0x90c4>
   22144:	ldur	x0, [x29, #-16]
   22148:	ldur	x1, [x29, #-40]
   2214c:	bl	7d30 <strcmp@plt>
   22150:	cbnz	w0, 22164 <scols_init_debug@@SMARTCOLS_2.25+0x9094>
   22154:	b	22158 <scols_init_debug@@SMARTCOLS_2.25+0x9088>
   22158:	mov	w8, wzr
   2215c:	stur	w8, [x29, #-4]
   22160:	b	22194 <scols_init_debug@@SMARTCOLS_2.25+0x90c4>
   22164:	b	22168 <scols_init_debug@@SMARTCOLS_2.25+0x9098>
   22168:	b	2216c <scols_init_debug@@SMARTCOLS_2.25+0x909c>
   2216c:	mov	w8, #0x1                   	// #1
   22170:	cbnz	w8, 22024 <scols_init_debug@@SMARTCOLS_2.25+0x8f54>
   22174:	b	22178 <scols_init_debug@@SMARTCOLS_2.25+0x90a8>
   22178:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2217c:	ldr	w0, [x8, #2168]
   22180:	ldur	x2, [x29, #-24]
   22184:	ldur	x3, [x29, #-16]
   22188:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2218c:	add	x1, x1, #0xc0a
   22190:	bl	8190 <errx@plt>
   22194:	ldur	w0, [x29, #-4]
   22198:	ldr	x28, [sp, #320]
   2219c:	ldp	x29, x30, [sp, #304]
   221a0:	add	sp, sp, #0x150
   221a4:	ret
   221a8:	sub	sp, sp, #0x20
   221ac:	str	x0, [sp, #16]
   221b0:	str	x1, [sp, #8]
   221b4:	str	w2, [sp, #4]
   221b8:	ldr	x8, [sp, #8]
   221bc:	subs	x9, x8, #0x1
   221c0:	str	x9, [sp, #8]
   221c4:	mov	w10, #0x0                   	// #0
   221c8:	str	w10, [sp]
   221cc:	cbz	x8, 221e4 <scols_init_debug@@SMARTCOLS_2.25+0x9114>
   221d0:	ldr	x8, [sp, #16]
   221d4:	ldrsb	w9, [x8]
   221d8:	cmp	w9, #0x0
   221dc:	cset	w9, ne  // ne = any
   221e0:	str	w9, [sp]
   221e4:	ldr	w8, [sp]
   221e8:	tbnz	w8, #0, 221f0 <scols_init_debug@@SMARTCOLS_2.25+0x9120>
   221ec:	b	22228 <scols_init_debug@@SMARTCOLS_2.25+0x9158>
   221f0:	ldr	x8, [sp, #16]
   221f4:	ldrsb	w9, [x8]
   221f8:	ldr	w10, [sp, #4]
   221fc:	lsl	w10, w10, #24
   22200:	asr	w10, w10, #24
   22204:	cmp	w9, w10
   22208:	b.ne	22218 <scols_init_debug@@SMARTCOLS_2.25+0x9148>  // b.any
   2220c:	ldr	x8, [sp, #16]
   22210:	str	x8, [sp, #24]
   22214:	b	22230 <scols_init_debug@@SMARTCOLS_2.25+0x9160>
   22218:	ldr	x8, [sp, #16]
   2221c:	add	x8, x8, #0x1
   22220:	str	x8, [sp, #16]
   22224:	b	221b8 <scols_init_debug@@SMARTCOLS_2.25+0x90e8>
   22228:	mov	x8, xzr
   2222c:	str	x8, [sp, #24]
   22230:	ldr	x0, [sp, #24]
   22234:	add	sp, sp, #0x20
   22238:	ret
   2223c:	sub	sp, sp, #0x30
   22240:	stp	x29, x30, [sp, #32]
   22244:	add	x29, sp, #0x20
   22248:	mov	w8, #0xffff8000            	// #-32768
   2224c:	stur	x0, [x29, #-8]
   22250:	str	x1, [sp, #16]
   22254:	ldur	x0, [x29, #-8]
   22258:	ldr	x1, [sp, #16]
   2225c:	str	w8, [sp, #8]
   22260:	bl	222c8 <scols_init_debug@@SMARTCOLS_2.25+0x91f8>
   22264:	str	w0, [sp, #12]
   22268:	ldr	w8, [sp, #12]
   2226c:	ldr	w9, [sp, #8]
   22270:	cmp	w8, w9
   22274:	b.lt	22288 <scols_init_debug@@SMARTCOLS_2.25+0x91b8>  // b.tstop
   22278:	ldr	w8, [sp, #12]
   2227c:	mov	w9, #0x7fff                	// #32767
   22280:	cmp	w8, w9
   22284:	b.le	222b4 <scols_init_debug@@SMARTCOLS_2.25+0x91e4>
   22288:	bl	8240 <__errno_location@plt>
   2228c:	mov	w8, #0x22                  	// #34
   22290:	str	w8, [x0]
   22294:	adrp	x9, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   22298:	add	x9, x9, #0x878
   2229c:	ldr	w0, [x9]
   222a0:	ldr	x2, [sp, #16]
   222a4:	ldur	x3, [x29, #-8]
   222a8:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   222ac:	add	x1, x1, #0xc0a
   222b0:	bl	83b0 <err@plt>
   222b4:	ldr	w8, [sp, #12]
   222b8:	mov	w0, w8
   222bc:	ldp	x29, x30, [sp, #32]
   222c0:	add	sp, sp, #0x30
   222c4:	ret
   222c8:	sub	sp, sp, #0x30
   222cc:	stp	x29, x30, [sp, #32]
   222d0:	add	x29, sp, #0x20
   222d4:	mov	x8, #0xffffffff80000000    	// #-2147483648
   222d8:	stur	x0, [x29, #-8]
   222dc:	str	x1, [sp, #16]
   222e0:	ldur	x0, [x29, #-8]
   222e4:	ldr	x1, [sp, #16]
   222e8:	str	x8, [sp]
   222ec:	bl	22438 <scols_init_debug@@SMARTCOLS_2.25+0x9368>
   222f0:	str	x0, [sp, #8]
   222f4:	ldr	x8, [sp, #8]
   222f8:	ldr	x9, [sp]
   222fc:	cmp	x8, x9
   22300:	b.lt	22314 <scols_init_debug@@SMARTCOLS_2.25+0x9244>  // b.tstop
   22304:	ldr	x8, [sp, #8]
   22308:	mov	x9, #0x7fffffff            	// #2147483647
   2230c:	cmp	x8, x9
   22310:	b.le	22340 <scols_init_debug@@SMARTCOLS_2.25+0x9270>
   22314:	bl	8240 <__errno_location@plt>
   22318:	mov	w8, #0x22                  	// #34
   2231c:	str	w8, [x0]
   22320:	adrp	x9, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   22324:	add	x9, x9, #0x878
   22328:	ldr	w0, [x9]
   2232c:	ldr	x2, [sp, #16]
   22330:	ldur	x3, [x29, #-8]
   22334:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   22338:	add	x1, x1, #0xc0a
   2233c:	bl	83b0 <err@plt>
   22340:	ldr	x8, [sp, #8]
   22344:	mov	w0, w8
   22348:	ldp	x29, x30, [sp, #32]
   2234c:	add	sp, sp, #0x30
   22350:	ret
   22354:	sub	sp, sp, #0x20
   22358:	stp	x29, x30, [sp, #16]
   2235c:	add	x29, sp, #0x10
   22360:	mov	w2, #0xa                   	// #10
   22364:	str	x0, [sp, #8]
   22368:	str	x1, [sp]
   2236c:	ldr	x0, [sp, #8]
   22370:	ldr	x1, [sp]
   22374:	bl	22384 <scols_init_debug@@SMARTCOLS_2.25+0x92b4>
   22378:	ldp	x29, x30, [sp, #16]
   2237c:	add	sp, sp, #0x20
   22380:	ret
   22384:	sub	sp, sp, #0x30
   22388:	stp	x29, x30, [sp, #32]
   2238c:	add	x29, sp, #0x20
   22390:	mov	w8, #0xffff                	// #65535
   22394:	stur	x0, [x29, #-8]
   22398:	str	x1, [sp, #16]
   2239c:	str	w2, [sp, #12]
   223a0:	ldur	x0, [x29, #-8]
   223a4:	ldr	x1, [sp, #16]
   223a8:	ldr	w2, [sp, #12]
   223ac:	str	w8, [sp, #4]
   223b0:	bl	2254c <scols_init_debug@@SMARTCOLS_2.25+0x947c>
   223b4:	str	w0, [sp, #8]
   223b8:	ldr	w8, [sp, #8]
   223bc:	ldr	w9, [sp, #4]
   223c0:	cmp	w8, w9
   223c4:	b.ls	223f4 <scols_init_debug@@SMARTCOLS_2.25+0x9324>  // b.plast
   223c8:	bl	8240 <__errno_location@plt>
   223cc:	mov	w8, #0x22                  	// #34
   223d0:	str	w8, [x0]
   223d4:	adrp	x9, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   223d8:	add	x9, x9, #0x878
   223dc:	ldr	w0, [x9]
   223e0:	ldr	x2, [sp, #16]
   223e4:	ldur	x3, [x29, #-8]
   223e8:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   223ec:	add	x1, x1, #0xc0a
   223f0:	bl	83b0 <err@plt>
   223f4:	ldr	w8, [sp, #8]
   223f8:	mov	w0, w8
   223fc:	ldp	x29, x30, [sp, #32]
   22400:	add	sp, sp, #0x30
   22404:	ret
   22408:	sub	sp, sp, #0x20
   2240c:	stp	x29, x30, [sp, #16]
   22410:	add	x29, sp, #0x10
   22414:	mov	w2, #0x10                  	// #16
   22418:	str	x0, [sp, #8]
   2241c:	str	x1, [sp]
   22420:	ldr	x0, [sp, #8]
   22424:	ldr	x1, [sp]
   22428:	bl	22384 <scols_init_debug@@SMARTCOLS_2.25+0x92b4>
   2242c:	ldp	x29, x30, [sp, #16]
   22430:	add	sp, sp, #0x20
   22434:	ret
   22438:	sub	sp, sp, #0x30
   2243c:	stp	x29, x30, [sp, #32]
   22440:	add	x29, sp, #0x20
   22444:	mov	x8, xzr
   22448:	stur	x0, [x29, #-8]
   2244c:	str	x1, [sp, #16]
   22450:	str	x8, [sp]
   22454:	bl	8240 <__errno_location@plt>
   22458:	str	wzr, [x0]
   2245c:	ldur	x8, [x29, #-8]
   22460:	cbz	x8, 22470 <scols_init_debug@@SMARTCOLS_2.25+0x93a0>
   22464:	ldur	x8, [x29, #-8]
   22468:	ldrsb	w9, [x8]
   2246c:	cbnz	w9, 22474 <scols_init_debug@@SMARTCOLS_2.25+0x93a4>
   22470:	b	224cc <scols_init_debug@@SMARTCOLS_2.25+0x93fc>
   22474:	ldur	x0, [x29, #-8]
   22478:	mov	x1, sp
   2247c:	mov	w2, #0xa                   	// #10
   22480:	bl	75e0 <strtoimax@plt>
   22484:	str	x0, [sp, #8]
   22488:	bl	8240 <__errno_location@plt>
   2248c:	ldr	w8, [x0]
   22490:	cbnz	w8, 224b8 <scols_init_debug@@SMARTCOLS_2.25+0x93e8>
   22494:	ldur	x8, [x29, #-8]
   22498:	ldr	x9, [sp]
   2249c:	cmp	x8, x9
   224a0:	b.eq	224b8 <scols_init_debug@@SMARTCOLS_2.25+0x93e8>  // b.none
   224a4:	ldr	x8, [sp]
   224a8:	cbz	x8, 224bc <scols_init_debug@@SMARTCOLS_2.25+0x93ec>
   224ac:	ldr	x8, [sp]
   224b0:	ldrsb	w9, [x8]
   224b4:	cbz	w9, 224bc <scols_init_debug@@SMARTCOLS_2.25+0x93ec>
   224b8:	b	224cc <scols_init_debug@@SMARTCOLS_2.25+0x93fc>
   224bc:	ldr	x0, [sp, #8]
   224c0:	ldp	x29, x30, [sp, #32]
   224c4:	add	sp, sp, #0x30
   224c8:	ret
   224cc:	bl	8240 <__errno_location@plt>
   224d0:	ldr	w8, [x0]
   224d4:	cmp	w8, #0x22
   224d8:	b.ne	224fc <scols_init_debug@@SMARTCOLS_2.25+0x942c>  // b.any
   224dc:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   224e0:	add	x8, x8, #0x878
   224e4:	ldr	w0, [x8]
   224e8:	ldr	x2, [sp, #16]
   224ec:	ldur	x3, [x29, #-8]
   224f0:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   224f4:	add	x1, x1, #0xc0a
   224f8:	bl	83b0 <err@plt>
   224fc:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   22500:	add	x8, x8, #0x878
   22504:	ldr	w0, [x8]
   22508:	ldr	x2, [sp, #16]
   2250c:	ldur	x3, [x29, #-8]
   22510:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   22514:	add	x1, x1, #0xc0a
   22518:	bl	8190 <errx@plt>
   2251c:	sub	sp, sp, #0x20
   22520:	stp	x29, x30, [sp, #16]
   22524:	add	x29, sp, #0x10
   22528:	mov	w2, #0xa                   	// #10
   2252c:	str	x0, [sp, #8]
   22530:	str	x1, [sp]
   22534:	ldr	x0, [sp, #8]
   22538:	ldr	x1, [sp]
   2253c:	bl	2254c <scols_init_debug@@SMARTCOLS_2.25+0x947c>
   22540:	ldp	x29, x30, [sp, #16]
   22544:	add	sp, sp, #0x20
   22548:	ret
   2254c:	sub	sp, sp, #0x40
   22550:	stp	x29, x30, [sp, #48]
   22554:	add	x29, sp, #0x30
   22558:	mov	x8, #0xffffffff            	// #4294967295
   2255c:	stur	x0, [x29, #-8]
   22560:	stur	x1, [x29, #-16]
   22564:	stur	w2, [x29, #-20]
   22568:	ldur	x0, [x29, #-8]
   2256c:	ldur	x1, [x29, #-16]
   22570:	ldur	w2, [x29, #-20]
   22574:	str	x8, [sp, #8]
   22578:	bl	22630 <scols_init_debug@@SMARTCOLS_2.25+0x9560>
   2257c:	str	x0, [sp, #16]
   22580:	ldr	x8, [sp, #16]
   22584:	ldr	x9, [sp, #8]
   22588:	cmp	x8, x9
   2258c:	b.ls	225bc <scols_init_debug@@SMARTCOLS_2.25+0x94ec>  // b.plast
   22590:	bl	8240 <__errno_location@plt>
   22594:	mov	w8, #0x22                  	// #34
   22598:	str	w8, [x0]
   2259c:	adrp	x9, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   225a0:	add	x9, x9, #0x878
   225a4:	ldr	w0, [x9]
   225a8:	ldur	x2, [x29, #-16]
   225ac:	ldur	x3, [x29, #-8]
   225b0:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   225b4:	add	x1, x1, #0xc0a
   225b8:	bl	83b0 <err@plt>
   225bc:	ldr	x8, [sp, #16]
   225c0:	mov	w0, w8
   225c4:	ldp	x29, x30, [sp, #48]
   225c8:	add	sp, sp, #0x40
   225cc:	ret
   225d0:	sub	sp, sp, #0x20
   225d4:	stp	x29, x30, [sp, #16]
   225d8:	add	x29, sp, #0x10
   225dc:	mov	w2, #0x10                  	// #16
   225e0:	str	x0, [sp, #8]
   225e4:	str	x1, [sp]
   225e8:	ldr	x0, [sp, #8]
   225ec:	ldr	x1, [sp]
   225f0:	bl	2254c <scols_init_debug@@SMARTCOLS_2.25+0x947c>
   225f4:	ldp	x29, x30, [sp, #16]
   225f8:	add	sp, sp, #0x20
   225fc:	ret
   22600:	sub	sp, sp, #0x20
   22604:	stp	x29, x30, [sp, #16]
   22608:	add	x29, sp, #0x10
   2260c:	mov	w2, #0xa                   	// #10
   22610:	str	x0, [sp, #8]
   22614:	str	x1, [sp]
   22618:	ldr	x0, [sp, #8]
   2261c:	ldr	x1, [sp]
   22620:	bl	22630 <scols_init_debug@@SMARTCOLS_2.25+0x9560>
   22624:	ldp	x29, x30, [sp, #16]
   22628:	add	sp, sp, #0x20
   2262c:	ret
   22630:	sub	sp, sp, #0x40
   22634:	stp	x29, x30, [sp, #48]
   22638:	add	x29, sp, #0x30
   2263c:	mov	x8, xzr
   22640:	stur	x0, [x29, #-8]
   22644:	stur	x1, [x29, #-16]
   22648:	stur	w2, [x29, #-20]
   2264c:	str	x8, [sp, #8]
   22650:	bl	8240 <__errno_location@plt>
   22654:	str	wzr, [x0]
   22658:	ldur	x8, [x29, #-8]
   2265c:	cbz	x8, 2266c <scols_init_debug@@SMARTCOLS_2.25+0x959c>
   22660:	ldur	x8, [x29, #-8]
   22664:	ldrsb	w9, [x8]
   22668:	cbnz	w9, 22670 <scols_init_debug@@SMARTCOLS_2.25+0x95a0>
   2266c:	b	226c8 <scols_init_debug@@SMARTCOLS_2.25+0x95f8>
   22670:	ldur	x0, [x29, #-8]
   22674:	ldur	w2, [x29, #-20]
   22678:	add	x1, sp, #0x8
   2267c:	bl	7c40 <strtoumax@plt>
   22680:	str	x0, [sp, #16]
   22684:	bl	8240 <__errno_location@plt>
   22688:	ldr	w8, [x0]
   2268c:	cbnz	w8, 226b4 <scols_init_debug@@SMARTCOLS_2.25+0x95e4>
   22690:	ldur	x8, [x29, #-8]
   22694:	ldr	x9, [sp, #8]
   22698:	cmp	x8, x9
   2269c:	b.eq	226b4 <scols_init_debug@@SMARTCOLS_2.25+0x95e4>  // b.none
   226a0:	ldr	x8, [sp, #8]
   226a4:	cbz	x8, 226b8 <scols_init_debug@@SMARTCOLS_2.25+0x95e8>
   226a8:	ldr	x8, [sp, #8]
   226ac:	ldrsb	w9, [x8]
   226b0:	cbz	w9, 226b8 <scols_init_debug@@SMARTCOLS_2.25+0x95e8>
   226b4:	b	226c8 <scols_init_debug@@SMARTCOLS_2.25+0x95f8>
   226b8:	ldr	x0, [sp, #16]
   226bc:	ldp	x29, x30, [sp, #48]
   226c0:	add	sp, sp, #0x40
   226c4:	ret
   226c8:	bl	8240 <__errno_location@plt>
   226cc:	ldr	w8, [x0]
   226d0:	cmp	w8, #0x22
   226d4:	b.ne	226f8 <scols_init_debug@@SMARTCOLS_2.25+0x9628>  // b.any
   226d8:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   226dc:	add	x8, x8, #0x878
   226e0:	ldr	w0, [x8]
   226e4:	ldur	x2, [x29, #-16]
   226e8:	ldur	x3, [x29, #-8]
   226ec:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   226f0:	add	x1, x1, #0xc0a
   226f4:	bl	83b0 <err@plt>
   226f8:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   226fc:	add	x8, x8, #0x878
   22700:	ldr	w0, [x8]
   22704:	ldur	x2, [x29, #-16]
   22708:	ldur	x3, [x29, #-8]
   2270c:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   22710:	add	x1, x1, #0xc0a
   22714:	bl	8190 <errx@plt>
   22718:	sub	sp, sp, #0x20
   2271c:	stp	x29, x30, [sp, #16]
   22720:	add	x29, sp, #0x10
   22724:	mov	w2, #0x10                  	// #16
   22728:	str	x0, [sp, #8]
   2272c:	str	x1, [sp]
   22730:	ldr	x0, [sp, #8]
   22734:	ldr	x1, [sp]
   22738:	bl	22630 <scols_init_debug@@SMARTCOLS_2.25+0x9560>
   2273c:	ldp	x29, x30, [sp, #16]
   22740:	add	sp, sp, #0x20
   22744:	ret
   22748:	sub	sp, sp, #0x30
   2274c:	stp	x29, x30, [sp, #32]
   22750:	add	x29, sp, #0x20
   22754:	mov	x8, xzr
   22758:	stur	x0, [x29, #-8]
   2275c:	str	x1, [sp, #16]
   22760:	str	x8, [sp]
   22764:	bl	8240 <__errno_location@plt>
   22768:	str	wzr, [x0]
   2276c:	ldur	x8, [x29, #-8]
   22770:	cbz	x8, 22780 <scols_init_debug@@SMARTCOLS_2.25+0x96b0>
   22774:	ldur	x8, [x29, #-8]
   22778:	ldrsb	w9, [x8]
   2277c:	cbnz	w9, 22784 <scols_init_debug@@SMARTCOLS_2.25+0x96b4>
   22780:	b	227d8 <scols_init_debug@@SMARTCOLS_2.25+0x9708>
   22784:	ldur	x0, [x29, #-8]
   22788:	mov	x1, sp
   2278c:	bl	7630 <strtod@plt>
   22790:	str	d0, [sp, #8]
   22794:	bl	8240 <__errno_location@plt>
   22798:	ldr	w8, [x0]
   2279c:	cbnz	w8, 227c4 <scols_init_debug@@SMARTCOLS_2.25+0x96f4>
   227a0:	ldur	x8, [x29, #-8]
   227a4:	ldr	x9, [sp]
   227a8:	cmp	x8, x9
   227ac:	b.eq	227c4 <scols_init_debug@@SMARTCOLS_2.25+0x96f4>  // b.none
   227b0:	ldr	x8, [sp]
   227b4:	cbz	x8, 227c8 <scols_init_debug@@SMARTCOLS_2.25+0x96f8>
   227b8:	ldr	x8, [sp]
   227bc:	ldrsb	w9, [x8]
   227c0:	cbz	w9, 227c8 <scols_init_debug@@SMARTCOLS_2.25+0x96f8>
   227c4:	b	227d8 <scols_init_debug@@SMARTCOLS_2.25+0x9708>
   227c8:	ldr	d0, [sp, #8]
   227cc:	ldp	x29, x30, [sp, #32]
   227d0:	add	sp, sp, #0x30
   227d4:	ret
   227d8:	bl	8240 <__errno_location@plt>
   227dc:	ldr	w8, [x0]
   227e0:	cmp	w8, #0x22
   227e4:	b.ne	22808 <scols_init_debug@@SMARTCOLS_2.25+0x9738>  // b.any
   227e8:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   227ec:	add	x8, x8, #0x878
   227f0:	ldr	w0, [x8]
   227f4:	ldr	x2, [sp, #16]
   227f8:	ldur	x3, [x29, #-8]
   227fc:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   22800:	add	x1, x1, #0xc0a
   22804:	bl	83b0 <err@plt>
   22808:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2280c:	add	x8, x8, #0x878
   22810:	ldr	w0, [x8]
   22814:	ldr	x2, [sp, #16]
   22818:	ldur	x3, [x29, #-8]
   2281c:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   22820:	add	x1, x1, #0xc0a
   22824:	bl	8190 <errx@plt>
   22828:	sub	sp, sp, #0x30
   2282c:	stp	x29, x30, [sp, #32]
   22830:	add	x29, sp, #0x20
   22834:	mov	x8, xzr
   22838:	stur	x0, [x29, #-8]
   2283c:	str	x1, [sp, #16]
   22840:	str	x8, [sp]
   22844:	bl	8240 <__errno_location@plt>
   22848:	str	wzr, [x0]
   2284c:	ldur	x8, [x29, #-8]
   22850:	cbz	x8, 22860 <scols_init_debug@@SMARTCOLS_2.25+0x9790>
   22854:	ldur	x8, [x29, #-8]
   22858:	ldrsb	w9, [x8]
   2285c:	cbnz	w9, 22864 <scols_init_debug@@SMARTCOLS_2.25+0x9794>
   22860:	b	228bc <scols_init_debug@@SMARTCOLS_2.25+0x97ec>
   22864:	ldur	x0, [x29, #-8]
   22868:	mov	x1, sp
   2286c:	mov	w2, #0xa                   	// #10
   22870:	bl	7d80 <strtol@plt>
   22874:	str	x0, [sp, #8]
   22878:	bl	8240 <__errno_location@plt>
   2287c:	ldr	w8, [x0]
   22880:	cbnz	w8, 228a8 <scols_init_debug@@SMARTCOLS_2.25+0x97d8>
   22884:	ldur	x8, [x29, #-8]
   22888:	ldr	x9, [sp]
   2288c:	cmp	x8, x9
   22890:	b.eq	228a8 <scols_init_debug@@SMARTCOLS_2.25+0x97d8>  // b.none
   22894:	ldr	x8, [sp]
   22898:	cbz	x8, 228ac <scols_init_debug@@SMARTCOLS_2.25+0x97dc>
   2289c:	ldr	x8, [sp]
   228a0:	ldrsb	w9, [x8]
   228a4:	cbz	w9, 228ac <scols_init_debug@@SMARTCOLS_2.25+0x97dc>
   228a8:	b	228bc <scols_init_debug@@SMARTCOLS_2.25+0x97ec>
   228ac:	ldr	x0, [sp, #8]
   228b0:	ldp	x29, x30, [sp, #32]
   228b4:	add	sp, sp, #0x30
   228b8:	ret
   228bc:	bl	8240 <__errno_location@plt>
   228c0:	ldr	w8, [x0]
   228c4:	cmp	w8, #0x22
   228c8:	b.ne	228ec <scols_init_debug@@SMARTCOLS_2.25+0x981c>  // b.any
   228cc:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   228d0:	add	x8, x8, #0x878
   228d4:	ldr	w0, [x8]
   228d8:	ldr	x2, [sp, #16]
   228dc:	ldur	x3, [x29, #-8]
   228e0:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   228e4:	add	x1, x1, #0xc0a
   228e8:	bl	83b0 <err@plt>
   228ec:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   228f0:	add	x8, x8, #0x878
   228f4:	ldr	w0, [x8]
   228f8:	ldr	x2, [sp, #16]
   228fc:	ldur	x3, [x29, #-8]
   22900:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   22904:	add	x1, x1, #0xc0a
   22908:	bl	8190 <errx@plt>
   2290c:	sub	sp, sp, #0x30
   22910:	stp	x29, x30, [sp, #32]
   22914:	add	x29, sp, #0x20
   22918:	mov	x8, xzr
   2291c:	stur	x0, [x29, #-8]
   22920:	str	x1, [sp, #16]
   22924:	str	x8, [sp]
   22928:	bl	8240 <__errno_location@plt>
   2292c:	str	wzr, [x0]
   22930:	ldur	x8, [x29, #-8]
   22934:	cbz	x8, 22944 <scols_init_debug@@SMARTCOLS_2.25+0x9874>
   22938:	ldur	x8, [x29, #-8]
   2293c:	ldrsb	w9, [x8]
   22940:	cbnz	w9, 22948 <scols_init_debug@@SMARTCOLS_2.25+0x9878>
   22944:	b	229a0 <scols_init_debug@@SMARTCOLS_2.25+0x98d0>
   22948:	ldur	x0, [x29, #-8]
   2294c:	mov	x1, sp
   22950:	mov	w2, #0xa                   	// #10
   22954:	bl	74e0 <strtoul@plt>
   22958:	str	x0, [sp, #8]
   2295c:	bl	8240 <__errno_location@plt>
   22960:	ldr	w8, [x0]
   22964:	cbnz	w8, 2298c <scols_init_debug@@SMARTCOLS_2.25+0x98bc>
   22968:	ldur	x8, [x29, #-8]
   2296c:	ldr	x9, [sp]
   22970:	cmp	x8, x9
   22974:	b.eq	2298c <scols_init_debug@@SMARTCOLS_2.25+0x98bc>  // b.none
   22978:	ldr	x8, [sp]
   2297c:	cbz	x8, 22990 <scols_init_debug@@SMARTCOLS_2.25+0x98c0>
   22980:	ldr	x8, [sp]
   22984:	ldrsb	w9, [x8]
   22988:	cbz	w9, 22990 <scols_init_debug@@SMARTCOLS_2.25+0x98c0>
   2298c:	b	229a0 <scols_init_debug@@SMARTCOLS_2.25+0x98d0>
   22990:	ldr	x0, [sp, #8]
   22994:	ldp	x29, x30, [sp, #32]
   22998:	add	sp, sp, #0x30
   2299c:	ret
   229a0:	bl	8240 <__errno_location@plt>
   229a4:	ldr	w8, [x0]
   229a8:	cmp	w8, #0x22
   229ac:	b.ne	229d0 <scols_init_debug@@SMARTCOLS_2.25+0x9900>  // b.any
   229b0:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   229b4:	add	x8, x8, #0x878
   229b8:	ldr	w0, [x8]
   229bc:	ldr	x2, [sp, #16]
   229c0:	ldur	x3, [x29, #-8]
   229c4:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   229c8:	add	x1, x1, #0xc0a
   229cc:	bl	83b0 <err@plt>
   229d0:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   229d4:	add	x8, x8, #0x878
   229d8:	ldr	w0, [x8]
   229dc:	ldr	x2, [sp, #16]
   229e0:	ldur	x3, [x29, #-8]
   229e4:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   229e8:	add	x1, x1, #0xc0a
   229ec:	bl	8190 <errx@plt>
   229f0:	sub	sp, sp, #0x30
   229f4:	stp	x29, x30, [sp, #32]
   229f8:	add	x29, sp, #0x20
   229fc:	add	x8, sp, #0x8
   22a00:	stur	x0, [x29, #-8]
   22a04:	str	x1, [sp, #16]
   22a08:	ldur	x0, [x29, #-8]
   22a0c:	mov	x1, x8
   22a10:	bl	21da4 <scols_init_debug@@SMARTCOLS_2.25+0x8cd4>
   22a14:	cbnz	w0, 22a28 <scols_init_debug@@SMARTCOLS_2.25+0x9958>
   22a18:	ldr	x0, [sp, #8]
   22a1c:	ldp	x29, x30, [sp, #32]
   22a20:	add	sp, sp, #0x30
   22a24:	ret
   22a28:	bl	8240 <__errno_location@plt>
   22a2c:	ldr	w8, [x0]
   22a30:	cbz	w8, 22a54 <scols_init_debug@@SMARTCOLS_2.25+0x9984>
   22a34:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   22a38:	add	x8, x8, #0x878
   22a3c:	ldr	w0, [x8]
   22a40:	ldr	x2, [sp, #16]
   22a44:	ldur	x3, [x29, #-8]
   22a48:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   22a4c:	add	x1, x1, #0xc0a
   22a50:	bl	83b0 <err@plt>
   22a54:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   22a58:	add	x8, x8, #0x878
   22a5c:	ldr	w0, [x8]
   22a60:	ldr	x2, [sp, #16]
   22a64:	ldur	x3, [x29, #-8]
   22a68:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   22a6c:	add	x1, x1, #0xc0a
   22a70:	bl	8190 <errx@plt>
   22a74:	sub	sp, sp, #0x40
   22a78:	stp	x29, x30, [sp, #48]
   22a7c:	add	x29, sp, #0x30
   22a80:	mov	x8, #0x848000000000        	// #145685290680320
   22a84:	movk	x8, #0x412e, lsl #48
   22a88:	fmov	d0, x8
   22a8c:	stur	x0, [x29, #-8]
   22a90:	stur	x1, [x29, #-16]
   22a94:	str	x2, [sp, #24]
   22a98:	ldur	x0, [x29, #-8]
   22a9c:	ldr	x1, [sp, #24]
   22aa0:	str	d0, [sp, #8]
   22aa4:	bl	22748 <scols_init_debug@@SMARTCOLS_2.25+0x9678>
   22aa8:	str	d0, [sp, #16]
   22aac:	ldr	d0, [sp, #16]
   22ab0:	fcvtzs	x8, d0
   22ab4:	ldur	x9, [x29, #-16]
   22ab8:	str	x8, [x9]
   22abc:	ldr	d0, [sp, #16]
   22ac0:	ldur	x8, [x29, #-16]
   22ac4:	ldr	x8, [x8]
   22ac8:	scvtf	d1, x8
   22acc:	fsub	d0, d0, d1
   22ad0:	ldr	d1, [sp, #8]
   22ad4:	fmul	d0, d0, d1
   22ad8:	fcvtzs	x8, d0
   22adc:	ldur	x9, [x29, #-16]
   22ae0:	str	x8, [x9, #8]
   22ae4:	ldp	x29, x30, [sp, #48]
   22ae8:	add	sp, sp, #0x40
   22aec:	ret
   22af0:	sub	sp, sp, #0x20
   22af4:	mov	w8, #0x0                   	// #0
   22af8:	str	w0, [sp, #28]
   22afc:	str	x1, [sp, #16]
   22b00:	strh	w8, [sp, #14]
   22b04:	ldr	w8, [sp, #28]
   22b08:	and	w8, w8, #0xf000
   22b0c:	cmp	w8, #0x4, lsl #12
   22b10:	b.ne	22b3c <scols_init_debug@@SMARTCOLS_2.25+0x9a6c>  // b.any
   22b14:	ldr	x8, [sp, #16]
   22b18:	ldrh	w9, [sp, #14]
   22b1c:	mov	w10, w9
   22b20:	mov	w9, w10
   22b24:	add	w9, w9, #0x1
   22b28:	strh	w9, [sp, #14]
   22b2c:	add	x8, x8, x10
   22b30:	mov	w9, #0x64                  	// #100
   22b34:	strb	w9, [x8]
   22b38:	b	22c88 <scols_init_debug@@SMARTCOLS_2.25+0x9bb8>
   22b3c:	ldr	w8, [sp, #28]
   22b40:	and	w8, w8, #0xf000
   22b44:	cmp	w8, #0xa, lsl #12
   22b48:	b.ne	22b74 <scols_init_debug@@SMARTCOLS_2.25+0x9aa4>  // b.any
   22b4c:	ldr	x8, [sp, #16]
   22b50:	ldrh	w9, [sp, #14]
   22b54:	mov	w10, w9
   22b58:	mov	w9, w10
   22b5c:	add	w9, w9, #0x1
   22b60:	strh	w9, [sp, #14]
   22b64:	add	x8, x8, x10
   22b68:	mov	w9, #0x6c                  	// #108
   22b6c:	strb	w9, [x8]
   22b70:	b	22c88 <scols_init_debug@@SMARTCOLS_2.25+0x9bb8>
   22b74:	ldr	w8, [sp, #28]
   22b78:	and	w8, w8, #0xf000
   22b7c:	cmp	w8, #0x2, lsl #12
   22b80:	b.ne	22bac <scols_init_debug@@SMARTCOLS_2.25+0x9adc>  // b.any
   22b84:	ldr	x8, [sp, #16]
   22b88:	ldrh	w9, [sp, #14]
   22b8c:	mov	w10, w9
   22b90:	mov	w9, w10
   22b94:	add	w9, w9, #0x1
   22b98:	strh	w9, [sp, #14]
   22b9c:	add	x8, x8, x10
   22ba0:	mov	w9, #0x63                  	// #99
   22ba4:	strb	w9, [x8]
   22ba8:	b	22c88 <scols_init_debug@@SMARTCOLS_2.25+0x9bb8>
   22bac:	ldr	w8, [sp, #28]
   22bb0:	and	w8, w8, #0xf000
   22bb4:	cmp	w8, #0x6, lsl #12
   22bb8:	b.ne	22be4 <scols_init_debug@@SMARTCOLS_2.25+0x9b14>  // b.any
   22bbc:	ldr	x8, [sp, #16]
   22bc0:	ldrh	w9, [sp, #14]
   22bc4:	mov	w10, w9
   22bc8:	mov	w9, w10
   22bcc:	add	w9, w9, #0x1
   22bd0:	strh	w9, [sp, #14]
   22bd4:	add	x8, x8, x10
   22bd8:	mov	w9, #0x62                  	// #98
   22bdc:	strb	w9, [x8]
   22be0:	b	22c88 <scols_init_debug@@SMARTCOLS_2.25+0x9bb8>
   22be4:	ldr	w8, [sp, #28]
   22be8:	and	w8, w8, #0xf000
   22bec:	cmp	w8, #0xc, lsl #12
   22bf0:	b.ne	22c1c <scols_init_debug@@SMARTCOLS_2.25+0x9b4c>  // b.any
   22bf4:	ldr	x8, [sp, #16]
   22bf8:	ldrh	w9, [sp, #14]
   22bfc:	mov	w10, w9
   22c00:	mov	w9, w10
   22c04:	add	w9, w9, #0x1
   22c08:	strh	w9, [sp, #14]
   22c0c:	add	x8, x8, x10
   22c10:	mov	w9, #0x73                  	// #115
   22c14:	strb	w9, [x8]
   22c18:	b	22c88 <scols_init_debug@@SMARTCOLS_2.25+0x9bb8>
   22c1c:	ldr	w8, [sp, #28]
   22c20:	and	w8, w8, #0xf000
   22c24:	cmp	w8, #0x1, lsl #12
   22c28:	b.ne	22c54 <scols_init_debug@@SMARTCOLS_2.25+0x9b84>  // b.any
   22c2c:	ldr	x8, [sp, #16]
   22c30:	ldrh	w9, [sp, #14]
   22c34:	mov	w10, w9
   22c38:	mov	w9, w10
   22c3c:	add	w9, w9, #0x1
   22c40:	strh	w9, [sp, #14]
   22c44:	add	x8, x8, x10
   22c48:	mov	w9, #0x70                  	// #112
   22c4c:	strb	w9, [x8]
   22c50:	b	22c88 <scols_init_debug@@SMARTCOLS_2.25+0x9bb8>
   22c54:	ldr	w8, [sp, #28]
   22c58:	and	w8, w8, #0xf000
   22c5c:	cmp	w8, #0x8, lsl #12
   22c60:	b.ne	22c88 <scols_init_debug@@SMARTCOLS_2.25+0x9bb8>  // b.any
   22c64:	ldr	x8, [sp, #16]
   22c68:	ldrh	w9, [sp, #14]
   22c6c:	mov	w10, w9
   22c70:	mov	w9, w10
   22c74:	add	w9, w9, #0x1
   22c78:	strh	w9, [sp, #14]
   22c7c:	add	x8, x8, x10
   22c80:	mov	w9, #0x2d                  	// #45
   22c84:	strb	w9, [x8]
   22c88:	ldr	w8, [sp, #28]
   22c8c:	mov	w9, #0x2d                  	// #45
   22c90:	mov	w10, #0x72                  	// #114
   22c94:	tst	w8, #0x100
   22c98:	csel	w8, w10, w9, ne  // ne = any
   22c9c:	ldr	x11, [sp, #16]
   22ca0:	ldrh	w10, [sp, #14]
   22ca4:	mov	w12, w10
   22ca8:	mov	w10, w12
   22cac:	add	w10, w10, #0x1
   22cb0:	strh	w10, [sp, #14]
   22cb4:	add	x11, x11, x12
   22cb8:	strb	w8, [x11]
   22cbc:	ldr	w8, [sp, #28]
   22cc0:	mov	w10, #0x77                  	// #119
   22cc4:	tst	w8, #0x80
   22cc8:	csel	w8, w10, w9, ne  // ne = any
   22ccc:	ldr	x11, [sp, #16]
   22cd0:	ldrh	w9, [sp, #14]
   22cd4:	mov	w12, w9
   22cd8:	mov	w9, w12
   22cdc:	add	w9, w9, #0x1
   22ce0:	strh	w9, [sp, #14]
   22ce4:	add	x11, x11, x12
   22ce8:	strb	w8, [x11]
   22cec:	ldr	w8, [sp, #28]
   22cf0:	and	w8, w8, #0x800
   22cf4:	cbz	w8, 22d14 <scols_init_debug@@SMARTCOLS_2.25+0x9c44>
   22cf8:	ldr	w8, [sp, #28]
   22cfc:	mov	w9, #0x53                  	// #83
   22d00:	mov	w10, #0x73                  	// #115
   22d04:	tst	w8, #0x40
   22d08:	csel	w8, w10, w9, ne  // ne = any
   22d0c:	str	w8, [sp, #8]
   22d10:	b	22d2c <scols_init_debug@@SMARTCOLS_2.25+0x9c5c>
   22d14:	ldr	w8, [sp, #28]
   22d18:	mov	w9, #0x78                  	// #120
   22d1c:	mov	w10, #0x2d                  	// #45
   22d20:	tst	w8, #0x40
   22d24:	csel	w8, w9, w10, ne  // ne = any
   22d28:	str	w8, [sp, #8]
   22d2c:	ldr	w8, [sp, #8]
   22d30:	ldr	x9, [sp, #16]
   22d34:	ldrh	w10, [sp, #14]
   22d38:	mov	w11, w10
   22d3c:	mov	w10, w11
   22d40:	add	w10, w10, #0x1
   22d44:	strh	w10, [sp, #14]
   22d48:	add	x9, x9, x11
   22d4c:	strb	w8, [x9]
   22d50:	ldr	w8, [sp, #28]
   22d54:	mov	w10, #0x2d                  	// #45
   22d58:	mov	w12, #0x72                  	// #114
   22d5c:	tst	w8, #0x20
   22d60:	csel	w8, w12, w10, ne  // ne = any
   22d64:	ldr	x9, [sp, #16]
   22d68:	ldrh	w12, [sp, #14]
   22d6c:	mov	w11, w12
   22d70:	mov	w12, w11
   22d74:	add	w12, w12, #0x1
   22d78:	strh	w12, [sp, #14]
   22d7c:	add	x9, x9, x11
   22d80:	strb	w8, [x9]
   22d84:	ldr	w8, [sp, #28]
   22d88:	mov	w12, #0x77                  	// #119
   22d8c:	tst	w8, #0x10
   22d90:	csel	w8, w12, w10, ne  // ne = any
   22d94:	ldr	x9, [sp, #16]
   22d98:	ldrh	w10, [sp, #14]
   22d9c:	mov	w11, w10
   22da0:	mov	w10, w11
   22da4:	add	w10, w10, #0x1
   22da8:	strh	w10, [sp, #14]
   22dac:	add	x9, x9, x11
   22db0:	strb	w8, [x9]
   22db4:	ldr	w8, [sp, #28]
   22db8:	and	w8, w8, #0x400
   22dbc:	cbz	w8, 22ddc <scols_init_debug@@SMARTCOLS_2.25+0x9d0c>
   22dc0:	ldr	w8, [sp, #28]
   22dc4:	mov	w9, #0x53                  	// #83
   22dc8:	mov	w10, #0x73                  	// #115
   22dcc:	tst	w8, #0x8
   22dd0:	csel	w8, w10, w9, ne  // ne = any
   22dd4:	str	w8, [sp, #4]
   22dd8:	b	22df4 <scols_init_debug@@SMARTCOLS_2.25+0x9d24>
   22ddc:	ldr	w8, [sp, #28]
   22de0:	mov	w9, #0x78                  	// #120
   22de4:	mov	w10, #0x2d                  	// #45
   22de8:	tst	w8, #0x8
   22dec:	csel	w8, w9, w10, ne  // ne = any
   22df0:	str	w8, [sp, #4]
   22df4:	ldr	w8, [sp, #4]
   22df8:	ldr	x9, [sp, #16]
   22dfc:	ldrh	w10, [sp, #14]
   22e00:	mov	w11, w10
   22e04:	mov	w10, w11
   22e08:	add	w10, w10, #0x1
   22e0c:	strh	w10, [sp, #14]
   22e10:	add	x9, x9, x11
   22e14:	strb	w8, [x9]
   22e18:	ldr	w8, [sp, #28]
   22e1c:	mov	w10, #0x2d                  	// #45
   22e20:	mov	w12, #0x72                  	// #114
   22e24:	tst	w8, #0x4
   22e28:	csel	w8, w12, w10, ne  // ne = any
   22e2c:	ldr	x9, [sp, #16]
   22e30:	ldrh	w12, [sp, #14]
   22e34:	mov	w11, w12
   22e38:	mov	w12, w11
   22e3c:	add	w12, w12, #0x1
   22e40:	strh	w12, [sp, #14]
   22e44:	add	x9, x9, x11
   22e48:	strb	w8, [x9]
   22e4c:	ldr	w8, [sp, #28]
   22e50:	mov	w12, #0x77                  	// #119
   22e54:	tst	w8, #0x2
   22e58:	csel	w8, w12, w10, ne  // ne = any
   22e5c:	ldr	x9, [sp, #16]
   22e60:	ldrh	w10, [sp, #14]
   22e64:	mov	w11, w10
   22e68:	mov	w10, w11
   22e6c:	add	w10, w10, #0x1
   22e70:	strh	w10, [sp, #14]
   22e74:	add	x9, x9, x11
   22e78:	strb	w8, [x9]
   22e7c:	ldr	w8, [sp, #28]
   22e80:	and	w8, w8, #0x200
   22e84:	cbz	w8, 22ea4 <scols_init_debug@@SMARTCOLS_2.25+0x9dd4>
   22e88:	ldr	w8, [sp, #28]
   22e8c:	mov	w9, #0x54                  	// #84
   22e90:	mov	w10, #0x74                  	// #116
   22e94:	tst	w8, #0x1
   22e98:	csel	w8, w10, w9, ne  // ne = any
   22e9c:	str	w8, [sp]
   22ea0:	b	22ebc <scols_init_debug@@SMARTCOLS_2.25+0x9dec>
   22ea4:	ldr	w8, [sp, #28]
   22ea8:	mov	w9, #0x78                  	// #120
   22eac:	mov	w10, #0x2d                  	// #45
   22eb0:	tst	w8, #0x1
   22eb4:	csel	w8, w9, w10, ne  // ne = any
   22eb8:	str	w8, [sp]
   22ebc:	ldr	w8, [sp]
   22ec0:	ldr	x9, [sp, #16]
   22ec4:	ldrh	w10, [sp, #14]
   22ec8:	mov	w11, w10
   22ecc:	mov	w10, w11
   22ed0:	add	w10, w10, #0x1
   22ed4:	strh	w10, [sp, #14]
   22ed8:	add	x9, x9, x11
   22edc:	strb	w8, [x9]
   22ee0:	ldr	x9, [sp, #16]
   22ee4:	ldrh	w8, [sp, #14]
   22ee8:	mov	w11, w8
   22eec:	add	x9, x9, x11
   22ef0:	mov	w8, #0x0                   	// #0
   22ef4:	strb	w8, [x9]
   22ef8:	ldr	x0, [sp, #16]
   22efc:	add	sp, sp, #0x20
   22f00:	ret
   22f04:	sub	sp, sp, #0xb0
   22f08:	stp	x29, x30, [sp, #160]
   22f0c:	add	x29, sp, #0xa0
   22f10:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   22f14:	add	x8, x8, #0xc13
   22f18:	sub	x9, x29, #0x4d
   22f1c:	stur	w0, [x29, #-4]
   22f20:	stur	x1, [x29, #-16]
   22f24:	stur	x8, [x29, #-72]
   22f28:	str	x9, [sp, #72]
   22f2c:	ldur	w10, [x29, #-4]
   22f30:	and	w10, w10, #0x2
   22f34:	cbz	w10, 22f4c <scols_init_debug@@SMARTCOLS_2.25+0x9e7c>
   22f38:	ldr	x8, [sp, #72]
   22f3c:	add	x9, x8, #0x1
   22f40:	str	x9, [sp, #72]
   22f44:	mov	w10, #0x20                  	// #32
   22f48:	strb	w10, [x8]
   22f4c:	ldur	x0, [x29, #-16]
   22f50:	bl	231d8 <scols_init_debug@@SMARTCOLS_2.25+0xa108>
   22f54:	stur	w0, [x29, #-56]
   22f58:	ldur	x8, [x29, #-72]
   22f5c:	ldur	w9, [x29, #-56]
   22f60:	str	x8, [sp, #40]
   22f64:	cbz	w9, 22f7c <scols_init_debug@@SMARTCOLS_2.25+0x9eac>
   22f68:	ldur	w8, [x29, #-56]
   22f6c:	mov	w9, #0xa                   	// #10
   22f70:	sdiv	w8, w8, w9
   22f74:	str	w8, [sp, #36]
   22f78:	b	22f84 <scols_init_debug@@SMARTCOLS_2.25+0x9eb4>
   22f7c:	mov	w8, wzr
   22f80:	str	w8, [sp, #36]
   22f84:	ldr	w8, [sp, #36]
   22f88:	mov	w0, w8
   22f8c:	sxtw	x9, w0
   22f90:	ldr	x10, [sp, #40]
   22f94:	add	x9, x10, x9
   22f98:	ldrb	w8, [x9]
   22f9c:	strb	w8, [sp, #71]
   22fa0:	ldur	w8, [x29, #-56]
   22fa4:	cbz	w8, 22fc8 <scols_init_debug@@SMARTCOLS_2.25+0x9ef8>
   22fa8:	ldur	x8, [x29, #-16]
   22fac:	ldur	w9, [x29, #-56]
   22fb0:	mov	w10, w9
   22fb4:	mov	x11, #0x1                   	// #1
   22fb8:	lsl	x10, x11, x10
   22fbc:	udiv	x8, x8, x10
   22fc0:	str	x8, [sp, #24]
   22fc4:	b	22fd0 <scols_init_debug@@SMARTCOLS_2.25+0x9f00>
   22fc8:	ldur	x8, [x29, #-16]
   22fcc:	str	x8, [sp, #24]
   22fd0:	ldr	x8, [sp, #24]
   22fd4:	stur	w8, [x29, #-52]
   22fd8:	ldur	w8, [x29, #-56]
   22fdc:	cbz	w8, 23008 <scols_init_debug@@SMARTCOLS_2.25+0x9f38>
   22fe0:	ldur	x8, [x29, #-16]
   22fe4:	ldur	w9, [x29, #-56]
   22fe8:	mov	w10, w9
   22fec:	mov	x11, #0x1                   	// #1
   22ff0:	lsl	x10, x11, x10
   22ff4:	udiv	x11, x8, x10
   22ff8:	mul	x10, x11, x10
   22ffc:	subs	x8, x8, x10
   23000:	str	x8, [sp, #16]
   23004:	b	23010 <scols_init_debug@@SMARTCOLS_2.25+0x9f40>
   23008:	mov	x8, xzr
   2300c:	str	x8, [sp, #16]
   23010:	ldr	x8, [sp, #16]
   23014:	stur	x8, [x29, #-64]
   23018:	ldrb	w9, [sp, #71]
   2301c:	ldr	x8, [sp, #72]
   23020:	add	x10, x8, #0x1
   23024:	str	x10, [sp, #72]
   23028:	strb	w9, [x8]
   2302c:	ldur	w9, [x29, #-4]
   23030:	and	w9, w9, #0x1
   23034:	cbz	w9, 2306c <scols_init_debug@@SMARTCOLS_2.25+0x9f9c>
   23038:	ldrsb	w8, [sp, #71]
   2303c:	cmp	w8, #0x42
   23040:	b.eq	2306c <scols_init_debug@@SMARTCOLS_2.25+0x9f9c>  // b.none
   23044:	ldr	x8, [sp, #72]
   23048:	add	x9, x8, #0x1
   2304c:	str	x9, [sp, #72]
   23050:	mov	w10, #0x69                  	// #105
   23054:	strb	w10, [x8]
   23058:	ldr	x8, [sp, #72]
   2305c:	add	x9, x8, #0x1
   23060:	str	x9, [sp, #72]
   23064:	mov	w10, #0x42                  	// #66
   23068:	strb	w10, [x8]
   2306c:	ldr	x8, [sp, #72]
   23070:	mov	w9, #0x0                   	// #0
   23074:	strb	w9, [x8]
   23078:	ldur	x8, [x29, #-64]
   2307c:	cbz	x8, 23128 <scols_init_debug@@SMARTCOLS_2.25+0xa058>
   23080:	ldur	w8, [x29, #-4]
   23084:	and	w8, w8, #0x4
   23088:	cbz	w8, 230e0 <scols_init_debug@@SMARTCOLS_2.25+0xa010>
   2308c:	ldur	x8, [x29, #-64]
   23090:	ldur	w9, [x29, #-56]
   23094:	subs	w9, w9, #0xa
   23098:	mov	x10, #0x1                   	// #1
   2309c:	mov	w11, w9
   230a0:	lsl	x10, x10, x11
   230a4:	udiv	x8, x8, x10
   230a8:	add	x8, x8, #0x5
   230ac:	mov	x10, #0xa                   	// #10
   230b0:	udiv	x8, x8, x10
   230b4:	stur	x8, [x29, #-64]
   230b8:	ldur	x8, [x29, #-64]
   230bc:	udiv	x11, x8, x10
   230c0:	mul	x10, x11, x10
   230c4:	subs	x8, x8, x10
   230c8:	cbnz	x8, 230dc <scols_init_debug@@SMARTCOLS_2.25+0xa00c>
   230cc:	ldur	x8, [x29, #-64]
   230d0:	mov	x9, #0xa                   	// #10
   230d4:	udiv	x8, x8, x9
   230d8:	stur	x8, [x29, #-64]
   230dc:	b	23128 <scols_init_debug@@SMARTCOLS_2.25+0xa058>
   230e0:	ldur	x8, [x29, #-64]
   230e4:	ldur	w9, [x29, #-56]
   230e8:	subs	w9, w9, #0xa
   230ec:	mov	x10, #0x1                   	// #1
   230f0:	mov	w11, w9
   230f4:	lsl	x10, x10, x11
   230f8:	udiv	x8, x8, x10
   230fc:	add	x8, x8, #0x32
   23100:	mov	x10, #0x64                  	// #100
   23104:	udiv	x8, x8, x10
   23108:	stur	x8, [x29, #-64]
   2310c:	ldur	x8, [x29, #-64]
   23110:	cmp	x8, #0xa
   23114:	b.ne	23128 <scols_init_debug@@SMARTCOLS_2.25+0xa058>  // b.any
   23118:	ldur	w8, [x29, #-52]
   2311c:	add	w8, w8, #0x1
   23120:	stur	w8, [x29, #-52]
   23124:	stur	xzr, [x29, #-64]
   23128:	ldur	x8, [x29, #-64]
   2312c:	cbz	x8, 231a8 <scols_init_debug@@SMARTCOLS_2.25+0xa0d8>
   23130:	bl	77f0 <localeconv@plt>
   23134:	str	x0, [sp, #56]
   23138:	ldr	x8, [sp, #56]
   2313c:	cbz	x8, 23150 <scols_init_debug@@SMARTCOLS_2.25+0xa080>
   23140:	ldr	x8, [sp, #56]
   23144:	ldr	x8, [x8]
   23148:	str	x8, [sp, #8]
   2314c:	b	23158 <scols_init_debug@@SMARTCOLS_2.25+0xa088>
   23150:	mov	x8, xzr
   23154:	str	x8, [sp, #8]
   23158:	ldr	x8, [sp, #8]
   2315c:	str	x8, [sp, #48]
   23160:	ldr	x8, [sp, #48]
   23164:	cbz	x8, 23174 <scols_init_debug@@SMARTCOLS_2.25+0xa0a4>
   23168:	ldr	x8, [sp, #48]
   2316c:	ldrb	w9, [x8]
   23170:	cbnz	w9, 23180 <scols_init_debug@@SMARTCOLS_2.25+0xa0b0>
   23174:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   23178:	add	x8, x8, #0x987
   2317c:	str	x8, [sp, #48]
   23180:	ldur	w3, [x29, #-52]
   23184:	ldr	x4, [sp, #48]
   23188:	ldur	x5, [x29, #-64]
   2318c:	sub	x0, x29, #0x30
   23190:	mov	x1, #0x20                  	// #32
   23194:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   23198:	add	x2, x2, #0xc1b
   2319c:	sub	x6, x29, #0x4d
   231a0:	bl	77c0 <snprintf@plt>
   231a4:	b	231c4 <scols_init_debug@@SMARTCOLS_2.25+0xa0f4>
   231a8:	ldur	w3, [x29, #-52]
   231ac:	sub	x0, x29, #0x30
   231b0:	mov	x1, #0x20                  	// #32
   231b4:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   231b8:	add	x2, x2, #0xc25
   231bc:	sub	x4, x29, #0x4d
   231c0:	bl	77c0 <snprintf@plt>
   231c4:	sub	x0, x29, #0x30
   231c8:	bl	7b80 <strdup@plt>
   231cc:	ldp	x29, x30, [sp, #160]
   231d0:	add	sp, sp, #0xb0
   231d4:	ret
   231d8:	sub	sp, sp, #0x10
   231dc:	mov	w8, #0xa                   	// #10
   231e0:	str	x0, [sp, #8]
   231e4:	str	w8, [sp, #4]
   231e8:	ldr	w8, [sp, #4]
   231ec:	cmp	w8, #0x3c
   231f0:	b.gt	23224 <scols_init_debug@@SMARTCOLS_2.25+0xa154>
   231f4:	ldr	x8, [sp, #8]
   231f8:	ldr	w9, [sp, #4]
   231fc:	mov	w10, w9
   23200:	mov	x11, #0x1                   	// #1
   23204:	lsl	x10, x11, x10
   23208:	cmp	x8, x10
   2320c:	b.cs	23214 <scols_init_debug@@SMARTCOLS_2.25+0xa144>  // b.hs, b.nlast
   23210:	b	23224 <scols_init_debug@@SMARTCOLS_2.25+0xa154>
   23214:	ldr	w8, [sp, #4]
   23218:	add	w8, w8, #0xa
   2321c:	str	w8, [sp, #4]
   23220:	b	231e8 <scols_init_debug@@SMARTCOLS_2.25+0xa118>
   23224:	ldr	w8, [sp, #4]
   23228:	subs	w0, w8, #0xa
   2322c:	add	sp, sp, #0x10
   23230:	ret
   23234:	sub	sp, sp, #0x60
   23238:	stp	x29, x30, [sp, #80]
   2323c:	add	x29, sp, #0x50
   23240:	mov	x8, xzr
   23244:	stur	x0, [x29, #-16]
   23248:	stur	x1, [x29, #-24]
   2324c:	stur	x2, [x29, #-32]
   23250:	str	x3, [sp, #40]
   23254:	str	x8, [sp, #32]
   23258:	str	xzr, [sp, #16]
   2325c:	ldur	x8, [x29, #-16]
   23260:	cbz	x8, 23288 <scols_init_debug@@SMARTCOLS_2.25+0xa1b8>
   23264:	ldur	x8, [x29, #-16]
   23268:	ldrb	w9, [x8]
   2326c:	cbz	w9, 23288 <scols_init_debug@@SMARTCOLS_2.25+0xa1b8>
   23270:	ldur	x8, [x29, #-24]
   23274:	cbz	x8, 23288 <scols_init_debug@@SMARTCOLS_2.25+0xa1b8>
   23278:	ldur	x8, [x29, #-32]
   2327c:	cbz	x8, 23288 <scols_init_debug@@SMARTCOLS_2.25+0xa1b8>
   23280:	ldr	x8, [sp, #40]
   23284:	cbnz	x8, 23294 <scols_init_debug@@SMARTCOLS_2.25+0xa1c4>
   23288:	mov	w8, #0xffffffff            	// #-1
   2328c:	stur	w8, [x29, #-4]
   23290:	b	233e8 <scols_init_debug@@SMARTCOLS_2.25+0xa318>
   23294:	ldur	x8, [x29, #-16]
   23298:	str	x8, [sp, #24]
   2329c:	ldr	x8, [sp, #24]
   232a0:	mov	w9, #0x0                   	// #0
   232a4:	str	w9, [sp]
   232a8:	cbz	x8, 232c0 <scols_init_debug@@SMARTCOLS_2.25+0xa1f0>
   232ac:	ldr	x8, [sp, #24]
   232b0:	ldrsb	w9, [x8]
   232b4:	cmp	w9, #0x0
   232b8:	cset	w9, ne  // ne = any
   232bc:	str	w9, [sp]
   232c0:	ldr	w8, [sp]
   232c4:	tbnz	w8, #0, 232cc <scols_init_debug@@SMARTCOLS_2.25+0xa1fc>
   232c8:	b	233e0 <scols_init_debug@@SMARTCOLS_2.25+0xa310>
   232cc:	mov	x8, xzr
   232d0:	str	x8, [sp, #8]
   232d4:	ldr	x8, [sp, #16]
   232d8:	ldur	x9, [x29, #-32]
   232dc:	cmp	x8, x9
   232e0:	b.cc	232f0 <scols_init_debug@@SMARTCOLS_2.25+0xa220>  // b.lo, b.ul, b.last
   232e4:	mov	w8, #0xfffffffe            	// #-2
   232e8:	stur	w8, [x29, #-4]
   232ec:	b	233e8 <scols_init_debug@@SMARTCOLS_2.25+0xa318>
   232f0:	ldr	x8, [sp, #32]
   232f4:	cbnz	x8, 23300 <scols_init_debug@@SMARTCOLS_2.25+0xa230>
   232f8:	ldr	x8, [sp, #24]
   232fc:	str	x8, [sp, #32]
   23300:	ldr	x8, [sp, #24]
   23304:	ldrsb	w9, [x8]
   23308:	cmp	w9, #0x2c
   2330c:	b.ne	23318 <scols_init_debug@@SMARTCOLS_2.25+0xa248>  // b.any
   23310:	ldr	x8, [sp, #24]
   23314:	str	x8, [sp, #8]
   23318:	ldr	x8, [sp, #24]
   2331c:	ldrsb	w9, [x8, #1]
   23320:	cbnz	w9, 23330 <scols_init_debug@@SMARTCOLS_2.25+0xa260>
   23324:	ldr	x8, [sp, #24]
   23328:	add	x8, x8, #0x1
   2332c:	str	x8, [sp, #8]
   23330:	ldr	x8, [sp, #32]
   23334:	cbz	x8, 23340 <scols_init_debug@@SMARTCOLS_2.25+0xa270>
   23338:	ldr	x8, [sp, #8]
   2333c:	cbnz	x8, 23344 <scols_init_debug@@SMARTCOLS_2.25+0xa274>
   23340:	b	233d0 <scols_init_debug@@SMARTCOLS_2.25+0xa300>
   23344:	ldr	x8, [sp, #8]
   23348:	ldr	x9, [sp, #32]
   2334c:	cmp	x8, x9
   23350:	b.hi	23360 <scols_init_debug@@SMARTCOLS_2.25+0xa290>  // b.pmore
   23354:	mov	w8, #0xffffffff            	// #-1
   23358:	stur	w8, [x29, #-4]
   2335c:	b	233e8 <scols_init_debug@@SMARTCOLS_2.25+0xa318>
   23360:	ldr	x8, [sp, #40]
   23364:	ldr	x0, [sp, #32]
   23368:	ldr	x9, [sp, #8]
   2336c:	ldr	x10, [sp, #32]
   23370:	subs	x1, x9, x10
   23374:	blr	x8
   23378:	str	w0, [sp, #4]
   2337c:	ldr	w11, [sp, #4]
   23380:	mov	w12, #0xffffffff            	// #-1
   23384:	cmp	w11, w12
   23388:	b.ne	23398 <scols_init_debug@@SMARTCOLS_2.25+0xa2c8>  // b.any
   2338c:	mov	w8, #0xffffffff            	// #-1
   23390:	stur	w8, [x29, #-4]
   23394:	b	233e8 <scols_init_debug@@SMARTCOLS_2.25+0xa318>
   23398:	ldr	w8, [sp, #4]
   2339c:	ldur	x9, [x29, #-24]
   233a0:	ldr	x10, [sp, #16]
   233a4:	add	x11, x10, #0x1
   233a8:	str	x11, [sp, #16]
   233ac:	str	w8, [x9, x10, lsl #2]
   233b0:	mov	x9, xzr
   233b4:	str	x9, [sp, #32]
   233b8:	ldr	x9, [sp, #8]
   233bc:	cbz	x9, 233d0 <scols_init_debug@@SMARTCOLS_2.25+0xa300>
   233c0:	ldr	x8, [sp, #8]
   233c4:	ldrb	w9, [x8]
   233c8:	cbnz	w9, 233d0 <scols_init_debug@@SMARTCOLS_2.25+0xa300>
   233cc:	b	233e0 <scols_init_debug@@SMARTCOLS_2.25+0xa310>
   233d0:	ldr	x8, [sp, #24]
   233d4:	add	x8, x8, #0x1
   233d8:	str	x8, [sp, #24]
   233dc:	b	2329c <scols_init_debug@@SMARTCOLS_2.25+0xa1cc>
   233e0:	ldr	x8, [sp, #16]
   233e4:	stur	w8, [x29, #-4]
   233e8:	ldur	w0, [x29, #-4]
   233ec:	ldp	x29, x30, [sp, #80]
   233f0:	add	sp, sp, #0x60
   233f4:	ret
   233f8:	sub	sp, sp, #0x50
   233fc:	stp	x29, x30, [sp, #64]
   23400:	add	x29, sp, #0x40
   23404:	stur	x0, [x29, #-16]
   23408:	stur	x1, [x29, #-24]
   2340c:	str	x2, [sp, #32]
   23410:	str	x3, [sp, #24]
   23414:	str	x4, [sp, #16]
   23418:	ldur	x8, [x29, #-16]
   2341c:	cbz	x8, 23448 <scols_init_debug@@SMARTCOLS_2.25+0xa378>
   23420:	ldur	x8, [x29, #-16]
   23424:	ldrb	w9, [x8]
   23428:	cbz	w9, 23448 <scols_init_debug@@SMARTCOLS_2.25+0xa378>
   2342c:	ldr	x8, [sp, #24]
   23430:	cbz	x8, 23448 <scols_init_debug@@SMARTCOLS_2.25+0xa378>
   23434:	ldr	x8, [sp, #24]
   23438:	ldr	x8, [x8]
   2343c:	ldr	x9, [sp, #32]
   23440:	cmp	x8, x9
   23444:	b.ls	23454 <scols_init_debug@@SMARTCOLS_2.25+0xa384>  // b.plast
   23448:	mov	w8, #0xffffffff            	// #-1
   2344c:	stur	w8, [x29, #-4]
   23450:	b	234e8 <scols_init_debug@@SMARTCOLS_2.25+0xa418>
   23454:	ldur	x8, [x29, #-16]
   23458:	ldrsb	w9, [x8]
   2345c:	cmp	w9, #0x2b
   23460:	b.ne	23474 <scols_init_debug@@SMARTCOLS_2.25+0xa3a4>  // b.any
   23464:	ldur	x8, [x29, #-16]
   23468:	add	x8, x8, #0x1
   2346c:	str	x8, [sp, #8]
   23470:	b	23484 <scols_init_debug@@SMARTCOLS_2.25+0xa3b4>
   23474:	ldur	x8, [x29, #-16]
   23478:	str	x8, [sp, #8]
   2347c:	ldr	x8, [sp, #24]
   23480:	str	xzr, [x8]
   23484:	ldr	x0, [sp, #8]
   23488:	ldur	x8, [x29, #-24]
   2348c:	ldr	x9, [sp, #24]
   23490:	ldr	x9, [x9]
   23494:	mov	x10, #0x4                   	// #4
   23498:	mul	x9, x10, x9
   2349c:	add	x1, x8, x9
   234a0:	ldr	x8, [sp, #32]
   234a4:	ldr	x9, [sp, #24]
   234a8:	ldr	x9, [x9]
   234ac:	subs	x2, x8, x9
   234b0:	ldr	x3, [sp, #16]
   234b4:	bl	23234 <scols_init_debug@@SMARTCOLS_2.25+0xa164>
   234b8:	str	w0, [sp, #4]
   234bc:	ldr	w11, [sp, #4]
   234c0:	cmp	w11, #0x0
   234c4:	cset	w11, le
   234c8:	tbnz	w11, #0, 234e0 <scols_init_debug@@SMARTCOLS_2.25+0xa410>
   234cc:	ldrsw	x8, [sp, #4]
   234d0:	ldr	x9, [sp, #24]
   234d4:	ldr	x10, [x9]
   234d8:	add	x8, x10, x8
   234dc:	str	x8, [x9]
   234e0:	ldr	w8, [sp, #4]
   234e4:	stur	w8, [x29, #-4]
   234e8:	ldur	w0, [x29, #-4]
   234ec:	ldp	x29, x30, [sp, #64]
   234f0:	add	sp, sp, #0x50
   234f4:	ret
   234f8:	sub	sp, sp, #0x50
   234fc:	stp	x29, x30, [sp, #64]
   23500:	add	x29, sp, #0x40
   23504:	mov	x8, xzr
   23508:	stur	x0, [x29, #-16]
   2350c:	stur	x1, [x29, #-24]
   23510:	str	x2, [sp, #32]
   23514:	str	x8, [sp, #24]
   23518:	ldur	x8, [x29, #-16]
   2351c:	cbz	x8, 23530 <scols_init_debug@@SMARTCOLS_2.25+0xa460>
   23520:	ldr	x8, [sp, #32]
   23524:	cbz	x8, 23530 <scols_init_debug@@SMARTCOLS_2.25+0xa460>
   23528:	ldur	x8, [x29, #-24]
   2352c:	cbnz	x8, 2353c <scols_init_debug@@SMARTCOLS_2.25+0xa46c>
   23530:	mov	w8, #0xffffffea            	// #-22
   23534:	stur	w8, [x29, #-4]
   23538:	b	23698 <scols_init_debug@@SMARTCOLS_2.25+0xa5c8>
   2353c:	ldur	x8, [x29, #-16]
   23540:	str	x8, [sp, #16]
   23544:	ldr	x8, [sp, #16]
   23548:	mov	w9, #0x0                   	// #0
   2354c:	str	w9, [sp]
   23550:	cbz	x8, 23568 <scols_init_debug@@SMARTCOLS_2.25+0xa498>
   23554:	ldr	x8, [sp, #16]
   23558:	ldrsb	w9, [x8]
   2355c:	cmp	w9, #0x0
   23560:	cset	w9, ne  // ne = any
   23564:	str	w9, [sp]
   23568:	ldr	w8, [sp]
   2356c:	tbnz	w8, #0, 23574 <scols_init_debug@@SMARTCOLS_2.25+0xa4a4>
   23570:	b	23694 <scols_init_debug@@SMARTCOLS_2.25+0xa5c4>
   23574:	mov	x8, xzr
   23578:	str	x8, [sp, #8]
   2357c:	ldr	x8, [sp, #24]
   23580:	cbnz	x8, 2358c <scols_init_debug@@SMARTCOLS_2.25+0xa4bc>
   23584:	ldr	x8, [sp, #16]
   23588:	str	x8, [sp, #24]
   2358c:	ldr	x8, [sp, #16]
   23590:	ldrsb	w9, [x8]
   23594:	cmp	w9, #0x2c
   23598:	b.ne	235a4 <scols_init_debug@@SMARTCOLS_2.25+0xa4d4>  // b.any
   2359c:	ldr	x8, [sp, #16]
   235a0:	str	x8, [sp, #8]
   235a4:	ldr	x8, [sp, #16]
   235a8:	ldrsb	w9, [x8, #1]
   235ac:	cbnz	w9, 235bc <scols_init_debug@@SMARTCOLS_2.25+0xa4ec>
   235b0:	ldr	x8, [sp, #16]
   235b4:	add	x8, x8, #0x1
   235b8:	str	x8, [sp, #8]
   235bc:	ldr	x8, [sp, #24]
   235c0:	cbz	x8, 235cc <scols_init_debug@@SMARTCOLS_2.25+0xa4fc>
   235c4:	ldr	x8, [sp, #8]
   235c8:	cbnz	x8, 235d0 <scols_init_debug@@SMARTCOLS_2.25+0xa500>
   235cc:	b	23684 <scols_init_debug@@SMARTCOLS_2.25+0xa5b4>
   235d0:	ldr	x8, [sp, #8]
   235d4:	ldr	x9, [sp, #24]
   235d8:	cmp	x8, x9
   235dc:	b.hi	235ec <scols_init_debug@@SMARTCOLS_2.25+0xa51c>  // b.pmore
   235e0:	mov	w8, #0xffffffff            	// #-1
   235e4:	stur	w8, [x29, #-4]
   235e8:	b	23698 <scols_init_debug@@SMARTCOLS_2.25+0xa5c8>
   235ec:	ldr	x8, [sp, #32]
   235f0:	ldr	x0, [sp, #24]
   235f4:	ldr	x9, [sp, #8]
   235f8:	ldr	x10, [sp, #24]
   235fc:	subs	x1, x9, x10
   23600:	blr	x8
   23604:	str	w0, [sp, #4]
   23608:	ldr	w11, [sp, #4]
   2360c:	cmp	w11, #0x0
   23610:	cset	w11, ge  // ge = tcont
   23614:	tbnz	w11, #0, 23624 <scols_init_debug@@SMARTCOLS_2.25+0xa554>
   23618:	ldr	w8, [sp, #4]
   2361c:	stur	w8, [x29, #-4]
   23620:	b	23698 <scols_init_debug@@SMARTCOLS_2.25+0xa5c8>
   23624:	ldr	w8, [sp, #4]
   23628:	mov	w9, #0x8                   	// #8
   2362c:	sdiv	w10, w8, w9
   23630:	mul	w10, w10, w9
   23634:	subs	w8, w8, w10
   23638:	mov	w10, #0x1                   	// #1
   2363c:	lsl	w8, w10, w8
   23640:	ldur	x11, [x29, #-24]
   23644:	ldr	w10, [sp, #4]
   23648:	sdiv	w9, w10, w9
   2364c:	mov	w0, w9
   23650:	sxtw	x12, w0
   23654:	add	x11, x11, x12
   23658:	ldrsb	w9, [x11]
   2365c:	orr	w8, w9, w8
   23660:	strb	w8, [x11]
   23664:	mov	x11, xzr
   23668:	str	x11, [sp, #24]
   2366c:	ldr	x11, [sp, #8]
   23670:	cbz	x11, 23684 <scols_init_debug@@SMARTCOLS_2.25+0xa5b4>
   23674:	ldr	x8, [sp, #8]
   23678:	ldrb	w9, [x8]
   2367c:	cbnz	w9, 23684 <scols_init_debug@@SMARTCOLS_2.25+0xa5b4>
   23680:	b	23694 <scols_init_debug@@SMARTCOLS_2.25+0xa5c4>
   23684:	ldr	x8, [sp, #16]
   23688:	add	x8, x8, #0x1
   2368c:	str	x8, [sp, #16]
   23690:	b	23544 <scols_init_debug@@SMARTCOLS_2.25+0xa474>
   23694:	stur	wzr, [x29, #-4]
   23698:	ldur	w0, [x29, #-4]
   2369c:	ldp	x29, x30, [sp, #64]
   236a0:	add	sp, sp, #0x50
   236a4:	ret
   236a8:	sub	sp, sp, #0x60
   236ac:	stp	x29, x30, [sp, #80]
   236b0:	add	x29, sp, #0x50
   236b4:	mov	x8, xzr
   236b8:	stur	x0, [x29, #-16]
   236bc:	stur	x1, [x29, #-24]
   236c0:	stur	x2, [x29, #-32]
   236c4:	str	x8, [sp, #40]
   236c8:	ldur	x8, [x29, #-16]
   236cc:	cbz	x8, 236e0 <scols_init_debug@@SMARTCOLS_2.25+0xa610>
   236d0:	ldur	x8, [x29, #-32]
   236d4:	cbz	x8, 236e0 <scols_init_debug@@SMARTCOLS_2.25+0xa610>
   236d8:	ldur	x8, [x29, #-24]
   236dc:	cbnz	x8, 236ec <scols_init_debug@@SMARTCOLS_2.25+0xa61c>
   236e0:	mov	w8, #0xffffffea            	// #-22
   236e4:	stur	w8, [x29, #-4]
   236e8:	b	2381c <scols_init_debug@@SMARTCOLS_2.25+0xa74c>
   236ec:	ldur	x8, [x29, #-16]
   236f0:	str	x8, [sp, #32]
   236f4:	ldr	x8, [sp, #32]
   236f8:	mov	w9, #0x0                   	// #0
   236fc:	str	w9, [sp, #12]
   23700:	cbz	x8, 23718 <scols_init_debug@@SMARTCOLS_2.25+0xa648>
   23704:	ldr	x8, [sp, #32]
   23708:	ldrsb	w9, [x8]
   2370c:	cmp	w9, #0x0
   23710:	cset	w9, ne  // ne = any
   23714:	str	w9, [sp, #12]
   23718:	ldr	w8, [sp, #12]
   2371c:	tbnz	w8, #0, 23724 <scols_init_debug@@SMARTCOLS_2.25+0xa654>
   23720:	b	23818 <scols_init_debug@@SMARTCOLS_2.25+0xa748>
   23724:	mov	x8, xzr
   23728:	str	x8, [sp, #24]
   2372c:	ldr	x8, [sp, #40]
   23730:	cbnz	x8, 2373c <scols_init_debug@@SMARTCOLS_2.25+0xa66c>
   23734:	ldr	x8, [sp, #32]
   23738:	str	x8, [sp, #40]
   2373c:	ldr	x8, [sp, #32]
   23740:	ldrsb	w9, [x8]
   23744:	cmp	w9, #0x2c
   23748:	b.ne	23754 <scols_init_debug@@SMARTCOLS_2.25+0xa684>  // b.any
   2374c:	ldr	x8, [sp, #32]
   23750:	str	x8, [sp, #24]
   23754:	ldr	x8, [sp, #32]
   23758:	ldrsb	w9, [x8, #1]
   2375c:	cbnz	w9, 2376c <scols_init_debug@@SMARTCOLS_2.25+0xa69c>
   23760:	ldr	x8, [sp, #32]
   23764:	add	x8, x8, #0x1
   23768:	str	x8, [sp, #24]
   2376c:	ldr	x8, [sp, #40]
   23770:	cbz	x8, 2377c <scols_init_debug@@SMARTCOLS_2.25+0xa6ac>
   23774:	ldr	x8, [sp, #24]
   23778:	cbnz	x8, 23780 <scols_init_debug@@SMARTCOLS_2.25+0xa6b0>
   2377c:	b	23808 <scols_init_debug@@SMARTCOLS_2.25+0xa738>
   23780:	ldr	x8, [sp, #24]
   23784:	ldr	x9, [sp, #40]
   23788:	cmp	x8, x9
   2378c:	b.hi	2379c <scols_init_debug@@SMARTCOLS_2.25+0xa6cc>  // b.pmore
   23790:	mov	w8, #0xffffffff            	// #-1
   23794:	stur	w8, [x29, #-4]
   23798:	b	2381c <scols_init_debug@@SMARTCOLS_2.25+0xa74c>
   2379c:	ldur	x8, [x29, #-32]
   237a0:	ldr	x0, [sp, #40]
   237a4:	ldr	x9, [sp, #24]
   237a8:	ldr	x10, [sp, #40]
   237ac:	subs	x1, x9, x10
   237b0:	blr	x8
   237b4:	str	x0, [sp, #16]
   237b8:	ldr	x8, [sp, #16]
   237bc:	cmp	x8, #0x0
   237c0:	cset	w11, ge  // ge = tcont
   237c4:	tbnz	w11, #0, 237d4 <scols_init_debug@@SMARTCOLS_2.25+0xa704>
   237c8:	ldr	x8, [sp, #16]
   237cc:	stur	w8, [x29, #-4]
   237d0:	b	2381c <scols_init_debug@@SMARTCOLS_2.25+0xa74c>
   237d4:	ldr	x8, [sp, #16]
   237d8:	ldur	x9, [x29, #-24]
   237dc:	ldr	x10, [x9]
   237e0:	orr	x8, x10, x8
   237e4:	str	x8, [x9]
   237e8:	mov	x8, xzr
   237ec:	str	x8, [sp, #40]
   237f0:	ldr	x8, [sp, #24]
   237f4:	cbz	x8, 23808 <scols_init_debug@@SMARTCOLS_2.25+0xa738>
   237f8:	ldr	x8, [sp, #24]
   237fc:	ldrb	w9, [x8]
   23800:	cbnz	w9, 23808 <scols_init_debug@@SMARTCOLS_2.25+0xa738>
   23804:	b	23818 <scols_init_debug@@SMARTCOLS_2.25+0xa748>
   23808:	ldr	x8, [sp, #32]
   2380c:	add	x8, x8, #0x1
   23810:	str	x8, [sp, #32]
   23814:	b	236f4 <scols_init_debug@@SMARTCOLS_2.25+0xa624>
   23818:	stur	wzr, [x29, #-4]
   2381c:	ldur	w0, [x29, #-4]
   23820:	ldp	x29, x30, [sp, #80]
   23824:	add	sp, sp, #0x60
   23828:	ret
   2382c:	sub	sp, sp, #0x50
   23830:	stp	x29, x30, [sp, #64]
   23834:	add	x29, sp, #0x40
   23838:	mov	x8, xzr
   2383c:	stur	x0, [x29, #-16]
   23840:	stur	x1, [x29, #-24]
   23844:	str	x2, [sp, #32]
   23848:	str	w3, [sp, #28]
   2384c:	str	x8, [sp, #16]
   23850:	ldur	x8, [x29, #-16]
   23854:	cbnz	x8, 23860 <scols_init_debug@@SMARTCOLS_2.25+0xa790>
   23858:	stur	wzr, [x29, #-4]
   2385c:	b	23a08 <scols_init_debug@@SMARTCOLS_2.25+0xa938>
   23860:	ldr	w8, [sp, #28]
   23864:	ldur	x9, [x29, #-24]
   23868:	str	w8, [x9]
   2386c:	ldr	x9, [sp, #32]
   23870:	str	w8, [x9]
   23874:	bl	8240 <__errno_location@plt>
   23878:	str	wzr, [x0]
   2387c:	ldur	x9, [x29, #-16]
   23880:	ldrsb	w8, [x9]
   23884:	cmp	w8, #0x3a
   23888:	b.ne	238f0 <scols_init_debug@@SMARTCOLS_2.25+0xa820>  // b.any
   2388c:	ldur	x8, [x29, #-16]
   23890:	add	x8, x8, #0x1
   23894:	stur	x8, [x29, #-16]
   23898:	ldur	x0, [x29, #-16]
   2389c:	add	x1, sp, #0x10
   238a0:	mov	w2, #0xa                   	// #10
   238a4:	bl	7d80 <strtol@plt>
   238a8:	ldr	x8, [sp, #32]
   238ac:	str	w0, [x8]
   238b0:	bl	8240 <__errno_location@plt>
   238b4:	ldr	w9, [x0]
   238b8:	cbnz	w9, 238e0 <scols_init_debug@@SMARTCOLS_2.25+0xa810>
   238bc:	ldr	x8, [sp, #16]
   238c0:	cbz	x8, 238e0 <scols_init_debug@@SMARTCOLS_2.25+0xa810>
   238c4:	ldr	x8, [sp, #16]
   238c8:	ldrsb	w9, [x8]
   238cc:	cbnz	w9, 238e0 <scols_init_debug@@SMARTCOLS_2.25+0xa810>
   238d0:	ldr	x8, [sp, #16]
   238d4:	ldur	x9, [x29, #-16]
   238d8:	cmp	x8, x9
   238dc:	b.ne	238ec <scols_init_debug@@SMARTCOLS_2.25+0xa81c>  // b.any
   238e0:	mov	w8, #0xffffffff            	// #-1
   238e4:	stur	w8, [x29, #-4]
   238e8:	b	23a08 <scols_init_debug@@SMARTCOLS_2.25+0xa938>
   238ec:	b	23a04 <scols_init_debug@@SMARTCOLS_2.25+0xa934>
   238f0:	ldur	x0, [x29, #-16]
   238f4:	add	x1, sp, #0x10
   238f8:	mov	w2, #0xa                   	// #10
   238fc:	bl	7d80 <strtol@plt>
   23900:	ldur	x8, [x29, #-24]
   23904:	str	w0, [x8]
   23908:	ldr	x8, [sp, #32]
   2390c:	str	w0, [x8]
   23910:	bl	8240 <__errno_location@plt>
   23914:	ldr	w9, [x0]
   23918:	cbnz	w9, 23934 <scols_init_debug@@SMARTCOLS_2.25+0xa864>
   2391c:	ldr	x8, [sp, #16]
   23920:	cbz	x8, 23934 <scols_init_debug@@SMARTCOLS_2.25+0xa864>
   23924:	ldr	x8, [sp, #16]
   23928:	ldur	x9, [x29, #-16]
   2392c:	cmp	x8, x9
   23930:	b.ne	23940 <scols_init_debug@@SMARTCOLS_2.25+0xa870>  // b.any
   23934:	mov	w8, #0xffffffff            	// #-1
   23938:	stur	w8, [x29, #-4]
   2393c:	b	23a08 <scols_init_debug@@SMARTCOLS_2.25+0xa938>
   23940:	ldr	x8, [sp, #16]
   23944:	ldrsb	w9, [x8]
   23948:	cmp	w9, #0x3a
   2394c:	b.ne	2396c <scols_init_debug@@SMARTCOLS_2.25+0xa89c>  // b.any
   23950:	ldr	x8, [sp, #16]
   23954:	ldrb	w9, [x8, #1]
   23958:	cbnz	w9, 2396c <scols_init_debug@@SMARTCOLS_2.25+0xa89c>
   2395c:	ldr	w8, [sp, #28]
   23960:	ldr	x9, [sp, #32]
   23964:	str	w8, [x9]
   23968:	b	23a04 <scols_init_debug@@SMARTCOLS_2.25+0xa934>
   2396c:	ldr	x8, [sp, #16]
   23970:	ldrsb	w9, [x8]
   23974:	cmp	w9, #0x2d
   23978:	b.eq	2398c <scols_init_debug@@SMARTCOLS_2.25+0xa8bc>  // b.none
   2397c:	ldr	x8, [sp, #16]
   23980:	ldrsb	w9, [x8]
   23984:	cmp	w9, #0x3a
   23988:	b.ne	23a04 <scols_init_debug@@SMARTCOLS_2.25+0xa934>  // b.any
   2398c:	add	x1, sp, #0x10
   23990:	ldr	x8, [sp, #16]
   23994:	add	x8, x8, #0x1
   23998:	stur	x8, [x29, #-16]
   2399c:	mov	x8, xzr
   239a0:	str	x8, [sp, #16]
   239a4:	str	x1, [sp, #8]
   239a8:	bl	8240 <__errno_location@plt>
   239ac:	str	wzr, [x0]
   239b0:	ldur	x0, [x29, #-16]
   239b4:	ldr	x1, [sp, #8]
   239b8:	mov	w2, #0xa                   	// #10
   239bc:	bl	7d80 <strtol@plt>
   239c0:	ldr	x8, [sp, #32]
   239c4:	str	w0, [x8]
   239c8:	bl	8240 <__errno_location@plt>
   239cc:	ldr	w9, [x0]
   239d0:	cbnz	w9, 239f8 <scols_init_debug@@SMARTCOLS_2.25+0xa928>
   239d4:	ldr	x8, [sp, #16]
   239d8:	cbz	x8, 239f8 <scols_init_debug@@SMARTCOLS_2.25+0xa928>
   239dc:	ldr	x8, [sp, #16]
   239e0:	ldrsb	w9, [x8]
   239e4:	cbnz	w9, 239f8 <scols_init_debug@@SMARTCOLS_2.25+0xa928>
   239e8:	ldr	x8, [sp, #16]
   239ec:	ldur	x9, [x29, #-16]
   239f0:	cmp	x8, x9
   239f4:	b.ne	23a04 <scols_init_debug@@SMARTCOLS_2.25+0xa934>  // b.any
   239f8:	mov	w8, #0xffffffff            	// #-1
   239fc:	stur	w8, [x29, #-4]
   23a00:	b	23a08 <scols_init_debug@@SMARTCOLS_2.25+0xa938>
   23a04:	stur	wzr, [x29, #-4]
   23a08:	ldur	w0, [x29, #-4]
   23a0c:	ldp	x29, x30, [sp, #64]
   23a10:	add	sp, sp, #0x50
   23a14:	ret
   23a18:	sub	sp, sp, #0x50
   23a1c:	stp	x29, x30, [sp, #64]
   23a20:	add	x29, sp, #0x40
   23a24:	stur	x0, [x29, #-16]
   23a28:	stur	x1, [x29, #-24]
   23a2c:	ldur	x8, [x29, #-16]
   23a30:	mov	w9, #0x0                   	// #0
   23a34:	str	w9, [sp, #4]
   23a38:	cbz	x8, 23a4c <scols_init_debug@@SMARTCOLS_2.25+0xa97c>
   23a3c:	ldur	x8, [x29, #-24]
   23a40:	cmp	x8, #0x0
   23a44:	cset	w9, ne  // ne = any
   23a48:	str	w9, [sp, #4]
   23a4c:	ldr	w8, [sp, #4]
   23a50:	tbnz	w8, #0, 23a58 <scols_init_debug@@SMARTCOLS_2.25+0xa988>
   23a54:	b	23b44 <scols_init_debug@@SMARTCOLS_2.25+0xaa74>
   23a58:	ldur	x0, [x29, #-16]
   23a5c:	add	x1, sp, #0x20
   23a60:	bl	23b58 <scols_init_debug@@SMARTCOLS_2.25+0xaa88>
   23a64:	str	x0, [sp, #16]
   23a68:	ldur	x0, [x29, #-24]
   23a6c:	add	x1, sp, #0x18
   23a70:	bl	23b58 <scols_init_debug@@SMARTCOLS_2.25+0xaa88>
   23a74:	str	x0, [sp, #8]
   23a78:	ldr	x8, [sp, #32]
   23a7c:	ldr	x9, [sp, #24]
   23a80:	add	x8, x8, x9
   23a84:	cbnz	x8, 23a94 <scols_init_debug@@SMARTCOLS_2.25+0xa9c4>
   23a88:	mov	w8, #0x1                   	// #1
   23a8c:	stur	w8, [x29, #-4]
   23a90:	b	23b48 <scols_init_debug@@SMARTCOLS_2.25+0xaa78>
   23a94:	ldr	x8, [sp, #32]
   23a98:	ldr	x9, [sp, #24]
   23a9c:	add	x8, x8, x9
   23aa0:	cmp	x8, #0x1
   23aa4:	b.ne	23ae4 <scols_init_debug@@SMARTCOLS_2.25+0xaa14>  // b.any
   23aa8:	ldr	x8, [sp, #16]
   23aac:	cbz	x8, 23ac0 <scols_init_debug@@SMARTCOLS_2.25+0xa9f0>
   23ab0:	ldr	x8, [sp, #16]
   23ab4:	ldrsb	w9, [x8]
   23ab8:	cmp	w9, #0x2f
   23abc:	b.eq	23ad8 <scols_init_debug@@SMARTCOLS_2.25+0xaa08>  // b.none
   23ac0:	ldr	x8, [sp, #8]
   23ac4:	cbz	x8, 23ae4 <scols_init_debug@@SMARTCOLS_2.25+0xaa14>
   23ac8:	ldr	x8, [sp, #8]
   23acc:	ldrsb	w9, [x8]
   23ad0:	cmp	w9, #0x2f
   23ad4:	b.ne	23ae4 <scols_init_debug@@SMARTCOLS_2.25+0xaa14>  // b.any
   23ad8:	mov	w8, #0x1                   	// #1
   23adc:	stur	w8, [x29, #-4]
   23ae0:	b	23b48 <scols_init_debug@@SMARTCOLS_2.25+0xaa78>
   23ae4:	ldr	x8, [sp, #16]
   23ae8:	cbz	x8, 23af4 <scols_init_debug@@SMARTCOLS_2.25+0xaa24>
   23aec:	ldr	x8, [sp, #8]
   23af0:	cbnz	x8, 23af8 <scols_init_debug@@SMARTCOLS_2.25+0xaa28>
   23af4:	b	23b44 <scols_init_debug@@SMARTCOLS_2.25+0xaa74>
   23af8:	ldr	x8, [sp, #32]
   23afc:	ldr	x9, [sp, #24]
   23b00:	cmp	x8, x9
   23b04:	b.ne	23b1c <scols_init_debug@@SMARTCOLS_2.25+0xaa4c>  // b.any
   23b08:	ldr	x0, [sp, #16]
   23b0c:	ldr	x1, [sp, #8]
   23b10:	ldr	x2, [sp, #32]
   23b14:	bl	79e0 <strncmp@plt>
   23b18:	cbz	w0, 23b20 <scols_init_debug@@SMARTCOLS_2.25+0xaa50>
   23b1c:	b	23b44 <scols_init_debug@@SMARTCOLS_2.25+0xaa74>
   23b20:	ldr	x8, [sp, #16]
   23b24:	ldr	x9, [sp, #32]
   23b28:	add	x8, x8, x9
   23b2c:	stur	x8, [x29, #-16]
   23b30:	ldr	x8, [sp, #8]
   23b34:	ldr	x9, [sp, #24]
   23b38:	add	x8, x8, x9
   23b3c:	stur	x8, [x29, #-24]
   23b40:	b	23a2c <scols_init_debug@@SMARTCOLS_2.25+0xa95c>
   23b44:	stur	wzr, [x29, #-4]
   23b48:	ldur	w0, [x29, #-4]
   23b4c:	ldp	x29, x30, [sp, #64]
   23b50:	add	sp, sp, #0x50
   23b54:	ret
   23b58:	sub	sp, sp, #0x30
   23b5c:	str	x0, [sp, #32]
   23b60:	str	x1, [sp, #24]
   23b64:	ldr	x8, [sp, #32]
   23b68:	str	x8, [sp, #16]
   23b6c:	ldr	x8, [sp, #24]
   23b70:	str	xzr, [x8]
   23b74:	ldr	x8, [sp, #16]
   23b78:	mov	w9, #0x0                   	// #0
   23b7c:	str	w9, [sp, #4]
   23b80:	cbz	x8, 23bb0 <scols_init_debug@@SMARTCOLS_2.25+0xaae0>
   23b84:	ldr	x8, [sp, #16]
   23b88:	ldrsb	w9, [x8]
   23b8c:	mov	w10, #0x0                   	// #0
   23b90:	cmp	w9, #0x2f
   23b94:	str	w10, [sp, #4]
   23b98:	b.ne	23bb0 <scols_init_debug@@SMARTCOLS_2.25+0xaae0>  // b.any
   23b9c:	ldr	x8, [sp, #16]
   23ba0:	ldrsb	w9, [x8, #1]
   23ba4:	cmp	w9, #0x2f
   23ba8:	cset	w9, eq  // eq = none
   23bac:	str	w9, [sp, #4]
   23bb0:	ldr	w8, [sp, #4]
   23bb4:	tbnz	w8, #0, 23bbc <scols_init_debug@@SMARTCOLS_2.25+0xaaec>
   23bb8:	b	23bcc <scols_init_debug@@SMARTCOLS_2.25+0xaafc>
   23bbc:	ldr	x8, [sp, #16]
   23bc0:	add	x8, x8, #0x1
   23bc4:	str	x8, [sp, #16]
   23bc8:	b	23b74 <scols_init_debug@@SMARTCOLS_2.25+0xaaa4>
   23bcc:	ldr	x8, [sp, #16]
   23bd0:	cbz	x8, 23be0 <scols_init_debug@@SMARTCOLS_2.25+0xab10>
   23bd4:	ldr	x8, [sp, #16]
   23bd8:	ldrb	w9, [x8]
   23bdc:	cbnz	w9, 23bec <scols_init_debug@@SMARTCOLS_2.25+0xab1c>
   23be0:	mov	x8, xzr
   23be4:	str	x8, [sp, #40]
   23be8:	b	23c60 <scols_init_debug@@SMARTCOLS_2.25+0xab90>
   23bec:	ldr	x8, [sp, #24]
   23bf0:	mov	x9, #0x1                   	// #1
   23bf4:	str	x9, [x8]
   23bf8:	ldr	x8, [sp, #16]
   23bfc:	add	x8, x8, #0x1
   23c00:	str	x8, [sp, #8]
   23c04:	ldr	x8, [sp, #8]
   23c08:	ldrsb	w9, [x8]
   23c0c:	mov	w10, #0x0                   	// #0
   23c10:	str	w10, [sp]
   23c14:	cbz	w9, 23c2c <scols_init_debug@@SMARTCOLS_2.25+0xab5c>
   23c18:	ldr	x8, [sp, #8]
   23c1c:	ldrsb	w9, [x8]
   23c20:	cmp	w9, #0x2f
   23c24:	cset	w9, ne  // ne = any
   23c28:	str	w9, [sp]
   23c2c:	ldr	w8, [sp]
   23c30:	tbnz	w8, #0, 23c38 <scols_init_debug@@SMARTCOLS_2.25+0xab68>
   23c34:	b	23c58 <scols_init_debug@@SMARTCOLS_2.25+0xab88>
   23c38:	ldr	x8, [sp, #24]
   23c3c:	ldr	x9, [x8]
   23c40:	add	x9, x9, #0x1
   23c44:	str	x9, [x8]
   23c48:	ldr	x8, [sp, #8]
   23c4c:	add	x8, x8, #0x1
   23c50:	str	x8, [sp, #8]
   23c54:	b	23c04 <scols_init_debug@@SMARTCOLS_2.25+0xab34>
   23c58:	ldr	x8, [sp, #16]
   23c5c:	str	x8, [sp, #40]
   23c60:	ldr	x0, [sp, #40]
   23c64:	add	sp, sp, #0x30
   23c68:	ret
   23c6c:	sub	sp, sp, #0x40
   23c70:	stp	x29, x30, [sp, #48]
   23c74:	add	x29, sp, #0x30
   23c78:	stur	x0, [x29, #-16]
   23c7c:	str	x1, [sp, #24]
   23c80:	str	x2, [sp, #16]
   23c84:	ldur	x8, [x29, #-16]
   23c88:	cbnz	x8, 23ca8 <scols_init_debug@@SMARTCOLS_2.25+0xabd8>
   23c8c:	ldr	x8, [sp, #24]
   23c90:	cbnz	x8, 23ca8 <scols_init_debug@@SMARTCOLS_2.25+0xabd8>
   23c94:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   23c98:	add	x0, x0, #0x9a5
   23c9c:	bl	7b80 <strdup@plt>
   23ca0:	stur	x0, [x29, #-8]
   23ca4:	b	23ddc <scols_init_debug@@SMARTCOLS_2.25+0xad0c>
   23ca8:	ldur	x8, [x29, #-16]
   23cac:	cbnz	x8, 23cc4 <scols_init_debug@@SMARTCOLS_2.25+0xabf4>
   23cb0:	ldr	x0, [sp, #24]
   23cb4:	ldr	x1, [sp, #16]
   23cb8:	bl	7eb0 <strndup@plt>
   23cbc:	stur	x0, [x29, #-8]
   23cc0:	b	23ddc <scols_init_debug@@SMARTCOLS_2.25+0xad0c>
   23cc4:	ldr	x8, [sp, #24]
   23cc8:	cbnz	x8, 23cdc <scols_init_debug@@SMARTCOLS_2.25+0xac0c>
   23ccc:	ldur	x0, [x29, #-16]
   23cd0:	bl	7b80 <strdup@plt>
   23cd4:	stur	x0, [x29, #-8]
   23cd8:	b	23ddc <scols_init_debug@@SMARTCOLS_2.25+0xad0c>
   23cdc:	ldur	x8, [x29, #-16]
   23ce0:	cbz	x8, 23ce8 <scols_init_debug@@SMARTCOLS_2.25+0xac18>
   23ce4:	b	23d08 <scols_init_debug@@SMARTCOLS_2.25+0xac38>
   23ce8:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   23cec:	add	x0, x0, #0xbf6
   23cf0:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   23cf4:	add	x1, x1, #0xc2a
   23cf8:	mov	w2, #0x383                 	// #899
   23cfc:	adrp	x3, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   23d00:	add	x3, x3, #0xc39
   23d04:	bl	8230 <__assert_fail@plt>
   23d08:	ldr	x8, [sp, #24]
   23d0c:	cbz	x8, 23d14 <scols_init_debug@@SMARTCOLS_2.25+0xac44>
   23d10:	b	23d34 <scols_init_debug@@SMARTCOLS_2.25+0xac64>
   23d14:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   23d18:	add	x0, x0, #0xc6e
   23d1c:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   23d20:	add	x1, x1, #0xc2a
   23d24:	mov	w2, #0x384                 	// #900
   23d28:	adrp	x3, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   23d2c:	add	x3, x3, #0xc39
   23d30:	bl	8230 <__assert_fail@plt>
   23d34:	ldur	x0, [x29, #-16]
   23d38:	bl	74f0 <strlen@plt>
   23d3c:	str	x0, [sp, #8]
   23d40:	ldr	x8, [sp, #16]
   23d44:	ldr	x9, [sp, #8]
   23d48:	mov	x10, #0xffffffffffffffff    	// #-1
   23d4c:	subs	x9, x10, x9
   23d50:	cmp	x8, x9
   23d54:	b.ls	23d64 <scols_init_debug@@SMARTCOLS_2.25+0xac94>  // b.plast
   23d58:	mov	x8, xzr
   23d5c:	stur	x8, [x29, #-8]
   23d60:	b	23ddc <scols_init_debug@@SMARTCOLS_2.25+0xad0c>
   23d64:	ldr	x8, [sp, #8]
   23d68:	ldr	x9, [sp, #16]
   23d6c:	add	x8, x8, x9
   23d70:	add	x0, x8, #0x1
   23d74:	bl	78f0 <malloc@plt>
   23d78:	str	x0, [sp]
   23d7c:	ldr	x8, [sp]
   23d80:	cbnz	x8, 23d90 <scols_init_debug@@SMARTCOLS_2.25+0xacc0>
   23d84:	mov	x8, xzr
   23d88:	stur	x8, [x29, #-8]
   23d8c:	b	23ddc <scols_init_debug@@SMARTCOLS_2.25+0xad0c>
   23d90:	ldr	x0, [sp]
   23d94:	ldur	x1, [x29, #-16]
   23d98:	ldr	x2, [sp, #8]
   23d9c:	bl	7430 <memcpy@plt>
   23da0:	ldr	x8, [sp]
   23da4:	ldr	x9, [sp, #8]
   23da8:	add	x0, x8, x9
   23dac:	ldr	x1, [sp, #24]
   23db0:	ldr	x2, [sp, #16]
   23db4:	bl	7430 <memcpy@plt>
   23db8:	ldr	x8, [sp]
   23dbc:	ldr	x9, [sp, #8]
   23dc0:	ldr	x10, [sp, #16]
   23dc4:	add	x9, x9, x10
   23dc8:	add	x8, x8, x9
   23dcc:	mov	w11, #0x0                   	// #0
   23dd0:	strb	w11, [x8]
   23dd4:	ldr	x8, [sp]
   23dd8:	stur	x8, [x29, #-8]
   23ddc:	ldur	x0, [x29, #-8]
   23de0:	ldp	x29, x30, [sp, #48]
   23de4:	add	sp, sp, #0x40
   23de8:	ret
   23dec:	sub	sp, sp, #0x40
   23df0:	stp	x29, x30, [sp, #48]
   23df4:	add	x29, sp, #0x30
   23df8:	stur	x0, [x29, #-8]
   23dfc:	stur	x1, [x29, #-16]
   23e00:	ldur	x0, [x29, #-8]
   23e04:	ldur	x1, [x29, #-16]
   23e08:	ldur	x8, [x29, #-16]
   23e0c:	str	x0, [sp, #24]
   23e10:	str	x1, [sp, #16]
   23e14:	cbz	x8, 23e28 <scols_init_debug@@SMARTCOLS_2.25+0xad58>
   23e18:	ldur	x0, [x29, #-16]
   23e1c:	bl	74f0 <strlen@plt>
   23e20:	str	x0, [sp, #8]
   23e24:	b	23e30 <scols_init_debug@@SMARTCOLS_2.25+0xad60>
   23e28:	mov	x8, xzr
   23e2c:	str	x8, [sp, #8]
   23e30:	ldr	x8, [sp, #8]
   23e34:	ldr	x0, [sp, #24]
   23e38:	ldr	x1, [sp, #16]
   23e3c:	mov	x2, x8
   23e40:	bl	23c6c <scols_init_debug@@SMARTCOLS_2.25+0xab9c>
   23e44:	ldp	x29, x30, [sp, #48]
   23e48:	add	sp, sp, #0x40
   23e4c:	ret
   23e50:	sub	sp, sp, #0x140
   23e54:	stp	x29, x30, [sp, #288]
   23e58:	str	x28, [sp, #304]
   23e5c:	add	x29, sp, #0x120
   23e60:	sub	x8, x29, #0x38
   23e64:	str	q7, [sp, #112]
   23e68:	str	q6, [sp, #96]
   23e6c:	str	q5, [sp, #80]
   23e70:	str	q4, [sp, #64]
   23e74:	str	q3, [sp, #48]
   23e78:	str	q2, [sp, #32]
   23e7c:	str	q1, [sp, #16]
   23e80:	str	q0, [sp]
   23e84:	str	x7, [sp, #168]
   23e88:	str	x6, [sp, #160]
   23e8c:	str	x5, [sp, #152]
   23e90:	str	x4, [sp, #144]
   23e94:	str	x3, [sp, #136]
   23e98:	str	x2, [sp, #128]
   23e9c:	stur	x0, [x29, #-16]
   23ea0:	stur	x1, [x29, #-24]
   23ea4:	mov	w9, #0xffffff80            	// #-128
   23ea8:	stur	w9, [x29, #-28]
   23eac:	mov	w9, #0xffffffd0            	// #-48
   23eb0:	stur	w9, [x29, #-32]
   23eb4:	mov	x10, sp
   23eb8:	add	x10, x10, #0x80
   23ebc:	stur	x10, [x29, #-40]
   23ec0:	add	x10, sp, #0x80
   23ec4:	add	x10, x10, #0x30
   23ec8:	stur	x10, [x29, #-48]
   23ecc:	add	x10, x29, #0x20
   23ed0:	stur	x10, [x29, #-56]
   23ed4:	ldur	x1, [x29, #-24]
   23ed8:	ldr	q0, [x8]
   23edc:	ldr	q1, [x8, #16]
   23ee0:	stur	q1, [x29, #-96]
   23ee4:	stur	q0, [x29, #-112]
   23ee8:	sub	x0, x29, #0x40
   23eec:	sub	x2, x29, #0x70
   23ef0:	bl	7e50 <vasprintf@plt>
   23ef4:	stur	w0, [x29, #-76]
   23ef8:	ldur	w9, [x29, #-76]
   23efc:	tbz	w9, #31, 23f10 <scols_init_debug@@SMARTCOLS_2.25+0xae40>
   23f00:	b	23f04 <scols_init_debug@@SMARTCOLS_2.25+0xae34>
   23f04:	mov	x8, xzr
   23f08:	stur	x8, [x29, #-8]
   23f0c:	b	23f38 <scols_init_debug@@SMARTCOLS_2.25+0xae68>
   23f10:	ldur	x0, [x29, #-16]
   23f14:	ldur	x1, [x29, #-64]
   23f18:	ldursw	x2, [x29, #-76]
   23f1c:	bl	23c6c <scols_init_debug@@SMARTCOLS_2.25+0xab9c>
   23f20:	stur	x0, [x29, #-72]
   23f24:	ldur	x0, [x29, #-64]
   23f28:	bl	7dd0 <free@plt>
   23f2c:	ldur	x8, [x29, #-72]
   23f30:	stur	x8, [x29, #-8]
   23f34:	b	23f38 <scols_init_debug@@SMARTCOLS_2.25+0xae68>
   23f38:	ldur	x0, [x29, #-8]
   23f3c:	ldr	x28, [sp, #304]
   23f40:	ldp	x29, x30, [sp, #288]
   23f44:	add	sp, sp, #0x140
   23f48:	ret
   23f4c:	sub	sp, sp, #0x50
   23f50:	stp	x29, x30, [sp, #64]
   23f54:	add	x29, sp, #0x40
   23f58:	stur	x0, [x29, #-16]
   23f5c:	stur	x1, [x29, #-24]
   23f60:	str	x2, [sp, #32]
   23f64:	str	w3, [sp, #28]
   23f68:	ldur	x8, [x29, #-16]
   23f6c:	ldr	x8, [x8]
   23f70:	str	x8, [sp, #16]
   23f74:	ldr	x8, [sp, #16]
   23f78:	ldrb	w9, [x8]
   23f7c:	cbnz	w9, 23fc0 <scols_init_debug@@SMARTCOLS_2.25+0xaef0>
   23f80:	ldur	x8, [x29, #-16]
   23f84:	ldr	x8, [x8]
   23f88:	ldrsb	w9, [x8]
   23f8c:	cbnz	w9, 23f94 <scols_init_debug@@SMARTCOLS_2.25+0xaec4>
   23f90:	b	23fb4 <scols_init_debug@@SMARTCOLS_2.25+0xaee4>
   23f94:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   23f98:	add	x0, x0, #0xc75
   23f9c:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   23fa0:	add	x1, x1, #0xc2a
   23fa4:	mov	w2, #0x3c6                 	// #966
   23fa8:	adrp	x3, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   23fac:	add	x3, x3, #0xc85
   23fb0:	bl	8230 <__assert_fail@plt>
   23fb4:	mov	x8, xzr
   23fb8:	stur	x8, [x29, #-8]
   23fbc:	b	241b0 <scols_init_debug@@SMARTCOLS_2.25+0xb0e0>
   23fc0:	ldr	x0, [sp, #16]
   23fc4:	ldr	x1, [sp, #32]
   23fc8:	bl	7ec0 <strspn@plt>
   23fcc:	ldr	x8, [sp, #16]
   23fd0:	add	x8, x8, x0
   23fd4:	str	x8, [sp, #16]
   23fd8:	ldr	x8, [sp, #16]
   23fdc:	ldrb	w9, [x8]
   23fe0:	cbnz	w9, 23ffc <scols_init_debug@@SMARTCOLS_2.25+0xaf2c>
   23fe4:	ldr	x8, [sp, #16]
   23fe8:	ldur	x9, [x29, #-16]
   23fec:	str	x8, [x9]
   23ff0:	mov	x8, xzr
   23ff4:	stur	x8, [x29, #-8]
   23ff8:	b	241b0 <scols_init_debug@@SMARTCOLS_2.25+0xb0e0>
   23ffc:	ldr	w8, [sp, #28]
   24000:	cbz	w8, 240fc <scols_init_debug@@SMARTCOLS_2.25+0xb02c>
   24004:	ldr	x8, [sp, #16]
   24008:	ldrsb	w1, [x8]
   2400c:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24010:	add	x0, x0, #0xcc3
   24014:	bl	7ed0 <strchr@plt>
   24018:	cbz	x0, 240fc <scols_init_debug@@SMARTCOLS_2.25+0xb02c>
   2401c:	ldr	x8, [sp, #16]
   24020:	ldrb	w9, [x8]
   24024:	add	x8, sp, #0xe
   24028:	strb	w9, [sp, #14]
   2402c:	mov	w9, #0x0                   	// #0
   24030:	strb	w9, [x8, #1]
   24034:	ldr	x10, [sp, #16]
   24038:	add	x0, x10, #0x1
   2403c:	mov	x1, x8
   24040:	bl	241c0 <scols_init_debug@@SMARTCOLS_2.25+0xb0f0>
   24044:	ldur	x8, [x29, #-24]
   24048:	str	x0, [x8]
   2404c:	ldr	x8, [sp, #16]
   24050:	ldur	x10, [x29, #-24]
   24054:	ldr	x10, [x10]
   24058:	add	x10, x10, #0x1
   2405c:	ldrsb	w9, [x8, x10]
   24060:	cbz	w9, 240bc <scols_init_debug@@SMARTCOLS_2.25+0xafec>
   24064:	ldr	x8, [sp, #16]
   24068:	ldur	x9, [x29, #-24]
   2406c:	ldr	x9, [x9]
   24070:	add	x9, x9, #0x1
   24074:	ldrsb	w10, [x8, x9]
   24078:	ldrsb	w11, [sp, #14]
   2407c:	cmp	w10, w11
   24080:	b.ne	240bc <scols_init_debug@@SMARTCOLS_2.25+0xafec>  // b.any
   24084:	ldr	x8, [sp, #16]
   24088:	ldur	x9, [x29, #-24]
   2408c:	ldr	x9, [x9]
   24090:	add	x9, x9, #0x2
   24094:	ldrsb	w10, [x8, x9]
   24098:	cbz	w10, 240d4 <scols_init_debug@@SMARTCOLS_2.25+0xb004>
   2409c:	ldr	x0, [sp, #32]
   240a0:	ldr	x8, [sp, #16]
   240a4:	ldur	x9, [x29, #-24]
   240a8:	ldr	x9, [x9]
   240ac:	add	x9, x9, #0x2
   240b0:	ldrsb	w1, [x8, x9]
   240b4:	bl	7ed0 <strchr@plt>
   240b8:	cbnz	x0, 240d4 <scols_init_debug@@SMARTCOLS_2.25+0xb004>
   240bc:	ldr	x8, [sp, #16]
   240c0:	ldur	x9, [x29, #-16]
   240c4:	str	x8, [x9]
   240c8:	mov	x8, xzr
   240cc:	stur	x8, [x29, #-8]
   240d0:	b	241b0 <scols_init_debug@@SMARTCOLS_2.25+0xb0e0>
   240d4:	ldr	x8, [sp, #16]
   240d8:	add	x9, x8, #0x1
   240dc:	str	x9, [sp, #16]
   240e0:	ldur	x9, [x29, #-24]
   240e4:	ldr	x9, [x9]
   240e8:	add	x8, x8, x9
   240ec:	add	x8, x8, #0x2
   240f0:	ldur	x9, [x29, #-16]
   240f4:	str	x8, [x9]
   240f8:	b	241a8 <scols_init_debug@@SMARTCOLS_2.25+0xb0d8>
   240fc:	ldr	w8, [sp, #28]
   24100:	cbz	w8, 2417c <scols_init_debug@@SMARTCOLS_2.25+0xb0ac>
   24104:	ldr	x0, [sp, #16]
   24108:	ldr	x1, [sp, #32]
   2410c:	bl	241c0 <scols_init_debug@@SMARTCOLS_2.25+0xb0f0>
   24110:	ldur	x8, [x29, #-24]
   24114:	str	x0, [x8]
   24118:	ldr	x8, [sp, #16]
   2411c:	ldur	x9, [x29, #-24]
   24120:	ldr	x9, [x9]
   24124:	ldrsb	w10, [x8, x9]
   24128:	cbz	w10, 24160 <scols_init_debug@@SMARTCOLS_2.25+0xb090>
   2412c:	ldr	x0, [sp, #32]
   24130:	ldr	x8, [sp, #16]
   24134:	ldur	x9, [x29, #-24]
   24138:	ldr	x9, [x9]
   2413c:	ldrsb	w1, [x8, x9]
   24140:	bl	7ed0 <strchr@plt>
   24144:	cbnz	x0, 24160 <scols_init_debug@@SMARTCOLS_2.25+0xb090>
   24148:	ldr	x8, [sp, #16]
   2414c:	ldur	x9, [x29, #-16]
   24150:	str	x8, [x9]
   24154:	mov	x8, xzr
   24158:	stur	x8, [x29, #-8]
   2415c:	b	241b0 <scols_init_debug@@SMARTCOLS_2.25+0xb0e0>
   24160:	ldr	x8, [sp, #16]
   24164:	ldur	x9, [x29, #-24]
   24168:	ldr	x9, [x9]
   2416c:	add	x8, x8, x9
   24170:	ldur	x9, [x29, #-16]
   24174:	str	x8, [x9]
   24178:	b	241a8 <scols_init_debug@@SMARTCOLS_2.25+0xb0d8>
   2417c:	ldr	x0, [sp, #16]
   24180:	ldr	x1, [sp, #32]
   24184:	bl	81f0 <strcspn@plt>
   24188:	ldur	x8, [x29, #-24]
   2418c:	str	x0, [x8]
   24190:	ldr	x8, [sp, #16]
   24194:	ldur	x9, [x29, #-24]
   24198:	ldr	x9, [x9]
   2419c:	add	x8, x8, x9
   241a0:	ldur	x9, [x29, #-16]
   241a4:	str	x8, [x9]
   241a8:	ldr	x8, [sp, #16]
   241ac:	stur	x8, [x29, #-8]
   241b0:	ldur	x0, [x29, #-8]
   241b4:	ldp	x29, x30, [sp, #64]
   241b8:	add	sp, sp, #0x50
   241bc:	ret
   241c0:	sub	sp, sp, #0x30
   241c4:	stp	x29, x30, [sp, #32]
   241c8:	add	x29, sp, #0x20
   241cc:	stur	x0, [x29, #-8]
   241d0:	str	x1, [sp, #16]
   241d4:	str	wzr, [sp, #12]
   241d8:	str	wzr, [sp, #8]
   241dc:	ldur	x8, [x29, #-8]
   241e0:	ldrsw	x9, [sp, #8]
   241e4:	add	x8, x8, x9
   241e8:	ldrb	w10, [x8]
   241ec:	cbz	w10, 2424c <scols_init_debug@@SMARTCOLS_2.25+0xb17c>
   241f0:	ldr	w8, [sp, #12]
   241f4:	cbz	w8, 24200 <scols_init_debug@@SMARTCOLS_2.25+0xb130>
   241f8:	str	wzr, [sp, #12]
   241fc:	b	2423c <scols_init_debug@@SMARTCOLS_2.25+0xb16c>
   24200:	ldur	x8, [x29, #-8]
   24204:	ldrsw	x9, [sp, #8]
   24208:	ldrsb	w10, [x8, x9]
   2420c:	cmp	w10, #0x5c
   24210:	b.ne	24220 <scols_init_debug@@SMARTCOLS_2.25+0xb150>  // b.any
   24214:	mov	w8, #0x1                   	// #1
   24218:	str	w8, [sp, #12]
   2421c:	b	2423c <scols_init_debug@@SMARTCOLS_2.25+0xb16c>
   24220:	ldr	x0, [sp, #16]
   24224:	ldur	x8, [x29, #-8]
   24228:	ldrsw	x9, [sp, #8]
   2422c:	ldrsb	w1, [x8, x9]
   24230:	bl	7ed0 <strchr@plt>
   24234:	cbz	x0, 2423c <scols_init_debug@@SMARTCOLS_2.25+0xb16c>
   24238:	b	2424c <scols_init_debug@@SMARTCOLS_2.25+0xb17c>
   2423c:	ldr	w8, [sp, #8]
   24240:	add	w8, w8, #0x1
   24244:	str	w8, [sp, #8]
   24248:	b	241dc <scols_init_debug@@SMARTCOLS_2.25+0xb10c>
   2424c:	ldr	w8, [sp, #8]
   24250:	ldr	w9, [sp, #12]
   24254:	subs	w8, w8, w9
   24258:	mov	w0, w8
   2425c:	sxtw	x0, w0
   24260:	ldp	x29, x30, [sp, #32]
   24264:	add	sp, sp, #0x30
   24268:	ret
   2426c:	sub	sp, sp, #0x30
   24270:	stp	x29, x30, [sp, #32]
   24274:	add	x29, sp, #0x20
   24278:	mov	w8, #0x1                   	// #1
   2427c:	str	x0, [sp, #16]
   24280:	str	w8, [sp, #8]
   24284:	ldr	x0, [sp, #16]
   24288:	bl	7a10 <fgetc@plt>
   2428c:	str	w0, [sp, #12]
   24290:	mov	w8, #0xffffffff            	// #-1
   24294:	cmp	w0, w8
   24298:	b.ne	242a8 <scols_init_debug@@SMARTCOLS_2.25+0xb1d8>  // b.any
   2429c:	mov	w8, #0x1                   	// #1
   242a0:	stur	w8, [x29, #-4]
   242a4:	b	242c4 <scols_init_debug@@SMARTCOLS_2.25+0xb1f4>
   242a8:	ldr	w8, [sp, #12]
   242ac:	cmp	w8, #0xa
   242b0:	b.ne	242bc <scols_init_debug@@SMARTCOLS_2.25+0xb1ec>  // b.any
   242b4:	stur	wzr, [x29, #-4]
   242b8:	b	242c4 <scols_init_debug@@SMARTCOLS_2.25+0xb1f4>
   242bc:	ldr	w8, [sp, #8]
   242c0:	tbnz	w8, #0, 24284 <scols_init_debug@@SMARTCOLS_2.25+0xb1b4>
   242c4:	ldur	w0, [x29, #-4]
   242c8:	ldp	x29, x30, [sp, #32]
   242cc:	add	sp, sp, #0x30
   242d0:	ret
   242d4:	sub	sp, sp, #0x150
   242d8:	stp	x29, x30, [sp, #304]
   242dc:	str	x28, [sp, #320]
   242e0:	add	x29, sp, #0x130
   242e4:	mov	w8, #0xffffffff            	// #-1
   242e8:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   242ec:	add	x9, x9, #0x890
   242f0:	stur	x0, [x29, #-16]
   242f4:	stur	x1, [x29, #-24]
   242f8:	str	xzr, [sp, #144]
   242fc:	str	xzr, [sp, #136]
   24300:	str	w8, [sp, #120]
   24304:	ldur	x10, [x29, #-16]
   24308:	str	x9, [sp, #88]
   2430c:	cbz	x10, 24314 <scols_init_debug@@SMARTCOLS_2.25+0xb244>
   24310:	b	24334 <scols_init_debug@@SMARTCOLS_2.25+0xb264>
   24314:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   24318:	add	x0, x0, #0x21f
   2431c:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24320:	add	x1, x1, #0xd1b
   24324:	mov	w2, #0xc4                  	// #196
   24328:	adrp	x3, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2432c:	add	x3, x3, #0xd2b
   24330:	bl	8230 <__assert_fail@plt>
   24334:	ldur	x8, [x29, #-24]
   24338:	cbz	x8, 24340 <scols_init_debug@@SMARTCOLS_2.25+0xb270>
   2433c:	b	24360 <scols_init_debug@@SMARTCOLS_2.25+0xb290>
   24340:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24344:	add	x0, x0, #0xd57
   24348:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2434c:	add	x1, x1, #0xd1b
   24350:	mov	w2, #0xc5                  	// #197
   24354:	adrp	x3, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24358:	add	x3, x3, #0xd2b
   2435c:	bl	8230 <__assert_fail@plt>
   24360:	mov	x8, xzr
   24364:	mov	x0, x8
   24368:	bl	78c0 <time@plt>
   2436c:	add	x8, sp, #0x98
   24370:	str	x0, [sp, #152]
   24374:	mov	x0, x8
   24378:	sub	x1, x29, #0x58
   2437c:	bl	7680 <localtime_r@plt>
   24380:	mov	w9, #0xffffffff            	// #-1
   24384:	stur	w9, [x29, #-56]
   24388:	ldur	x8, [x29, #-16]
   2438c:	mov	x0, x8
   24390:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24394:	add	x1, x1, #0xd5c
   24398:	bl	7d30 <strcmp@plt>
   2439c:	cbnz	w0, 243a4 <scols_init_debug@@SMARTCOLS_2.25+0xb2d4>
   243a0:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   243a4:	ldur	x0, [x29, #-16]
   243a8:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   243ac:	add	x1, x1, #0xd60
   243b0:	bl	7d30 <strcmp@plt>
   243b4:	cbnz	w0, 243c8 <scols_init_debug@@SMARTCOLS_2.25+0xb2f8>
   243b8:	stur	wzr, [x29, #-80]
   243bc:	stur	wzr, [x29, #-84]
   243c0:	stur	wzr, [x29, #-88]
   243c4:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   243c8:	ldur	x0, [x29, #-16]
   243cc:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   243d0:	add	x1, x1, #0xd66
   243d4:	bl	7d30 <strcmp@plt>
   243d8:	cbnz	w0, 243f8 <scols_init_debug@@SMARTCOLS_2.25+0xb328>
   243dc:	ldur	w8, [x29, #-76]
   243e0:	subs	w8, w8, #0x1
   243e4:	stur	w8, [x29, #-76]
   243e8:	stur	wzr, [x29, #-80]
   243ec:	stur	wzr, [x29, #-84]
   243f0:	stur	wzr, [x29, #-88]
   243f4:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   243f8:	ldur	x0, [x29, #-16]
   243fc:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24400:	add	x1, x1, #0xd70
   24404:	bl	7d30 <strcmp@plt>
   24408:	cbnz	w0, 24428 <scols_init_debug@@SMARTCOLS_2.25+0xb358>
   2440c:	ldur	w8, [x29, #-76]
   24410:	add	w8, w8, #0x1
   24414:	stur	w8, [x29, #-76]
   24418:	stur	wzr, [x29, #-80]
   2441c:	stur	wzr, [x29, #-84]
   24420:	stur	wzr, [x29, #-88]
   24424:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   24428:	ldur	x8, [x29, #-16]
   2442c:	ldrsb	w9, [x8]
   24430:	cmp	w9, #0x2b
   24434:	b.ne	2446c <scols_init_debug@@SMARTCOLS_2.25+0xb39c>  // b.any
   24438:	ldur	x8, [x29, #-16]
   2443c:	add	x0, x8, #0x1
   24440:	add	x1, sp, #0x90
   24444:	bl	249c0 <scols_init_debug@@SMARTCOLS_2.25+0xb8f0>
   24448:	str	w0, [sp, #124]
   2444c:	ldr	w9, [sp, #124]
   24450:	cmp	w9, #0x0
   24454:	cset	w9, ge  // ge = tcont
   24458:	tbnz	w9, #0, 24468 <scols_init_debug@@SMARTCOLS_2.25+0xb398>
   2445c:	ldr	w8, [sp, #124]
   24460:	stur	w8, [x29, #-4]
   24464:	b	249ac <scols_init_debug@@SMARTCOLS_2.25+0xb8dc>
   24468:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   2446c:	ldur	x8, [x29, #-16]
   24470:	ldrsb	w9, [x8]
   24474:	cmp	w9, #0x2d
   24478:	b.ne	244b0 <scols_init_debug@@SMARTCOLS_2.25+0xb3e0>  // b.any
   2447c:	ldur	x8, [x29, #-16]
   24480:	add	x0, x8, #0x1
   24484:	add	x1, sp, #0x88
   24488:	bl	249c0 <scols_init_debug@@SMARTCOLS_2.25+0xb8f0>
   2448c:	str	w0, [sp, #124]
   24490:	ldr	w9, [sp, #124]
   24494:	cmp	w9, #0x0
   24498:	cset	w9, ge  // ge = tcont
   2449c:	tbnz	w9, #0, 244ac <scols_init_debug@@SMARTCOLS_2.25+0xb3dc>
   244a0:	ldr	w8, [sp, #124]
   244a4:	stur	w8, [x29, #-4]
   244a8:	b	249ac <scols_init_debug@@SMARTCOLS_2.25+0xb8dc>
   244ac:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   244b0:	ldur	x0, [x29, #-16]
   244b4:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   244b8:	add	x1, x1, #0xd79
   244bc:	bl	24d38 <scols_init_debug@@SMARTCOLS_2.25+0xbc68>
   244c0:	cbz	x0, 24534 <scols_init_debug@@SMARTCOLS_2.25+0xb464>
   244c4:	ldur	x0, [x29, #-16]
   244c8:	ldur	x8, [x29, #-16]
   244cc:	str	x0, [sp, #80]
   244d0:	mov	x0, x8
   244d4:	bl	74f0 <strlen@plt>
   244d8:	subs	x1, x0, #0x4
   244dc:	ldr	x0, [sp, #80]
   244e0:	bl	7eb0 <strndup@plt>
   244e4:	str	x0, [sp, #104]
   244e8:	ldr	x8, [sp, #104]
   244ec:	cbnz	x8, 244fc <scols_init_debug@@SMARTCOLS_2.25+0xb42c>
   244f0:	mov	w8, #0xfffffff4            	// #-12
   244f4:	stur	w8, [x29, #-4]
   244f8:	b	249ac <scols_init_debug@@SMARTCOLS_2.25+0xb8dc>
   244fc:	ldr	x0, [sp, #104]
   24500:	add	x1, sp, #0x88
   24504:	bl	249c0 <scols_init_debug@@SMARTCOLS_2.25+0xb8f0>
   24508:	str	w0, [sp, #124]
   2450c:	ldr	x0, [sp, #104]
   24510:	bl	7dd0 <free@plt>
   24514:	ldr	w8, [sp, #124]
   24518:	cmp	w8, #0x0
   2451c:	cset	w8, ge  // ge = tcont
   24520:	tbnz	w8, #0, 24530 <scols_init_debug@@SMARTCOLS_2.25+0xb460>
   24524:	ldr	w8, [sp, #124]
   24528:	stur	w8, [x29, #-4]
   2452c:	b	249ac <scols_init_debug@@SMARTCOLS_2.25+0xb8dc>
   24530:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   24534:	str	wzr, [sp, #116]
   24538:	ldr	w8, [sp, #116]
   2453c:	mov	w9, w8
   24540:	cmp	x9, #0xe
   24544:	b.cs	245f8 <scols_init_debug@@SMARTCOLS_2.25+0xb528>  // b.hs, b.nlast
   24548:	ldur	x0, [x29, #-16]
   2454c:	ldr	w8, [sp, #116]
   24550:	mov	w9, w8
   24554:	mov	x10, #0x10                  	// #16
   24558:	mul	x9, x10, x9
   2455c:	ldr	x10, [sp, #88]
   24560:	add	x9, x10, x9
   24564:	ldr	x1, [x9]
   24568:	bl	24e3c <scols_init_debug@@SMARTCOLS_2.25+0xbd6c>
   2456c:	cbnz	x0, 24574 <scols_init_debug@@SMARTCOLS_2.25+0xb4a4>
   24570:	b	245e8 <scols_init_debug@@SMARTCOLS_2.25+0xb518>
   24574:	ldr	w8, [sp, #116]
   24578:	mov	w9, w8
   2457c:	mov	x10, #0x10                  	// #16
   24580:	mul	x9, x10, x9
   24584:	ldr	x10, [sp, #88]
   24588:	add	x9, x10, x9
   2458c:	ldr	x0, [x9]
   24590:	bl	74f0 <strlen@plt>
   24594:	str	x0, [sp, #96]
   24598:	ldur	x9, [x29, #-16]
   2459c:	ldr	x10, [sp, #96]
   245a0:	ldrsb	w8, [x9, x10]
   245a4:	cmp	w8, #0x20
   245a8:	b.eq	245b0 <scols_init_debug@@SMARTCOLS_2.25+0xb4e0>  // b.none
   245ac:	b	245e8 <scols_init_debug@@SMARTCOLS_2.25+0xb518>
   245b0:	ldr	w8, [sp, #116]
   245b4:	mov	w9, w8
   245b8:	mov	x10, #0x10                  	// #16
   245bc:	mul	x9, x10, x9
   245c0:	ldr	x10, [sp, #88]
   245c4:	add	x9, x10, x9
   245c8:	ldr	w8, [x9, #8]
   245cc:	str	w8, [sp, #120]
   245d0:	ldr	x9, [sp, #96]
   245d4:	add	x9, x9, #0x1
   245d8:	ldur	x11, [x29, #-16]
   245dc:	add	x9, x11, x9
   245e0:	stur	x9, [x29, #-16]
   245e4:	b	245f8 <scols_init_debug@@SMARTCOLS_2.25+0xb528>
   245e8:	ldr	w8, [sp, #116]
   245ec:	add	w8, w8, #0x1
   245f0:	str	w8, [sp, #116]
   245f4:	b	24538 <scols_init_debug@@SMARTCOLS_2.25+0xb468>
   245f8:	sub	x0, x29, #0x90
   245fc:	sub	x8, x29, #0x58
   24600:	mov	x1, x8
   24604:	mov	x2, #0x38                  	// #56
   24608:	str	x8, [sp, #72]
   2460c:	bl	7430 <memcpy@plt>
   24610:	ldur	x0, [x29, #-16]
   24614:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24618:	add	x1, x1, #0xd7e
   2461c:	ldr	x2, [sp, #72]
   24620:	bl	7790 <strptime@plt>
   24624:	stur	x0, [x29, #-32]
   24628:	ldur	x8, [x29, #-32]
   2462c:	cbz	x8, 24640 <scols_init_debug@@SMARTCOLS_2.25+0xb570>
   24630:	ldur	x8, [x29, #-32]
   24634:	ldrsb	w9, [x8]
   24638:	cbnz	w9, 24640 <scols_init_debug@@SMARTCOLS_2.25+0xb570>
   2463c:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   24640:	sub	x8, x29, #0x58
   24644:	mov	x0, x8
   24648:	sub	x1, x29, #0x90
   2464c:	mov	x2, #0x38                  	// #56
   24650:	str	x8, [sp, #64]
   24654:	bl	7430 <memcpy@plt>
   24658:	ldur	x0, [x29, #-16]
   2465c:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24660:	add	x1, x1, #0xd90
   24664:	ldr	x2, [sp, #64]
   24668:	bl	7790 <strptime@plt>
   2466c:	stur	x0, [x29, #-32]
   24670:	ldur	x8, [x29, #-32]
   24674:	cbz	x8, 24688 <scols_init_debug@@SMARTCOLS_2.25+0xb5b8>
   24678:	ldur	x8, [x29, #-32]
   2467c:	ldrsb	w9, [x8]
   24680:	cbnz	w9, 24688 <scols_init_debug@@SMARTCOLS_2.25+0xb5b8>
   24684:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   24688:	sub	x8, x29, #0x58
   2468c:	mov	x0, x8
   24690:	sub	x1, x29, #0x90
   24694:	mov	x2, #0x38                  	// #56
   24698:	str	x8, [sp, #56]
   2469c:	bl	7430 <memcpy@plt>
   246a0:	ldur	x0, [x29, #-16]
   246a4:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   246a8:	add	x1, x1, #0xda2
   246ac:	ldr	x2, [sp, #56]
   246b0:	bl	7790 <strptime@plt>
   246b4:	stur	x0, [x29, #-32]
   246b8:	ldur	x8, [x29, #-32]
   246bc:	cbz	x8, 246d0 <scols_init_debug@@SMARTCOLS_2.25+0xb600>
   246c0:	ldur	x8, [x29, #-32]
   246c4:	ldrsb	w9, [x8]
   246c8:	cbnz	w9, 246d0 <scols_init_debug@@SMARTCOLS_2.25+0xb600>
   246cc:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   246d0:	sub	x8, x29, #0x58
   246d4:	mov	x0, x8
   246d8:	sub	x1, x29, #0x90
   246dc:	mov	x2, #0x38                  	// #56
   246e0:	str	x8, [sp, #48]
   246e4:	bl	7430 <memcpy@plt>
   246e8:	ldur	x0, [x29, #-16]
   246ec:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   246f0:	add	x1, x1, #0xdb4
   246f4:	ldr	x2, [sp, #48]
   246f8:	bl	7790 <strptime@plt>
   246fc:	stur	x0, [x29, #-32]
   24700:	ldur	x8, [x29, #-32]
   24704:	cbz	x8, 2471c <scols_init_debug@@SMARTCOLS_2.25+0xb64c>
   24708:	ldur	x8, [x29, #-32]
   2470c:	ldrsb	w9, [x8]
   24710:	cbnz	w9, 2471c <scols_init_debug@@SMARTCOLS_2.25+0xb64c>
   24714:	stur	wzr, [x29, #-88]
   24718:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   2471c:	sub	x8, x29, #0x58
   24720:	mov	x0, x8
   24724:	sub	x1, x29, #0x90
   24728:	mov	x2, #0x38                  	// #56
   2472c:	str	x8, [sp, #40]
   24730:	bl	7430 <memcpy@plt>
   24734:	ldur	x0, [x29, #-16]
   24738:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2473c:	add	x1, x1, #0xdc3
   24740:	ldr	x2, [sp, #40]
   24744:	bl	7790 <strptime@plt>
   24748:	stur	x0, [x29, #-32]
   2474c:	ldur	x8, [x29, #-32]
   24750:	cbz	x8, 24768 <scols_init_debug@@SMARTCOLS_2.25+0xb698>
   24754:	ldur	x8, [x29, #-32]
   24758:	ldrsb	w9, [x8]
   2475c:	cbnz	w9, 24768 <scols_init_debug@@SMARTCOLS_2.25+0xb698>
   24760:	stur	wzr, [x29, #-88]
   24764:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   24768:	sub	x8, x29, #0x58
   2476c:	mov	x0, x8
   24770:	sub	x1, x29, #0x90
   24774:	mov	x2, #0x38                  	// #56
   24778:	str	x8, [sp, #32]
   2477c:	bl	7430 <memcpy@plt>
   24780:	ldur	x0, [x29, #-16]
   24784:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24788:	add	x1, x1, #0xdd2
   2478c:	ldr	x2, [sp, #32]
   24790:	bl	7790 <strptime@plt>
   24794:	stur	x0, [x29, #-32]
   24798:	ldur	x8, [x29, #-32]
   2479c:	cbz	x8, 247bc <scols_init_debug@@SMARTCOLS_2.25+0xb6ec>
   247a0:	ldur	x8, [x29, #-32]
   247a4:	ldrsb	w9, [x8]
   247a8:	cbnz	w9, 247bc <scols_init_debug@@SMARTCOLS_2.25+0xb6ec>
   247ac:	stur	wzr, [x29, #-80]
   247b0:	stur	wzr, [x29, #-84]
   247b4:	stur	wzr, [x29, #-88]
   247b8:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   247bc:	sub	x8, x29, #0x58
   247c0:	mov	x0, x8
   247c4:	sub	x1, x29, #0x90
   247c8:	mov	x2, #0x38                  	// #56
   247cc:	str	x8, [sp, #24]
   247d0:	bl	7430 <memcpy@plt>
   247d4:	ldur	x0, [x29, #-16]
   247d8:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   247dc:	add	x1, x1, #0xddb
   247e0:	ldr	x2, [sp, #24]
   247e4:	bl	7790 <strptime@plt>
   247e8:	stur	x0, [x29, #-32]
   247ec:	ldur	x8, [x29, #-32]
   247f0:	cbz	x8, 24810 <scols_init_debug@@SMARTCOLS_2.25+0xb740>
   247f4:	ldur	x8, [x29, #-32]
   247f8:	ldrsb	w9, [x8]
   247fc:	cbnz	w9, 24810 <scols_init_debug@@SMARTCOLS_2.25+0xb740>
   24800:	stur	wzr, [x29, #-80]
   24804:	stur	wzr, [x29, #-84]
   24808:	stur	wzr, [x29, #-88]
   2480c:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   24810:	sub	x8, x29, #0x58
   24814:	mov	x0, x8
   24818:	sub	x1, x29, #0x90
   2481c:	mov	x2, #0x38                  	// #56
   24820:	str	x8, [sp, #16]
   24824:	bl	7430 <memcpy@plt>
   24828:	ldur	x0, [x29, #-16]
   2482c:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24830:	add	x1, x1, #0xd99
   24834:	ldr	x2, [sp, #16]
   24838:	bl	7790 <strptime@plt>
   2483c:	stur	x0, [x29, #-32]
   24840:	ldur	x8, [x29, #-32]
   24844:	cbz	x8, 24858 <scols_init_debug@@SMARTCOLS_2.25+0xb788>
   24848:	ldur	x8, [x29, #-32]
   2484c:	ldrsb	w9, [x8]
   24850:	cbnz	w9, 24858 <scols_init_debug@@SMARTCOLS_2.25+0xb788>
   24854:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   24858:	sub	x8, x29, #0x58
   2485c:	mov	x0, x8
   24860:	sub	x1, x29, #0x90
   24864:	mov	x2, #0x38                  	// #56
   24868:	str	x8, [sp, #8]
   2486c:	bl	7430 <memcpy@plt>
   24870:	ldur	x0, [x29, #-16]
   24874:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24878:	add	x1, x1, #0xdcc
   2487c:	ldr	x2, [sp, #8]
   24880:	bl	7790 <strptime@plt>
   24884:	stur	x0, [x29, #-32]
   24888:	ldur	x8, [x29, #-32]
   2488c:	cbz	x8, 248a4 <scols_init_debug@@SMARTCOLS_2.25+0xb7d4>
   24890:	ldur	x8, [x29, #-32]
   24894:	ldrsb	w9, [x8]
   24898:	cbnz	w9, 248a4 <scols_init_debug@@SMARTCOLS_2.25+0xb7d4>
   2489c:	stur	wzr, [x29, #-88]
   248a0:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   248a4:	sub	x8, x29, #0x58
   248a8:	mov	x0, x8
   248ac:	sub	x1, x29, #0x90
   248b0:	mov	x2, #0x38                  	// #56
   248b4:	str	x8, [sp]
   248b8:	bl	7430 <memcpy@plt>
   248bc:	ldur	x0, [x29, #-16]
   248c0:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   248c4:	add	x1, x1, #0xde4
   248c8:	ldr	x2, [sp]
   248cc:	bl	7790 <strptime@plt>
   248d0:	stur	x0, [x29, #-32]
   248d4:	ldur	x8, [x29, #-32]
   248d8:	cbz	x8, 248f0 <scols_init_debug@@SMARTCOLS_2.25+0xb820>
   248dc:	ldur	x8, [x29, #-32]
   248e0:	ldrsb	w9, [x8]
   248e4:	cbnz	w9, 248f0 <scols_init_debug@@SMARTCOLS_2.25+0xb820>
   248e8:	stur	wzr, [x29, #-88]
   248ec:	b	248fc <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   248f0:	mov	w8, #0xffffffea            	// #-22
   248f4:	stur	w8, [x29, #-4]
   248f8:	b	249ac <scols_init_debug@@SMARTCOLS_2.25+0xb8dc>
   248fc:	sub	x0, x29, #0x58
   24900:	bl	7c10 <mktime@plt>
   24904:	str	x0, [sp, #152]
   24908:	ldr	x8, [sp, #152]
   2490c:	mov	x9, #0xffffffffffffffff    	// #-1
   24910:	cmp	x8, x9
   24914:	b.ne	24924 <scols_init_debug@@SMARTCOLS_2.25+0xb854>  // b.any
   24918:	mov	w8, #0xffffffea            	// #-22
   2491c:	stur	w8, [x29, #-4]
   24920:	b	249ac <scols_init_debug@@SMARTCOLS_2.25+0xb8dc>
   24924:	ldr	w8, [sp, #120]
   24928:	cmp	w8, #0x0
   2492c:	cset	w8, lt  // lt = tstop
   24930:	tbnz	w8, #0, 24950 <scols_init_debug@@SMARTCOLS_2.25+0xb880>
   24934:	ldur	w8, [x29, #-64]
   24938:	ldr	w9, [sp, #120]
   2493c:	cmp	w8, w9
   24940:	b.eq	24950 <scols_init_debug@@SMARTCOLS_2.25+0xb880>  // b.none
   24944:	mov	w8, #0xffffffea            	// #-22
   24948:	stur	w8, [x29, #-4]
   2494c:	b	249ac <scols_init_debug@@SMARTCOLS_2.25+0xb8dc>
   24950:	ldr	x8, [sp, #152]
   24954:	mov	x9, #0x4240                	// #16960
   24958:	movk	x9, #0xf, lsl #16
   2495c:	mul	x8, x8, x9
   24960:	str	x8, [sp, #128]
   24964:	ldr	x8, [sp, #144]
   24968:	ldr	x9, [sp, #128]
   2496c:	add	x8, x9, x8
   24970:	str	x8, [sp, #128]
   24974:	ldr	x8, [sp, #128]
   24978:	ldr	x9, [sp, #136]
   2497c:	cmp	x8, x9
   24980:	b.ls	24998 <scols_init_debug@@SMARTCOLS_2.25+0xb8c8>  // b.plast
   24984:	ldr	x8, [sp, #136]
   24988:	ldr	x9, [sp, #128]
   2498c:	subs	x8, x9, x8
   24990:	str	x8, [sp, #128]
   24994:	b	2499c <scols_init_debug@@SMARTCOLS_2.25+0xb8cc>
   24998:	str	xzr, [sp, #128]
   2499c:	ldr	x8, [sp, #128]
   249a0:	ldur	x9, [x29, #-24]
   249a4:	str	x8, [x9]
   249a8:	stur	wzr, [x29, #-4]
   249ac:	ldur	w0, [x29, #-4]
   249b0:	ldr	x28, [sp, #320]
   249b4:	ldp	x29, x30, [sp, #304]
   249b8:	add	sp, sp, #0x150
   249bc:	ret
   249c0:	sub	sp, sp, #0x90
   249c4:	stp	x29, x30, [sp, #128]
   249c8:	add	x29, sp, #0x80
   249cc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   249d0:	add	x8, x8, #0x970
   249d4:	stur	x0, [x29, #-16]
   249d8:	stur	x1, [x29, #-24]
   249dc:	stur	xzr, [x29, #-40]
   249e0:	stur	wzr, [x29, #-44]
   249e4:	ldur	x9, [x29, #-16]
   249e8:	str	x8, [sp, #24]
   249ec:	cbz	x9, 249f4 <scols_init_debug@@SMARTCOLS_2.25+0xb924>
   249f0:	b	24a14 <scols_init_debug@@SMARTCOLS_2.25+0xb944>
   249f4:	adrp	x0, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   249f8:	add	x0, x0, #0x21f
   249fc:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24a00:	add	x1, x1, #0xd1b
   24a04:	mov	w2, #0x4d                  	// #77
   24a08:	adrp	x3, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24a0c:	add	x3, x3, #0xe7e
   24a10:	bl	8230 <__assert_fail@plt>
   24a14:	ldur	x8, [x29, #-24]
   24a18:	cbz	x8, 24a20 <scols_init_debug@@SMARTCOLS_2.25+0xb950>
   24a1c:	b	24a40 <scols_init_debug@@SMARTCOLS_2.25+0xb970>
   24a20:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24a24:	add	x0, x0, #0xd57
   24a28:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24a2c:	add	x1, x1, #0xd1b
   24a30:	mov	w2, #0x4e                  	// #78
   24a34:	adrp	x3, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24a38:	add	x3, x3, #0xe7e
   24a3c:	bl	8230 <__assert_fail@plt>
   24a40:	ldur	x8, [x29, #-16]
   24a44:	stur	x8, [x29, #-32]
   24a48:	str	xzr, [sp, #64]
   24a4c:	str	wzr, [sp, #48]
   24a50:	ldur	x0, [x29, #-32]
   24a54:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24a58:	add	x1, x1, #0xea4
   24a5c:	bl	7ec0 <strspn@plt>
   24a60:	ldur	x8, [x29, #-32]
   24a64:	add	x8, x8, x0
   24a68:	stur	x8, [x29, #-32]
   24a6c:	ldur	x8, [x29, #-32]
   24a70:	ldrsb	w9, [x8]
   24a74:	cbnz	w9, 24a90 <scols_init_debug@@SMARTCOLS_2.25+0xb9c0>
   24a78:	ldur	w8, [x29, #-44]
   24a7c:	cbnz	w8, 24a8c <scols_init_debug@@SMARTCOLS_2.25+0xb9bc>
   24a80:	mov	w8, #0xffffffea            	// #-22
   24a84:	stur	w8, [x29, #-4]
   24a88:	b	24d28 <scols_init_debug@@SMARTCOLS_2.25+0xbc58>
   24a8c:	b	24d18 <scols_init_debug@@SMARTCOLS_2.25+0xbc48>
   24a90:	bl	8240 <__errno_location@plt>
   24a94:	str	wzr, [x0]
   24a98:	ldur	x0, [x29, #-32]
   24a9c:	add	x1, sp, #0x38
   24aa0:	mov	w2, #0xa                   	// #10
   24aa4:	bl	7610 <strtoll@plt>
   24aa8:	stur	x0, [x29, #-56]
   24aac:	bl	8240 <__errno_location@plt>
   24ab0:	ldr	w8, [x0]
   24ab4:	cmp	w8, #0x0
   24ab8:	cset	w8, le
   24abc:	tbnz	w8, #0, 24ad8 <scols_init_debug@@SMARTCOLS_2.25+0xba08>
   24ac0:	bl	8240 <__errno_location@plt>
   24ac4:	ldr	w8, [x0]
   24ac8:	mov	w9, wzr
   24acc:	subs	w8, w9, w8
   24ad0:	stur	w8, [x29, #-4]
   24ad4:	b	24d28 <scols_init_debug@@SMARTCOLS_2.25+0xbc58>
   24ad8:	ldur	x8, [x29, #-56]
   24adc:	cmp	x8, #0x0
   24ae0:	cset	w9, ge  // ge = tcont
   24ae4:	tbnz	w9, #0, 24af4 <scols_init_debug@@SMARTCOLS_2.25+0xba24>
   24ae8:	mov	w8, #0xffffffde            	// #-34
   24aec:	stur	w8, [x29, #-4]
   24af0:	b	24d28 <scols_init_debug@@SMARTCOLS_2.25+0xbc58>
   24af4:	ldr	x8, [sp, #56]
   24af8:	ldrsb	w9, [x8]
   24afc:	cmp	w9, #0x2e
   24b00:	b.ne	24bac <scols_init_debug@@SMARTCOLS_2.25+0xbadc>  // b.any
   24b04:	add	x1, sp, #0x38
   24b08:	ldr	x8, [sp, #56]
   24b0c:	add	x8, x8, #0x1
   24b10:	str	x8, [sp, #40]
   24b14:	str	x1, [sp, #16]
   24b18:	bl	8240 <__errno_location@plt>
   24b1c:	str	wzr, [x0]
   24b20:	ldr	x0, [sp, #40]
   24b24:	ldr	x1, [sp, #16]
   24b28:	mov	w2, #0xa                   	// #10
   24b2c:	bl	7610 <strtoll@plt>
   24b30:	str	x0, [sp, #64]
   24b34:	bl	8240 <__errno_location@plt>
   24b38:	ldr	w9, [x0]
   24b3c:	cmp	w9, #0x0
   24b40:	cset	w9, le
   24b44:	tbnz	w9, #0, 24b60 <scols_init_debug@@SMARTCOLS_2.25+0xba90>
   24b48:	bl	8240 <__errno_location@plt>
   24b4c:	ldr	w8, [x0]
   24b50:	mov	w9, wzr
   24b54:	subs	w8, w9, w8
   24b58:	stur	w8, [x29, #-4]
   24b5c:	b	24d28 <scols_init_debug@@SMARTCOLS_2.25+0xbc58>
   24b60:	ldr	x8, [sp, #64]
   24b64:	cmp	x8, #0x0
   24b68:	cset	w9, ge  // ge = tcont
   24b6c:	tbnz	w9, #0, 24b7c <scols_init_debug@@SMARTCOLS_2.25+0xbaac>
   24b70:	mov	w8, #0xffffffde            	// #-34
   24b74:	stur	w8, [x29, #-4]
   24b78:	b	24d28 <scols_init_debug@@SMARTCOLS_2.25+0xbc58>
   24b7c:	ldr	x8, [sp, #56]
   24b80:	ldr	x9, [sp, #40]
   24b84:	cmp	x8, x9
   24b88:	b.ne	24b98 <scols_init_debug@@SMARTCOLS_2.25+0xbac8>  // b.any
   24b8c:	mov	w8, #0xffffffea            	// #-22
   24b90:	stur	w8, [x29, #-4]
   24b94:	b	24d28 <scols_init_debug@@SMARTCOLS_2.25+0xbc58>
   24b98:	ldr	x8, [sp, #56]
   24b9c:	ldr	x9, [sp, #40]
   24ba0:	subs	x8, x8, x9
   24ba4:	str	w8, [sp, #48]
   24ba8:	b	24bc8 <scols_init_debug@@SMARTCOLS_2.25+0xbaf8>
   24bac:	ldr	x8, [sp, #56]
   24bb0:	ldur	x9, [x29, #-32]
   24bb4:	cmp	x8, x9
   24bb8:	b.ne	24bc8 <scols_init_debug@@SMARTCOLS_2.25+0xbaf8>  // b.any
   24bbc:	mov	w8, #0xffffffea            	// #-22
   24bc0:	stur	w8, [x29, #-4]
   24bc4:	b	24d28 <scols_init_debug@@SMARTCOLS_2.25+0xbc58>
   24bc8:	ldr	x0, [sp, #56]
   24bcc:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24bd0:	add	x1, x1, #0xea4
   24bd4:	bl	7ec0 <strspn@plt>
   24bd8:	ldr	x8, [sp, #56]
   24bdc:	add	x8, x8, x0
   24be0:	str	x8, [sp, #56]
   24be4:	str	wzr, [sp, #52]
   24be8:	ldr	w8, [sp, #52]
   24bec:	mov	w9, w8
   24bf0:	cmp	x9, #0x1c
   24bf4:	b.cs	24cf8 <scols_init_debug@@SMARTCOLS_2.25+0xbc28>  // b.hs, b.nlast
   24bf8:	ldr	x0, [sp, #56]
   24bfc:	ldr	w8, [sp, #52]
   24c00:	mov	w9, w8
   24c04:	mov	x10, #0x10                  	// #16
   24c08:	mul	x9, x10, x9
   24c0c:	ldr	x10, [sp, #24]
   24c10:	add	x9, x10, x9
   24c14:	ldr	x1, [x9]
   24c18:	bl	255cc <scols_init_debug@@SMARTCOLS_2.25+0xc4fc>
   24c1c:	cbz	x0, 24ce8 <scols_init_debug@@SMARTCOLS_2.25+0xbc18>
   24c20:	ldr	x8, [sp, #64]
   24c24:	ldr	w9, [sp, #52]
   24c28:	mov	w10, w9
   24c2c:	mov	x11, #0x10                  	// #16
   24c30:	mul	x10, x11, x10
   24c34:	ldr	x11, [sp, #24]
   24c38:	add	x10, x11, x10
   24c3c:	ldr	x10, [x10, #8]
   24c40:	mul	x8, x8, x10
   24c44:	str	x8, [sp, #32]
   24c48:	ldr	w8, [sp, #48]
   24c4c:	cmp	w8, #0x0
   24c50:	cset	w8, ls  // ls = plast
   24c54:	tbnz	w8, #0, 24c78 <scols_init_debug@@SMARTCOLS_2.25+0xbba8>
   24c58:	ldr	x8, [sp, #32]
   24c5c:	mov	x9, #0xa                   	// #10
   24c60:	udiv	x8, x8, x9
   24c64:	str	x8, [sp, #32]
   24c68:	ldr	w8, [sp, #48]
   24c6c:	subs	w8, w8, #0x1
   24c70:	str	w8, [sp, #48]
   24c74:	b	24c48 <scols_init_debug@@SMARTCOLS_2.25+0xbb78>
   24c78:	ldur	x8, [x29, #-56]
   24c7c:	ldr	w9, [sp, #52]
   24c80:	mov	w10, w9
   24c84:	mov	x11, #0x10                  	// #16
   24c88:	mul	x10, x11, x10
   24c8c:	ldr	x12, [sp, #24]
   24c90:	add	x10, x12, x10
   24c94:	ldr	x10, [x10, #8]
   24c98:	mul	x8, x8, x10
   24c9c:	ldr	x10, [sp, #32]
   24ca0:	add	x8, x8, x10
   24ca4:	ldur	x10, [x29, #-40]
   24ca8:	add	x8, x10, x8
   24cac:	stur	x8, [x29, #-40]
   24cb0:	ldr	x8, [sp, #56]
   24cb4:	ldr	w9, [sp, #52]
   24cb8:	mov	w10, w9
   24cbc:	mul	x10, x11, x10
   24cc0:	add	x10, x12, x10
   24cc4:	ldr	x0, [x10]
   24cc8:	str	x8, [sp, #8]
   24ccc:	bl	74f0 <strlen@plt>
   24cd0:	ldr	x8, [sp, #8]
   24cd4:	add	x10, x8, x0
   24cd8:	stur	x10, [x29, #-32]
   24cdc:	mov	w9, #0x1                   	// #1
   24ce0:	stur	w9, [x29, #-44]
   24ce4:	b	24cf8 <scols_init_debug@@SMARTCOLS_2.25+0xbc28>
   24ce8:	ldr	w8, [sp, #52]
   24cec:	add	w8, w8, #0x1
   24cf0:	str	w8, [sp, #52]
   24cf4:	b	24be8 <scols_init_debug@@SMARTCOLS_2.25+0xbb18>
   24cf8:	ldr	w8, [sp, #52]
   24cfc:	mov	w9, w8
   24d00:	cmp	x9, #0x1c
   24d04:	b.cc	24d14 <scols_init_debug@@SMARTCOLS_2.25+0xbc44>  // b.lo, b.ul, b.last
   24d08:	mov	w8, #0xffffffea            	// #-22
   24d0c:	stur	w8, [x29, #-4]
   24d10:	b	24d28 <scols_init_debug@@SMARTCOLS_2.25+0xbc58>
   24d14:	b	24a48 <scols_init_debug@@SMARTCOLS_2.25+0xb978>
   24d18:	ldur	x8, [x29, #-40]
   24d1c:	ldur	x9, [x29, #-24]
   24d20:	str	x8, [x9]
   24d24:	stur	wzr, [x29, #-4]
   24d28:	ldur	w0, [x29, #-4]
   24d2c:	ldp	x29, x30, [sp, #128]
   24d30:	add	sp, sp, #0x90
   24d34:	ret
   24d38:	sub	sp, sp, #0x50
   24d3c:	stp	x29, x30, [sp, #64]
   24d40:	add	x29, sp, #0x40
   24d44:	stur	x0, [x29, #-16]
   24d48:	stur	x1, [x29, #-24]
   24d4c:	ldur	x8, [x29, #-16]
   24d50:	cbz	x8, 24d64 <scols_init_debug@@SMARTCOLS_2.25+0xbc94>
   24d54:	ldur	x0, [x29, #-16]
   24d58:	bl	74f0 <strlen@plt>
   24d5c:	str	x0, [sp, #16]
   24d60:	b	24d6c <scols_init_debug@@SMARTCOLS_2.25+0xbc9c>
   24d64:	mov	x8, xzr
   24d68:	str	x8, [sp, #16]
   24d6c:	ldr	x8, [sp, #16]
   24d70:	str	x8, [sp, #32]
   24d74:	ldur	x8, [x29, #-24]
   24d78:	cbz	x8, 24d8c <scols_init_debug@@SMARTCOLS_2.25+0xbcbc>
   24d7c:	ldur	x0, [x29, #-24]
   24d80:	bl	74f0 <strlen@plt>
   24d84:	str	x0, [sp, #8]
   24d88:	b	24d94 <scols_init_debug@@SMARTCOLS_2.25+0xbcc4>
   24d8c:	mov	x8, xzr
   24d90:	str	x8, [sp, #8]
   24d94:	ldr	x8, [sp, #8]
   24d98:	str	x8, [sp, #24]
   24d9c:	ldr	x8, [sp, #24]
   24da0:	cbnz	x8, 24db8 <scols_init_debug@@SMARTCOLS_2.25+0xbce8>
   24da4:	ldur	x8, [x29, #-16]
   24da8:	ldr	x9, [sp, #32]
   24dac:	add	x8, x8, x9
   24db0:	stur	x8, [x29, #-8]
   24db4:	b	24e2c <scols_init_debug@@SMARTCOLS_2.25+0xbd5c>
   24db8:	ldr	x8, [sp, #32]
   24dbc:	ldr	x9, [sp, #24]
   24dc0:	cmp	x8, x9
   24dc4:	b.cs	24dd4 <scols_init_debug@@SMARTCOLS_2.25+0xbd04>  // b.hs, b.nlast
   24dc8:	mov	x8, xzr
   24dcc:	stur	x8, [x29, #-8]
   24dd0:	b	24e2c <scols_init_debug@@SMARTCOLS_2.25+0xbd5c>
   24dd4:	ldur	x8, [x29, #-16]
   24dd8:	ldr	x9, [sp, #32]
   24ddc:	add	x8, x8, x9
   24de0:	ldr	x9, [sp, #24]
   24de4:	mov	x10, xzr
   24de8:	subs	x9, x10, x9
   24dec:	add	x0, x8, x9
   24df0:	ldur	x1, [x29, #-24]
   24df4:	ldr	x2, [sp, #24]
   24df8:	bl	7d00 <memcmp@plt>
   24dfc:	cbz	w0, 24e0c <scols_init_debug@@SMARTCOLS_2.25+0xbd3c>
   24e00:	mov	x8, xzr
   24e04:	stur	x8, [x29, #-8]
   24e08:	b	24e2c <scols_init_debug@@SMARTCOLS_2.25+0xbd5c>
   24e0c:	ldur	x8, [x29, #-16]
   24e10:	ldr	x9, [sp, #32]
   24e14:	add	x8, x8, x9
   24e18:	ldr	x9, [sp, #24]
   24e1c:	mov	x10, xzr
   24e20:	subs	x9, x10, x9
   24e24:	add	x8, x8, x9
   24e28:	stur	x8, [x29, #-8]
   24e2c:	ldur	x0, [x29, #-8]
   24e30:	ldp	x29, x30, [sp, #64]
   24e34:	add	sp, sp, #0x50
   24e38:	ret
   24e3c:	sub	sp, sp, #0x40
   24e40:	stp	x29, x30, [sp, #48]
   24e44:	add	x29, sp, #0x30
   24e48:	stur	x0, [x29, #-16]
   24e4c:	str	x1, [sp, #24]
   24e50:	ldr	x8, [sp, #24]
   24e54:	cbz	x8, 24e68 <scols_init_debug@@SMARTCOLS_2.25+0xbd98>
   24e58:	ldr	x0, [sp, #24]
   24e5c:	bl	74f0 <strlen@plt>
   24e60:	str	x0, [sp, #8]
   24e64:	b	24e70 <scols_init_debug@@SMARTCOLS_2.25+0xbda0>
   24e68:	mov	x8, xzr
   24e6c:	str	x8, [sp, #8]
   24e70:	ldr	x8, [sp, #8]
   24e74:	str	x8, [sp, #16]
   24e78:	ldur	x8, [x29, #-16]
   24e7c:	cbz	x8, 24eb0 <scols_init_debug@@SMARTCOLS_2.25+0xbde0>
   24e80:	ldr	x8, [sp, #16]
   24e84:	cbz	x8, 24eb0 <scols_init_debug@@SMARTCOLS_2.25+0xbde0>
   24e88:	ldur	x0, [x29, #-16]
   24e8c:	ldr	x1, [sp, #24]
   24e90:	ldr	x2, [sp, #16]
   24e94:	bl	7e20 <strncasecmp@plt>
   24e98:	cbnz	w0, 24eb0 <scols_init_debug@@SMARTCOLS_2.25+0xbde0>
   24e9c:	ldur	x8, [x29, #-16]
   24ea0:	ldr	x9, [sp, #16]
   24ea4:	add	x8, x8, x9
   24ea8:	stur	x8, [x29, #-8]
   24eac:	b	24eb8 <scols_init_debug@@SMARTCOLS_2.25+0xbde8>
   24eb0:	mov	x8, xzr
   24eb4:	stur	x8, [x29, #-8]
   24eb8:	ldur	x0, [x29, #-8]
   24ebc:	ldp	x29, x30, [sp, #48]
   24ec0:	add	sp, sp, #0x40
   24ec4:	ret
   24ec8:	sub	sp, sp, #0x10
   24ecc:	str	x0, [sp]
   24ed0:	ldr	x8, [sp]
   24ed4:	ldr	w9, [x8, #32]
   24ed8:	cmp	w9, #0x0
   24edc:	cset	w9, ge  // ge = tcont
   24ee0:	tbnz	w9, #0, 24eec <scols_init_debug@@SMARTCOLS_2.25+0xbe1c>
   24ee4:	str	wzr, [sp, #12]
   24ee8:	b	24ef8 <scols_init_debug@@SMARTCOLS_2.25+0xbe28>
   24eec:	ldr	x8, [sp]
   24ef0:	ldr	x8, [x8, #40]
   24ef4:	str	w8, [sp, #12]
   24ef8:	ldr	w0, [sp, #12]
   24efc:	add	sp, sp, #0x10
   24f00:	ret
   24f04:	sub	sp, sp, #0x80
   24f08:	stp	x29, x30, [sp, #112]
   24f0c:	add	x29, sp, #0x70
   24f10:	stur	x0, [x29, #-16]
   24f14:	stur	w1, [x29, #-20]
   24f18:	stur	x2, [x29, #-32]
   24f1c:	stur	x3, [x29, #-40]
   24f20:	ldur	w8, [x29, #-20]
   24f24:	and	w8, w8, #0x40
   24f28:	cbz	w8, 24f40 <scols_init_debug@@SMARTCOLS_2.25+0xbe70>
   24f2c:	ldur	x0, [x29, #-16]
   24f30:	add	x1, sp, #0x10
   24f34:	bl	7a70 <gmtime_r@plt>
   24f38:	str	x0, [sp, #8]
   24f3c:	b	24f50 <scols_init_debug@@SMARTCOLS_2.25+0xbe80>
   24f40:	ldur	x0, [x29, #-16]
   24f44:	add	x1, sp, #0x10
   24f48:	bl	7680 <localtime_r@plt>
   24f4c:	str	x0, [sp, #8]
   24f50:	ldr	x8, [sp, #8]
   24f54:	cbz	x8, 24f7c <scols_init_debug@@SMARTCOLS_2.25+0xbeac>
   24f58:	ldur	x8, [x29, #-16]
   24f5c:	ldr	x1, [x8, #8]
   24f60:	ldur	w2, [x29, #-20]
   24f64:	ldur	x3, [x29, #-32]
   24f68:	ldur	x4, [x29, #-40]
   24f6c:	add	x0, sp, #0x10
   24f70:	bl	24fac <scols_init_debug@@SMARTCOLS_2.25+0xbedc>
   24f74:	stur	w0, [x29, #-4]
   24f78:	b	24f9c <scols_init_debug@@SMARTCOLS_2.25+0xbecc>
   24f7c:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   24f80:	add	x0, x0, #0xdf1
   24f84:	bl	8330 <gettext@plt>
   24f88:	ldur	x8, [x29, #-16]
   24f8c:	ldr	x1, [x8]
   24f90:	bl	7fe0 <warnx@plt>
   24f94:	mov	w9, #0xffffffff            	// #-1
   24f98:	stur	w9, [x29, #-4]
   24f9c:	ldur	w0, [x29, #-4]
   24fa0:	ldp	x29, x30, [sp, #112]
   24fa4:	add	sp, sp, #0x80
   24fa8:	ret
   24fac:	sub	sp, sp, #0x60
   24fb0:	stp	x29, x30, [sp, #80]
   24fb4:	add	x29, sp, #0x50
   24fb8:	stur	x0, [x29, #-16]
   24fbc:	stur	x1, [x29, #-24]
   24fc0:	stur	w2, [x29, #-28]
   24fc4:	str	x3, [sp, #40]
   24fc8:	str	x4, [sp, #32]
   24fcc:	ldr	x8, [sp, #40]
   24fd0:	str	x8, [sp, #24]
   24fd4:	ldur	w9, [x29, #-28]
   24fd8:	and	w9, w9, #0x1
   24fdc:	cbz	w9, 2505c <scols_init_debug@@SMARTCOLS_2.25+0xbf8c>
   24fe0:	ldr	x0, [sp, #24]
   24fe4:	ldr	x1, [sp, #32]
   24fe8:	ldur	x8, [x29, #-16]
   24fec:	ldrsw	x8, [x8, #20]
   24ff0:	add	x3, x8, #0x76c
   24ff4:	ldur	x8, [x29, #-16]
   24ff8:	ldr	w9, [x8, #16]
   24ffc:	add	w4, w9, #0x1
   25000:	ldur	x8, [x29, #-16]
   25004:	ldr	w5, [x8, #12]
   25008:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2500c:	add	x2, x2, #0xea9
   25010:	bl	77c0 <snprintf@plt>
   25014:	str	w0, [sp, #20]
   25018:	ldr	w9, [sp, #20]
   2501c:	cmp	w9, #0x0
   25020:	cset	w9, lt  // lt = tstop
   25024:	tbnz	w9, #0, 25038 <scols_init_debug@@SMARTCOLS_2.25+0xbf68>
   25028:	ldrsw	x8, [sp, #20]
   2502c:	ldr	x9, [sp, #32]
   25030:	cmp	x8, x9
   25034:	b.ls	2503c <scols_init_debug@@SMARTCOLS_2.25+0xbf6c>  // b.plast
   25038:	b	252a0 <scols_init_debug@@SMARTCOLS_2.25+0xc1d0>
   2503c:	ldrsw	x8, [sp, #20]
   25040:	ldr	x9, [sp, #32]
   25044:	subs	x8, x9, x8
   25048:	str	x8, [sp, #32]
   2504c:	ldrsw	x8, [sp, #20]
   25050:	ldr	x9, [sp, #24]
   25054:	add	x8, x9, x8
   25058:	str	x8, [sp, #24]
   2505c:	ldur	w8, [x29, #-28]
   25060:	and	w8, w8, #0x1
   25064:	cbz	w8, 250b4 <scols_init_debug@@SMARTCOLS_2.25+0xbfe4>
   25068:	ldur	w8, [x29, #-28]
   2506c:	and	w8, w8, #0x2
   25070:	cbz	w8, 250b4 <scols_init_debug@@SMARTCOLS_2.25+0xbfe4>
   25074:	ldr	x8, [sp, #32]
   25078:	cmp	x8, #0x1
   2507c:	b.cs	25084 <scols_init_debug@@SMARTCOLS_2.25+0xbfb4>  // b.hs, b.nlast
   25080:	b	252a0 <scols_init_debug@@SMARTCOLS_2.25+0xc1d0>
   25084:	ldur	w8, [x29, #-28]
   25088:	mov	w9, #0x20                  	// #32
   2508c:	mov	w10, #0x54                  	// #84
   25090:	tst	w8, #0x20
   25094:	csel	w8, w10, w9, ne  // ne = any
   25098:	ldr	x11, [sp, #24]
   2509c:	add	x12, x11, #0x1
   250a0:	str	x12, [sp, #24]
   250a4:	strb	w8, [x11]
   250a8:	ldr	x11, [sp, #32]
   250ac:	subs	x11, x11, #0x1
   250b0:	str	x11, [sp, #32]
   250b4:	ldur	w8, [x29, #-28]
   250b8:	and	w8, w8, #0x2
   250bc:	cbz	w8, 25134 <scols_init_debug@@SMARTCOLS_2.25+0xc064>
   250c0:	ldr	x0, [sp, #24]
   250c4:	ldr	x1, [sp, #32]
   250c8:	ldur	x8, [x29, #-16]
   250cc:	ldr	w3, [x8, #8]
   250d0:	ldur	x8, [x29, #-16]
   250d4:	ldr	w4, [x8, #4]
   250d8:	ldur	x8, [x29, #-16]
   250dc:	ldr	w5, [x8]
   250e0:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   250e4:	add	x2, x2, #0xeb8
   250e8:	bl	77c0 <snprintf@plt>
   250ec:	str	w0, [sp, #20]
   250f0:	ldr	w9, [sp, #20]
   250f4:	cmp	w9, #0x0
   250f8:	cset	w9, lt  // lt = tstop
   250fc:	tbnz	w9, #0, 25110 <scols_init_debug@@SMARTCOLS_2.25+0xc040>
   25100:	ldrsw	x8, [sp, #20]
   25104:	ldr	x9, [sp, #32]
   25108:	cmp	x8, x9
   2510c:	b.ls	25114 <scols_init_debug@@SMARTCOLS_2.25+0xc044>  // b.plast
   25110:	b	252a0 <scols_init_debug@@SMARTCOLS_2.25+0xc1d0>
   25114:	ldrsw	x8, [sp, #20]
   25118:	ldr	x9, [sp, #32]
   2511c:	subs	x8, x9, x8
   25120:	str	x8, [sp, #32]
   25124:	ldrsw	x8, [sp, #20]
   25128:	ldr	x9, [sp, #24]
   2512c:	add	x8, x9, x8
   25130:	str	x8, [sp, #24]
   25134:	ldur	w8, [x29, #-28]
   25138:	and	w8, w8, #0x8
   2513c:	cbz	w8, 251a4 <scols_init_debug@@SMARTCOLS_2.25+0xc0d4>
   25140:	ldr	x0, [sp, #24]
   25144:	ldr	x1, [sp, #32]
   25148:	ldur	x3, [x29, #-24]
   2514c:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   25150:	add	x2, x2, #0xec7
   25154:	bl	77c0 <snprintf@plt>
   25158:	str	w0, [sp, #20]
   2515c:	ldr	w8, [sp, #20]
   25160:	cmp	w8, #0x0
   25164:	cset	w8, lt  // lt = tstop
   25168:	tbnz	w8, #0, 2517c <scols_init_debug@@SMARTCOLS_2.25+0xc0ac>
   2516c:	ldrsw	x8, [sp, #20]
   25170:	ldr	x9, [sp, #32]
   25174:	cmp	x8, x9
   25178:	b.ls	25180 <scols_init_debug@@SMARTCOLS_2.25+0xc0b0>  // b.plast
   2517c:	b	252a0 <scols_init_debug@@SMARTCOLS_2.25+0xc1d0>
   25180:	ldrsw	x8, [sp, #20]
   25184:	ldr	x9, [sp, #32]
   25188:	subs	x8, x9, x8
   2518c:	str	x8, [sp, #32]
   25190:	ldrsw	x8, [sp, #20]
   25194:	ldr	x9, [sp, #24]
   25198:	add	x8, x9, x8
   2519c:	str	x8, [sp, #24]
   251a0:	b	25210 <scols_init_debug@@SMARTCOLS_2.25+0xc140>
   251a4:	ldur	w8, [x29, #-28]
   251a8:	and	w8, w8, #0x10
   251ac:	cbz	w8, 25210 <scols_init_debug@@SMARTCOLS_2.25+0xc140>
   251b0:	ldr	x0, [sp, #24]
   251b4:	ldr	x1, [sp, #32]
   251b8:	ldur	x3, [x29, #-24]
   251bc:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   251c0:	add	x2, x2, #0xece
   251c4:	bl	77c0 <snprintf@plt>
   251c8:	str	w0, [sp, #20]
   251cc:	ldr	w8, [sp, #20]
   251d0:	cmp	w8, #0x0
   251d4:	cset	w8, lt  // lt = tstop
   251d8:	tbnz	w8, #0, 251ec <scols_init_debug@@SMARTCOLS_2.25+0xc11c>
   251dc:	ldrsw	x8, [sp, #20]
   251e0:	ldr	x9, [sp, #32]
   251e4:	cmp	x8, x9
   251e8:	b.ls	251f0 <scols_init_debug@@SMARTCOLS_2.25+0xc120>  // b.plast
   251ec:	b	252a0 <scols_init_debug@@SMARTCOLS_2.25+0xc1d0>
   251f0:	ldrsw	x8, [sp, #20]
   251f4:	ldr	x9, [sp, #32]
   251f8:	subs	x8, x9, x8
   251fc:	str	x8, [sp, #32]
   25200:	ldrsw	x8, [sp, #20]
   25204:	ldr	x9, [sp, #24]
   25208:	add	x8, x9, x8
   2520c:	str	x8, [sp, #24]
   25210:	ldur	w8, [x29, #-28]
   25214:	and	w8, w8, #0x4
   25218:	cbz	w8, 25298 <scols_init_debug@@SMARTCOLS_2.25+0xc1c8>
   2521c:	ldur	x0, [x29, #-16]
   25220:	bl	24ec8 <scols_init_debug@@SMARTCOLS_2.25+0xbdf8>
   25224:	mov	w8, #0x3c                  	// #60
   25228:	sdiv	w9, w0, w8
   2522c:	str	w9, [sp, #16]
   25230:	ldr	w9, [sp, #16]
   25234:	sdiv	w9, w9, w8
   25238:	str	w9, [sp, #12]
   2523c:	ldr	w9, [sp, #16]
   25240:	sdiv	w10, w9, w8
   25244:	mul	w8, w10, w8
   25248:	subs	w0, w9, w8
   2524c:	bl	77d0 <abs@plt>
   25250:	str	w0, [sp, #8]
   25254:	ldr	x0, [sp, #24]
   25258:	ldr	x1, [sp, #32]
   2525c:	ldr	w3, [sp, #12]
   25260:	ldr	w4, [sp, #8]
   25264:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   25268:	add	x2, x2, #0xed5
   2526c:	bl	77c0 <snprintf@plt>
   25270:	str	w0, [sp, #20]
   25274:	ldr	w8, [sp, #20]
   25278:	cmp	w8, #0x0
   2527c:	cset	w8, lt  // lt = tstop
   25280:	tbnz	w8, #0, 25294 <scols_init_debug@@SMARTCOLS_2.25+0xc1c4>
   25284:	ldrsw	x8, [sp, #20]
   25288:	ldr	x9, [sp, #32]
   2528c:	cmp	x8, x9
   25290:	b.ls	25298 <scols_init_debug@@SMARTCOLS_2.25+0xc1c8>  // b.plast
   25294:	b	252a0 <scols_init_debug@@SMARTCOLS_2.25+0xc1d0>
   25298:	stur	wzr, [x29, #-4]
   2529c:	b	252b8 <scols_init_debug@@SMARTCOLS_2.25+0xc1e8>
   252a0:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   252a4:	add	x0, x0, #0xee0
   252a8:	bl	8330 <gettext@plt>
   252ac:	bl	7fe0 <warnx@plt>
   252b0:	mov	w8, #0xffffffff            	// #-1
   252b4:	stur	w8, [x29, #-4]
   252b8:	ldur	w0, [x29, #-4]
   252bc:	ldp	x29, x30, [sp, #80]
   252c0:	add	sp, sp, #0x60
   252c4:	ret
   252c8:	sub	sp, sp, #0x30
   252cc:	stp	x29, x30, [sp, #32]
   252d0:	add	x29, sp, #0x20
   252d4:	mov	x8, xzr
   252d8:	stur	x0, [x29, #-8]
   252dc:	stur	w1, [x29, #-12]
   252e0:	str	x2, [sp, #8]
   252e4:	str	x3, [sp]
   252e8:	ldur	x0, [x29, #-8]
   252ec:	ldur	w2, [x29, #-12]
   252f0:	ldr	x3, [sp, #8]
   252f4:	ldr	x4, [sp]
   252f8:	mov	x1, x8
   252fc:	bl	24fac <scols_init_debug@@SMARTCOLS_2.25+0xbedc>
   25300:	ldp	x29, x30, [sp, #32]
   25304:	add	sp, sp, #0x30
   25308:	ret
   2530c:	sub	sp, sp, #0x80
   25310:	stp	x29, x30, [sp, #112]
   25314:	add	x29, sp, #0x70
   25318:	stur	x0, [x29, #-16]
   2531c:	stur	w1, [x29, #-20]
   25320:	stur	x2, [x29, #-32]
   25324:	stur	x3, [x29, #-40]
   25328:	ldur	w8, [x29, #-20]
   2532c:	and	w8, w8, #0x40
   25330:	cbz	w8, 25348 <scols_init_debug@@SMARTCOLS_2.25+0xc278>
   25334:	ldur	x0, [x29, #-16]
   25338:	add	x1, sp, #0x10
   2533c:	bl	7a70 <gmtime_r@plt>
   25340:	str	x0, [sp, #8]
   25344:	b	25358 <scols_init_debug@@SMARTCOLS_2.25+0xc288>
   25348:	ldur	x0, [x29, #-16]
   2534c:	add	x1, sp, #0x10
   25350:	bl	7680 <localtime_r@plt>
   25354:	str	x0, [sp, #8]
   25358:	ldr	x8, [sp, #8]
   2535c:	cbz	x8, 25384 <scols_init_debug@@SMARTCOLS_2.25+0xc2b4>
   25360:	ldur	w2, [x29, #-20]
   25364:	ldur	x3, [x29, #-32]
   25368:	ldur	x4, [x29, #-40]
   2536c:	add	x0, sp, #0x10
   25370:	mov	x8, xzr
   25374:	mov	x1, x8
   25378:	bl	24fac <scols_init_debug@@SMARTCOLS_2.25+0xbedc>
   2537c:	stur	w0, [x29, #-4]
   25380:	b	253a0 <scols_init_debug@@SMARTCOLS_2.25+0xc2d0>
   25384:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   25388:	add	x0, x0, #0xdf1
   2538c:	bl	8330 <gettext@plt>
   25390:	ldur	x1, [x29, #-16]
   25394:	bl	7fe0 <warnx@plt>
   25398:	mov	w8, #0xffffffff            	// #-1
   2539c:	stur	w8, [x29, #-4]
   253a0:	ldur	w0, [x29, #-4]
   253a4:	ldp	x29, x30, [sp, #112]
   253a8:	add	sp, sp, #0x80
   253ac:	ret
   253b0:	sub	sp, sp, #0xd0
   253b4:	stp	x29, x30, [sp, #192]
   253b8:	add	x29, sp, #0xc0
   253bc:	sub	x8, x29, #0x18
   253c0:	str	x0, [x8, #8]
   253c4:	str	x1, [x8]
   253c8:	stur	w2, [x29, #-28]
   253cc:	stur	x3, [x29, #-40]
   253d0:	stur	x4, [x29, #-48]
   253d4:	str	wzr, [sp, #28]
   253d8:	ldr	x9, [x8]
   253dc:	ldr	x9, [x9]
   253e0:	str	x8, [sp, #16]
   253e4:	cbnz	x9, 253fc <scols_init_debug@@SMARTCOLS_2.25+0xc32c>
   253e8:	ldr	x8, [sp, #16]
   253ec:	ldr	x0, [x8]
   253f0:	mov	x9, xzr
   253f4:	mov	x1, x9
   253f8:	bl	7a60 <gettimeofday@plt>
   253fc:	ldr	x8, [sp, #16]
   25400:	ldr	x0, [x8, #8]
   25404:	add	x9, sp, #0x58
   25408:	mov	x1, x9
   2540c:	str	x9, [sp, #8]
   25410:	bl	7680 <localtime_r@plt>
   25414:	ldr	x8, [sp, #16]
   25418:	ldr	x9, [x8]
   2541c:	mov	x0, x9
   25420:	add	x9, sp, #0x20
   25424:	mov	x1, x9
   25428:	str	x9, [sp]
   2542c:	bl	7680 <localtime_r@plt>
   25430:	ldr	x8, [sp, #8]
   25434:	mov	x0, x8
   25438:	ldr	x1, [sp]
   2543c:	bl	2553c <scols_init_debug@@SMARTCOLS_2.25+0xc46c>
   25440:	cbz	w0, 2549c <scols_init_debug@@SMARTCOLS_2.25+0xc3cc>
   25444:	ldur	x0, [x29, #-40]
   25448:	ldur	x1, [x29, #-48]
   2544c:	ldr	w3, [sp, #96]
   25450:	ldr	w4, [sp, #92]
   25454:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   25458:	add	x2, x2, #0xebd
   2545c:	bl	77c0 <snprintf@plt>
   25460:	str	w0, [sp, #28]
   25464:	ldr	w8, [sp, #28]
   25468:	cmp	w8, #0x0
   2546c:	cset	w8, lt  // lt = tstop
   25470:	tbnz	w8, #0, 25484 <scols_init_debug@@SMARTCOLS_2.25+0xc3b4>
   25474:	ldrsw	x8, [sp, #28]
   25478:	ldur	x9, [x29, #-48]
   2547c:	cmp	x8, x9
   25480:	b.ls	25490 <scols_init_debug@@SMARTCOLS_2.25+0xc3c0>  // b.plast
   25484:	mov	w8, #0xffffffff            	// #-1
   25488:	stur	w8, [x29, #-4]
   2548c:	b	2552c <scols_init_debug@@SMARTCOLS_2.25+0xc45c>
   25490:	mov	w8, #0x1                   	// #1
   25494:	str	w8, [sp, #28]
   25498:	b	25514 <scols_init_debug@@SMARTCOLS_2.25+0xc444>
   2549c:	add	x0, sp, #0x58
   254a0:	add	x1, sp, #0x20
   254a4:	bl	2559c <scols_init_debug@@SMARTCOLS_2.25+0xc4cc>
   254a8:	cbz	w0, 254f8 <scols_init_debug@@SMARTCOLS_2.25+0xc428>
   254ac:	ldur	w8, [x29, #-28]
   254b0:	and	w8, w8, #0x2
   254b4:	cbz	w8, 254d8 <scols_init_debug@@SMARTCOLS_2.25+0xc408>
   254b8:	ldur	x0, [x29, #-40]
   254bc:	ldur	x1, [x29, #-48]
   254c0:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   254c4:	add	x2, x2, #0xe0b
   254c8:	add	x3, sp, #0x58
   254cc:	bl	7700 <strftime@plt>
   254d0:	str	w0, [sp, #28]
   254d4:	b	254f4 <scols_init_debug@@SMARTCOLS_2.25+0xc424>
   254d8:	ldur	x0, [x29, #-40]
   254dc:	ldur	x1, [x29, #-48]
   254e0:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   254e4:	add	x2, x2, #0xe19
   254e8:	add	x3, sp, #0x58
   254ec:	bl	7700 <strftime@plt>
   254f0:	str	w0, [sp, #28]
   254f4:	b	25514 <scols_init_debug@@SMARTCOLS_2.25+0xc444>
   254f8:	ldur	x0, [x29, #-40]
   254fc:	ldur	x1, [x29, #-48]
   25500:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   25504:	add	x2, x2, #0xe16
   25508:	add	x3, sp, #0x58
   2550c:	bl	7700 <strftime@plt>
   25510:	str	w0, [sp, #28]
   25514:	ldr	w8, [sp, #28]
   25518:	mov	w9, wzr
   2551c:	mov	w10, #0xffffffff            	// #-1
   25520:	cmp	w8, #0x0
   25524:	csel	w8, w10, w9, le
   25528:	stur	w8, [x29, #-4]
   2552c:	ldur	w0, [x29, #-4]
   25530:	ldp	x29, x30, [sp, #192]
   25534:	add	sp, sp, #0xd0
   25538:	ret
   2553c:	sub	sp, sp, #0x30
   25540:	stp	x29, x30, [sp, #32]
   25544:	add	x29, sp, #0x20
   25548:	stur	x0, [x29, #-8]
   2554c:	str	x1, [sp, #16]
   25550:	ldur	x8, [x29, #-8]
   25554:	ldr	w9, [x8, #28]
   25558:	ldr	x8, [sp, #16]
   2555c:	ldr	w10, [x8, #28]
   25560:	mov	w11, #0x0                   	// #0
   25564:	cmp	w9, w10
   25568:	str	w11, [sp, #12]
   2556c:	b.ne	25588 <scols_init_debug@@SMARTCOLS_2.25+0xc4b8>  // b.any
   25570:	ldur	x0, [x29, #-8]
   25574:	ldr	x1, [sp, #16]
   25578:	bl	2559c <scols_init_debug@@SMARTCOLS_2.25+0xc4cc>
   2557c:	cmp	w0, #0x0
   25580:	cset	w8, ne  // ne = any
   25584:	str	w8, [sp, #12]
   25588:	ldr	w8, [sp, #12]
   2558c:	and	w0, w8, #0x1
   25590:	ldp	x29, x30, [sp, #32]
   25594:	add	sp, sp, #0x30
   25598:	ret
   2559c:	sub	sp, sp, #0x10
   255a0:	str	x0, [sp, #8]
   255a4:	str	x1, [sp]
   255a8:	ldr	x8, [sp, #8]
   255ac:	ldr	w9, [x8, #20]
   255b0:	ldr	x8, [sp]
   255b4:	ldr	w10, [x8, #20]
   255b8:	cmp	w9, w10
   255bc:	cset	w9, eq  // eq = none
   255c0:	and	w0, w9, #0x1
   255c4:	add	sp, sp, #0x10
   255c8:	ret
   255cc:	sub	sp, sp, #0x40
   255d0:	stp	x29, x30, [sp, #48]
   255d4:	add	x29, sp, #0x30
   255d8:	stur	x0, [x29, #-16]
   255dc:	str	x1, [sp, #24]
   255e0:	ldr	x8, [sp, #24]
   255e4:	cbz	x8, 255f8 <scols_init_debug@@SMARTCOLS_2.25+0xc528>
   255e8:	ldr	x0, [sp, #24]
   255ec:	bl	74f0 <strlen@plt>
   255f0:	str	x0, [sp, #8]
   255f4:	b	25600 <scols_init_debug@@SMARTCOLS_2.25+0xc530>
   255f8:	mov	x8, xzr
   255fc:	str	x8, [sp, #8]
   25600:	ldr	x8, [sp, #8]
   25604:	str	x8, [sp, #16]
   25608:	ldur	x8, [x29, #-16]
   2560c:	cbz	x8, 25640 <scols_init_debug@@SMARTCOLS_2.25+0xc570>
   25610:	ldr	x8, [sp, #16]
   25614:	cbz	x8, 25640 <scols_init_debug@@SMARTCOLS_2.25+0xc570>
   25618:	ldur	x0, [x29, #-16]
   2561c:	ldr	x1, [sp, #24]
   25620:	ldr	x2, [sp, #16]
   25624:	bl	79e0 <strncmp@plt>
   25628:	cbnz	w0, 25640 <scols_init_debug@@SMARTCOLS_2.25+0xc570>
   2562c:	ldur	x8, [x29, #-16]
   25630:	ldr	x9, [sp, #16]
   25634:	add	x8, x8, x9
   25638:	stur	x8, [x29, #-8]
   2563c:	b	25648 <scols_init_debug@@SMARTCOLS_2.25+0xc578>
   25640:	mov	x8, xzr
   25644:	stur	x8, [x29, #-8]
   25648:	ldur	x0, [x29, #-8]
   2564c:	ldp	x29, x30, [sp, #48]
   25650:	add	sp, sp, #0x40
   25654:	ret
   25658:	sub	sp, sp, #0x30
   2565c:	stp	x29, x30, [sp, #32]
   25660:	add	x29, sp, #0x20
   25664:	mov	w8, #0x1                   	// #1
   25668:	mov	x9, #0x5413                	// #21523
   2566c:	mov	x2, sp
   25670:	stur	x0, [x29, #-8]
   25674:	str	x1, [sp, #16]
   25678:	str	wzr, [sp, #12]
   2567c:	str	wzr, [sp, #8]
   25680:	mov	w0, w8
   25684:	mov	x1, x9
   25688:	bl	83c0 <ioctl@plt>
   2568c:	cbnz	w0, 256a0 <scols_init_debug@@SMARTCOLS_2.25+0xc5d0>
   25690:	ldrh	w8, [sp, #2]
   25694:	str	w8, [sp, #12]
   25698:	ldrh	w8, [sp]
   2569c:	str	w8, [sp, #8]
   256a0:	ldur	x8, [x29, #-8]
   256a4:	cbz	x8, 256d4 <scols_init_debug@@SMARTCOLS_2.25+0xc604>
   256a8:	ldr	w8, [sp, #12]
   256ac:	cmp	w8, #0x0
   256b0:	cset	w8, gt
   256b4:	tbnz	w8, #0, 256c8 <scols_init_debug@@SMARTCOLS_2.25+0xc5f8>
   256b8:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   256bc:	add	x0, x0, #0xf02
   256c0:	bl	2571c <scols_init_debug@@SMARTCOLS_2.25+0xc64c>
   256c4:	str	w0, [sp, #12]
   256c8:	ldr	w8, [sp, #12]
   256cc:	ldur	x9, [x29, #-8]
   256d0:	str	w8, [x9]
   256d4:	ldr	x8, [sp, #16]
   256d8:	cbz	x8, 25708 <scols_init_debug@@SMARTCOLS_2.25+0xc638>
   256dc:	ldr	w8, [sp, #8]
   256e0:	cmp	w8, #0x0
   256e4:	cset	w8, gt
   256e8:	tbnz	w8, #0, 256fc <scols_init_debug@@SMARTCOLS_2.25+0xc62c>
   256ec:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   256f0:	add	x0, x0, #0xf0a
   256f4:	bl	2571c <scols_init_debug@@SMARTCOLS_2.25+0xc64c>
   256f8:	str	w0, [sp, #8]
   256fc:	ldr	w8, [sp, #8]
   25700:	ldr	x9, [sp, #16]
   25704:	str	w8, [x9]
   25708:	mov	w8, wzr
   2570c:	mov	w0, w8
   25710:	ldp	x29, x30, [sp, #32]
   25714:	add	sp, sp, #0x30
   25718:	ret
   2571c:	sub	sp, sp, #0x40
   25720:	stp	x29, x30, [sp, #48]
   25724:	add	x29, sp, #0x30
   25728:	stur	x0, [x29, #-16]
   2572c:	ldur	x0, [x29, #-16]
   25730:	bl	8270 <getenv@plt>
   25734:	str	x0, [sp, #24]
   25738:	ldr	x8, [sp, #24]
   2573c:	cbz	x8, 257c8 <scols_init_debug@@SMARTCOLS_2.25+0xc6f8>
   25740:	add	x1, sp, #0x10
   25744:	mov	x8, xzr
   25748:	str	x8, [sp, #16]
   2574c:	str	x1, [sp]
   25750:	bl	8240 <__errno_location@plt>
   25754:	str	wzr, [x0]
   25758:	ldr	x0, [sp, #24]
   2575c:	ldr	x1, [sp]
   25760:	mov	w2, #0xa                   	// #10
   25764:	bl	7d80 <strtol@plt>
   25768:	str	x0, [sp, #8]
   2576c:	bl	8240 <__errno_location@plt>
   25770:	ldr	w9, [x0]
   25774:	cbnz	w9, 257c8 <scols_init_debug@@SMARTCOLS_2.25+0xc6f8>
   25778:	ldr	x8, [sp, #16]
   2577c:	cbz	x8, 257c8 <scols_init_debug@@SMARTCOLS_2.25+0xc6f8>
   25780:	ldr	x8, [sp, #16]
   25784:	ldrsb	w9, [x8]
   25788:	cbnz	w9, 257c8 <scols_init_debug@@SMARTCOLS_2.25+0xc6f8>
   2578c:	ldr	x8, [sp, #16]
   25790:	ldr	x9, [sp, #24]
   25794:	cmp	x8, x9
   25798:	b.ls	257c8 <scols_init_debug@@SMARTCOLS_2.25+0xc6f8>  // b.plast
   2579c:	ldr	x8, [sp, #8]
   257a0:	cmp	x8, #0x0
   257a4:	cset	w9, le
   257a8:	tbnz	w9, #0, 257c8 <scols_init_debug@@SMARTCOLS_2.25+0xc6f8>
   257ac:	ldr	x8, [sp, #8]
   257b0:	mov	x9, #0x7fffffff            	// #2147483647
   257b4:	cmp	x8, x9
   257b8:	b.gt	257c8 <scols_init_debug@@SMARTCOLS_2.25+0xc6f8>
   257bc:	ldr	x8, [sp, #8]
   257c0:	stur	w8, [x29, #-4]
   257c4:	b	257d0 <scols_init_debug@@SMARTCOLS_2.25+0xc700>
   257c8:	mov	w8, #0xffffffff            	// #-1
   257cc:	stur	w8, [x29, #-4]
   257d0:	ldur	w0, [x29, #-4]
   257d4:	ldp	x29, x30, [sp, #48]
   257d8:	add	sp, sp, #0x40
   257dc:	ret
   257e0:	sub	sp, sp, #0x20
   257e4:	stp	x29, x30, [sp, #16]
   257e8:	add	x29, sp, #0x10
   257ec:	mov	x8, xzr
   257f0:	add	x9, sp, #0x8
   257f4:	stur	w0, [x29, #-4]
   257f8:	str	wzr, [sp, #8]
   257fc:	mov	x0, x9
   25800:	mov	x1, x8
   25804:	bl	25658 <scols_init_debug@@SMARTCOLS_2.25+0xc588>
   25808:	ldr	w10, [sp, #8]
   2580c:	cmp	w10, #0x0
   25810:	cset	w10, le
   25814:	tbnz	w10, #0, 25824 <scols_init_debug@@SMARTCOLS_2.25+0xc754>
   25818:	ldr	w8, [sp, #8]
   2581c:	str	w8, [sp, #4]
   25820:	b	2582c <scols_init_debug@@SMARTCOLS_2.25+0xc75c>
   25824:	ldur	w8, [x29, #-4]
   25828:	str	w8, [sp, #4]
   2582c:	ldr	w8, [sp, #4]
   25830:	mov	w0, w8
   25834:	ldp	x29, x30, [sp, #16]
   25838:	add	sp, sp, #0x20
   2583c:	ret
   25840:	sub	sp, sp, #0x20
   25844:	stp	x29, x30, [sp, #16]
   25848:	add	x29, sp, #0x10
   2584c:	mov	w8, wzr
   25850:	mov	w0, w8
   25854:	bl	8000 <isatty@plt>
   25858:	cbz	w0, 25864 <scols_init_debug@@SMARTCOLS_2.25+0xc794>
   2585c:	stur	wzr, [x29, #-4]
   25860:	b	2589c <scols_init_debug@@SMARTCOLS_2.25+0xc7cc>
   25864:	mov	w0, #0x1                   	// #1
   25868:	bl	8000 <isatty@plt>
   2586c:	cbz	w0, 2587c <scols_init_debug@@SMARTCOLS_2.25+0xc7ac>
   25870:	mov	w8, #0x1                   	// #1
   25874:	stur	w8, [x29, #-4]
   25878:	b	2589c <scols_init_debug@@SMARTCOLS_2.25+0xc7cc>
   2587c:	mov	w0, #0x2                   	// #2
   25880:	bl	8000 <isatty@plt>
   25884:	cbz	w0, 25894 <scols_init_debug@@SMARTCOLS_2.25+0xc7c4>
   25888:	mov	w8, #0x2                   	// #2
   2588c:	stur	w8, [x29, #-4]
   25890:	b	2589c <scols_init_debug@@SMARTCOLS_2.25+0xc7cc>
   25894:	mov	w8, #0xffffffea            	// #-22
   25898:	stur	w8, [x29, #-4]
   2589c:	ldur	w0, [x29, #-4]
   258a0:	ldp	x29, x30, [sp, #16]
   258a4:	add	sp, sp, #0x20
   258a8:	ret
   258ac:	sub	sp, sp, #0x60
   258b0:	stp	x29, x30, [sp, #80]
   258b4:	add	x29, sp, #0x50
   258b8:	stur	x0, [x29, #-16]
   258bc:	stur	x1, [x29, #-24]
   258c0:	stur	x2, [x29, #-32]
   258c4:	ldur	x8, [x29, #-24]
   258c8:	cbz	x8, 258d8 <scols_init_debug@@SMARTCOLS_2.25+0xc808>
   258cc:	ldur	x8, [x29, #-24]
   258d0:	mov	x9, xzr
   258d4:	str	x9, [x8]
   258d8:	ldur	x8, [x29, #-16]
   258dc:	cbz	x8, 258ec <scols_init_debug@@SMARTCOLS_2.25+0xc81c>
   258e0:	ldur	x8, [x29, #-16]
   258e4:	mov	x9, xzr
   258e8:	str	x9, [x8]
   258ec:	ldur	x8, [x29, #-32]
   258f0:	cbz	x8, 25900 <scols_init_debug@@SMARTCOLS_2.25+0xc830>
   258f4:	ldur	x8, [x29, #-32]
   258f8:	mov	x9, xzr
   258fc:	str	x9, [x8]
   25900:	bl	25840 <scols_init_debug@@SMARTCOLS_2.25+0xc770>
   25904:	str	w0, [sp, #28]
   25908:	ldr	w8, [sp, #28]
   2590c:	cmp	w8, #0x0
   25910:	cset	w8, ge  // ge = tcont
   25914:	tbnz	w8, #0, 25924 <scols_init_debug@@SMARTCOLS_2.25+0xc854>
   25918:	ldr	w8, [sp, #28]
   2591c:	stur	w8, [x29, #-4]
   25920:	b	25a34 <scols_init_debug@@SMARTCOLS_2.25+0xc964>
   25924:	ldr	w0, [sp, #28]
   25928:	bl	7670 <ttyname@plt>
   2592c:	str	x0, [sp, #40]
   25930:	ldr	x8, [sp, #40]
   25934:	cbnz	x8, 25944 <scols_init_debug@@SMARTCOLS_2.25+0xc874>
   25938:	mov	w8, #0xffffffff            	// #-1
   2593c:	stur	w8, [x29, #-4]
   25940:	b	25a34 <scols_init_debug@@SMARTCOLS_2.25+0xc964>
   25944:	ldur	x8, [x29, #-16]
   25948:	cbz	x8, 25958 <scols_init_debug@@SMARTCOLS_2.25+0xc888>
   2594c:	ldr	x8, [sp, #40]
   25950:	ldur	x9, [x29, #-16]
   25954:	str	x8, [x9]
   25958:	ldur	x8, [x29, #-24]
   2595c:	cbnz	x8, 25968 <scols_init_debug@@SMARTCOLS_2.25+0xc898>
   25960:	ldur	x8, [x29, #-32]
   25964:	cbz	x8, 259a0 <scols_init_debug@@SMARTCOLS_2.25+0xc8d0>
   25968:	ldr	x0, [sp, #40]
   2596c:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   25970:	add	x1, x1, #0xf10
   25974:	mov	x2, #0x5                   	// #5
   25978:	bl	79e0 <strncmp@plt>
   2597c:	cbnz	w0, 25990 <scols_init_debug@@SMARTCOLS_2.25+0xc8c0>
   25980:	ldr	x8, [sp, #40]
   25984:	add	x8, x8, #0x5
   25988:	str	x8, [sp, #16]
   2598c:	b	25998 <scols_init_debug@@SMARTCOLS_2.25+0xc8c8>
   25990:	ldr	x8, [sp, #40]
   25994:	str	x8, [sp, #16]
   25998:	ldr	x8, [sp, #16]
   2599c:	str	x8, [sp, #40]
   259a0:	ldur	x8, [x29, #-24]
   259a4:	cbz	x8, 259b4 <scols_init_debug@@SMARTCOLS_2.25+0xc8e4>
   259a8:	ldr	x8, [sp, #40]
   259ac:	ldur	x9, [x29, #-24]
   259b0:	str	x8, [x9]
   259b4:	ldur	x8, [x29, #-32]
   259b8:	cbz	x8, 25a30 <scols_init_debug@@SMARTCOLS_2.25+0xc960>
   259bc:	ldr	x8, [sp, #40]
   259c0:	str	x8, [sp, #32]
   259c4:	ldr	x8, [sp, #32]
   259c8:	mov	w9, #0x0                   	// #0
   259cc:	str	w9, [sp, #12]
   259d0:	cbz	x8, 259e8 <scols_init_debug@@SMARTCOLS_2.25+0xc918>
   259d4:	ldr	x8, [sp, #32]
   259d8:	ldrsb	w9, [x8]
   259dc:	cmp	w9, #0x0
   259e0:	cset	w9, ne  // ne = any
   259e4:	str	w9, [sp, #12]
   259e8:	ldr	w8, [sp, #12]
   259ec:	tbnz	w8, #0, 259f4 <scols_init_debug@@SMARTCOLS_2.25+0xc924>
   259f0:	b	25a30 <scols_init_debug@@SMARTCOLS_2.25+0xc960>
   259f4:	bl	7d60 <__ctype_b_loc@plt>
   259f8:	ldr	x8, [x0]
   259fc:	ldr	x9, [sp, #32]
   25a00:	ldrsb	x9, [x9]
   25a04:	ldrh	w10, [x8, x9, lsl #1]
   25a08:	and	w10, w10, #0x800
   25a0c:	cbz	w10, 25a20 <scols_init_debug@@SMARTCOLS_2.25+0xc950>
   25a10:	ldr	x8, [sp, #32]
   25a14:	ldur	x9, [x29, #-32]
   25a18:	str	x8, [x9]
   25a1c:	b	25a30 <scols_init_debug@@SMARTCOLS_2.25+0xc960>
   25a20:	ldr	x8, [sp, #32]
   25a24:	add	x8, x8, #0x1
   25a28:	str	x8, [sp, #32]
   25a2c:	b	259c4 <scols_init_debug@@SMARTCOLS_2.25+0xc8f4>
   25a30:	stur	wzr, [x29, #-4]
   25a34:	ldur	w0, [x29, #-4]
   25a38:	ldp	x29, x30, [sp, #80]
   25a3c:	add	sp, sp, #0x60
   25a40:	ret
   25a44:	sub	sp, sp, #0x20
   25a48:	stp	x29, x30, [sp, #16]
   25a4c:	add	x29, sp, #0x10
   25a50:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   25a54:	add	x8, x8, #0xf16
   25a58:	str	x0, [sp]
   25a5c:	mov	x0, x8
   25a60:	bl	8270 <getenv@plt>
   25a64:	ldr	x8, [sp]
   25a68:	str	x0, [x8]
   25a6c:	ldr	x8, [sp]
   25a70:	ldr	x8, [x8]
   25a74:	cbz	x8, 25a84 <scols_init_debug@@SMARTCOLS_2.25+0xc9b4>
   25a78:	mov	w8, #0xffffffea            	// #-22
   25a7c:	stur	w8, [x29, #-4]
   25a80:	b	25a88 <scols_init_debug@@SMARTCOLS_2.25+0xc9b8>
   25a84:	stur	wzr, [x29, #-4]
   25a88:	ldur	w0, [x29, #-4]
   25a8c:	ldp	x29, x30, [sp, #16]
   25a90:	add	sp, sp, #0x20
   25a94:	ret
   25a98:	sub	sp, sp, #0x40
   25a9c:	stp	x29, x30, [sp, #48]
   25aa0:	add	x29, sp, #0x30
   25aa4:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   25aa8:	add	x0, x0, #0xf1b
   25aac:	bl	8270 <getenv@plt>
   25ab0:	stur	x0, [x29, #-8]
   25ab4:	ldur	x8, [x29, #-8]
   25ab8:	cbnz	x8, 25ac8 <scols_init_debug@@SMARTCOLS_2.25+0xc9f8>
   25abc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   25ac0:	add	x8, x8, #0xf21
   25ac4:	stur	x8, [x29, #-8]
   25ac8:	ldur	x0, [x29, #-8]
   25acc:	bl	25b6c <scols_init_debug@@SMARTCOLS_2.25+0xca9c>
   25ad0:	stur	x0, [x29, #-16]
   25ad4:	ldur	x0, [x29, #-16]
   25ad8:	bl	7b10 <__xpg_basename@plt>
   25adc:	str	x0, [sp, #24]
   25ae0:	ldr	x0, [sp, #24]
   25ae4:	bl	74f0 <strlen@plt>
   25ae8:	add	x0, x0, #0x2
   25aec:	bl	25bdc <scols_init_debug@@SMARTCOLS_2.25+0xcb0c>
   25af0:	str	x0, [sp, #16]
   25af4:	ldr	x8, [sp, #16]
   25af8:	mov	w9, #0x2d                  	// #45
   25afc:	strb	w9, [x8]
   25b00:	ldr	x8, [sp, #16]
   25b04:	add	x0, x8, #0x1
   25b08:	ldr	x1, [sp, #24]
   25b0c:	bl	7f70 <strcpy@plt>
   25b10:	ldur	x8, [x29, #-8]
   25b14:	ldr	x1, [sp, #16]
   25b18:	mov	x0, x8
   25b1c:	mov	x8, xzr
   25b20:	mov	x2, x8
   25b24:	bl	75b0 <execl@plt>
   25b28:	bl	8240 <__errno_location@plt>
   25b2c:	ldr	w9, [x0]
   25b30:	mov	w10, #0x7e                  	// #126
   25b34:	mov	w11, #0x7f                  	// #127
   25b38:	cmp	w9, #0x2
   25b3c:	csel	w0, w11, w10, eq  // eq = none
   25b40:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   25b44:	add	x8, x8, #0xb7e
   25b48:	str	w0, [sp, #12]
   25b4c:	mov	x0, x8
   25b50:	bl	8330 <gettext@plt>
   25b54:	ldur	x2, [x29, #-8]
   25b58:	ldr	w9, [sp, #12]
   25b5c:	str	x0, [sp]
   25b60:	mov	w0, w9
   25b64:	ldr	x1, [sp]
   25b68:	bl	83b0 <err@plt>
   25b6c:	sub	sp, sp, #0x20
   25b70:	stp	x29, x30, [sp, #16]
   25b74:	add	x29, sp, #0x10
   25b78:	str	x0, [sp, #8]
   25b7c:	ldr	x8, [sp, #8]
   25b80:	cbz	x8, 25b88 <scols_init_debug@@SMARTCOLS_2.25+0xcab8>
   25b84:	b	25ba8 <scols_init_debug@@SMARTCOLS_2.25+0xcad8>
   25b88:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   25b8c:	add	x0, x0, #0xafc
   25b90:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   25b94:	add	x1, x1, #0xb00
   25b98:	mov	w2, #0x4a                  	// #74
   25b9c:	adrp	x3, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   25ba0:	add	x3, x3, #0xb13
   25ba4:	bl	8230 <__assert_fail@plt>
   25ba8:	ldr	x0, [sp, #8]
   25bac:	bl	7b80 <strdup@plt>
   25bb0:	str	x0, [sp]
   25bb4:	ldr	x8, [sp]
   25bb8:	cbnz	x8, 25bcc <scols_init_debug@@SMARTCOLS_2.25+0xcafc>
   25bbc:	mov	w0, #0x1                   	// #1
   25bc0:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   25bc4:	add	x1, x1, #0xb2f
   25bc8:	bl	83b0 <err@plt>
   25bcc:	ldr	x0, [sp]
   25bd0:	ldp	x29, x30, [sp, #16]
   25bd4:	add	sp, sp, #0x20
   25bd8:	ret
   25bdc:	sub	sp, sp, #0x20
   25be0:	stp	x29, x30, [sp, #16]
   25be4:	add	x29, sp, #0x10
   25be8:	str	x0, [sp, #8]
   25bec:	ldr	x0, [sp, #8]
   25bf0:	bl	78f0 <malloc@plt>
   25bf4:	str	x0, [sp]
   25bf8:	ldr	x8, [sp]
   25bfc:	cbnz	x8, 25c1c <scols_init_debug@@SMARTCOLS_2.25+0xcb4c>
   25c00:	ldr	x8, [sp, #8]
   25c04:	cbz	x8, 25c1c <scols_init_debug@@SMARTCOLS_2.25+0xcb4c>
   25c08:	ldr	x2, [sp, #8]
   25c0c:	mov	w0, #0x1                   	// #1
   25c10:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   25c14:	add	x1, x1, #0xba7
   25c18:	bl	83b0 <err@plt>
   25c1c:	ldr	x0, [sp]
   25c20:	ldp	x29, x30, [sp, #16]
   25c24:	add	sp, sp, #0x20
   25c28:	ret
   25c2c:	sub	sp, sp, #0x20
   25c30:	stp	x29, x30, [sp, #16]
   25c34:	add	x29, sp, #0x10
   25c38:	str	x0, [sp, #8]
   25c3c:	ldr	x8, [sp, #8]
   25c40:	cbnz	x8, 25c48 <scols_init_debug@@SMARTCOLS_2.25+0xcb78>
   25c44:	b	25c84 <scols_init_debug@@SMARTCOLS_2.25+0xcbb4>
   25c48:	ldr	x8, [sp, #8]
   25c4c:	str	x8, [sp]
   25c50:	ldr	x8, [sp]
   25c54:	ldr	x8, [x8]
   25c58:	cbz	x8, 25c78 <scols_init_debug@@SMARTCOLS_2.25+0xcba8>
   25c5c:	ldr	x8, [sp]
   25c60:	ldr	x0, [x8]
   25c64:	bl	7dd0 <free@plt>
   25c68:	ldr	x8, [sp]
   25c6c:	add	x8, x8, #0x8
   25c70:	str	x8, [sp]
   25c74:	b	25c50 <scols_init_debug@@SMARTCOLS_2.25+0xcb80>
   25c78:	ldr	x8, [sp, #8]
   25c7c:	mov	x9, xzr
   25c80:	str	x9, [x8]
   25c84:	ldp	x29, x30, [sp, #16]
   25c88:	add	sp, sp, #0x20
   25c8c:	ret
   25c90:	sub	sp, sp, #0x20
   25c94:	stp	x29, x30, [sp, #16]
   25c98:	add	x29, sp, #0x10
   25c9c:	mov	x8, xzr
   25ca0:	str	x0, [sp, #8]
   25ca4:	ldr	x0, [sp, #8]
   25ca8:	str	x8, [sp]
   25cac:	bl	25c2c <scols_init_debug@@SMARTCOLS_2.25+0xcb5c>
   25cb0:	ldr	x0, [sp, #8]
   25cb4:	bl	7dd0 <free@plt>
   25cb8:	ldr	x0, [sp]
   25cbc:	ldp	x29, x30, [sp, #16]
   25cc0:	add	sp, sp, #0x20
   25cc4:	ret
   25cc8:	sub	sp, sp, #0x40
   25ccc:	stp	x29, x30, [sp, #48]
   25cd0:	add	x29, sp, #0x30
   25cd4:	mov	x8, #0x8                   	// #8
   25cd8:	stur	x0, [x29, #-16]
   25cdc:	ldur	x0, [x29, #-16]
   25ce0:	str	x8, [sp, #8]
   25ce4:	bl	25da4 <scols_init_debug@@SMARTCOLS_2.25+0xccd4>
   25ce8:	add	w9, w0, #0x1
   25cec:	mov	w8, w9
   25cf0:	ubfx	x8, x8, #0, #32
   25cf4:	ldr	x10, [sp, #8]
   25cf8:	mul	x0, x10, x8
   25cfc:	bl	78f0 <malloc@plt>
   25d00:	str	x0, [sp, #24]
   25d04:	str	x0, [sp, #16]
   25d08:	ldr	x8, [sp, #24]
   25d0c:	cbnz	x8, 25d1c <scols_init_debug@@SMARTCOLS_2.25+0xcc4c>
   25d10:	mov	x8, xzr
   25d14:	stur	x8, [x29, #-8]
   25d18:	b	25d94 <scols_init_debug@@SMARTCOLS_2.25+0xccc4>
   25d1c:	ldur	x8, [x29, #-16]
   25d20:	cbz	x8, 25d80 <scols_init_debug@@SMARTCOLS_2.25+0xccb0>
   25d24:	ldur	x8, [x29, #-16]
   25d28:	ldr	x8, [x8]
   25d2c:	cbz	x8, 25d80 <scols_init_debug@@SMARTCOLS_2.25+0xccb0>
   25d30:	ldur	x8, [x29, #-16]
   25d34:	ldr	x0, [x8]
   25d38:	bl	7b80 <strdup@plt>
   25d3c:	ldr	x8, [sp, #16]
   25d40:	str	x0, [x8]
   25d44:	ldr	x8, [sp, #16]
   25d48:	ldr	x8, [x8]
   25d4c:	cbnz	x8, 25d64 <scols_init_debug@@SMARTCOLS_2.25+0xcc94>
   25d50:	ldr	x0, [sp, #24]
   25d54:	bl	25c90 <scols_init_debug@@SMARTCOLS_2.25+0xcbc0>
   25d58:	mov	x8, xzr
   25d5c:	stur	x8, [x29, #-8]
   25d60:	b	25d94 <scols_init_debug@@SMARTCOLS_2.25+0xccc4>
   25d64:	ldr	x8, [sp, #16]
   25d68:	add	x8, x8, #0x8
   25d6c:	str	x8, [sp, #16]
   25d70:	ldur	x8, [x29, #-16]
   25d74:	add	x8, x8, #0x8
   25d78:	stur	x8, [x29, #-16]
   25d7c:	b	25d24 <scols_init_debug@@SMARTCOLS_2.25+0xcc54>
   25d80:	ldr	x8, [sp, #16]
   25d84:	mov	x9, xzr
   25d88:	str	x9, [x8]
   25d8c:	ldr	x8, [sp, #24]
   25d90:	stur	x8, [x29, #-8]
   25d94:	ldur	x0, [x29, #-8]
   25d98:	ldp	x29, x30, [sp, #48]
   25d9c:	add	sp, sp, #0x40
   25da0:	ret
   25da4:	sub	sp, sp, #0x20
   25da8:	str	x0, [sp, #16]
   25dac:	str	wzr, [sp, #12]
   25db0:	ldr	x8, [sp, #16]
   25db4:	cbnz	x8, 25dc0 <scols_init_debug@@SMARTCOLS_2.25+0xccf0>
   25db8:	str	wzr, [sp, #28]
   25dbc:	b	25df0 <scols_init_debug@@SMARTCOLS_2.25+0xcd20>
   25dc0:	ldr	x8, [sp, #16]
   25dc4:	ldr	x8, [x8]
   25dc8:	cbz	x8, 25de8 <scols_init_debug@@SMARTCOLS_2.25+0xcd18>
   25dcc:	ldr	w8, [sp, #12]
   25dd0:	add	w8, w8, #0x1
   25dd4:	str	w8, [sp, #12]
   25dd8:	ldr	x8, [sp, #16]
   25ddc:	add	x8, x8, #0x8
   25de0:	str	x8, [sp, #16]
   25de4:	b	25dc0 <scols_init_debug@@SMARTCOLS_2.25+0xccf0>
   25de8:	ldr	w8, [sp, #12]
   25dec:	str	w8, [sp, #28]
   25df0:	ldr	w0, [sp, #28]
   25df4:	add	sp, sp, #0x20
   25df8:	ret
   25dfc:	sub	sp, sp, #0xa0
   25e00:	stp	x29, x30, [sp, #144]
   25e04:	add	x29, sp, #0x90
   25e08:	stur	x0, [x29, #-16]
   25e0c:	mov	w8, wzr
   25e10:	stur	w8, [x29, #-36]
   25e14:	stur	w8, [x29, #-40]
   25e18:	ldur	x9, [x29, #-16]
   25e1c:	str	x1, [sp, #56]
   25e20:	cbz	x9, 25ef0 <scols_init_debug@@SMARTCOLS_2.25+0xce20>
   25e24:	b	25e28 <scols_init_debug@@SMARTCOLS_2.25+0xcd58>
   25e28:	ldur	x8, [x29, #-16]
   25e2c:	adds	x8, x8, #0x1
   25e30:	cset	w9, ne  // ne = any
   25e34:	stur	w9, [x29, #-36]
   25e38:	ldr	x10, [sp, #56]
   25e3c:	ldr	q0, [x10]
   25e40:	ldr	q1, [x10, #16]
   25e44:	str	q1, [sp, #80]
   25e48:	str	q0, [sp, #64]
   25e4c:	b	25e50 <scols_init_debug@@SMARTCOLS_2.25+0xcd80>
   25e50:	add	x8, sp, #0x40
   25e54:	add	x8, x8, #0x18
   25e58:	ldr	w9, [sp, #88]
   25e5c:	mov	w10, w9
   25e60:	str	x8, [sp, #48]
   25e64:	str	w10, [sp, #44]
   25e68:	tbz	w9, #31, 25ea0 <scols_init_debug@@SMARTCOLS_2.25+0xcdd0>
   25e6c:	b	25e70 <scols_init_debug@@SMARTCOLS_2.25+0xcda0>
   25e70:	ldr	w8, [sp, #44]
   25e74:	add	w9, w8, #0x8
   25e78:	ldr	x10, [sp, #48]
   25e7c:	str	w9, [x10]
   25e80:	subs	w9, w9, #0x0
   25e84:	b.gt	25ea0 <scols_init_debug@@SMARTCOLS_2.25+0xcdd0>
   25e88:	b	25e8c <scols_init_debug@@SMARTCOLS_2.25+0xcdbc>
   25e8c:	ldr	x8, [sp, #72]
   25e90:	ldr	w9, [sp, #44]
   25e94:	add	x8, x8, w9, sxtw
   25e98:	str	x8, [sp, #32]
   25e9c:	b	25eb4 <scols_init_debug@@SMARTCOLS_2.25+0xcde4>
   25ea0:	ldr	x8, [sp, #64]
   25ea4:	add	x9, x8, #0x8
   25ea8:	str	x9, [sp, #64]
   25eac:	str	x8, [sp, #32]
   25eb0:	b	25eb4 <scols_init_debug@@SMARTCOLS_2.25+0xcde4>
   25eb4:	ldr	x8, [sp, #32]
   25eb8:	ldr	x8, [x8]
   25ebc:	stur	x8, [x29, #-24]
   25ec0:	cbz	x8, 25eec <scols_init_debug@@SMARTCOLS_2.25+0xce1c>
   25ec4:	b	25ec8 <scols_init_debug@@SMARTCOLS_2.25+0xcdf8>
   25ec8:	ldur	x8, [x29, #-24]
   25ecc:	adds	x8, x8, #0x1
   25ed0:	b.ne	25edc <scols_init_debug@@SMARTCOLS_2.25+0xce0c>  // b.any
   25ed4:	b	25ed8 <scols_init_debug@@SMARTCOLS_2.25+0xce08>
   25ed8:	b	25e50 <scols_init_debug@@SMARTCOLS_2.25+0xcd80>
   25edc:	ldur	w8, [x29, #-36]
   25ee0:	add	w8, w8, #0x1
   25ee4:	stur	w8, [x29, #-36]
   25ee8:	b	25e50 <scols_init_debug@@SMARTCOLS_2.25+0xcd80>
   25eec:	b	25ef0 <scols_init_debug@@SMARTCOLS_2.25+0xce20>
   25ef0:	ldur	w8, [x29, #-36]
   25ef4:	add	w8, w8, #0x1
   25ef8:	mov	w9, w8
   25efc:	lsl	x0, x9, #3
   25f00:	bl	78f0 <malloc@plt>
   25f04:	stur	x0, [x29, #-32]
   25f08:	ldur	x9, [x29, #-32]
   25f0c:	cbnz	x9, 25f20 <scols_init_debug@@SMARTCOLS_2.25+0xce50>
   25f10:	b	25f14 <scols_init_debug@@SMARTCOLS_2.25+0xce44>
   25f14:	mov	x8, xzr
   25f18:	stur	x8, [x29, #-8]
   25f1c:	b	26090 <scols_init_debug@@SMARTCOLS_2.25+0xcfc0>
   25f20:	ldur	x8, [x29, #-16]
   25f24:	cbz	x8, 2605c <scols_init_debug@@SMARTCOLS_2.25+0xcf8c>
   25f28:	b	25f2c <scols_init_debug@@SMARTCOLS_2.25+0xce5c>
   25f2c:	ldur	x8, [x29, #-16]
   25f30:	adds	x8, x8, #0x1
   25f34:	b.eq	25f80 <scols_init_debug@@SMARTCOLS_2.25+0xceb0>  // b.none
   25f38:	b	25f3c <scols_init_debug@@SMARTCOLS_2.25+0xce6c>
   25f3c:	ldur	x0, [x29, #-16]
   25f40:	bl	7b80 <strdup@plt>
   25f44:	ldur	x8, [x29, #-32]
   25f48:	ldur	w9, [x29, #-40]
   25f4c:	mov	w10, w9
   25f50:	str	x0, [x8, x10, lsl #3]
   25f54:	ldur	x8, [x29, #-32]
   25f58:	ldur	w9, [x29, #-40]
   25f5c:	mov	w10, w9
   25f60:	ldr	x8, [x8, x10, lsl #3]
   25f64:	cbnz	x8, 25f70 <scols_init_debug@@SMARTCOLS_2.25+0xcea0>
   25f68:	b	25f6c <scols_init_debug@@SMARTCOLS_2.25+0xce9c>
   25f6c:	b	2607c <scols_init_debug@@SMARTCOLS_2.25+0xcfac>
   25f70:	ldur	w8, [x29, #-40]
   25f74:	add	w8, w8, #0x1
   25f78:	stur	w8, [x29, #-40]
   25f7c:	b	25f80 <scols_init_debug@@SMARTCOLS_2.25+0xceb0>
   25f80:	b	25f84 <scols_init_debug@@SMARTCOLS_2.25+0xceb4>
   25f84:	ldr	x8, [sp, #56]
   25f88:	ldr	w9, [x8, #24]!
   25f8c:	mov	w10, w9
   25f90:	str	x8, [sp, #24]
   25f94:	str	w10, [sp, #20]
   25f98:	tbz	w9, #31, 25fd4 <scols_init_debug@@SMARTCOLS_2.25+0xcf04>
   25f9c:	b	25fa0 <scols_init_debug@@SMARTCOLS_2.25+0xced0>
   25fa0:	ldr	w8, [sp, #20]
   25fa4:	add	w9, w8, #0x8
   25fa8:	ldr	x10, [sp, #24]
   25fac:	str	w9, [x10]
   25fb0:	subs	w9, w9, #0x0
   25fb4:	b.gt	25fd4 <scols_init_debug@@SMARTCOLS_2.25+0xcf04>
   25fb8:	b	25fbc <scols_init_debug@@SMARTCOLS_2.25+0xceec>
   25fbc:	ldr	x8, [sp, #56]
   25fc0:	ldr	x9, [x8, #8]
   25fc4:	ldr	w10, [sp, #20]
   25fc8:	add	x9, x9, w10, sxtw
   25fcc:	str	x9, [sp, #8]
   25fd0:	b	25fec <scols_init_debug@@SMARTCOLS_2.25+0xcf1c>
   25fd4:	ldr	x8, [sp, #56]
   25fd8:	ldr	x9, [x8]
   25fdc:	add	x10, x9, #0x8
   25fe0:	str	x10, [x8]
   25fe4:	str	x9, [sp, #8]
   25fe8:	b	25fec <scols_init_debug@@SMARTCOLS_2.25+0xcf1c>
   25fec:	ldr	x8, [sp, #8]
   25ff0:	ldr	x8, [x8]
   25ff4:	stur	x8, [x29, #-24]
   25ff8:	cbz	x8, 26058 <scols_init_debug@@SMARTCOLS_2.25+0xcf88>
   25ffc:	b	26000 <scols_init_debug@@SMARTCOLS_2.25+0xcf30>
   26000:	ldur	x8, [x29, #-24]
   26004:	adds	x8, x8, #0x1
   26008:	b.ne	26014 <scols_init_debug@@SMARTCOLS_2.25+0xcf44>  // b.any
   2600c:	b	26010 <scols_init_debug@@SMARTCOLS_2.25+0xcf40>
   26010:	b	25f84 <scols_init_debug@@SMARTCOLS_2.25+0xceb4>
   26014:	ldur	x0, [x29, #-24]
   26018:	bl	7b80 <strdup@plt>
   2601c:	ldur	x8, [x29, #-32]
   26020:	ldur	w9, [x29, #-40]
   26024:	mov	w10, w9
   26028:	str	x0, [x8, x10, lsl #3]
   2602c:	ldur	x8, [x29, #-32]
   26030:	ldur	w9, [x29, #-40]
   26034:	mov	w10, w9
   26038:	ldr	x8, [x8, x10, lsl #3]
   2603c:	cbnz	x8, 26048 <scols_init_debug@@SMARTCOLS_2.25+0xcf78>
   26040:	b	26044 <scols_init_debug@@SMARTCOLS_2.25+0xcf74>
   26044:	b	2607c <scols_init_debug@@SMARTCOLS_2.25+0xcfac>
   26048:	ldur	w8, [x29, #-40]
   2604c:	add	w8, w8, #0x1
   26050:	stur	w8, [x29, #-40]
   26054:	b	25f84 <scols_init_debug@@SMARTCOLS_2.25+0xceb4>
   26058:	b	2605c <scols_init_debug@@SMARTCOLS_2.25+0xcf8c>
   2605c:	ldur	x8, [x29, #-32]
   26060:	ldur	w9, [x29, #-40]
   26064:	mov	w10, w9
   26068:	mov	x11, xzr
   2606c:	str	x11, [x8, x10, lsl #3]
   26070:	ldur	x8, [x29, #-32]
   26074:	stur	x8, [x29, #-8]
   26078:	b	26090 <scols_init_debug@@SMARTCOLS_2.25+0xcfc0>
   2607c:	ldur	x0, [x29, #-32]
   26080:	bl	25c90 <scols_init_debug@@SMARTCOLS_2.25+0xcbc0>
   26084:	mov	x8, xzr
   26088:	stur	x8, [x29, #-8]
   2608c:	b	26090 <scols_init_debug@@SMARTCOLS_2.25+0xcfc0>
   26090:	ldur	x0, [x29, #-8]
   26094:	ldp	x29, x30, [sp, #144]
   26098:	add	sp, sp, #0xa0
   2609c:	ret
   260a0:	sub	sp, sp, #0x130
   260a4:	stp	x29, x30, [sp, #272]
   260a8:	str	x28, [sp, #288]
   260ac:	add	x29, sp, #0x110
   260b0:	str	q7, [sp, #112]
   260b4:	str	q6, [sp, #96]
   260b8:	str	q5, [sp, #80]
   260bc:	str	q4, [sp, #64]
   260c0:	str	q3, [sp, #48]
   260c4:	str	q2, [sp, #32]
   260c8:	str	q1, [sp, #16]
   260cc:	str	q0, [sp]
   260d0:	str	x7, [sp, #184]
   260d4:	str	x6, [sp, #176]
   260d8:	str	x5, [sp, #168]
   260dc:	str	x4, [sp, #160]
   260e0:	str	x3, [sp, #152]
   260e4:	str	x2, [sp, #144]
   260e8:	str	x1, [sp, #136]
   260ec:	stur	x0, [x29, #-8]
   260f0:	mov	w8, #0xffffff80            	// #-128
   260f4:	stur	w8, [x29, #-20]
   260f8:	mov	w8, #0xffffffc8            	// #-56
   260fc:	stur	w8, [x29, #-24]
   26100:	mov	x9, sp
   26104:	add	x9, x9, #0x80
   26108:	stur	x9, [x29, #-32]
   2610c:	add	x9, sp, #0x88
   26110:	add	x9, x9, #0x38
   26114:	stur	x9, [x29, #-40]
   26118:	add	x9, x29, #0x20
   2611c:	stur	x9, [x29, #-48]
   26120:	ldur	x0, [x29, #-8]
   26124:	ldur	q0, [x29, #-48]
   26128:	ldur	q1, [x29, #-32]
   2612c:	stur	q1, [x29, #-64]
   26130:	stur	q0, [x29, #-80]
   26134:	sub	x1, x29, #0x50
   26138:	bl	25dfc <scols_init_debug@@SMARTCOLS_2.25+0xcd2c>
   2613c:	stur	x0, [x29, #-16]
   26140:	ldur	x0, [x29, #-16]
   26144:	ldr	x28, [sp, #288]
   26148:	ldp	x29, x30, [sp, #272]
   2614c:	add	sp, sp, #0x130
   26150:	ret
   26154:	sub	sp, sp, #0x40
   26158:	stp	x29, x30, [sp, #48]
   2615c:	add	x29, sp, #0x30
   26160:	stur	x0, [x29, #-16]
   26164:	str	x1, [sp, #24]
   26168:	ldr	x8, [sp, #24]
   2616c:	str	x8, [sp, #8]
   26170:	ldr	x8, [sp, #8]
   26174:	mov	w9, #0x0                   	// #0
   26178:	str	w9, [sp, #4]
   2617c:	cbz	x8, 26194 <scols_init_debug@@SMARTCOLS_2.25+0xd0c4>
   26180:	ldr	x8, [sp, #8]
   26184:	ldr	x8, [x8]
   26188:	cmp	x8, #0x0
   2618c:	cset	w9, ne  // ne = any
   26190:	str	w9, [sp, #4]
   26194:	ldr	w8, [sp, #4]
   26198:	tbnz	w8, #0, 261a0 <scols_init_debug@@SMARTCOLS_2.25+0xd0d0>
   2619c:	b	261e0 <scols_init_debug@@SMARTCOLS_2.25+0xd110>
   261a0:	ldur	x0, [x29, #-16]
   261a4:	ldr	x8, [sp, #8]
   261a8:	ldr	x1, [x8]
   261ac:	bl	261f4 <scols_init_debug@@SMARTCOLS_2.25+0xd124>
   261b0:	str	w0, [sp, #20]
   261b4:	ldr	w9, [sp, #20]
   261b8:	cmp	w9, #0x0
   261bc:	cset	w9, ge  // ge = tcont
   261c0:	tbnz	w9, #0, 261d0 <scols_init_debug@@SMARTCOLS_2.25+0xd100>
   261c4:	ldr	w8, [sp, #20]
   261c8:	stur	w8, [x29, #-4]
   261cc:	b	261e4 <scols_init_debug@@SMARTCOLS_2.25+0xd114>
   261d0:	ldr	x8, [sp, #8]
   261d4:	add	x8, x8, #0x8
   261d8:	str	x8, [sp, #8]
   261dc:	b	26170 <scols_init_debug@@SMARTCOLS_2.25+0xd0a0>
   261e0:	stur	wzr, [x29, #-4]
   261e4:	ldur	w0, [x29, #-4]
   261e8:	ldp	x29, x30, [sp, #48]
   261ec:	add	sp, sp, #0x40
   261f0:	ret
   261f4:	sub	sp, sp, #0x30
   261f8:	stp	x29, x30, [sp, #32]
   261fc:	add	x29, sp, #0x20
   26200:	str	x0, [sp, #16]
   26204:	str	x1, [sp, #8]
   26208:	ldr	x8, [sp, #8]
   2620c:	cbnz	x8, 26218 <scols_init_debug@@SMARTCOLS_2.25+0xd148>
   26210:	stur	wzr, [x29, #-4]
   26214:	b	26248 <scols_init_debug@@SMARTCOLS_2.25+0xd178>
   26218:	ldr	x0, [sp, #8]
   2621c:	bl	7b80 <strdup@plt>
   26220:	str	x0, [sp]
   26224:	ldr	x8, [sp]
   26228:	cbnz	x8, 26238 <scols_init_debug@@SMARTCOLS_2.25+0xd168>
   2622c:	mov	w8, #0xfffffff4            	// #-12
   26230:	stur	w8, [x29, #-4]
   26234:	b	26248 <scols_init_debug@@SMARTCOLS_2.25+0xd178>
   26238:	ldr	x0, [sp, #16]
   2623c:	ldr	x1, [sp]
   26240:	bl	268a0 <scols_init_debug@@SMARTCOLS_2.25+0xd7d0>
   26244:	stur	w0, [x29, #-4]
   26248:	ldur	w0, [x29, #-4]
   2624c:	ldp	x29, x30, [sp, #32]
   26250:	add	sp, sp, #0x30
   26254:	ret
   26258:	sub	sp, sp, #0x50
   2625c:	stp	x29, x30, [sp, #64]
   26260:	add	x29, sp, #0x40
   26264:	stur	x0, [x29, #-16]
   26268:	stur	x1, [x29, #-24]
   2626c:	str	x2, [sp, #32]
   26270:	ldur	x8, [x29, #-24]
   26274:	str	x8, [sp, #16]
   26278:	ldr	x8, [sp, #16]
   2627c:	mov	w9, #0x0                   	// #0
   26280:	str	w9, [sp, #4]
   26284:	cbz	x8, 2629c <scols_init_debug@@SMARTCOLS_2.25+0xd1cc>
   26288:	ldr	x8, [sp, #16]
   2628c:	ldr	x8, [x8]
   26290:	cmp	x8, #0x0
   26294:	cset	w9, ne  // ne = any
   26298:	str	w9, [sp, #4]
   2629c:	ldr	w8, [sp, #4]
   262a0:	tbnz	w8, #0, 262a8 <scols_init_debug@@SMARTCOLS_2.25+0xd1d8>
   262a4:	b	26314 <scols_init_debug@@SMARTCOLS_2.25+0xd244>
   262a8:	ldr	x8, [sp, #16]
   262ac:	ldr	x0, [x8]
   262b0:	ldr	x1, [sp, #32]
   262b4:	bl	23dec <scols_init_debug@@SMARTCOLS_2.25+0xad1c>
   262b8:	str	x0, [sp, #8]
   262bc:	ldr	x8, [sp, #8]
   262c0:	cbnz	x8, 262d0 <scols_init_debug@@SMARTCOLS_2.25+0xd200>
   262c4:	mov	w8, #0xfffffff4            	// #-12
   262c8:	stur	w8, [x29, #-4]
   262cc:	b	26318 <scols_init_debug@@SMARTCOLS_2.25+0xd248>
   262d0:	ldur	x0, [x29, #-16]
   262d4:	ldr	x1, [sp, #8]
   262d8:	bl	26328 <scols_init_debug@@SMARTCOLS_2.25+0xd258>
   262dc:	str	w0, [sp, #28]
   262e0:	ldr	w8, [sp, #28]
   262e4:	cmp	w8, #0x0
   262e8:	cset	w8, ge  // ge = tcont
   262ec:	tbnz	w8, #0, 26304 <scols_init_debug@@SMARTCOLS_2.25+0xd234>
   262f0:	ldr	x0, [sp, #8]
   262f4:	bl	7dd0 <free@plt>
   262f8:	ldr	w8, [sp, #28]
   262fc:	stur	w8, [x29, #-4]
   26300:	b	26318 <scols_init_debug@@SMARTCOLS_2.25+0xd248>
   26304:	ldr	x8, [sp, #16]
   26308:	add	x8, x8, #0x8
   2630c:	str	x8, [sp, #16]
   26310:	b	26278 <scols_init_debug@@SMARTCOLS_2.25+0xd1a8>
   26314:	stur	wzr, [x29, #-4]
   26318:	ldur	w0, [x29, #-4]
   2631c:	ldp	x29, x30, [sp, #64]
   26320:	add	sp, sp, #0x50
   26324:	ret
   26328:	sub	sp, sp, #0x40
   2632c:	stp	x29, x30, [sp, #48]
   26330:	add	x29, sp, #0x30
   26334:	stur	x0, [x29, #-16]
   26338:	str	x1, [sp, #24]
   2633c:	ldr	x8, [sp, #24]
   26340:	cbnz	x8, 2634c <scols_init_debug@@SMARTCOLS_2.25+0xd27c>
   26344:	stur	wzr, [x29, #-4]
   26348:	b	2640c <scols_init_debug@@SMARTCOLS_2.25+0xd33c>
   2634c:	ldur	x8, [x29, #-16]
   26350:	ldr	x0, [x8]
   26354:	bl	25da4 <scols_init_debug@@SMARTCOLS_2.25+0xccd4>
   26358:	str	w0, [sp, #12]
   2635c:	ldr	w9, [sp, #12]
   26360:	add	w9, w9, #0x2
   26364:	str	w9, [sp, #8]
   26368:	ldr	w9, [sp, #8]
   2636c:	ldr	w10, [sp, #12]
   26370:	cmp	w9, w10
   26374:	b.cs	26384 <scols_init_debug@@SMARTCOLS_2.25+0xd2b4>  // b.hs, b.nlast
   26378:	mov	w8, #0xfffffff4            	// #-12
   2637c:	stur	w8, [x29, #-4]
   26380:	b	2640c <scols_init_debug@@SMARTCOLS_2.25+0xd33c>
   26384:	ldur	x8, [x29, #-16]
   26388:	ldr	x0, [x8]
   2638c:	ldr	w9, [sp, #8]
   26390:	mov	w8, w9
   26394:	mov	x10, #0x8                   	// #8
   26398:	mul	x1, x10, x8
   2639c:	bl	7b50 <realloc@plt>
   263a0:	str	x0, [sp, #16]
   263a4:	ldr	x8, [sp, #16]
   263a8:	cbnz	x8, 263b8 <scols_init_debug@@SMARTCOLS_2.25+0xd2e8>
   263ac:	mov	w8, #0xfffffff4            	// #-12
   263b0:	stur	w8, [x29, #-4]
   263b4:	b	2640c <scols_init_debug@@SMARTCOLS_2.25+0xd33c>
   263b8:	ldr	x8, [sp, #24]
   263bc:	ldr	x9, [sp, #16]
   263c0:	ldr	w10, [sp, #12]
   263c4:	mov	w11, w10
   263c8:	mov	x12, #0x8                   	// #8
   263cc:	mul	x11, x12, x11
   263d0:	add	x9, x9, x11
   263d4:	str	x8, [x9]
   263d8:	ldr	x8, [sp, #16]
   263dc:	ldr	w10, [sp, #12]
   263e0:	add	w10, w10, #0x1
   263e4:	mov	w9, w10
   263e8:	ubfx	x9, x9, #0, #32
   263ec:	mul	x9, x12, x9
   263f0:	add	x8, x8, x9
   263f4:	mov	x9, xzr
   263f8:	str	x9, [x8]
   263fc:	ldr	x8, [sp, #16]
   26400:	ldur	x9, [x29, #-16]
   26404:	str	x8, [x9]
   26408:	stur	wzr, [x29, #-4]
   2640c:	ldur	w0, [x29, #-4]
   26410:	ldp	x29, x30, [sp, #48]
   26414:	add	sp, sp, #0x40
   26418:	ret
   2641c:	sub	sp, sp, #0x50
   26420:	stp	x29, x30, [sp, #64]
   26424:	add	x29, sp, #0x40
   26428:	stur	x0, [x29, #-16]
   2642c:	stur	x1, [x29, #-24]
   26430:	ldur	x8, [x29, #-16]
   26434:	cbz	x8, 2643c <scols_init_debug@@SMARTCOLS_2.25+0xd36c>
   26438:	b	2645c <scols_init_debug@@SMARTCOLS_2.25+0xd38c>
   2643c:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   26440:	add	x0, x0, #0xbf6
   26444:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   26448:	add	x1, x1, #0xf29
   2644c:	mov	w2, #0xc1                  	// #193
   26450:	adrp	x3, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   26454:	add	x3, x3, #0xf34
   26458:	bl	8230 <__assert_fail@plt>
   2645c:	mov	w8, wzr
   26460:	str	wzr, [sp, #12]
   26464:	ldur	x9, [x29, #-16]
   26468:	add	x0, sp, #0x18
   2646c:	str	x9, [sp, #24]
   26470:	ldur	x2, [x29, #-24]
   26474:	add	x1, sp, #0x10
   26478:	mov	w3, w8
   2647c:	bl	23f4c <scols_init_debug@@SMARTCOLS_2.25+0xae7c>
   26480:	str	x0, [sp, #32]
   26484:	ldr	x8, [sp, #32]
   26488:	cbz	x8, 264b8 <scols_init_debug@@SMARTCOLS_2.25+0xd3e8>
   2648c:	ldr	w8, [sp, #12]
   26490:	add	w8, w8, #0x1
   26494:	str	w8, [sp, #12]
   26498:	ldur	x2, [x29, #-24]
   2649c:	add	x0, sp, #0x18
   264a0:	add	x1, sp, #0x10
   264a4:	mov	w8, wzr
   264a8:	mov	w3, w8
   264ac:	bl	23f4c <scols_init_debug@@SMARTCOLS_2.25+0xae7c>
   264b0:	str	x0, [sp, #32]
   264b4:	b	26484 <scols_init_debug@@SMARTCOLS_2.25+0xd3b4>
   264b8:	ldr	w8, [sp, #12]
   264bc:	add	w8, w8, #0x1
   264c0:	mov	w9, w8
   264c4:	ubfx	x9, x9, #0, #32
   264c8:	mov	x10, #0x8                   	// #8
   264cc:	mul	x0, x10, x9
   264d0:	bl	78f0 <malloc@plt>
   264d4:	str	x0, [sp]
   264d8:	ldr	x9, [sp]
   264dc:	cbnz	x9, 264ec <scols_init_debug@@SMARTCOLS_2.25+0xd41c>
   264e0:	mov	x8, xzr
   264e4:	stur	x8, [x29, #-8]
   264e8:	b	265c8 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   264ec:	mov	w8, wzr
   264f0:	str	wzr, [sp, #8]
   264f4:	ldur	x9, [x29, #-16]
   264f8:	add	x0, sp, #0x18
   264fc:	str	x9, [sp, #24]
   26500:	ldur	x2, [x29, #-24]
   26504:	add	x1, sp, #0x10
   26508:	mov	w3, w8
   2650c:	bl	23f4c <scols_init_debug@@SMARTCOLS_2.25+0xae7c>
   26510:	str	x0, [sp, #32]
   26514:	ldr	x8, [sp, #32]
   26518:	cbz	x8, 265a0 <scols_init_debug@@SMARTCOLS_2.25+0xd4d0>
   2651c:	ldr	x0, [sp, #32]
   26520:	ldr	x1, [sp, #16]
   26524:	bl	7eb0 <strndup@plt>
   26528:	ldr	x8, [sp]
   2652c:	ldr	w9, [sp, #8]
   26530:	mov	w10, w9
   26534:	mov	x11, #0x8                   	// #8
   26538:	mul	x10, x11, x10
   2653c:	add	x8, x8, x10
   26540:	str	x0, [x8]
   26544:	ldr	x8, [sp]
   26548:	ldr	w9, [sp, #8]
   2654c:	mov	w10, w9
   26550:	mul	x10, x11, x10
   26554:	add	x8, x8, x10
   26558:	ldr	x8, [x8]
   2655c:	cbnz	x8, 26574 <scols_init_debug@@SMARTCOLS_2.25+0xd4a4>
   26560:	ldr	x0, [sp]
   26564:	bl	25c90 <scols_init_debug@@SMARTCOLS_2.25+0xcbc0>
   26568:	mov	x8, xzr
   2656c:	stur	x8, [x29, #-8]
   26570:	b	265c8 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   26574:	ldr	w8, [sp, #8]
   26578:	add	w8, w8, #0x1
   2657c:	str	w8, [sp, #8]
   26580:	ldur	x2, [x29, #-24]
   26584:	add	x0, sp, #0x18
   26588:	add	x1, sp, #0x10
   2658c:	mov	w8, wzr
   26590:	mov	w3, w8
   26594:	bl	23f4c <scols_init_debug@@SMARTCOLS_2.25+0xae7c>
   26598:	str	x0, [sp, #32]
   2659c:	b	26514 <scols_init_debug@@SMARTCOLS_2.25+0xd444>
   265a0:	ldr	x8, [sp]
   265a4:	ldr	w9, [sp, #8]
   265a8:	mov	w10, w9
   265ac:	mov	x11, #0x8                   	// #8
   265b0:	mul	x10, x11, x10
   265b4:	add	x8, x8, x10
   265b8:	mov	x10, xzr
   265bc:	str	x10, [x8]
   265c0:	ldr	x8, [sp]
   265c4:	stur	x8, [x29, #-8]
   265c8:	ldur	x0, [x29, #-8]
   265cc:	ldp	x29, x30, [sp, #64]
   265d0:	add	sp, sp, #0x50
   265d4:	ret
   265d8:	sub	sp, sp, #0x60
   265dc:	stp	x29, x30, [sp, #80]
   265e0:	add	x29, sp, #0x50
   265e4:	stur	x0, [x29, #-16]
   265e8:	stur	x1, [x29, #-24]
   265ec:	ldur	x8, [x29, #-24]
   265f0:	cbnz	x8, 26600 <scols_init_debug@@SMARTCOLS_2.25+0xd530>
   265f4:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   265f8:	add	x8, x8, #0x40a
   265fc:	stur	x8, [x29, #-24]
   26600:	ldur	x0, [x29, #-24]
   26604:	bl	74f0 <strlen@plt>
   26608:	str	x0, [sp, #16]
   2660c:	str	xzr, [sp, #24]
   26610:	ldur	x8, [x29, #-16]
   26614:	str	x8, [sp, #32]
   26618:	ldr	x8, [sp, #32]
   2661c:	mov	w9, #0x0                   	// #0
   26620:	str	w9, [sp, #12]
   26624:	cbz	x8, 2663c <scols_init_debug@@SMARTCOLS_2.25+0xd56c>
   26628:	ldr	x8, [sp, #32]
   2662c:	ldr	x8, [x8]
   26630:	cmp	x8, #0x0
   26634:	cset	w9, ne  // ne = any
   26638:	str	w9, [sp, #12]
   2663c:	ldr	w8, [sp, #12]
   26640:	tbnz	w8, #0, 26648 <scols_init_debug@@SMARTCOLS_2.25+0xd578>
   26644:	b	26688 <scols_init_debug@@SMARTCOLS_2.25+0xd5b8>
   26648:	ldr	x8, [sp, #24]
   2664c:	cbz	x8, 26660 <scols_init_debug@@SMARTCOLS_2.25+0xd590>
   26650:	ldr	x8, [sp, #16]
   26654:	ldr	x9, [sp, #24]
   26658:	add	x8, x9, x8
   2665c:	str	x8, [sp, #24]
   26660:	ldr	x8, [sp, #32]
   26664:	ldr	x0, [x8]
   26668:	bl	74f0 <strlen@plt>
   2666c:	ldr	x8, [sp, #24]
   26670:	add	x8, x8, x0
   26674:	str	x8, [sp, #24]
   26678:	ldr	x8, [sp, #32]
   2667c:	add	x8, x8, #0x8
   26680:	str	x8, [sp, #32]
   26684:	b	26618 <scols_init_debug@@SMARTCOLS_2.25+0xd548>
   26688:	ldr	x8, [sp, #24]
   2668c:	add	x0, x8, #0x1
   26690:	bl	78f0 <malloc@plt>
   26694:	stur	x0, [x29, #-32]
   26698:	ldur	x8, [x29, #-32]
   2669c:	cbnz	x8, 266ac <scols_init_debug@@SMARTCOLS_2.25+0xd5dc>
   266a0:	mov	x8, xzr
   266a4:	stur	x8, [x29, #-8]
   266a8:	b	26744 <scols_init_debug@@SMARTCOLS_2.25+0xd674>
   266ac:	ldur	x8, [x29, #-32]
   266b0:	str	x8, [sp, #40]
   266b4:	ldur	x8, [x29, #-16]
   266b8:	str	x8, [sp, #32]
   266bc:	ldr	x8, [sp, #32]
   266c0:	mov	w9, #0x0                   	// #0
   266c4:	str	w9, [sp, #8]
   266c8:	cbz	x8, 266e0 <scols_init_debug@@SMARTCOLS_2.25+0xd610>
   266cc:	ldr	x8, [sp, #32]
   266d0:	ldr	x8, [x8]
   266d4:	cmp	x8, #0x0
   266d8:	cset	w9, ne  // ne = any
   266dc:	str	w9, [sp, #8]
   266e0:	ldr	w8, [sp, #8]
   266e4:	tbnz	w8, #0, 266ec <scols_init_debug@@SMARTCOLS_2.25+0xd61c>
   266e8:	b	26730 <scols_init_debug@@SMARTCOLS_2.25+0xd660>
   266ec:	ldr	x8, [sp, #40]
   266f0:	ldur	x9, [x29, #-32]
   266f4:	cmp	x8, x9
   266f8:	b.eq	2670c <scols_init_debug@@SMARTCOLS_2.25+0xd63c>  // b.none
   266fc:	ldr	x0, [sp, #40]
   26700:	ldur	x1, [x29, #-24]
   26704:	bl	7800 <stpcpy@plt>
   26708:	str	x0, [sp, #40]
   2670c:	ldr	x0, [sp, #40]
   26710:	ldr	x8, [sp, #32]
   26714:	ldr	x1, [x8]
   26718:	bl	7800 <stpcpy@plt>
   2671c:	str	x0, [sp, #40]
   26720:	ldr	x8, [sp, #32]
   26724:	add	x8, x8, #0x8
   26728:	str	x8, [sp, #32]
   2672c:	b	266bc <scols_init_debug@@SMARTCOLS_2.25+0xd5ec>
   26730:	ldr	x8, [sp, #40]
   26734:	mov	w9, #0x0                   	// #0
   26738:	strb	w9, [x8]
   2673c:	ldur	x8, [x29, #-32]
   26740:	stur	x8, [x29, #-8]
   26744:	ldur	x0, [x29, #-8]
   26748:	ldp	x29, x30, [sp, #80]
   2674c:	add	sp, sp, #0x60
   26750:	ret
   26754:	sub	sp, sp, #0x40
   26758:	stp	x29, x30, [sp, #48]
   2675c:	add	x29, sp, #0x30
   26760:	stur	x0, [x29, #-16]
   26764:	str	x1, [sp, #24]
   26768:	ldr	x8, [sp, #24]
   2676c:	cbnz	x8, 26778 <scols_init_debug@@SMARTCOLS_2.25+0xd6a8>
   26770:	stur	wzr, [x29, #-4]
   26774:	b	26890 <scols_init_debug@@SMARTCOLS_2.25+0xd7c0>
   26778:	ldur	x8, [x29, #-16]
   2677c:	ldr	x0, [x8]
   26780:	bl	25da4 <scols_init_debug@@SMARTCOLS_2.25+0xccd4>
   26784:	str	w0, [sp, #12]
   26788:	ldr	w9, [sp, #12]
   2678c:	add	w9, w9, #0x2
   26790:	str	w9, [sp, #8]
   26794:	ldr	w9, [sp, #8]
   26798:	ldr	w10, [sp, #12]
   2679c:	cmp	w9, w10
   267a0:	b.cs	267b0 <scols_init_debug@@SMARTCOLS_2.25+0xd6e0>  // b.hs, b.nlast
   267a4:	mov	w8, #0xfffffff4            	// #-12
   267a8:	stur	w8, [x29, #-4]
   267ac:	b	26890 <scols_init_debug@@SMARTCOLS_2.25+0xd7c0>
   267b0:	ldr	w8, [sp, #8]
   267b4:	mov	w9, w8
   267b8:	mov	x10, #0x8                   	// #8
   267bc:	mul	x0, x10, x9
   267c0:	bl	78f0 <malloc@plt>
   267c4:	str	x0, [sp, #16]
   267c8:	ldr	x9, [sp, #16]
   267cc:	cbnz	x9, 267dc <scols_init_debug@@SMARTCOLS_2.25+0xd70c>
   267d0:	mov	w8, #0xfffffff4            	// #-12
   267d4:	stur	w8, [x29, #-4]
   267d8:	b	26890 <scols_init_debug@@SMARTCOLS_2.25+0xd7c0>
   267dc:	str	wzr, [sp, #4]
   267e0:	ldr	w8, [sp, #4]
   267e4:	ldr	w9, [sp, #12]
   267e8:	cmp	w8, w9
   267ec:	b.cs	26840 <scols_init_debug@@SMARTCOLS_2.25+0xd770>  // b.hs, b.nlast
   267f0:	ldur	x8, [x29, #-16]
   267f4:	ldr	x8, [x8]
   267f8:	ldr	w9, [sp, #4]
   267fc:	mov	w10, w9
   26800:	mov	x11, #0x8                   	// #8
   26804:	mul	x10, x11, x10
   26808:	add	x8, x8, x10
   2680c:	ldr	x8, [x8]
   26810:	ldr	x10, [sp, #16]
   26814:	ldr	w9, [sp, #4]
   26818:	add	w9, w9, #0x1
   2681c:	mov	w12, w9
   26820:	ubfx	x12, x12, #0, #32
   26824:	mul	x11, x11, x12
   26828:	add	x10, x10, x11
   2682c:	str	x8, [x10]
   26830:	ldr	w8, [sp, #4]
   26834:	add	w8, w8, #0x1
   26838:	str	w8, [sp, #4]
   2683c:	b	267e0 <scols_init_debug@@SMARTCOLS_2.25+0xd710>
   26840:	ldr	x8, [sp, #24]
   26844:	ldr	x9, [sp, #16]
   26848:	str	x8, [x9]
   2684c:	ldr	x8, [sp, #16]
   26850:	ldr	w10, [sp, #12]
   26854:	add	w10, w10, #0x1
   26858:	mov	w9, w10
   2685c:	ubfx	x9, x9, #0, #32
   26860:	mov	x11, #0x8                   	// #8
   26864:	mul	x9, x11, x9
   26868:	add	x8, x8, x9
   2686c:	mov	x9, xzr
   26870:	str	x9, [x8]
   26874:	ldur	x8, [x29, #-16]
   26878:	ldr	x0, [x8]
   2687c:	bl	7dd0 <free@plt>
   26880:	ldr	x8, [sp, #16]
   26884:	ldur	x9, [x29, #-16]
   26888:	str	x8, [x9]
   2688c:	stur	wzr, [x29, #-4]
   26890:	ldur	w0, [x29, #-4]
   26894:	ldp	x29, x30, [sp, #48]
   26898:	add	sp, sp, #0x40
   2689c:	ret
   268a0:	sub	sp, sp, #0x30
   268a4:	stp	x29, x30, [sp, #32]
   268a8:	add	x29, sp, #0x20
   268ac:	stur	x0, [x29, #-8]
   268b0:	str	x1, [sp, #16]
   268b4:	ldur	x0, [x29, #-8]
   268b8:	ldr	x1, [sp, #16]
   268bc:	bl	26328 <scols_init_debug@@SMARTCOLS_2.25+0xd258>
   268c0:	str	w0, [sp, #12]
   268c4:	ldr	w8, [sp, #12]
   268c8:	cmp	w8, #0x0
   268cc:	cset	w8, ge  // ge = tcont
   268d0:	tbnz	w8, #0, 268dc <scols_init_debug@@SMARTCOLS_2.25+0xd80c>
   268d4:	ldr	x0, [sp, #16]
   268d8:	bl	7dd0 <free@plt>
   268dc:	ldr	w0, [sp, #12]
   268e0:	ldp	x29, x30, [sp, #32]
   268e4:	add	sp, sp, #0x30
   268e8:	ret
   268ec:	sub	sp, sp, #0x30
   268f0:	stp	x29, x30, [sp, #32]
   268f4:	add	x29, sp, #0x20
   268f8:	stur	x0, [x29, #-8]
   268fc:	str	x1, [sp, #16]
   26900:	ldur	x0, [x29, #-8]
   26904:	ldr	x1, [sp, #16]
   26908:	bl	26754 <scols_init_debug@@SMARTCOLS_2.25+0xd684>
   2690c:	str	w0, [sp, #12]
   26910:	ldr	w8, [sp, #12]
   26914:	cmp	w8, #0x0
   26918:	cset	w8, ge  // ge = tcont
   2691c:	tbnz	w8, #0, 26928 <scols_init_debug@@SMARTCOLS_2.25+0xd858>
   26920:	ldr	x0, [sp, #16]
   26924:	bl	7dd0 <free@plt>
   26928:	ldr	w0, [sp, #12]
   2692c:	ldp	x29, x30, [sp, #32]
   26930:	add	sp, sp, #0x30
   26934:	ret
   26938:	sub	sp, sp, #0x40
   2693c:	stp	x29, x30, [sp, #48]
   26940:	add	x29, sp, #0x30
   26944:	stur	x0, [x29, #-16]
   26948:	str	x1, [sp, #24]
   2694c:	ldur	x8, [x29, #-16]
   26950:	cbnz	x8, 26960 <scols_init_debug@@SMARTCOLS_2.25+0xd890>
   26954:	mov	x8, xzr
   26958:	stur	x8, [x29, #-8]
   2695c:	b	26a04 <scols_init_debug@@SMARTCOLS_2.25+0xd934>
   26960:	ldr	x8, [sp, #24]
   26964:	cbz	x8, 2696c <scols_init_debug@@SMARTCOLS_2.25+0xd89c>
   26968:	b	2698c <scols_init_debug@@SMARTCOLS_2.25+0xd8bc>
   2696c:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   26970:	add	x0, x0, #0xbf6
   26974:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   26978:	add	x1, x1, #0xf29
   2697c:	mov	w2, #0x15a                 	// #346
   26980:	adrp	x3, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   26984:	add	x3, x3, #0xf62
   26988:	bl	8230 <__assert_fail@plt>
   2698c:	ldur	x8, [x29, #-16]
   26990:	str	x8, [sp, #8]
   26994:	str	x8, [sp, #16]
   26998:	ldr	x8, [sp, #16]
   2699c:	ldr	x8, [x8]
   269a0:	cbz	x8, 269f0 <scols_init_debug@@SMARTCOLS_2.25+0xd920>
   269a4:	ldr	x8, [sp, #16]
   269a8:	ldr	x0, [x8]
   269ac:	ldr	x1, [sp, #24]
   269b0:	bl	7d30 <strcmp@plt>
   269b4:	cbnz	w0, 269c8 <scols_init_debug@@SMARTCOLS_2.25+0xd8f8>
   269b8:	ldr	x8, [sp, #16]
   269bc:	ldr	x0, [x8]
   269c0:	bl	7dd0 <free@plt>
   269c4:	b	269e0 <scols_init_debug@@SMARTCOLS_2.25+0xd910>
   269c8:	ldr	x8, [sp, #16]
   269cc:	ldr	x8, [x8]
   269d0:	ldr	x9, [sp, #8]
   269d4:	add	x10, x9, #0x8
   269d8:	str	x10, [sp, #8]
   269dc:	str	x8, [x9]
   269e0:	ldr	x8, [sp, #16]
   269e4:	add	x8, x8, #0x8
   269e8:	str	x8, [sp, #16]
   269ec:	b	26998 <scols_init_debug@@SMARTCOLS_2.25+0xd8c8>
   269f0:	ldr	x8, [sp, #8]
   269f4:	mov	x9, xzr
   269f8:	str	x9, [x8]
   269fc:	ldur	x8, [x29, #-16]
   26a00:	stur	x8, [x29, #-8]
   26a04:	ldur	x0, [x29, #-8]
   26a08:	ldp	x29, x30, [sp, #48]
   26a0c:	add	sp, sp, #0x40
   26a10:	ret
   26a14:	sub	sp, sp, #0x140
   26a18:	stp	x29, x30, [sp, #288]
   26a1c:	str	x28, [sp, #304]
   26a20:	add	x29, sp, #0x120
   26a24:	sub	x8, x29, #0x38
   26a28:	str	q7, [sp, #112]
   26a2c:	str	q6, [sp, #96]
   26a30:	str	q5, [sp, #80]
   26a34:	str	q4, [sp, #64]
   26a38:	str	q3, [sp, #48]
   26a3c:	str	q2, [sp, #32]
   26a40:	str	q1, [sp, #16]
   26a44:	str	q0, [sp]
   26a48:	str	x7, [sp, #168]
   26a4c:	str	x6, [sp, #160]
   26a50:	str	x5, [sp, #152]
   26a54:	str	x4, [sp, #144]
   26a58:	str	x3, [sp, #136]
   26a5c:	str	x2, [sp, #128]
   26a60:	stur	x0, [x29, #-16]
   26a64:	stur	x1, [x29, #-24]
   26a68:	mov	w9, #0xffffff80            	// #-128
   26a6c:	stur	w9, [x29, #-28]
   26a70:	mov	w9, #0xffffffd0            	// #-48
   26a74:	stur	w9, [x29, #-32]
   26a78:	mov	x10, sp
   26a7c:	add	x10, x10, #0x80
   26a80:	stur	x10, [x29, #-40]
   26a84:	add	x10, sp, #0x80
   26a88:	add	x10, x10, #0x30
   26a8c:	stur	x10, [x29, #-48]
   26a90:	add	x10, x29, #0x20
   26a94:	stur	x10, [x29, #-56]
   26a98:	ldur	x1, [x29, #-24]
   26a9c:	ldr	q0, [x8]
   26aa0:	ldr	q1, [x8, #16]
   26aa4:	stur	q1, [x29, #-96]
   26aa8:	stur	q0, [x29, #-112]
   26aac:	sub	x0, x29, #0x40
   26ab0:	sub	x2, x29, #0x70
   26ab4:	bl	7e50 <vasprintf@plt>
   26ab8:	stur	w0, [x29, #-68]
   26abc:	ldur	w9, [x29, #-68]
   26ac0:	tbz	w9, #31, 26ad4 <scols_init_debug@@SMARTCOLS_2.25+0xda04>
   26ac4:	b	26ac8 <scols_init_debug@@SMARTCOLS_2.25+0xd9f8>
   26ac8:	mov	w8, #0xfffffff4            	// #-12
   26acc:	stur	w8, [x29, #-4]
   26ad0:	b	26ae8 <scols_init_debug@@SMARTCOLS_2.25+0xda18>
   26ad4:	ldur	x0, [x29, #-16]
   26ad8:	ldur	x1, [x29, #-64]
   26adc:	bl	268a0 <scols_init_debug@@SMARTCOLS_2.25+0xd7d0>
   26ae0:	stur	w0, [x29, #-4]
   26ae4:	b	26ae8 <scols_init_debug@@SMARTCOLS_2.25+0xda18>
   26ae8:	ldur	w0, [x29, #-4]
   26aec:	ldr	x28, [sp, #304]
   26af0:	ldp	x29, x30, [sp, #288]
   26af4:	add	sp, sp, #0x140
   26af8:	ret
   26afc:	sub	sp, sp, #0x60
   26b00:	stp	x29, x30, [sp, #80]
   26b04:	add	x29, sp, #0x50
   26b08:	sub	x8, x29, #0x20
   26b0c:	mov	x9, sp
   26b10:	stur	x0, [x29, #-16]
   26b14:	stur	x1, [x29, #-24]
   26b18:	ldur	x1, [x29, #-24]
   26b1c:	ldr	q0, [x2]
   26b20:	str	q0, [sp]
   26b24:	ldr	q0, [x2, #16]
   26b28:	str	q0, [sp, #16]
   26b2c:	mov	x0, x8
   26b30:	mov	x2, x9
   26b34:	bl	7e50 <vasprintf@plt>
   26b38:	stur	w0, [x29, #-36]
   26b3c:	ldur	w10, [x29, #-36]
   26b40:	cmp	w10, #0x0
   26b44:	cset	w10, ge  // ge = tcont
   26b48:	tbnz	w10, #0, 26b58 <scols_init_debug@@SMARTCOLS_2.25+0xda88>
   26b4c:	mov	w8, #0xfffffff4            	// #-12
   26b50:	stur	w8, [x29, #-4]
   26b54:	b	26b68 <scols_init_debug@@SMARTCOLS_2.25+0xda98>
   26b58:	ldur	x0, [x29, #-16]
   26b5c:	ldur	x1, [x29, #-32]
   26b60:	bl	268a0 <scols_init_debug@@SMARTCOLS_2.25+0xd7d0>
   26b64:	stur	w0, [x29, #-4]
   26b68:	ldur	w0, [x29, #-4]
   26b6c:	ldp	x29, x30, [sp, #80]
   26b70:	add	sp, sp, #0x60
   26b74:	ret
   26b78:	sub	sp, sp, #0x30
   26b7c:	stp	x29, x30, [sp, #32]
   26b80:	add	x29, sp, #0x20
   26b84:	str	x0, [sp, #16]
   26b88:	ldr	x0, [sp, #16]
   26b8c:	bl	25da4 <scols_init_debug@@SMARTCOLS_2.25+0xccd4>
   26b90:	str	w0, [sp, #12]
   26b94:	ldr	w8, [sp, #12]
   26b98:	cmp	w8, #0x1
   26b9c:	b.hi	26bac <scols_init_debug@@SMARTCOLS_2.25+0xdadc>  // b.pmore
   26ba0:	ldr	x8, [sp, #16]
   26ba4:	stur	x8, [x29, #-8]
   26ba8:	b	26c6c <scols_init_debug@@SMARTCOLS_2.25+0xdb9c>
   26bac:	str	wzr, [sp, #8]
   26bb0:	ldr	w8, [sp, #8]
   26bb4:	ldr	w9, [sp, #12]
   26bb8:	mov	w10, #0x2                   	// #2
   26bbc:	udiv	w9, w9, w10
   26bc0:	cmp	w8, w9
   26bc4:	b.cs	26c64 <scols_init_debug@@SMARTCOLS_2.25+0xdb94>  // b.hs, b.nlast
   26bc8:	ldr	x8, [sp, #16]
   26bcc:	ldr	w9, [sp, #8]
   26bd0:	mov	w10, w9
   26bd4:	mov	x11, #0x8                   	// #8
   26bd8:	mul	x10, x11, x10
   26bdc:	add	x8, x8, x10
   26be0:	ldr	x8, [x8]
   26be4:	str	x8, [sp]
   26be8:	ldr	x8, [sp, #16]
   26bec:	ldr	w9, [sp, #12]
   26bf0:	subs	w9, w9, #0x1
   26bf4:	ldr	w12, [sp, #8]
   26bf8:	subs	w9, w9, w12
   26bfc:	mov	w10, w9
   26c00:	ubfx	x10, x10, #0, #32
   26c04:	mul	x10, x11, x10
   26c08:	add	x8, x8, x10
   26c0c:	ldr	x8, [x8]
   26c10:	ldr	x10, [sp, #16]
   26c14:	ldr	w9, [sp, #8]
   26c18:	mov	w13, w9
   26c1c:	mul	x13, x11, x13
   26c20:	add	x10, x10, x13
   26c24:	str	x8, [x10]
   26c28:	ldr	x8, [sp]
   26c2c:	ldr	x10, [sp, #16]
   26c30:	ldr	w9, [sp, #12]
   26c34:	subs	w9, w9, #0x1
   26c38:	ldr	w12, [sp, #8]
   26c3c:	subs	w9, w9, w12
   26c40:	mov	w13, w9
   26c44:	ubfx	x13, x13, #0, #32
   26c48:	mul	x11, x11, x13
   26c4c:	add	x10, x10, x11
   26c50:	str	x8, [x10]
   26c54:	ldr	w8, [sp, #8]
   26c58:	add	w8, w8, #0x1
   26c5c:	str	w8, [sp, #8]
   26c60:	b	26bb0 <scols_init_debug@@SMARTCOLS_2.25+0xdae0>
   26c64:	ldr	x8, [sp, #16]
   26c68:	stur	x8, [x29, #-8]
   26c6c:	ldur	x0, [x29, #-8]
   26c70:	ldp	x29, x30, [sp, #32]
   26c74:	add	sp, sp, #0x30
   26c78:	ret
   26c7c:	sub	sp, sp, #0xf0
   26c80:	stp	x29, x30, [sp, #144]
   26c84:	stp	x28, x27, [sp, #160]
   26c88:	stp	x26, x25, [sp, #176]
   26c8c:	stp	x24, x23, [sp, #192]
   26c90:	stp	x22, x21, [sp, #208]
   26c94:	stp	x20, x19, [sp, #224]
   26c98:	add	x29, sp, #0x90
   26c9c:	mov	x8, #0x40                  	// #64
   26ca0:	mov	w9, #0x7999                	// #31129
   26ca4:	movk	w9, #0x5a82, lsl #16
   26ca8:	mov	w10, #0xeba1                	// #60321
   26cac:	movk	w10, #0x6ed9, lsl #16
   26cb0:	mov	w11, #0xbcdc                	// #48348
   26cb4:	movk	w11, #0x8f1b, lsl #16
   26cb8:	mov	w12, #0xc1d6                	// #49622
   26cbc:	movk	w12, #0xca62, lsl #16
   26cc0:	mov	w13, wzr
   26cc4:	add	x14, sp, #0x2c
   26cc8:	stur	x0, [x29, #-8]
   26ccc:	stur	x1, [x29, #-16]
   26cd0:	ldur	x1, [x29, #-16]
   26cd4:	mov	x0, x14
   26cd8:	mov	x2, x8
   26cdc:	str	x8, [sp, #32]
   26ce0:	str	w9, [sp, #28]
   26ce4:	str	w10, [sp, #24]
   26ce8:	str	w11, [sp, #20]
   26cec:	str	w12, [sp, #16]
   26cf0:	str	w13, [sp, #12]
   26cf4:	str	x14, [sp]
   26cf8:	bl	7430 <memcpy@plt>
   26cfc:	ldur	x8, [x29, #-8]
   26d00:	ldr	w9, [x8]
   26d04:	stur	w9, [x29, #-20]
   26d08:	ldur	x8, [x29, #-8]
   26d0c:	ldr	w9, [x8, #4]
   26d10:	stur	w9, [x29, #-24]
   26d14:	ldur	x8, [x29, #-8]
   26d18:	mov	x14, #0x8                   	// #8
   26d1c:	ldr	w9, [x8, #8]
   26d20:	stur	w9, [x29, #-28]
   26d24:	ldur	x8, [x29, #-8]
   26d28:	ldr	w9, [x8, #12]
   26d2c:	stur	w9, [x29, #-32]
   26d30:	ldur	x8, [x29, #-8]
   26d34:	ldr	w9, [x8, #16]
   26d38:	stur	w9, [x29, #-36]
   26d3c:	ldur	w9, [x29, #-24]
   26d40:	ldur	w10, [x29, #-28]
   26d44:	ldur	w11, [x29, #-32]
   26d48:	eor	w10, w10, w11
   26d4c:	and	w9, w9, w10
   26d50:	ldur	w10, [x29, #-32]
   26d54:	eor	w9, w9, w10
   26d58:	ldr	w10, [sp, #44]
   26d5c:	ldr	w11, [sp, #44]
   26d60:	mov	x0, x14
   26d64:	lsr	w11, w11, w0
   26d68:	orr	w10, w11, w10, lsl #24
   26d6c:	and	w10, w10, #0xff00ff00
   26d70:	ldr	w11, [sp, #44]
   26d74:	ldr	w12, [sp, #44]
   26d78:	mov	x8, #0x18                  	// #24
   26d7c:	mov	x1, x8
   26d80:	lsr	w12, w12, w1
   26d84:	orr	w11, w12, w11, lsl #8
   26d88:	and	w11, w11, #0xff00ff
   26d8c:	orr	w10, w10, w11
   26d90:	str	w10, [sp, #44]
   26d94:	add	w9, w9, w10
   26d98:	ldr	w10, [sp, #28]
   26d9c:	add	w9, w9, w10
   26da0:	ldur	w11, [x29, #-20]
   26da4:	ldur	w12, [x29, #-20]
   26da8:	mov	x15, #0x1b                  	// #27
   26dac:	lsr	w12, w12, #27
   26db0:	orr	w11, w12, w11, lsl #5
   26db4:	add	w9, w9, w11
   26db8:	ldur	w11, [x29, #-36]
   26dbc:	add	w9, w11, w9
   26dc0:	stur	w9, [x29, #-36]
   26dc4:	ldur	w9, [x29, #-24]
   26dc8:	ldur	w11, [x29, #-24]
   26dcc:	mov	x16, #0x2                   	// #2
   26dd0:	lsr	w11, w11, #2
   26dd4:	orr	w9, w11, w9, lsl #30
   26dd8:	stur	w9, [x29, #-24]
   26ddc:	ldur	w9, [x29, #-20]
   26de0:	ldur	w11, [x29, #-24]
   26de4:	ldur	w12, [x29, #-28]
   26de8:	eor	w11, w11, w12
   26dec:	and	w9, w9, w11
   26df0:	ldur	w11, [x29, #-28]
   26df4:	eor	w9, w9, w11
   26df8:	ldr	w11, [sp, #48]
   26dfc:	ldr	w12, [sp, #48]
   26e00:	mov	x2, x14
   26e04:	lsr	w12, w12, w2
   26e08:	orr	w11, w12, w11, lsl #24
   26e0c:	and	w11, w11, #0xff00ff00
   26e10:	ldr	w12, [sp, #48]
   26e14:	ldr	w13, [sp, #48]
   26e18:	mov	x3, x8
   26e1c:	lsr	w13, w13, w3
   26e20:	orr	w12, w13, w12, lsl #8
   26e24:	and	w12, w12, #0xff00ff
   26e28:	orr	w11, w11, w12
   26e2c:	str	w11, [sp, #48]
   26e30:	add	w9, w9, w11
   26e34:	add	w9, w9, w10
   26e38:	ldur	w11, [x29, #-36]
   26e3c:	ldur	w12, [x29, #-36]
   26e40:	mov	x4, x15
   26e44:	lsr	w12, w12, w4
   26e48:	orr	w11, w12, w11, lsl #5
   26e4c:	add	w9, w9, w11
   26e50:	ldur	w11, [x29, #-32]
   26e54:	add	w9, w11, w9
   26e58:	stur	w9, [x29, #-32]
   26e5c:	ldur	w9, [x29, #-20]
   26e60:	ldur	w11, [x29, #-20]
   26e64:	mov	x5, x16
   26e68:	lsr	w11, w11, w5
   26e6c:	orr	w9, w11, w9, lsl #30
   26e70:	stur	w9, [x29, #-20]
   26e74:	ldur	w9, [x29, #-36]
   26e78:	ldur	w11, [x29, #-20]
   26e7c:	ldur	w12, [x29, #-24]
   26e80:	eor	w11, w11, w12
   26e84:	and	w9, w9, w11
   26e88:	ldur	w11, [x29, #-24]
   26e8c:	eor	w9, w9, w11
   26e90:	ldr	w11, [sp, #52]
   26e94:	ldr	w12, [sp, #52]
   26e98:	mov	x6, x14
   26e9c:	lsr	w12, w12, w6
   26ea0:	orr	w11, w12, w11, lsl #24
   26ea4:	and	w11, w11, #0xff00ff00
   26ea8:	ldr	w12, [sp, #52]
   26eac:	ldr	w13, [sp, #52]
   26eb0:	mov	x7, x8
   26eb4:	lsr	w13, w13, w7
   26eb8:	orr	w12, w13, w12, lsl #8
   26ebc:	and	w12, w12, #0xff00ff
   26ec0:	orr	w11, w11, w12
   26ec4:	str	w11, [sp, #52]
   26ec8:	add	w9, w9, w11
   26ecc:	add	w9, w9, w10
   26ed0:	ldur	w11, [x29, #-32]
   26ed4:	ldur	w12, [x29, #-32]
   26ed8:	mov	x17, x15
   26edc:	lsr	w12, w12, w17
   26ee0:	orr	w11, w12, w11, lsl #5
   26ee4:	add	w9, w9, w11
   26ee8:	ldur	w11, [x29, #-28]
   26eec:	add	w9, w11, w9
   26ef0:	stur	w9, [x29, #-28]
   26ef4:	ldur	w9, [x29, #-36]
   26ef8:	ldur	w11, [x29, #-36]
   26efc:	mov	x18, x16
   26f00:	lsr	w11, w11, w18
   26f04:	orr	w9, w11, w9, lsl #30
   26f08:	stur	w9, [x29, #-36]
   26f0c:	ldur	w9, [x29, #-32]
   26f10:	ldur	w11, [x29, #-36]
   26f14:	ldur	w12, [x29, #-20]
   26f18:	eor	w11, w11, w12
   26f1c:	and	w9, w9, w11
   26f20:	ldur	w11, [x29, #-20]
   26f24:	eor	w9, w9, w11
   26f28:	ldr	w11, [sp, #56]
   26f2c:	ldr	w12, [sp, #56]
   26f30:	mov	x19, x14
   26f34:	lsr	w12, w12, w19
   26f38:	orr	w11, w12, w11, lsl #24
   26f3c:	and	w11, w11, #0xff00ff00
   26f40:	ldr	w12, [sp, #56]
   26f44:	ldr	w13, [sp, #56]
   26f48:	mov	x20, x8
   26f4c:	lsr	w13, w13, w20
   26f50:	orr	w12, w13, w12, lsl #8
   26f54:	and	w12, w12, #0xff00ff
   26f58:	orr	w11, w11, w12
   26f5c:	str	w11, [sp, #56]
   26f60:	add	w9, w9, w11
   26f64:	add	w9, w9, w10
   26f68:	ldur	w11, [x29, #-28]
   26f6c:	ldur	w12, [x29, #-28]
   26f70:	mov	x21, x15
   26f74:	lsr	w12, w12, w21
   26f78:	orr	w11, w12, w11, lsl #5
   26f7c:	add	w9, w9, w11
   26f80:	ldur	w11, [x29, #-24]
   26f84:	add	w9, w11, w9
   26f88:	stur	w9, [x29, #-24]
   26f8c:	ldur	w9, [x29, #-32]
   26f90:	ldur	w11, [x29, #-32]
   26f94:	mov	x22, x16
   26f98:	lsr	w11, w11, w22
   26f9c:	orr	w9, w11, w9, lsl #30
   26fa0:	stur	w9, [x29, #-32]
   26fa4:	ldur	w9, [x29, #-28]
   26fa8:	ldur	w11, [x29, #-32]
   26fac:	ldur	w12, [x29, #-36]
   26fb0:	eor	w11, w11, w12
   26fb4:	and	w9, w9, w11
   26fb8:	ldur	w11, [x29, #-36]
   26fbc:	eor	w9, w9, w11
   26fc0:	ldr	w11, [sp, #60]
   26fc4:	ldr	w12, [sp, #60]
   26fc8:	mov	x23, x14
   26fcc:	lsr	w12, w12, w23
   26fd0:	orr	w11, w12, w11, lsl #24
   26fd4:	and	w11, w11, #0xff00ff00
   26fd8:	ldr	w12, [sp, #60]
   26fdc:	ldr	w13, [sp, #60]
   26fe0:	mov	x24, x8
   26fe4:	lsr	w13, w13, w24
   26fe8:	orr	w12, w13, w12, lsl #8
   26fec:	and	w12, w12, #0xff00ff
   26ff0:	orr	w11, w11, w12
   26ff4:	str	w11, [sp, #60]
   26ff8:	add	w9, w9, w11
   26ffc:	add	w9, w9, w10
   27000:	ldur	w11, [x29, #-24]
   27004:	ldur	w12, [x29, #-24]
   27008:	mov	x25, x15
   2700c:	lsr	w12, w12, w25
   27010:	orr	w11, w12, w11, lsl #5
   27014:	add	w9, w9, w11
   27018:	ldur	w11, [x29, #-20]
   2701c:	add	w9, w11, w9
   27020:	stur	w9, [x29, #-20]
   27024:	ldur	w9, [x29, #-28]
   27028:	ldur	w11, [x29, #-28]
   2702c:	mov	x26, x16
   27030:	lsr	w11, w11, w26
   27034:	orr	w9, w11, w9, lsl #30
   27038:	stur	w9, [x29, #-28]
   2703c:	ldur	w9, [x29, #-24]
   27040:	ldur	w11, [x29, #-28]
   27044:	ldur	w12, [x29, #-32]
   27048:	eor	w11, w11, w12
   2704c:	and	w9, w9, w11
   27050:	ldur	w11, [x29, #-32]
   27054:	eor	w9, w9, w11
   27058:	ldr	w11, [sp, #64]
   2705c:	ldr	w12, [sp, #64]
   27060:	mov	x27, x14
   27064:	lsr	w12, w12, w27
   27068:	orr	w11, w12, w11, lsl #24
   2706c:	and	w11, w11, #0xff00ff00
   27070:	ldr	w12, [sp, #64]
   27074:	ldr	w13, [sp, #64]
   27078:	mov	x28, x8
   2707c:	lsr	w13, w13, w28
   27080:	orr	w12, w13, w12, lsl #8
   27084:	and	w12, w12, #0xff00ff
   27088:	orr	w11, w11, w12
   2708c:	str	w11, [sp, #64]
   27090:	add	w9, w9, w11
   27094:	add	w9, w9, w10
   27098:	ldur	w11, [x29, #-20]
   2709c:	ldur	w12, [x29, #-20]
   270a0:	mov	x0, x15
   270a4:	lsr	w12, w12, w0
   270a8:	orr	w11, w12, w11, lsl #5
   270ac:	add	w9, w9, w11
   270b0:	ldur	w11, [x29, #-36]
   270b4:	add	w9, w11, w9
   270b8:	stur	w9, [x29, #-36]
   270bc:	ldur	w9, [x29, #-24]
   270c0:	ldur	w11, [x29, #-24]
   270c4:	mov	x0, x16
   270c8:	lsr	w11, w11, w0
   270cc:	orr	w9, w11, w9, lsl #30
   270d0:	stur	w9, [x29, #-24]
   270d4:	ldur	w9, [x29, #-20]
   270d8:	ldur	w11, [x29, #-24]
   270dc:	ldur	w12, [x29, #-28]
   270e0:	eor	w11, w11, w12
   270e4:	and	w9, w9, w11
   270e8:	ldur	w11, [x29, #-28]
   270ec:	eor	w9, w9, w11
   270f0:	ldr	w11, [sp, #68]
   270f4:	ldr	w12, [sp, #68]
   270f8:	mov	x0, x14
   270fc:	lsr	w12, w12, w0
   27100:	orr	w11, w12, w11, lsl #24
   27104:	and	w11, w11, #0xff00ff00
   27108:	ldr	w12, [sp, #68]
   2710c:	ldr	w13, [sp, #68]
   27110:	mov	x0, x8
   27114:	lsr	w13, w13, w0
   27118:	orr	w12, w13, w12, lsl #8
   2711c:	and	w12, w12, #0xff00ff
   27120:	orr	w11, w11, w12
   27124:	str	w11, [sp, #68]
   27128:	add	w9, w9, w11
   2712c:	add	w9, w9, w10
   27130:	ldur	w11, [x29, #-36]
   27134:	ldur	w12, [x29, #-36]
   27138:	mov	x0, x15
   2713c:	lsr	w12, w12, w0
   27140:	orr	w11, w12, w11, lsl #5
   27144:	add	w9, w9, w11
   27148:	ldur	w11, [x29, #-32]
   2714c:	add	w9, w11, w9
   27150:	stur	w9, [x29, #-32]
   27154:	ldur	w9, [x29, #-20]
   27158:	ldur	w11, [x29, #-20]
   2715c:	mov	x0, x16
   27160:	lsr	w11, w11, w0
   27164:	orr	w9, w11, w9, lsl #30
   27168:	stur	w9, [x29, #-20]
   2716c:	ldur	w9, [x29, #-36]
   27170:	ldur	w11, [x29, #-20]
   27174:	ldur	w12, [x29, #-24]
   27178:	eor	w11, w11, w12
   2717c:	and	w9, w9, w11
   27180:	ldur	w11, [x29, #-24]
   27184:	eor	w9, w9, w11
   27188:	ldr	w11, [sp, #72]
   2718c:	ldr	w12, [sp, #72]
   27190:	mov	x0, x14
   27194:	lsr	w12, w12, w0
   27198:	orr	w11, w12, w11, lsl #24
   2719c:	and	w11, w11, #0xff00ff00
   271a0:	ldr	w12, [sp, #72]
   271a4:	ldr	w13, [sp, #72]
   271a8:	mov	x0, x8
   271ac:	lsr	w13, w13, w0
   271b0:	orr	w12, w13, w12, lsl #8
   271b4:	and	w12, w12, #0xff00ff
   271b8:	orr	w11, w11, w12
   271bc:	str	w11, [sp, #72]
   271c0:	add	w9, w9, w11
   271c4:	add	w9, w9, w10
   271c8:	ldur	w11, [x29, #-32]
   271cc:	ldur	w12, [x29, #-32]
   271d0:	mov	x0, x15
   271d4:	lsr	w12, w12, w0
   271d8:	orr	w11, w12, w11, lsl #5
   271dc:	add	w9, w9, w11
   271e0:	ldur	w11, [x29, #-28]
   271e4:	add	w9, w11, w9
   271e8:	stur	w9, [x29, #-28]
   271ec:	ldur	w9, [x29, #-36]
   271f0:	ldur	w11, [x29, #-36]
   271f4:	mov	x0, x16
   271f8:	lsr	w11, w11, w0
   271fc:	orr	w9, w11, w9, lsl #30
   27200:	stur	w9, [x29, #-36]
   27204:	ldur	w9, [x29, #-32]
   27208:	ldur	w11, [x29, #-36]
   2720c:	ldur	w12, [x29, #-20]
   27210:	eor	w11, w11, w12
   27214:	and	w9, w9, w11
   27218:	ldur	w11, [x29, #-20]
   2721c:	eor	w9, w9, w11
   27220:	ldr	w11, [sp, #76]
   27224:	ldr	w12, [sp, #76]
   27228:	mov	x0, x14
   2722c:	lsr	w12, w12, w0
   27230:	orr	w11, w12, w11, lsl #24
   27234:	and	w11, w11, #0xff00ff00
   27238:	ldr	w12, [sp, #76]
   2723c:	ldr	w13, [sp, #76]
   27240:	mov	x0, x8
   27244:	lsr	w13, w13, w0
   27248:	orr	w12, w13, w12, lsl #8
   2724c:	and	w12, w12, #0xff00ff
   27250:	orr	w11, w11, w12
   27254:	str	w11, [sp, #76]
   27258:	add	w9, w9, w11
   2725c:	add	w9, w9, w10
   27260:	ldur	w11, [x29, #-28]
   27264:	ldur	w12, [x29, #-28]
   27268:	mov	x0, x15
   2726c:	lsr	w12, w12, w0
   27270:	orr	w11, w12, w11, lsl #5
   27274:	add	w9, w9, w11
   27278:	ldur	w11, [x29, #-24]
   2727c:	add	w9, w11, w9
   27280:	stur	w9, [x29, #-24]
   27284:	ldur	w9, [x29, #-32]
   27288:	ldur	w11, [x29, #-32]
   2728c:	mov	x0, x16
   27290:	lsr	w11, w11, w0
   27294:	orr	w9, w11, w9, lsl #30
   27298:	stur	w9, [x29, #-32]
   2729c:	ldur	w9, [x29, #-28]
   272a0:	ldur	w11, [x29, #-32]
   272a4:	ldur	w12, [x29, #-36]
   272a8:	eor	w11, w11, w12
   272ac:	and	w9, w9, w11
   272b0:	ldur	w11, [x29, #-36]
   272b4:	eor	w9, w9, w11
   272b8:	ldr	w11, [sp, #80]
   272bc:	ldr	w12, [sp, #80]
   272c0:	mov	x0, x14
   272c4:	lsr	w12, w12, w0
   272c8:	orr	w11, w12, w11, lsl #24
   272cc:	and	w11, w11, #0xff00ff00
   272d0:	ldr	w12, [sp, #80]
   272d4:	ldr	w13, [sp, #80]
   272d8:	mov	x0, x8
   272dc:	lsr	w13, w13, w0
   272e0:	orr	w12, w13, w12, lsl #8
   272e4:	and	w12, w12, #0xff00ff
   272e8:	orr	w11, w11, w12
   272ec:	str	w11, [sp, #80]
   272f0:	add	w9, w9, w11
   272f4:	add	w9, w9, w10
   272f8:	ldur	w11, [x29, #-24]
   272fc:	ldur	w12, [x29, #-24]
   27300:	mov	x0, x15
   27304:	lsr	w12, w12, w0
   27308:	orr	w11, w12, w11, lsl #5
   2730c:	add	w9, w9, w11
   27310:	ldur	w11, [x29, #-20]
   27314:	add	w9, w11, w9
   27318:	stur	w9, [x29, #-20]
   2731c:	ldur	w9, [x29, #-28]
   27320:	ldur	w11, [x29, #-28]
   27324:	mov	x0, x16
   27328:	lsr	w11, w11, w0
   2732c:	orr	w9, w11, w9, lsl #30
   27330:	stur	w9, [x29, #-28]
   27334:	ldur	w9, [x29, #-24]
   27338:	ldur	w11, [x29, #-28]
   2733c:	ldur	w12, [x29, #-32]
   27340:	eor	w11, w11, w12
   27344:	and	w9, w9, w11
   27348:	ldur	w11, [x29, #-32]
   2734c:	eor	w9, w9, w11
   27350:	ldr	w11, [sp, #84]
   27354:	ldr	w12, [sp, #84]
   27358:	mov	x0, x14
   2735c:	lsr	w12, w12, w0
   27360:	orr	w11, w12, w11, lsl #24
   27364:	and	w11, w11, #0xff00ff00
   27368:	ldr	w12, [sp, #84]
   2736c:	ldr	w13, [sp, #84]
   27370:	mov	x0, x8
   27374:	lsr	w13, w13, w0
   27378:	orr	w12, w13, w12, lsl #8
   2737c:	and	w12, w12, #0xff00ff
   27380:	orr	w11, w11, w12
   27384:	str	w11, [sp, #84]
   27388:	add	w9, w9, w11
   2738c:	add	w9, w9, w10
   27390:	ldur	w11, [x29, #-20]
   27394:	ldur	w12, [x29, #-20]
   27398:	mov	x0, x15
   2739c:	lsr	w12, w12, w0
   273a0:	orr	w11, w12, w11, lsl #5
   273a4:	add	w9, w9, w11
   273a8:	ldur	w11, [x29, #-36]
   273ac:	add	w9, w11, w9
   273b0:	stur	w9, [x29, #-36]
   273b4:	ldur	w9, [x29, #-24]
   273b8:	ldur	w11, [x29, #-24]
   273bc:	mov	x0, x16
   273c0:	lsr	w11, w11, w0
   273c4:	orr	w9, w11, w9, lsl #30
   273c8:	stur	w9, [x29, #-24]
   273cc:	ldur	w9, [x29, #-20]
   273d0:	ldur	w11, [x29, #-24]
   273d4:	ldur	w12, [x29, #-28]
   273d8:	eor	w11, w11, w12
   273dc:	and	w9, w9, w11
   273e0:	ldur	w11, [x29, #-28]
   273e4:	eor	w9, w9, w11
   273e8:	ldr	w11, [sp, #88]
   273ec:	ldr	w12, [sp, #88]
   273f0:	mov	x0, x14
   273f4:	lsr	w12, w12, w0
   273f8:	orr	w11, w12, w11, lsl #24
   273fc:	and	w11, w11, #0xff00ff00
   27400:	ldr	w12, [sp, #88]
   27404:	ldr	w13, [sp, #88]
   27408:	mov	x0, x8
   2740c:	lsr	w13, w13, w0
   27410:	orr	w12, w13, w12, lsl #8
   27414:	and	w12, w12, #0xff00ff
   27418:	orr	w11, w11, w12
   2741c:	str	w11, [sp, #88]
   27420:	add	w9, w9, w11
   27424:	add	w9, w9, w10
   27428:	ldur	w11, [x29, #-36]
   2742c:	ldur	w12, [x29, #-36]
   27430:	mov	x0, x15
   27434:	lsr	w12, w12, w0
   27438:	orr	w11, w12, w11, lsl #5
   2743c:	add	w9, w9, w11
   27440:	ldur	w11, [x29, #-32]
   27444:	add	w9, w11, w9
   27448:	stur	w9, [x29, #-32]
   2744c:	ldur	w9, [x29, #-20]
   27450:	ldur	w11, [x29, #-20]
   27454:	mov	x0, x16
   27458:	lsr	w11, w11, w0
   2745c:	orr	w9, w11, w9, lsl #30
   27460:	stur	w9, [x29, #-20]
   27464:	ldur	w9, [x29, #-36]
   27468:	ldur	w11, [x29, #-20]
   2746c:	ldur	w12, [x29, #-24]
   27470:	eor	w11, w11, w12
   27474:	and	w9, w9, w11
   27478:	ldur	w11, [x29, #-24]
   2747c:	eor	w9, w9, w11
   27480:	ldr	w11, [sp, #92]
   27484:	ldr	w12, [sp, #92]
   27488:	mov	x0, x14
   2748c:	lsr	w12, w12, w0
   27490:	orr	w11, w12, w11, lsl #24
   27494:	and	w11, w11, #0xff00ff00
   27498:	ldr	w12, [sp, #92]
   2749c:	ldr	w13, [sp, #92]
   274a0:	mov	x0, x8
   274a4:	lsr	w13, w13, w0
   274a8:	orr	w12, w13, w12, lsl #8
   274ac:	and	w12, w12, #0xff00ff
   274b0:	orr	w11, w11, w12
   274b4:	str	w11, [sp, #92]
   274b8:	add	w9, w9, w11
   274bc:	add	w9, w9, w10
   274c0:	ldur	w11, [x29, #-32]
   274c4:	ldur	w12, [x29, #-32]
   274c8:	mov	x0, x15
   274cc:	lsr	w12, w12, w0
   274d0:	orr	w11, w12, w11, lsl #5
   274d4:	add	w9, w9, w11
   274d8:	ldur	w11, [x29, #-28]
   274dc:	add	w9, w11, w9
   274e0:	stur	w9, [x29, #-28]
   274e4:	ldur	w9, [x29, #-36]
   274e8:	ldur	w11, [x29, #-36]
   274ec:	mov	x0, x16
   274f0:	lsr	w11, w11, w0
   274f4:	orr	w9, w11, w9, lsl #30
   274f8:	stur	w9, [x29, #-36]
   274fc:	ldur	w9, [x29, #-32]
   27500:	ldur	w11, [x29, #-36]
   27504:	ldur	w12, [x29, #-20]
   27508:	eor	w11, w11, w12
   2750c:	and	w9, w9, w11
   27510:	ldur	w11, [x29, #-20]
   27514:	eor	w9, w9, w11
   27518:	ldr	w11, [sp, #96]
   2751c:	ldr	w12, [sp, #96]
   27520:	mov	x0, x14
   27524:	lsr	w12, w12, w0
   27528:	orr	w11, w12, w11, lsl #24
   2752c:	and	w11, w11, #0xff00ff00
   27530:	ldr	w12, [sp, #96]
   27534:	ldr	w13, [sp, #96]
   27538:	mov	x0, x8
   2753c:	lsr	w13, w13, w0
   27540:	orr	w12, w13, w12, lsl #8
   27544:	and	w12, w12, #0xff00ff
   27548:	orr	w11, w11, w12
   2754c:	str	w11, [sp, #96]
   27550:	add	w9, w9, w11
   27554:	add	w9, w9, w10
   27558:	ldur	w11, [x29, #-28]
   2755c:	ldur	w12, [x29, #-28]
   27560:	mov	x0, x15
   27564:	lsr	w12, w12, w0
   27568:	orr	w11, w12, w11, lsl #5
   2756c:	add	w9, w9, w11
   27570:	ldur	w11, [x29, #-24]
   27574:	add	w9, w11, w9
   27578:	stur	w9, [x29, #-24]
   2757c:	ldur	w9, [x29, #-32]
   27580:	ldur	w11, [x29, #-32]
   27584:	mov	x0, x16
   27588:	lsr	w11, w11, w0
   2758c:	orr	w9, w11, w9, lsl #30
   27590:	stur	w9, [x29, #-32]
   27594:	ldur	w9, [x29, #-28]
   27598:	ldur	w11, [x29, #-32]
   2759c:	ldur	w12, [x29, #-36]
   275a0:	eor	w11, w11, w12
   275a4:	and	w9, w9, w11
   275a8:	ldur	w11, [x29, #-36]
   275ac:	eor	w9, w9, w11
   275b0:	ldr	w11, [sp, #100]
   275b4:	ldr	w12, [sp, #100]
   275b8:	mov	x0, x14
   275bc:	lsr	w12, w12, w0
   275c0:	orr	w11, w12, w11, lsl #24
   275c4:	and	w11, w11, #0xff00ff00
   275c8:	ldr	w12, [sp, #100]
   275cc:	ldr	w13, [sp, #100]
   275d0:	mov	x0, x8
   275d4:	lsr	w13, w13, w0
   275d8:	orr	w12, w13, w12, lsl #8
   275dc:	and	w12, w12, #0xff00ff
   275e0:	orr	w11, w11, w12
   275e4:	str	w11, [sp, #100]
   275e8:	add	w9, w9, w11
   275ec:	add	w9, w9, w10
   275f0:	ldur	w11, [x29, #-24]
   275f4:	ldur	w12, [x29, #-24]
   275f8:	mov	x0, x15
   275fc:	lsr	w12, w12, w0
   27600:	orr	w11, w12, w11, lsl #5
   27604:	add	w9, w9, w11
   27608:	ldur	w11, [x29, #-20]
   2760c:	add	w9, w11, w9
   27610:	stur	w9, [x29, #-20]
   27614:	ldur	w9, [x29, #-28]
   27618:	ldur	w11, [x29, #-28]
   2761c:	mov	x0, x16
   27620:	lsr	w11, w11, w0
   27624:	orr	w9, w11, w9, lsl #30
   27628:	stur	w9, [x29, #-28]
   2762c:	ldur	w9, [x29, #-24]
   27630:	ldur	w11, [x29, #-28]
   27634:	ldur	w12, [x29, #-32]
   27638:	eor	w11, w11, w12
   2763c:	and	w9, w9, w11
   27640:	ldur	w11, [x29, #-32]
   27644:	eor	w9, w9, w11
   27648:	ldr	w11, [sp, #104]
   2764c:	ldr	w12, [sp, #104]
   27650:	lsr	w12, w12, w14
   27654:	orr	w11, w12, w11, lsl #24
   27658:	and	w11, w11, #0xff00ff00
   2765c:	ldr	w12, [sp, #104]
   27660:	ldr	w13, [sp, #104]
   27664:	lsr	w8, w13, w8
   27668:	orr	w8, w8, w12, lsl #8
   2766c:	and	w8, w8, #0xff00ff
   27670:	orr	w8, w11, w8
   27674:	str	w8, [sp, #104]
   27678:	add	w8, w9, w8
   2767c:	add	w8, w8, w10
   27680:	ldur	w9, [x29, #-20]
   27684:	ldur	w11, [x29, #-20]
   27688:	mov	x0, x15
   2768c:	lsr	w11, w11, w0
   27690:	orr	w9, w11, w9, lsl #5
   27694:	add	w8, w8, w9
   27698:	ldur	w9, [x29, #-36]
   2769c:	add	w8, w9, w8
   276a0:	stur	w8, [x29, #-36]
   276a4:	ldur	w8, [x29, #-24]
   276a8:	ldur	w9, [x29, #-24]
   276ac:	mov	x0, x16
   276b0:	lsr	w9, w9, w0
   276b4:	orr	w8, w9, w8, lsl #30
   276b8:	stur	w8, [x29, #-24]
   276bc:	ldur	w8, [x29, #-20]
   276c0:	ldur	w9, [x29, #-24]
   276c4:	ldur	w11, [x29, #-28]
   276c8:	eor	w9, w9, w11
   276cc:	and	w8, w8, w9
   276d0:	ldur	w9, [x29, #-28]
   276d4:	eor	w8, w8, w9
   276d8:	ldr	w9, [sp, #96]
   276dc:	ldr	w11, [sp, #76]
   276e0:	eor	w9, w9, w11
   276e4:	ldr	w11, [sp, #52]
   276e8:	eor	w9, w9, w11
   276ec:	ldr	w11, [sp, #44]
   276f0:	eor	w9, w9, w11
   276f4:	ldr	w11, [sp, #96]
   276f8:	ldr	w12, [sp, #76]
   276fc:	eor	w11, w11, w12
   27700:	ldr	w12, [sp, #52]
   27704:	eor	w11, w11, w12
   27708:	ldr	w12, [sp, #44]
   2770c:	eor	w11, w11, w12
   27710:	mov	x12, #0x1f                  	// #31
   27714:	lsr	w11, w11, #31
   27718:	orr	w9, w11, w9, lsl #1
   2771c:	str	w9, [sp, #44]
   27720:	add	w8, w8, w9
   27724:	add	w8, w8, w10
   27728:	ldur	w9, [x29, #-36]
   2772c:	ldur	w11, [x29, #-36]
   27730:	mov	x0, x15
   27734:	lsr	w11, w11, w0
   27738:	orr	w9, w11, w9, lsl #5
   2773c:	add	w8, w8, w9
   27740:	ldur	w9, [x29, #-32]
   27744:	add	w8, w9, w8
   27748:	stur	w8, [x29, #-32]
   2774c:	ldur	w8, [x29, #-20]
   27750:	ldur	w9, [x29, #-20]
   27754:	mov	x0, x16
   27758:	lsr	w9, w9, w0
   2775c:	orr	w8, w9, w8, lsl #30
   27760:	stur	w8, [x29, #-20]
   27764:	ldur	w8, [x29, #-36]
   27768:	ldur	w9, [x29, #-20]
   2776c:	ldur	w11, [x29, #-24]
   27770:	eor	w9, w9, w11
   27774:	and	w8, w8, w9
   27778:	ldur	w9, [x29, #-24]
   2777c:	eor	w8, w8, w9
   27780:	ldr	w9, [sp, #100]
   27784:	ldr	w11, [sp, #80]
   27788:	eor	w9, w9, w11
   2778c:	ldr	w11, [sp, #56]
   27790:	eor	w9, w9, w11
   27794:	ldr	w11, [sp, #48]
   27798:	eor	w9, w9, w11
   2779c:	ldr	w11, [sp, #100]
   277a0:	ldr	w13, [sp, #80]
   277a4:	eor	w11, w11, w13
   277a8:	ldr	w13, [sp, #56]
   277ac:	eor	w11, w11, w13
   277b0:	ldr	w13, [sp, #48]
   277b4:	eor	w11, w11, w13
   277b8:	mov	x0, x12
   277bc:	lsr	w11, w11, w0
   277c0:	orr	w9, w11, w9, lsl #1
   277c4:	str	w9, [sp, #48]
   277c8:	add	w8, w8, w9
   277cc:	add	w8, w8, w10
   277d0:	ldur	w9, [x29, #-32]
   277d4:	ldur	w11, [x29, #-32]
   277d8:	mov	x0, x15
   277dc:	lsr	w11, w11, w0
   277e0:	orr	w9, w11, w9, lsl #5
   277e4:	add	w8, w8, w9
   277e8:	ldur	w9, [x29, #-28]
   277ec:	add	w8, w9, w8
   277f0:	stur	w8, [x29, #-28]
   277f4:	ldur	w8, [x29, #-36]
   277f8:	ldur	w9, [x29, #-36]
   277fc:	mov	x0, x16
   27800:	lsr	w9, w9, w0
   27804:	orr	w8, w9, w8, lsl #30
   27808:	stur	w8, [x29, #-36]
   2780c:	ldur	w8, [x29, #-32]
   27810:	ldur	w9, [x29, #-36]
   27814:	ldur	w11, [x29, #-20]
   27818:	eor	w9, w9, w11
   2781c:	and	w8, w8, w9
   27820:	ldur	w9, [x29, #-20]
   27824:	eor	w8, w8, w9
   27828:	ldr	w9, [sp, #104]
   2782c:	ldr	w11, [sp, #84]
   27830:	eor	w9, w9, w11
   27834:	ldr	w11, [sp, #60]
   27838:	eor	w9, w9, w11
   2783c:	ldr	w11, [sp, #52]
   27840:	eor	w9, w9, w11
   27844:	ldr	w11, [sp, #104]
   27848:	ldr	w13, [sp, #84]
   2784c:	eor	w11, w11, w13
   27850:	ldr	w13, [sp, #60]
   27854:	eor	w11, w11, w13
   27858:	ldr	w13, [sp, #52]
   2785c:	eor	w11, w11, w13
   27860:	mov	x0, x12
   27864:	lsr	w11, w11, w0
   27868:	orr	w9, w11, w9, lsl #1
   2786c:	str	w9, [sp, #52]
   27870:	add	w8, w8, w9
   27874:	add	w8, w8, w10
   27878:	ldur	w9, [x29, #-28]
   2787c:	ldur	w11, [x29, #-28]
   27880:	mov	x0, x15
   27884:	lsr	w11, w11, w0
   27888:	orr	w9, w11, w9, lsl #5
   2788c:	add	w8, w8, w9
   27890:	ldur	w9, [x29, #-24]
   27894:	add	w8, w9, w8
   27898:	stur	w8, [x29, #-24]
   2789c:	ldur	w8, [x29, #-32]
   278a0:	ldur	w9, [x29, #-32]
   278a4:	mov	x0, x16
   278a8:	lsr	w9, w9, w0
   278ac:	orr	w8, w9, w8, lsl #30
   278b0:	stur	w8, [x29, #-32]
   278b4:	ldur	w8, [x29, #-28]
   278b8:	ldur	w9, [x29, #-32]
   278bc:	ldur	w11, [x29, #-36]
   278c0:	eor	w9, w9, w11
   278c4:	and	w8, w8, w9
   278c8:	ldur	w9, [x29, #-36]
   278cc:	eor	w8, w8, w9
   278d0:	ldr	w9, [sp, #44]
   278d4:	ldr	w11, [sp, #88]
   278d8:	eor	w9, w9, w11
   278dc:	ldr	w11, [sp, #64]
   278e0:	eor	w9, w9, w11
   278e4:	ldr	w11, [sp, #56]
   278e8:	eor	w9, w9, w11
   278ec:	ldr	w11, [sp, #44]
   278f0:	ldr	w13, [sp, #88]
   278f4:	eor	w11, w11, w13
   278f8:	ldr	w13, [sp, #64]
   278fc:	eor	w11, w11, w13
   27900:	ldr	w13, [sp, #56]
   27904:	eor	w11, w11, w13
   27908:	mov	x0, x12
   2790c:	lsr	w11, w11, w0
   27910:	orr	w9, w11, w9, lsl #1
   27914:	str	w9, [sp, #56]
   27918:	add	w8, w8, w9
   2791c:	add	w8, w8, w10
   27920:	ldur	w9, [x29, #-24]
   27924:	ldur	w11, [x29, #-24]
   27928:	mov	x0, x15
   2792c:	lsr	w11, w11, w0
   27930:	orr	w9, w11, w9, lsl #5
   27934:	add	w8, w8, w9
   27938:	ldur	w9, [x29, #-20]
   2793c:	add	w8, w9, w8
   27940:	stur	w8, [x29, #-20]
   27944:	ldur	w8, [x29, #-28]
   27948:	ldur	w9, [x29, #-28]
   2794c:	mov	x0, x16
   27950:	lsr	w9, w9, w0
   27954:	orr	w8, w9, w8, lsl #30
   27958:	stur	w8, [x29, #-28]
   2795c:	ldur	w8, [x29, #-24]
   27960:	ldur	w9, [x29, #-28]
   27964:	eor	w8, w8, w9
   27968:	ldur	w9, [x29, #-32]
   2796c:	eor	w8, w8, w9
   27970:	ldr	w9, [sp, #48]
   27974:	ldr	w11, [sp, #92]
   27978:	eor	w9, w9, w11
   2797c:	ldr	w11, [sp, #68]
   27980:	eor	w9, w9, w11
   27984:	ldr	w11, [sp, #60]
   27988:	eor	w9, w9, w11
   2798c:	ldr	w11, [sp, #48]
   27990:	ldr	w13, [sp, #92]
   27994:	eor	w11, w11, w13
   27998:	ldr	w13, [sp, #68]
   2799c:	eor	w11, w11, w13
   279a0:	ldr	w13, [sp, #60]
   279a4:	eor	w11, w11, w13
   279a8:	mov	x0, x12
   279ac:	lsr	w11, w11, w0
   279b0:	orr	w9, w11, w9, lsl #1
   279b4:	str	w9, [sp, #60]
   279b8:	add	w8, w8, w9
   279bc:	ldr	w9, [sp, #24]
   279c0:	add	w8, w8, w9
   279c4:	ldur	w11, [x29, #-20]
   279c8:	ldur	w13, [x29, #-20]
   279cc:	mov	x0, x15
   279d0:	lsr	w13, w13, w0
   279d4:	orr	w11, w13, w11, lsl #5
   279d8:	add	w8, w8, w11
   279dc:	ldur	w11, [x29, #-36]
   279e0:	add	w8, w11, w8
   279e4:	stur	w8, [x29, #-36]
   279e8:	ldur	w8, [x29, #-24]
   279ec:	ldur	w11, [x29, #-24]
   279f0:	mov	x0, x16
   279f4:	lsr	w11, w11, w0
   279f8:	orr	w8, w11, w8, lsl #30
   279fc:	stur	w8, [x29, #-24]
   27a00:	ldur	w8, [x29, #-20]
   27a04:	ldur	w11, [x29, #-24]
   27a08:	eor	w8, w8, w11
   27a0c:	ldur	w11, [x29, #-28]
   27a10:	eor	w8, w8, w11
   27a14:	ldr	w11, [sp, #52]
   27a18:	ldr	w13, [sp, #96]
   27a1c:	eor	w11, w11, w13
   27a20:	ldr	w13, [sp, #72]
   27a24:	eor	w11, w11, w13
   27a28:	ldr	w13, [sp, #64]
   27a2c:	eor	w11, w11, w13
   27a30:	ldr	w13, [sp, #52]
   27a34:	ldr	w14, [sp, #96]
   27a38:	eor	w13, w13, w14
   27a3c:	ldr	w14, [sp, #72]
   27a40:	eor	w13, w13, w14
   27a44:	ldr	w14, [sp, #64]
   27a48:	eor	w13, w13, w14
   27a4c:	mov	x0, x12
   27a50:	lsr	w13, w13, w0
   27a54:	orr	w11, w13, w11, lsl #1
   27a58:	str	w11, [sp, #64]
   27a5c:	add	w8, w8, w11
   27a60:	add	w8, w8, w9
   27a64:	ldur	w11, [x29, #-36]
   27a68:	ldur	w13, [x29, #-36]
   27a6c:	mov	x0, x15
   27a70:	lsr	w13, w13, w0
   27a74:	orr	w11, w13, w11, lsl #5
   27a78:	add	w8, w8, w11
   27a7c:	ldur	w11, [x29, #-32]
   27a80:	add	w8, w11, w8
   27a84:	stur	w8, [x29, #-32]
   27a88:	ldur	w8, [x29, #-20]
   27a8c:	ldur	w11, [x29, #-20]
   27a90:	mov	x0, x16
   27a94:	lsr	w11, w11, w0
   27a98:	orr	w8, w11, w8, lsl #30
   27a9c:	stur	w8, [x29, #-20]
   27aa0:	ldur	w8, [x29, #-36]
   27aa4:	ldur	w11, [x29, #-20]
   27aa8:	eor	w8, w8, w11
   27aac:	ldur	w11, [x29, #-24]
   27ab0:	eor	w8, w8, w11
   27ab4:	ldr	w11, [sp, #56]
   27ab8:	ldr	w13, [sp, #100]
   27abc:	eor	w11, w11, w13
   27ac0:	ldr	w13, [sp, #76]
   27ac4:	eor	w11, w11, w13
   27ac8:	ldr	w13, [sp, #68]
   27acc:	eor	w11, w11, w13
   27ad0:	ldr	w13, [sp, #56]
   27ad4:	ldr	w14, [sp, #100]
   27ad8:	eor	w13, w13, w14
   27adc:	ldr	w14, [sp, #76]
   27ae0:	eor	w13, w13, w14
   27ae4:	ldr	w14, [sp, #68]
   27ae8:	eor	w13, w13, w14
   27aec:	mov	x0, x12
   27af0:	lsr	w13, w13, w0
   27af4:	orr	w11, w13, w11, lsl #1
   27af8:	str	w11, [sp, #68]
   27afc:	add	w8, w8, w11
   27b00:	add	w8, w8, w9
   27b04:	ldur	w11, [x29, #-32]
   27b08:	ldur	w13, [x29, #-32]
   27b0c:	mov	x0, x15
   27b10:	lsr	w13, w13, w0
   27b14:	orr	w11, w13, w11, lsl #5
   27b18:	add	w8, w8, w11
   27b1c:	ldur	w11, [x29, #-28]
   27b20:	add	w8, w11, w8
   27b24:	stur	w8, [x29, #-28]
   27b28:	ldur	w8, [x29, #-36]
   27b2c:	ldur	w11, [x29, #-36]
   27b30:	mov	x0, x16
   27b34:	lsr	w11, w11, w0
   27b38:	orr	w8, w11, w8, lsl #30
   27b3c:	stur	w8, [x29, #-36]
   27b40:	ldur	w8, [x29, #-32]
   27b44:	ldur	w11, [x29, #-36]
   27b48:	eor	w8, w8, w11
   27b4c:	ldur	w11, [x29, #-20]
   27b50:	eor	w8, w8, w11
   27b54:	ldr	w11, [sp, #60]
   27b58:	ldr	w13, [sp, #104]
   27b5c:	eor	w11, w11, w13
   27b60:	ldr	w13, [sp, #80]
   27b64:	eor	w11, w11, w13
   27b68:	ldr	w13, [sp, #72]
   27b6c:	eor	w11, w11, w13
   27b70:	ldr	w13, [sp, #60]
   27b74:	ldr	w14, [sp, #104]
   27b78:	eor	w13, w13, w14
   27b7c:	ldr	w14, [sp, #80]
   27b80:	eor	w13, w13, w14
   27b84:	ldr	w14, [sp, #72]
   27b88:	eor	w13, w13, w14
   27b8c:	mov	x0, x12
   27b90:	lsr	w13, w13, w0
   27b94:	orr	w11, w13, w11, lsl #1
   27b98:	str	w11, [sp, #72]
   27b9c:	add	w8, w8, w11
   27ba0:	add	w8, w8, w9
   27ba4:	ldur	w11, [x29, #-28]
   27ba8:	ldur	w13, [x29, #-28]
   27bac:	mov	x0, x15
   27bb0:	lsr	w13, w13, w0
   27bb4:	orr	w11, w13, w11, lsl #5
   27bb8:	add	w8, w8, w11
   27bbc:	ldur	w11, [x29, #-24]
   27bc0:	add	w8, w11, w8
   27bc4:	stur	w8, [x29, #-24]
   27bc8:	ldur	w8, [x29, #-32]
   27bcc:	ldur	w11, [x29, #-32]
   27bd0:	mov	x0, x16
   27bd4:	lsr	w11, w11, w0
   27bd8:	orr	w8, w11, w8, lsl #30
   27bdc:	stur	w8, [x29, #-32]
   27be0:	ldur	w8, [x29, #-28]
   27be4:	ldur	w11, [x29, #-32]
   27be8:	eor	w8, w8, w11
   27bec:	ldur	w11, [x29, #-36]
   27bf0:	eor	w8, w8, w11
   27bf4:	ldr	w11, [sp, #64]
   27bf8:	ldr	w13, [sp, #44]
   27bfc:	eor	w11, w11, w13
   27c00:	ldr	w13, [sp, #84]
   27c04:	eor	w11, w11, w13
   27c08:	ldr	w13, [sp, #76]
   27c0c:	eor	w11, w11, w13
   27c10:	ldr	w13, [sp, #64]
   27c14:	ldr	w14, [sp, #44]
   27c18:	eor	w13, w13, w14
   27c1c:	ldr	w14, [sp, #84]
   27c20:	eor	w13, w13, w14
   27c24:	ldr	w14, [sp, #76]
   27c28:	eor	w13, w13, w14
   27c2c:	mov	x0, x12
   27c30:	lsr	w13, w13, w0
   27c34:	orr	w11, w13, w11, lsl #1
   27c38:	str	w11, [sp, #76]
   27c3c:	add	w8, w8, w11
   27c40:	add	w8, w8, w9
   27c44:	ldur	w11, [x29, #-24]
   27c48:	ldur	w13, [x29, #-24]
   27c4c:	mov	x0, x15
   27c50:	lsr	w13, w13, w0
   27c54:	orr	w11, w13, w11, lsl #5
   27c58:	add	w8, w8, w11
   27c5c:	ldur	w11, [x29, #-20]
   27c60:	add	w8, w11, w8
   27c64:	stur	w8, [x29, #-20]
   27c68:	ldur	w8, [x29, #-28]
   27c6c:	ldur	w11, [x29, #-28]
   27c70:	mov	x0, x16
   27c74:	lsr	w11, w11, w0
   27c78:	orr	w8, w11, w8, lsl #30
   27c7c:	stur	w8, [x29, #-28]
   27c80:	ldur	w8, [x29, #-24]
   27c84:	ldur	w11, [x29, #-28]
   27c88:	eor	w8, w8, w11
   27c8c:	ldur	w11, [x29, #-32]
   27c90:	eor	w8, w8, w11
   27c94:	ldr	w11, [sp, #68]
   27c98:	ldr	w13, [sp, #48]
   27c9c:	eor	w11, w11, w13
   27ca0:	ldr	w13, [sp, #88]
   27ca4:	eor	w11, w11, w13
   27ca8:	ldr	w13, [sp, #80]
   27cac:	eor	w11, w11, w13
   27cb0:	ldr	w13, [sp, #68]
   27cb4:	ldr	w14, [sp, #48]
   27cb8:	eor	w13, w13, w14
   27cbc:	ldr	w14, [sp, #88]
   27cc0:	eor	w13, w13, w14
   27cc4:	ldr	w14, [sp, #80]
   27cc8:	eor	w13, w13, w14
   27ccc:	mov	x0, x12
   27cd0:	lsr	w13, w13, w0
   27cd4:	orr	w11, w13, w11, lsl #1
   27cd8:	str	w11, [sp, #80]
   27cdc:	add	w8, w8, w11
   27ce0:	add	w8, w8, w9
   27ce4:	ldur	w11, [x29, #-20]
   27ce8:	ldur	w13, [x29, #-20]
   27cec:	mov	x0, x15
   27cf0:	lsr	w13, w13, w0
   27cf4:	orr	w11, w13, w11, lsl #5
   27cf8:	add	w8, w8, w11
   27cfc:	ldur	w11, [x29, #-36]
   27d00:	add	w8, w11, w8
   27d04:	stur	w8, [x29, #-36]
   27d08:	ldur	w8, [x29, #-24]
   27d0c:	ldur	w11, [x29, #-24]
   27d10:	mov	x0, x16
   27d14:	lsr	w11, w11, w0
   27d18:	orr	w8, w11, w8, lsl #30
   27d1c:	stur	w8, [x29, #-24]
   27d20:	ldur	w8, [x29, #-20]
   27d24:	ldur	w11, [x29, #-24]
   27d28:	eor	w8, w8, w11
   27d2c:	ldur	w11, [x29, #-28]
   27d30:	eor	w8, w8, w11
   27d34:	ldr	w11, [sp, #72]
   27d38:	ldr	w13, [sp, #52]
   27d3c:	eor	w11, w11, w13
   27d40:	ldr	w13, [sp, #92]
   27d44:	eor	w11, w11, w13
   27d48:	ldr	w13, [sp, #84]
   27d4c:	eor	w11, w11, w13
   27d50:	ldr	w13, [sp, #72]
   27d54:	ldr	w14, [sp, #52]
   27d58:	eor	w13, w13, w14
   27d5c:	ldr	w14, [sp, #92]
   27d60:	eor	w13, w13, w14
   27d64:	ldr	w14, [sp, #84]
   27d68:	eor	w13, w13, w14
   27d6c:	mov	x0, x12
   27d70:	lsr	w13, w13, w0
   27d74:	orr	w11, w13, w11, lsl #1
   27d78:	str	w11, [sp, #84]
   27d7c:	add	w8, w8, w11
   27d80:	add	w8, w8, w9
   27d84:	ldur	w11, [x29, #-36]
   27d88:	ldur	w13, [x29, #-36]
   27d8c:	mov	x0, x15
   27d90:	lsr	w13, w13, w0
   27d94:	orr	w11, w13, w11, lsl #5
   27d98:	add	w8, w8, w11
   27d9c:	ldur	w11, [x29, #-32]
   27da0:	add	w8, w11, w8
   27da4:	stur	w8, [x29, #-32]
   27da8:	ldur	w8, [x29, #-20]
   27dac:	ldur	w11, [x29, #-20]
   27db0:	mov	x0, x16
   27db4:	lsr	w11, w11, w0
   27db8:	orr	w8, w11, w8, lsl #30
   27dbc:	stur	w8, [x29, #-20]
   27dc0:	ldur	w8, [x29, #-36]
   27dc4:	ldur	w11, [x29, #-20]
   27dc8:	eor	w8, w8, w11
   27dcc:	ldur	w11, [x29, #-24]
   27dd0:	eor	w8, w8, w11
   27dd4:	ldr	w11, [sp, #76]
   27dd8:	ldr	w13, [sp, #56]
   27ddc:	eor	w11, w11, w13
   27de0:	ldr	w13, [sp, #96]
   27de4:	eor	w11, w11, w13
   27de8:	ldr	w13, [sp, #88]
   27dec:	eor	w11, w11, w13
   27df0:	ldr	w13, [sp, #76]
   27df4:	ldr	w14, [sp, #56]
   27df8:	eor	w13, w13, w14
   27dfc:	ldr	w14, [sp, #96]
   27e00:	eor	w13, w13, w14
   27e04:	ldr	w14, [sp, #88]
   27e08:	eor	w13, w13, w14
   27e0c:	mov	x0, x12
   27e10:	lsr	w13, w13, w0
   27e14:	orr	w11, w13, w11, lsl #1
   27e18:	str	w11, [sp, #88]
   27e1c:	add	w8, w8, w11
   27e20:	add	w8, w8, w9
   27e24:	ldur	w11, [x29, #-32]
   27e28:	ldur	w13, [x29, #-32]
   27e2c:	mov	x0, x15
   27e30:	lsr	w13, w13, w0
   27e34:	orr	w11, w13, w11, lsl #5
   27e38:	add	w8, w8, w11
   27e3c:	ldur	w11, [x29, #-28]
   27e40:	add	w8, w11, w8
   27e44:	stur	w8, [x29, #-28]
   27e48:	ldur	w8, [x29, #-36]
   27e4c:	ldur	w11, [x29, #-36]
   27e50:	mov	x0, x16
   27e54:	lsr	w11, w11, w0
   27e58:	orr	w8, w11, w8, lsl #30
   27e5c:	stur	w8, [x29, #-36]
   27e60:	ldur	w8, [x29, #-32]
   27e64:	ldur	w11, [x29, #-36]
   27e68:	eor	w8, w8, w11
   27e6c:	ldur	w11, [x29, #-20]
   27e70:	eor	w8, w8, w11
   27e74:	ldr	w11, [sp, #80]
   27e78:	ldr	w13, [sp, #60]
   27e7c:	eor	w11, w11, w13
   27e80:	ldr	w13, [sp, #100]
   27e84:	eor	w11, w11, w13
   27e88:	ldr	w13, [sp, #92]
   27e8c:	eor	w11, w11, w13
   27e90:	ldr	w13, [sp, #80]
   27e94:	ldr	w14, [sp, #60]
   27e98:	eor	w13, w13, w14
   27e9c:	ldr	w14, [sp, #100]
   27ea0:	eor	w13, w13, w14
   27ea4:	ldr	w14, [sp, #92]
   27ea8:	eor	w13, w13, w14
   27eac:	mov	x0, x12
   27eb0:	lsr	w13, w13, w0
   27eb4:	orr	w11, w13, w11, lsl #1
   27eb8:	str	w11, [sp, #92]
   27ebc:	add	w8, w8, w11
   27ec0:	add	w8, w8, w9
   27ec4:	ldur	w11, [x29, #-28]
   27ec8:	ldur	w13, [x29, #-28]
   27ecc:	mov	x0, x15
   27ed0:	lsr	w13, w13, w0
   27ed4:	orr	w11, w13, w11, lsl #5
   27ed8:	add	w8, w8, w11
   27edc:	ldur	w11, [x29, #-24]
   27ee0:	add	w8, w11, w8
   27ee4:	stur	w8, [x29, #-24]
   27ee8:	ldur	w8, [x29, #-32]
   27eec:	ldur	w11, [x29, #-32]
   27ef0:	mov	x0, x16
   27ef4:	lsr	w11, w11, w0
   27ef8:	orr	w8, w11, w8, lsl #30
   27efc:	stur	w8, [x29, #-32]
   27f00:	ldur	w8, [x29, #-28]
   27f04:	ldur	w11, [x29, #-32]
   27f08:	eor	w8, w8, w11
   27f0c:	ldur	w11, [x29, #-36]
   27f10:	eor	w8, w8, w11
   27f14:	ldr	w11, [sp, #84]
   27f18:	ldr	w13, [sp, #64]
   27f1c:	eor	w11, w11, w13
   27f20:	ldr	w13, [sp, #104]
   27f24:	eor	w11, w11, w13
   27f28:	ldr	w13, [sp, #96]
   27f2c:	eor	w11, w11, w13
   27f30:	ldr	w13, [sp, #84]
   27f34:	ldr	w14, [sp, #64]
   27f38:	eor	w13, w13, w14
   27f3c:	ldr	w14, [sp, #104]
   27f40:	eor	w13, w13, w14
   27f44:	ldr	w14, [sp, #96]
   27f48:	eor	w13, w13, w14
   27f4c:	mov	x0, x12
   27f50:	lsr	w13, w13, w0
   27f54:	orr	w11, w13, w11, lsl #1
   27f58:	str	w11, [sp, #96]
   27f5c:	add	w8, w8, w11
   27f60:	add	w8, w8, w9
   27f64:	ldur	w11, [x29, #-24]
   27f68:	ldur	w13, [x29, #-24]
   27f6c:	mov	x0, x15
   27f70:	lsr	w13, w13, w0
   27f74:	orr	w11, w13, w11, lsl #5
   27f78:	add	w8, w8, w11
   27f7c:	ldur	w11, [x29, #-20]
   27f80:	add	w8, w11, w8
   27f84:	stur	w8, [x29, #-20]
   27f88:	ldur	w8, [x29, #-28]
   27f8c:	ldur	w11, [x29, #-28]
   27f90:	mov	x0, x16
   27f94:	lsr	w11, w11, w0
   27f98:	orr	w8, w11, w8, lsl #30
   27f9c:	stur	w8, [x29, #-28]
   27fa0:	ldur	w8, [x29, #-24]
   27fa4:	ldur	w11, [x29, #-28]
   27fa8:	eor	w8, w8, w11
   27fac:	ldur	w11, [x29, #-32]
   27fb0:	eor	w8, w8, w11
   27fb4:	ldr	w11, [sp, #88]
   27fb8:	ldr	w13, [sp, #68]
   27fbc:	eor	w11, w11, w13
   27fc0:	ldr	w13, [sp, #44]
   27fc4:	eor	w11, w11, w13
   27fc8:	ldr	w13, [sp, #100]
   27fcc:	eor	w11, w11, w13
   27fd0:	ldr	w13, [sp, #88]
   27fd4:	ldr	w14, [sp, #68]
   27fd8:	eor	w13, w13, w14
   27fdc:	ldr	w14, [sp, #44]
   27fe0:	eor	w13, w13, w14
   27fe4:	ldr	w14, [sp, #100]
   27fe8:	eor	w13, w13, w14
   27fec:	mov	x0, x12
   27ff0:	lsr	w13, w13, w0
   27ff4:	orr	w11, w13, w11, lsl #1
   27ff8:	str	w11, [sp, #100]
   27ffc:	add	w8, w8, w11
   28000:	add	w8, w8, w9
   28004:	ldur	w11, [x29, #-20]
   28008:	ldur	w13, [x29, #-20]
   2800c:	mov	x0, x15
   28010:	lsr	w13, w13, w0
   28014:	orr	w11, w13, w11, lsl #5
   28018:	add	w8, w8, w11
   2801c:	ldur	w11, [x29, #-36]
   28020:	add	w8, w11, w8
   28024:	stur	w8, [x29, #-36]
   28028:	ldur	w8, [x29, #-24]
   2802c:	ldur	w11, [x29, #-24]
   28030:	mov	x0, x16
   28034:	lsr	w11, w11, w0
   28038:	orr	w8, w11, w8, lsl #30
   2803c:	stur	w8, [x29, #-24]
   28040:	ldur	w8, [x29, #-20]
   28044:	ldur	w11, [x29, #-24]
   28048:	eor	w8, w8, w11
   2804c:	ldur	w11, [x29, #-28]
   28050:	eor	w8, w8, w11
   28054:	ldr	w11, [sp, #92]
   28058:	ldr	w13, [sp, #72]
   2805c:	eor	w11, w11, w13
   28060:	ldr	w13, [sp, #48]
   28064:	eor	w11, w11, w13
   28068:	ldr	w13, [sp, #104]
   2806c:	eor	w11, w11, w13
   28070:	ldr	w13, [sp, #92]
   28074:	ldr	w14, [sp, #72]
   28078:	eor	w13, w13, w14
   2807c:	ldr	w14, [sp, #48]
   28080:	eor	w13, w13, w14
   28084:	ldr	w14, [sp, #104]
   28088:	eor	w13, w13, w14
   2808c:	mov	x0, x12
   28090:	lsr	w13, w13, w0
   28094:	orr	w11, w13, w11, lsl #1
   28098:	str	w11, [sp, #104]
   2809c:	add	w8, w8, w11
   280a0:	add	w8, w8, w9
   280a4:	ldur	w11, [x29, #-36]
   280a8:	ldur	w13, [x29, #-36]
   280ac:	mov	x0, x15
   280b0:	lsr	w13, w13, w0
   280b4:	orr	w11, w13, w11, lsl #5
   280b8:	add	w8, w8, w11
   280bc:	ldur	w11, [x29, #-32]
   280c0:	add	w8, w11, w8
   280c4:	stur	w8, [x29, #-32]
   280c8:	ldur	w8, [x29, #-20]
   280cc:	ldur	w11, [x29, #-20]
   280d0:	mov	x0, x16
   280d4:	lsr	w11, w11, w0
   280d8:	orr	w8, w11, w8, lsl #30
   280dc:	stur	w8, [x29, #-20]
   280e0:	ldur	w8, [x29, #-36]
   280e4:	ldur	w11, [x29, #-20]
   280e8:	eor	w8, w8, w11
   280ec:	ldur	w11, [x29, #-24]
   280f0:	eor	w8, w8, w11
   280f4:	ldr	w11, [sp, #96]
   280f8:	ldr	w13, [sp, #76]
   280fc:	eor	w11, w11, w13
   28100:	ldr	w13, [sp, #52]
   28104:	eor	w11, w11, w13
   28108:	ldr	w13, [sp, #44]
   2810c:	eor	w11, w11, w13
   28110:	ldr	w13, [sp, #96]
   28114:	ldr	w14, [sp, #76]
   28118:	eor	w13, w13, w14
   2811c:	ldr	w14, [sp, #52]
   28120:	eor	w13, w13, w14
   28124:	ldr	w14, [sp, #44]
   28128:	eor	w13, w13, w14
   2812c:	mov	x0, x12
   28130:	lsr	w13, w13, w0
   28134:	orr	w11, w13, w11, lsl #1
   28138:	str	w11, [sp, #44]
   2813c:	add	w8, w8, w11
   28140:	add	w8, w8, w9
   28144:	ldur	w11, [x29, #-32]
   28148:	ldur	w13, [x29, #-32]
   2814c:	mov	x0, x15
   28150:	lsr	w13, w13, w0
   28154:	orr	w11, w13, w11, lsl #5
   28158:	add	w8, w8, w11
   2815c:	ldur	w11, [x29, #-28]
   28160:	add	w8, w11, w8
   28164:	stur	w8, [x29, #-28]
   28168:	ldur	w8, [x29, #-36]
   2816c:	ldur	w11, [x29, #-36]
   28170:	mov	x0, x16
   28174:	lsr	w11, w11, w0
   28178:	orr	w8, w11, w8, lsl #30
   2817c:	stur	w8, [x29, #-36]
   28180:	ldur	w8, [x29, #-32]
   28184:	ldur	w11, [x29, #-36]
   28188:	eor	w8, w8, w11
   2818c:	ldur	w11, [x29, #-20]
   28190:	eor	w8, w8, w11
   28194:	ldr	w11, [sp, #100]
   28198:	ldr	w13, [sp, #80]
   2819c:	eor	w11, w11, w13
   281a0:	ldr	w13, [sp, #56]
   281a4:	eor	w11, w11, w13
   281a8:	ldr	w13, [sp, #48]
   281ac:	eor	w11, w11, w13
   281b0:	ldr	w13, [sp, #100]
   281b4:	ldr	w14, [sp, #80]
   281b8:	eor	w13, w13, w14
   281bc:	ldr	w14, [sp, #56]
   281c0:	eor	w13, w13, w14
   281c4:	ldr	w14, [sp, #48]
   281c8:	eor	w13, w13, w14
   281cc:	mov	x0, x12
   281d0:	lsr	w13, w13, w0
   281d4:	orr	w11, w13, w11, lsl #1
   281d8:	str	w11, [sp, #48]
   281dc:	add	w8, w8, w11
   281e0:	add	w8, w8, w9
   281e4:	ldur	w11, [x29, #-28]
   281e8:	ldur	w13, [x29, #-28]
   281ec:	mov	x0, x15
   281f0:	lsr	w13, w13, w0
   281f4:	orr	w11, w13, w11, lsl #5
   281f8:	add	w8, w8, w11
   281fc:	ldur	w11, [x29, #-24]
   28200:	add	w8, w11, w8
   28204:	stur	w8, [x29, #-24]
   28208:	ldur	w8, [x29, #-32]
   2820c:	ldur	w11, [x29, #-32]
   28210:	mov	x0, x16
   28214:	lsr	w11, w11, w0
   28218:	orr	w8, w11, w8, lsl #30
   2821c:	stur	w8, [x29, #-32]
   28220:	ldur	w8, [x29, #-28]
   28224:	ldur	w11, [x29, #-32]
   28228:	eor	w8, w8, w11
   2822c:	ldur	w11, [x29, #-36]
   28230:	eor	w8, w8, w11
   28234:	ldr	w11, [sp, #104]
   28238:	ldr	w13, [sp, #84]
   2823c:	eor	w11, w11, w13
   28240:	ldr	w13, [sp, #60]
   28244:	eor	w11, w11, w13
   28248:	ldr	w13, [sp, #52]
   2824c:	eor	w11, w11, w13
   28250:	ldr	w13, [sp, #104]
   28254:	ldr	w14, [sp, #84]
   28258:	eor	w13, w13, w14
   2825c:	ldr	w14, [sp, #60]
   28260:	eor	w13, w13, w14
   28264:	ldr	w14, [sp, #52]
   28268:	eor	w13, w13, w14
   2826c:	mov	x0, x12
   28270:	lsr	w13, w13, w0
   28274:	orr	w11, w13, w11, lsl #1
   28278:	str	w11, [sp, #52]
   2827c:	add	w8, w8, w11
   28280:	add	w8, w8, w9
   28284:	ldur	w11, [x29, #-24]
   28288:	ldur	w13, [x29, #-24]
   2828c:	mov	x0, x15
   28290:	lsr	w13, w13, w0
   28294:	orr	w11, w13, w11, lsl #5
   28298:	add	w8, w8, w11
   2829c:	ldur	w11, [x29, #-20]
   282a0:	add	w8, w11, w8
   282a4:	stur	w8, [x29, #-20]
   282a8:	ldur	w8, [x29, #-28]
   282ac:	ldur	w11, [x29, #-28]
   282b0:	mov	x0, x16
   282b4:	lsr	w11, w11, w0
   282b8:	orr	w8, w11, w8, lsl #30
   282bc:	stur	w8, [x29, #-28]
   282c0:	ldur	w8, [x29, #-24]
   282c4:	ldur	w11, [x29, #-28]
   282c8:	eor	w8, w8, w11
   282cc:	ldur	w11, [x29, #-32]
   282d0:	eor	w8, w8, w11
   282d4:	ldr	w11, [sp, #44]
   282d8:	ldr	w13, [sp, #88]
   282dc:	eor	w11, w11, w13
   282e0:	ldr	w13, [sp, #64]
   282e4:	eor	w11, w11, w13
   282e8:	ldr	w13, [sp, #56]
   282ec:	eor	w11, w11, w13
   282f0:	ldr	w13, [sp, #44]
   282f4:	ldr	w14, [sp, #88]
   282f8:	eor	w13, w13, w14
   282fc:	ldr	w14, [sp, #64]
   28300:	eor	w13, w13, w14
   28304:	ldr	w14, [sp, #56]
   28308:	eor	w13, w13, w14
   2830c:	mov	x0, x12
   28310:	lsr	w13, w13, w0
   28314:	orr	w11, w13, w11, lsl #1
   28318:	str	w11, [sp, #56]
   2831c:	add	w8, w8, w11
   28320:	add	w8, w8, w9
   28324:	ldur	w11, [x29, #-20]
   28328:	ldur	w13, [x29, #-20]
   2832c:	mov	x0, x15
   28330:	lsr	w13, w13, w0
   28334:	orr	w11, w13, w11, lsl #5
   28338:	add	w8, w8, w11
   2833c:	ldur	w11, [x29, #-36]
   28340:	add	w8, w11, w8
   28344:	stur	w8, [x29, #-36]
   28348:	ldur	w8, [x29, #-24]
   2834c:	ldur	w11, [x29, #-24]
   28350:	mov	x0, x16
   28354:	lsr	w11, w11, w0
   28358:	orr	w8, w11, w8, lsl #30
   2835c:	stur	w8, [x29, #-24]
   28360:	ldur	w8, [x29, #-20]
   28364:	ldur	w11, [x29, #-24]
   28368:	eor	w8, w8, w11
   2836c:	ldur	w11, [x29, #-28]
   28370:	eor	w8, w8, w11
   28374:	ldr	w11, [sp, #48]
   28378:	ldr	w13, [sp, #92]
   2837c:	eor	w11, w11, w13
   28380:	ldr	w13, [sp, #68]
   28384:	eor	w11, w11, w13
   28388:	ldr	w13, [sp, #60]
   2838c:	eor	w11, w11, w13
   28390:	ldr	w13, [sp, #48]
   28394:	ldr	w14, [sp, #92]
   28398:	eor	w13, w13, w14
   2839c:	ldr	w14, [sp, #68]
   283a0:	eor	w13, w13, w14
   283a4:	ldr	w14, [sp, #60]
   283a8:	eor	w13, w13, w14
   283ac:	mov	x0, x12
   283b0:	lsr	w13, w13, w0
   283b4:	orr	w11, w13, w11, lsl #1
   283b8:	str	w11, [sp, #60]
   283bc:	add	w8, w8, w11
   283c0:	add	w8, w8, w9
   283c4:	ldur	w11, [x29, #-36]
   283c8:	ldur	w13, [x29, #-36]
   283cc:	mov	x0, x15
   283d0:	lsr	w13, w13, w0
   283d4:	orr	w11, w13, w11, lsl #5
   283d8:	add	w8, w8, w11
   283dc:	ldur	w11, [x29, #-32]
   283e0:	add	w8, w11, w8
   283e4:	stur	w8, [x29, #-32]
   283e8:	ldur	w8, [x29, #-20]
   283ec:	ldur	w11, [x29, #-20]
   283f0:	mov	x0, x16
   283f4:	lsr	w11, w11, w0
   283f8:	orr	w8, w11, w8, lsl #30
   283fc:	stur	w8, [x29, #-20]
   28400:	ldur	w8, [x29, #-36]
   28404:	ldur	w11, [x29, #-20]
   28408:	eor	w8, w8, w11
   2840c:	ldur	w11, [x29, #-24]
   28410:	eor	w8, w8, w11
   28414:	ldr	w11, [sp, #52]
   28418:	ldr	w13, [sp, #96]
   2841c:	eor	w11, w11, w13
   28420:	ldr	w13, [sp, #72]
   28424:	eor	w11, w11, w13
   28428:	ldr	w13, [sp, #64]
   2842c:	eor	w11, w11, w13
   28430:	ldr	w13, [sp, #52]
   28434:	ldr	w14, [sp, #96]
   28438:	eor	w13, w13, w14
   2843c:	ldr	w14, [sp, #72]
   28440:	eor	w13, w13, w14
   28444:	ldr	w14, [sp, #64]
   28448:	eor	w13, w13, w14
   2844c:	mov	x0, x12
   28450:	lsr	w13, w13, w0
   28454:	orr	w11, w13, w11, lsl #1
   28458:	str	w11, [sp, #64]
   2845c:	add	w8, w8, w11
   28460:	add	w8, w8, w9
   28464:	ldur	w11, [x29, #-32]
   28468:	ldur	w13, [x29, #-32]
   2846c:	mov	x0, x15
   28470:	lsr	w13, w13, w0
   28474:	orr	w11, w13, w11, lsl #5
   28478:	add	w8, w8, w11
   2847c:	ldur	w11, [x29, #-28]
   28480:	add	w8, w11, w8
   28484:	stur	w8, [x29, #-28]
   28488:	ldur	w8, [x29, #-36]
   2848c:	ldur	w11, [x29, #-36]
   28490:	mov	x0, x16
   28494:	lsr	w11, w11, w0
   28498:	orr	w8, w11, w8, lsl #30
   2849c:	stur	w8, [x29, #-36]
   284a0:	ldur	w8, [x29, #-32]
   284a4:	ldur	w11, [x29, #-36]
   284a8:	eor	w8, w8, w11
   284ac:	ldur	w11, [x29, #-20]
   284b0:	eor	w8, w8, w11
   284b4:	ldr	w11, [sp, #56]
   284b8:	ldr	w13, [sp, #100]
   284bc:	eor	w11, w11, w13
   284c0:	ldr	w13, [sp, #76]
   284c4:	eor	w11, w11, w13
   284c8:	ldr	w13, [sp, #68]
   284cc:	eor	w11, w11, w13
   284d0:	ldr	w13, [sp, #56]
   284d4:	ldr	w14, [sp, #100]
   284d8:	eor	w13, w13, w14
   284dc:	ldr	w14, [sp, #76]
   284e0:	eor	w13, w13, w14
   284e4:	ldr	w14, [sp, #68]
   284e8:	eor	w13, w13, w14
   284ec:	mov	x0, x12
   284f0:	lsr	w13, w13, w0
   284f4:	orr	w11, w13, w11, lsl #1
   284f8:	str	w11, [sp, #68]
   284fc:	add	w8, w8, w11
   28500:	add	w8, w8, w9
   28504:	ldur	w11, [x29, #-28]
   28508:	ldur	w13, [x29, #-28]
   2850c:	mov	x0, x15
   28510:	lsr	w13, w13, w0
   28514:	orr	w11, w13, w11, lsl #5
   28518:	add	w8, w8, w11
   2851c:	ldur	w11, [x29, #-24]
   28520:	add	w8, w11, w8
   28524:	stur	w8, [x29, #-24]
   28528:	ldur	w8, [x29, #-32]
   2852c:	ldur	w11, [x29, #-32]
   28530:	mov	x0, x16
   28534:	lsr	w11, w11, w0
   28538:	orr	w8, w11, w8, lsl #30
   2853c:	stur	w8, [x29, #-32]
   28540:	ldur	w8, [x29, #-28]
   28544:	ldur	w11, [x29, #-32]
   28548:	eor	w8, w8, w11
   2854c:	ldur	w11, [x29, #-36]
   28550:	eor	w8, w8, w11
   28554:	ldr	w11, [sp, #60]
   28558:	ldr	w13, [sp, #104]
   2855c:	eor	w11, w11, w13
   28560:	ldr	w13, [sp, #80]
   28564:	eor	w11, w11, w13
   28568:	ldr	w13, [sp, #72]
   2856c:	eor	w11, w11, w13
   28570:	ldr	w13, [sp, #60]
   28574:	ldr	w14, [sp, #104]
   28578:	eor	w13, w13, w14
   2857c:	ldr	w14, [sp, #80]
   28580:	eor	w13, w13, w14
   28584:	ldr	w14, [sp, #72]
   28588:	eor	w13, w13, w14
   2858c:	mov	x0, x12
   28590:	lsr	w13, w13, w0
   28594:	orr	w11, w13, w11, lsl #1
   28598:	str	w11, [sp, #72]
   2859c:	add	w8, w8, w11
   285a0:	add	w8, w8, w9
   285a4:	ldur	w11, [x29, #-24]
   285a8:	ldur	w13, [x29, #-24]
   285ac:	mov	x0, x15
   285b0:	lsr	w13, w13, w0
   285b4:	orr	w11, w13, w11, lsl #5
   285b8:	add	w8, w8, w11
   285bc:	ldur	w11, [x29, #-20]
   285c0:	add	w8, w11, w8
   285c4:	stur	w8, [x29, #-20]
   285c8:	ldur	w8, [x29, #-28]
   285cc:	ldur	w11, [x29, #-28]
   285d0:	mov	x0, x16
   285d4:	lsr	w11, w11, w0
   285d8:	orr	w8, w11, w8, lsl #30
   285dc:	stur	w8, [x29, #-28]
   285e0:	ldur	w8, [x29, #-24]
   285e4:	ldur	w11, [x29, #-28]
   285e8:	orr	w8, w8, w11
   285ec:	ldur	w11, [x29, #-32]
   285f0:	and	w8, w8, w11
   285f4:	ldur	w11, [x29, #-24]
   285f8:	ldur	w13, [x29, #-28]
   285fc:	and	w11, w11, w13
   28600:	orr	w8, w8, w11
   28604:	ldr	w11, [sp, #64]
   28608:	ldr	w13, [sp, #44]
   2860c:	eor	w11, w11, w13
   28610:	ldr	w13, [sp, #84]
   28614:	eor	w11, w11, w13
   28618:	ldr	w13, [sp, #76]
   2861c:	eor	w11, w11, w13
   28620:	ldr	w13, [sp, #64]
   28624:	ldr	w14, [sp, #44]
   28628:	eor	w13, w13, w14
   2862c:	ldr	w14, [sp, #84]
   28630:	eor	w13, w13, w14
   28634:	ldr	w14, [sp, #76]
   28638:	eor	w13, w13, w14
   2863c:	mov	x0, x12
   28640:	lsr	w13, w13, w0
   28644:	orr	w11, w13, w11, lsl #1
   28648:	str	w11, [sp, #76]
   2864c:	add	w8, w8, w11
   28650:	ldr	w11, [sp, #20]
   28654:	add	w8, w8, w11
   28658:	ldur	w13, [x29, #-20]
   2865c:	ldur	w14, [x29, #-20]
   28660:	mov	x0, x15
   28664:	lsr	w14, w14, w0
   28668:	orr	w13, w14, w13, lsl #5
   2866c:	add	w8, w8, w13
   28670:	ldur	w13, [x29, #-36]
   28674:	add	w8, w13, w8
   28678:	stur	w8, [x29, #-36]
   2867c:	ldur	w8, [x29, #-24]
   28680:	ldur	w13, [x29, #-24]
   28684:	mov	x0, x16
   28688:	lsr	w13, w13, w0
   2868c:	orr	w8, w13, w8, lsl #30
   28690:	stur	w8, [x29, #-24]
   28694:	ldur	w8, [x29, #-20]
   28698:	ldur	w13, [x29, #-24]
   2869c:	orr	w8, w8, w13
   286a0:	ldur	w13, [x29, #-28]
   286a4:	and	w8, w8, w13
   286a8:	ldur	w13, [x29, #-20]
   286ac:	ldur	w14, [x29, #-24]
   286b0:	and	w13, w13, w14
   286b4:	orr	w8, w8, w13
   286b8:	ldr	w13, [sp, #68]
   286bc:	ldr	w14, [sp, #48]
   286c0:	eor	w13, w13, w14
   286c4:	ldr	w14, [sp, #88]
   286c8:	eor	w13, w13, w14
   286cc:	ldr	w14, [sp, #80]
   286d0:	eor	w13, w13, w14
   286d4:	ldr	w14, [sp, #68]
   286d8:	ldr	w17, [sp, #48]
   286dc:	eor	w14, w14, w17
   286e0:	ldr	w17, [sp, #88]
   286e4:	eor	w14, w14, w17
   286e8:	ldr	w17, [sp, #80]
   286ec:	eor	w14, w14, w17
   286f0:	mov	x0, x12
   286f4:	lsr	w14, w14, w0
   286f8:	orr	w13, w14, w13, lsl #1
   286fc:	str	w13, [sp, #80]
   28700:	add	w8, w8, w13
   28704:	add	w8, w8, w11
   28708:	ldur	w13, [x29, #-36]
   2870c:	ldur	w14, [x29, #-36]
   28710:	mov	x0, x15
   28714:	lsr	w14, w14, w0
   28718:	orr	w13, w14, w13, lsl #5
   2871c:	add	w8, w8, w13
   28720:	ldur	w13, [x29, #-32]
   28724:	add	w8, w13, w8
   28728:	stur	w8, [x29, #-32]
   2872c:	ldur	w8, [x29, #-20]
   28730:	ldur	w13, [x29, #-20]
   28734:	mov	x0, x16
   28738:	lsr	w13, w13, w0
   2873c:	orr	w8, w13, w8, lsl #30
   28740:	stur	w8, [x29, #-20]
   28744:	ldur	w8, [x29, #-36]
   28748:	ldur	w13, [x29, #-20]
   2874c:	orr	w8, w8, w13
   28750:	ldur	w13, [x29, #-24]
   28754:	and	w8, w8, w13
   28758:	ldur	w13, [x29, #-36]
   2875c:	ldur	w14, [x29, #-20]
   28760:	and	w13, w13, w14
   28764:	orr	w8, w8, w13
   28768:	ldr	w13, [sp, #72]
   2876c:	ldr	w14, [sp, #52]
   28770:	eor	w13, w13, w14
   28774:	ldr	w14, [sp, #92]
   28778:	eor	w13, w13, w14
   2877c:	ldr	w14, [sp, #84]
   28780:	eor	w13, w13, w14
   28784:	ldr	w14, [sp, #72]
   28788:	ldr	w17, [sp, #52]
   2878c:	eor	w14, w14, w17
   28790:	ldr	w17, [sp, #92]
   28794:	eor	w14, w14, w17
   28798:	ldr	w17, [sp, #84]
   2879c:	eor	w14, w14, w17
   287a0:	mov	x0, x12
   287a4:	lsr	w14, w14, w0
   287a8:	orr	w13, w14, w13, lsl #1
   287ac:	str	w13, [sp, #84]
   287b0:	add	w8, w8, w13
   287b4:	add	w8, w8, w11
   287b8:	ldur	w13, [x29, #-32]
   287bc:	ldur	w14, [x29, #-32]
   287c0:	mov	x0, x15
   287c4:	lsr	w14, w14, w0
   287c8:	orr	w13, w14, w13, lsl #5
   287cc:	add	w8, w8, w13
   287d0:	ldur	w13, [x29, #-28]
   287d4:	add	w8, w13, w8
   287d8:	stur	w8, [x29, #-28]
   287dc:	ldur	w8, [x29, #-36]
   287e0:	ldur	w13, [x29, #-36]
   287e4:	mov	x0, x16
   287e8:	lsr	w13, w13, w0
   287ec:	orr	w8, w13, w8, lsl #30
   287f0:	stur	w8, [x29, #-36]
   287f4:	ldur	w8, [x29, #-32]
   287f8:	ldur	w13, [x29, #-36]
   287fc:	orr	w8, w8, w13
   28800:	ldur	w13, [x29, #-20]
   28804:	and	w8, w8, w13
   28808:	ldur	w13, [x29, #-32]
   2880c:	ldur	w14, [x29, #-36]
   28810:	and	w13, w13, w14
   28814:	orr	w8, w8, w13
   28818:	ldr	w13, [sp, #76]
   2881c:	ldr	w14, [sp, #56]
   28820:	eor	w13, w13, w14
   28824:	ldr	w14, [sp, #96]
   28828:	eor	w13, w13, w14
   2882c:	ldr	w14, [sp, #88]
   28830:	eor	w13, w13, w14
   28834:	ldr	w14, [sp, #76]
   28838:	ldr	w17, [sp, #56]
   2883c:	eor	w14, w14, w17
   28840:	ldr	w17, [sp, #96]
   28844:	eor	w14, w14, w17
   28848:	ldr	w17, [sp, #88]
   2884c:	eor	w14, w14, w17
   28850:	mov	x0, x12
   28854:	lsr	w14, w14, w0
   28858:	orr	w13, w14, w13, lsl #1
   2885c:	str	w13, [sp, #88]
   28860:	add	w8, w8, w13
   28864:	add	w8, w8, w11
   28868:	ldur	w13, [x29, #-28]
   2886c:	ldur	w14, [x29, #-28]
   28870:	mov	x0, x15
   28874:	lsr	w14, w14, w0
   28878:	orr	w13, w14, w13, lsl #5
   2887c:	add	w8, w8, w13
   28880:	ldur	w13, [x29, #-24]
   28884:	add	w8, w13, w8
   28888:	stur	w8, [x29, #-24]
   2888c:	ldur	w8, [x29, #-32]
   28890:	ldur	w13, [x29, #-32]
   28894:	mov	x0, x16
   28898:	lsr	w13, w13, w0
   2889c:	orr	w8, w13, w8, lsl #30
   288a0:	stur	w8, [x29, #-32]
   288a4:	ldur	w8, [x29, #-28]
   288a8:	ldur	w13, [x29, #-32]
   288ac:	orr	w8, w8, w13
   288b0:	ldur	w13, [x29, #-36]
   288b4:	and	w8, w8, w13
   288b8:	ldur	w13, [x29, #-28]
   288bc:	ldur	w14, [x29, #-32]
   288c0:	and	w13, w13, w14
   288c4:	orr	w8, w8, w13
   288c8:	ldr	w13, [sp, #80]
   288cc:	ldr	w14, [sp, #60]
   288d0:	eor	w13, w13, w14
   288d4:	ldr	w14, [sp, #100]
   288d8:	eor	w13, w13, w14
   288dc:	ldr	w14, [sp, #92]
   288e0:	eor	w13, w13, w14
   288e4:	ldr	w14, [sp, #80]
   288e8:	ldr	w17, [sp, #60]
   288ec:	eor	w14, w14, w17
   288f0:	ldr	w17, [sp, #100]
   288f4:	eor	w14, w14, w17
   288f8:	ldr	w17, [sp, #92]
   288fc:	eor	w14, w14, w17
   28900:	mov	x0, x12
   28904:	lsr	w14, w14, w0
   28908:	orr	w13, w14, w13, lsl #1
   2890c:	str	w13, [sp, #92]
   28910:	add	w8, w8, w13
   28914:	add	w8, w8, w11
   28918:	ldur	w13, [x29, #-24]
   2891c:	ldur	w14, [x29, #-24]
   28920:	mov	x0, x15
   28924:	lsr	w14, w14, w0
   28928:	orr	w13, w14, w13, lsl #5
   2892c:	add	w8, w8, w13
   28930:	ldur	w13, [x29, #-20]
   28934:	add	w8, w13, w8
   28938:	stur	w8, [x29, #-20]
   2893c:	ldur	w8, [x29, #-28]
   28940:	ldur	w13, [x29, #-28]
   28944:	mov	x0, x16
   28948:	lsr	w13, w13, w0
   2894c:	orr	w8, w13, w8, lsl #30
   28950:	stur	w8, [x29, #-28]
   28954:	ldur	w8, [x29, #-24]
   28958:	ldur	w13, [x29, #-28]
   2895c:	orr	w8, w8, w13
   28960:	ldur	w13, [x29, #-32]
   28964:	and	w8, w8, w13
   28968:	ldur	w13, [x29, #-24]
   2896c:	ldur	w14, [x29, #-28]
   28970:	and	w13, w13, w14
   28974:	orr	w8, w8, w13
   28978:	ldr	w13, [sp, #84]
   2897c:	ldr	w14, [sp, #64]
   28980:	eor	w13, w13, w14
   28984:	ldr	w14, [sp, #104]
   28988:	eor	w13, w13, w14
   2898c:	ldr	w14, [sp, #96]
   28990:	eor	w13, w13, w14
   28994:	ldr	w14, [sp, #84]
   28998:	ldr	w17, [sp, #64]
   2899c:	eor	w14, w14, w17
   289a0:	ldr	w17, [sp, #104]
   289a4:	eor	w14, w14, w17
   289a8:	ldr	w17, [sp, #96]
   289ac:	eor	w14, w14, w17
   289b0:	mov	x0, x12
   289b4:	lsr	w14, w14, w0
   289b8:	orr	w13, w14, w13, lsl #1
   289bc:	str	w13, [sp, #96]
   289c0:	add	w8, w8, w13
   289c4:	add	w8, w8, w11
   289c8:	ldur	w13, [x29, #-20]
   289cc:	ldur	w14, [x29, #-20]
   289d0:	mov	x0, x15
   289d4:	lsr	w14, w14, w0
   289d8:	orr	w13, w14, w13, lsl #5
   289dc:	add	w8, w8, w13
   289e0:	ldur	w13, [x29, #-36]
   289e4:	add	w8, w13, w8
   289e8:	stur	w8, [x29, #-36]
   289ec:	ldur	w8, [x29, #-24]
   289f0:	ldur	w13, [x29, #-24]
   289f4:	mov	x0, x16
   289f8:	lsr	w13, w13, w0
   289fc:	orr	w8, w13, w8, lsl #30
   28a00:	stur	w8, [x29, #-24]
   28a04:	ldur	w8, [x29, #-20]
   28a08:	ldur	w13, [x29, #-24]
   28a0c:	orr	w8, w8, w13
   28a10:	ldur	w13, [x29, #-28]
   28a14:	and	w8, w8, w13
   28a18:	ldur	w13, [x29, #-20]
   28a1c:	ldur	w14, [x29, #-24]
   28a20:	and	w13, w13, w14
   28a24:	orr	w8, w8, w13
   28a28:	ldr	w13, [sp, #88]
   28a2c:	ldr	w14, [sp, #68]
   28a30:	eor	w13, w13, w14
   28a34:	ldr	w14, [sp, #44]
   28a38:	eor	w13, w13, w14
   28a3c:	ldr	w14, [sp, #100]
   28a40:	eor	w13, w13, w14
   28a44:	ldr	w14, [sp, #88]
   28a48:	ldr	w17, [sp, #68]
   28a4c:	eor	w14, w14, w17
   28a50:	ldr	w17, [sp, #44]
   28a54:	eor	w14, w14, w17
   28a58:	ldr	w17, [sp, #100]
   28a5c:	eor	w14, w14, w17
   28a60:	mov	x0, x12
   28a64:	lsr	w14, w14, w0
   28a68:	orr	w13, w14, w13, lsl #1
   28a6c:	str	w13, [sp, #100]
   28a70:	add	w8, w8, w13
   28a74:	add	w8, w8, w11
   28a78:	ldur	w13, [x29, #-36]
   28a7c:	ldur	w14, [x29, #-36]
   28a80:	mov	x0, x15
   28a84:	lsr	w14, w14, w0
   28a88:	orr	w13, w14, w13, lsl #5
   28a8c:	add	w8, w8, w13
   28a90:	ldur	w13, [x29, #-32]
   28a94:	add	w8, w13, w8
   28a98:	stur	w8, [x29, #-32]
   28a9c:	ldur	w8, [x29, #-20]
   28aa0:	ldur	w13, [x29, #-20]
   28aa4:	mov	x0, x16
   28aa8:	lsr	w13, w13, w0
   28aac:	orr	w8, w13, w8, lsl #30
   28ab0:	stur	w8, [x29, #-20]
   28ab4:	ldur	w8, [x29, #-36]
   28ab8:	ldur	w13, [x29, #-20]
   28abc:	orr	w8, w8, w13
   28ac0:	ldur	w13, [x29, #-24]
   28ac4:	and	w8, w8, w13
   28ac8:	ldur	w13, [x29, #-36]
   28acc:	ldur	w14, [x29, #-20]
   28ad0:	and	w13, w13, w14
   28ad4:	orr	w8, w8, w13
   28ad8:	ldr	w13, [sp, #92]
   28adc:	ldr	w14, [sp, #72]
   28ae0:	eor	w13, w13, w14
   28ae4:	ldr	w14, [sp, #48]
   28ae8:	eor	w13, w13, w14
   28aec:	ldr	w14, [sp, #104]
   28af0:	eor	w13, w13, w14
   28af4:	ldr	w14, [sp, #92]
   28af8:	ldr	w17, [sp, #72]
   28afc:	eor	w14, w14, w17
   28b00:	ldr	w17, [sp, #48]
   28b04:	eor	w14, w14, w17
   28b08:	ldr	w17, [sp, #104]
   28b0c:	eor	w14, w14, w17
   28b10:	mov	x0, x12
   28b14:	lsr	w14, w14, w0
   28b18:	orr	w13, w14, w13, lsl #1
   28b1c:	str	w13, [sp, #104]
   28b20:	add	w8, w8, w13
   28b24:	add	w8, w8, w11
   28b28:	ldur	w13, [x29, #-32]
   28b2c:	ldur	w14, [x29, #-32]
   28b30:	mov	x0, x15
   28b34:	lsr	w14, w14, w0
   28b38:	orr	w13, w14, w13, lsl #5
   28b3c:	add	w8, w8, w13
   28b40:	ldur	w13, [x29, #-28]
   28b44:	add	w8, w13, w8
   28b48:	stur	w8, [x29, #-28]
   28b4c:	ldur	w8, [x29, #-36]
   28b50:	ldur	w13, [x29, #-36]
   28b54:	mov	x0, x16
   28b58:	lsr	w13, w13, w0
   28b5c:	orr	w8, w13, w8, lsl #30
   28b60:	stur	w8, [x29, #-36]
   28b64:	ldur	w8, [x29, #-32]
   28b68:	ldur	w13, [x29, #-36]
   28b6c:	orr	w8, w8, w13
   28b70:	ldur	w13, [x29, #-20]
   28b74:	and	w8, w8, w13
   28b78:	ldur	w13, [x29, #-32]
   28b7c:	ldur	w14, [x29, #-36]
   28b80:	and	w13, w13, w14
   28b84:	orr	w8, w8, w13
   28b88:	ldr	w13, [sp, #96]
   28b8c:	ldr	w14, [sp, #76]
   28b90:	eor	w13, w13, w14
   28b94:	ldr	w14, [sp, #52]
   28b98:	eor	w13, w13, w14
   28b9c:	ldr	w14, [sp, #44]
   28ba0:	eor	w13, w13, w14
   28ba4:	ldr	w14, [sp, #96]
   28ba8:	ldr	w17, [sp, #76]
   28bac:	eor	w14, w14, w17
   28bb0:	ldr	w17, [sp, #52]
   28bb4:	eor	w14, w14, w17
   28bb8:	ldr	w17, [sp, #44]
   28bbc:	eor	w14, w14, w17
   28bc0:	mov	x0, x12
   28bc4:	lsr	w14, w14, w0
   28bc8:	orr	w13, w14, w13, lsl #1
   28bcc:	str	w13, [sp, #44]
   28bd0:	add	w8, w8, w13
   28bd4:	add	w8, w8, w11
   28bd8:	ldur	w13, [x29, #-28]
   28bdc:	ldur	w14, [x29, #-28]
   28be0:	mov	x0, x15
   28be4:	lsr	w14, w14, w0
   28be8:	orr	w13, w14, w13, lsl #5
   28bec:	add	w8, w8, w13
   28bf0:	ldur	w13, [x29, #-24]
   28bf4:	add	w8, w13, w8
   28bf8:	stur	w8, [x29, #-24]
   28bfc:	ldur	w8, [x29, #-32]
   28c00:	ldur	w13, [x29, #-32]
   28c04:	mov	x0, x16
   28c08:	lsr	w13, w13, w0
   28c0c:	orr	w8, w13, w8, lsl #30
   28c10:	stur	w8, [x29, #-32]
   28c14:	ldur	w8, [x29, #-28]
   28c18:	ldur	w13, [x29, #-32]
   28c1c:	orr	w8, w8, w13
   28c20:	ldur	w13, [x29, #-36]
   28c24:	and	w8, w8, w13
   28c28:	ldur	w13, [x29, #-28]
   28c2c:	ldur	w14, [x29, #-32]
   28c30:	and	w13, w13, w14
   28c34:	orr	w8, w8, w13
   28c38:	ldr	w13, [sp, #100]
   28c3c:	ldr	w14, [sp, #80]
   28c40:	eor	w13, w13, w14
   28c44:	ldr	w14, [sp, #56]
   28c48:	eor	w13, w13, w14
   28c4c:	ldr	w14, [sp, #48]
   28c50:	eor	w13, w13, w14
   28c54:	ldr	w14, [sp, #100]
   28c58:	ldr	w17, [sp, #80]
   28c5c:	eor	w14, w14, w17
   28c60:	ldr	w17, [sp, #56]
   28c64:	eor	w14, w14, w17
   28c68:	ldr	w17, [sp, #48]
   28c6c:	eor	w14, w14, w17
   28c70:	mov	x0, x12
   28c74:	lsr	w14, w14, w0
   28c78:	orr	w13, w14, w13, lsl #1
   28c7c:	str	w13, [sp, #48]
   28c80:	add	w8, w8, w13
   28c84:	add	w8, w8, w11
   28c88:	ldur	w13, [x29, #-24]
   28c8c:	ldur	w14, [x29, #-24]
   28c90:	mov	x0, x15
   28c94:	lsr	w14, w14, w0
   28c98:	orr	w13, w14, w13, lsl #5
   28c9c:	add	w8, w8, w13
   28ca0:	ldur	w13, [x29, #-20]
   28ca4:	add	w8, w13, w8
   28ca8:	stur	w8, [x29, #-20]
   28cac:	ldur	w8, [x29, #-28]
   28cb0:	ldur	w13, [x29, #-28]
   28cb4:	mov	x0, x16
   28cb8:	lsr	w13, w13, w0
   28cbc:	orr	w8, w13, w8, lsl #30
   28cc0:	stur	w8, [x29, #-28]
   28cc4:	ldur	w8, [x29, #-24]
   28cc8:	ldur	w13, [x29, #-28]
   28ccc:	orr	w8, w8, w13
   28cd0:	ldur	w13, [x29, #-32]
   28cd4:	and	w8, w8, w13
   28cd8:	ldur	w13, [x29, #-24]
   28cdc:	ldur	w14, [x29, #-28]
   28ce0:	and	w13, w13, w14
   28ce4:	orr	w8, w8, w13
   28ce8:	ldr	w13, [sp, #104]
   28cec:	ldr	w14, [sp, #84]
   28cf0:	eor	w13, w13, w14
   28cf4:	ldr	w14, [sp, #60]
   28cf8:	eor	w13, w13, w14
   28cfc:	ldr	w14, [sp, #52]
   28d00:	eor	w13, w13, w14
   28d04:	ldr	w14, [sp, #104]
   28d08:	ldr	w17, [sp, #84]
   28d0c:	eor	w14, w14, w17
   28d10:	ldr	w17, [sp, #60]
   28d14:	eor	w14, w14, w17
   28d18:	ldr	w17, [sp, #52]
   28d1c:	eor	w14, w14, w17
   28d20:	mov	x0, x12
   28d24:	lsr	w14, w14, w0
   28d28:	orr	w13, w14, w13, lsl #1
   28d2c:	str	w13, [sp, #52]
   28d30:	add	w8, w8, w13
   28d34:	add	w8, w8, w11
   28d38:	ldur	w13, [x29, #-20]
   28d3c:	ldur	w14, [x29, #-20]
   28d40:	mov	x0, x15
   28d44:	lsr	w14, w14, w0
   28d48:	orr	w13, w14, w13, lsl #5
   28d4c:	add	w8, w8, w13
   28d50:	ldur	w13, [x29, #-36]
   28d54:	add	w8, w13, w8
   28d58:	stur	w8, [x29, #-36]
   28d5c:	ldur	w8, [x29, #-24]
   28d60:	ldur	w13, [x29, #-24]
   28d64:	mov	x0, x16
   28d68:	lsr	w13, w13, w0
   28d6c:	orr	w8, w13, w8, lsl #30
   28d70:	stur	w8, [x29, #-24]
   28d74:	ldur	w8, [x29, #-20]
   28d78:	ldur	w13, [x29, #-24]
   28d7c:	orr	w8, w8, w13
   28d80:	ldur	w13, [x29, #-28]
   28d84:	and	w8, w8, w13
   28d88:	ldur	w13, [x29, #-20]
   28d8c:	ldur	w14, [x29, #-24]
   28d90:	and	w13, w13, w14
   28d94:	orr	w8, w8, w13
   28d98:	ldr	w13, [sp, #44]
   28d9c:	ldr	w14, [sp, #88]
   28da0:	eor	w13, w13, w14
   28da4:	ldr	w14, [sp, #64]
   28da8:	eor	w13, w13, w14
   28dac:	ldr	w14, [sp, #56]
   28db0:	eor	w13, w13, w14
   28db4:	ldr	w14, [sp, #44]
   28db8:	ldr	w17, [sp, #88]
   28dbc:	eor	w14, w14, w17
   28dc0:	ldr	w17, [sp, #64]
   28dc4:	eor	w14, w14, w17
   28dc8:	ldr	w17, [sp, #56]
   28dcc:	eor	w14, w14, w17
   28dd0:	mov	x0, x12
   28dd4:	lsr	w14, w14, w0
   28dd8:	orr	w13, w14, w13, lsl #1
   28ddc:	str	w13, [sp, #56]
   28de0:	add	w8, w8, w13
   28de4:	add	w8, w8, w11
   28de8:	ldur	w13, [x29, #-36]
   28dec:	ldur	w14, [x29, #-36]
   28df0:	mov	x0, x15
   28df4:	lsr	w14, w14, w0
   28df8:	orr	w13, w14, w13, lsl #5
   28dfc:	add	w8, w8, w13
   28e00:	ldur	w13, [x29, #-32]
   28e04:	add	w8, w13, w8
   28e08:	stur	w8, [x29, #-32]
   28e0c:	ldur	w8, [x29, #-20]
   28e10:	ldur	w13, [x29, #-20]
   28e14:	mov	x0, x16
   28e18:	lsr	w13, w13, w0
   28e1c:	orr	w8, w13, w8, lsl #30
   28e20:	stur	w8, [x29, #-20]
   28e24:	ldur	w8, [x29, #-36]
   28e28:	ldur	w13, [x29, #-20]
   28e2c:	orr	w8, w8, w13
   28e30:	ldur	w13, [x29, #-24]
   28e34:	and	w8, w8, w13
   28e38:	ldur	w13, [x29, #-36]
   28e3c:	ldur	w14, [x29, #-20]
   28e40:	and	w13, w13, w14
   28e44:	orr	w8, w8, w13
   28e48:	ldr	w13, [sp, #48]
   28e4c:	ldr	w14, [sp, #92]
   28e50:	eor	w13, w13, w14
   28e54:	ldr	w14, [sp, #68]
   28e58:	eor	w13, w13, w14
   28e5c:	ldr	w14, [sp, #60]
   28e60:	eor	w13, w13, w14
   28e64:	ldr	w14, [sp, #48]
   28e68:	ldr	w17, [sp, #92]
   28e6c:	eor	w14, w14, w17
   28e70:	ldr	w17, [sp, #68]
   28e74:	eor	w14, w14, w17
   28e78:	ldr	w17, [sp, #60]
   28e7c:	eor	w14, w14, w17
   28e80:	mov	x0, x12
   28e84:	lsr	w14, w14, w0
   28e88:	orr	w13, w14, w13, lsl #1
   28e8c:	str	w13, [sp, #60]
   28e90:	add	w8, w8, w13
   28e94:	add	w8, w8, w11
   28e98:	ldur	w13, [x29, #-32]
   28e9c:	ldur	w14, [x29, #-32]
   28ea0:	mov	x0, x15
   28ea4:	lsr	w14, w14, w0
   28ea8:	orr	w13, w14, w13, lsl #5
   28eac:	add	w8, w8, w13
   28eb0:	ldur	w13, [x29, #-28]
   28eb4:	add	w8, w13, w8
   28eb8:	stur	w8, [x29, #-28]
   28ebc:	ldur	w8, [x29, #-36]
   28ec0:	ldur	w13, [x29, #-36]
   28ec4:	mov	x0, x16
   28ec8:	lsr	w13, w13, w0
   28ecc:	orr	w8, w13, w8, lsl #30
   28ed0:	stur	w8, [x29, #-36]
   28ed4:	ldur	w8, [x29, #-32]
   28ed8:	ldur	w13, [x29, #-36]
   28edc:	orr	w8, w8, w13
   28ee0:	ldur	w13, [x29, #-20]
   28ee4:	and	w8, w8, w13
   28ee8:	ldur	w13, [x29, #-32]
   28eec:	ldur	w14, [x29, #-36]
   28ef0:	and	w13, w13, w14
   28ef4:	orr	w8, w8, w13
   28ef8:	ldr	w13, [sp, #52]
   28efc:	ldr	w14, [sp, #96]
   28f00:	eor	w13, w13, w14
   28f04:	ldr	w14, [sp, #72]
   28f08:	eor	w13, w13, w14
   28f0c:	ldr	w14, [sp, #64]
   28f10:	eor	w13, w13, w14
   28f14:	ldr	w14, [sp, #52]
   28f18:	ldr	w17, [sp, #96]
   28f1c:	eor	w14, w14, w17
   28f20:	ldr	w17, [sp, #72]
   28f24:	eor	w14, w14, w17
   28f28:	ldr	w17, [sp, #64]
   28f2c:	eor	w14, w14, w17
   28f30:	mov	x0, x12
   28f34:	lsr	w14, w14, w0
   28f38:	orr	w13, w14, w13, lsl #1
   28f3c:	str	w13, [sp, #64]
   28f40:	add	w8, w8, w13
   28f44:	add	w8, w8, w11
   28f48:	ldur	w13, [x29, #-28]
   28f4c:	ldur	w14, [x29, #-28]
   28f50:	mov	x0, x15
   28f54:	lsr	w14, w14, w0
   28f58:	orr	w13, w14, w13, lsl #5
   28f5c:	add	w8, w8, w13
   28f60:	ldur	w13, [x29, #-24]
   28f64:	add	w8, w13, w8
   28f68:	stur	w8, [x29, #-24]
   28f6c:	ldur	w8, [x29, #-32]
   28f70:	ldur	w13, [x29, #-32]
   28f74:	mov	x0, x16
   28f78:	lsr	w13, w13, w0
   28f7c:	orr	w8, w13, w8, lsl #30
   28f80:	stur	w8, [x29, #-32]
   28f84:	ldur	w8, [x29, #-28]
   28f88:	ldur	w13, [x29, #-32]
   28f8c:	orr	w8, w8, w13
   28f90:	ldur	w13, [x29, #-36]
   28f94:	and	w8, w8, w13
   28f98:	ldur	w13, [x29, #-28]
   28f9c:	ldur	w14, [x29, #-32]
   28fa0:	and	w13, w13, w14
   28fa4:	orr	w8, w8, w13
   28fa8:	ldr	w13, [sp, #56]
   28fac:	ldr	w14, [sp, #100]
   28fb0:	eor	w13, w13, w14
   28fb4:	ldr	w14, [sp, #76]
   28fb8:	eor	w13, w13, w14
   28fbc:	ldr	w14, [sp, #68]
   28fc0:	eor	w13, w13, w14
   28fc4:	ldr	w14, [sp, #56]
   28fc8:	ldr	w17, [sp, #100]
   28fcc:	eor	w14, w14, w17
   28fd0:	ldr	w17, [sp, #76]
   28fd4:	eor	w14, w14, w17
   28fd8:	ldr	w17, [sp, #68]
   28fdc:	eor	w14, w14, w17
   28fe0:	mov	x0, x12
   28fe4:	lsr	w14, w14, w0
   28fe8:	orr	w13, w14, w13, lsl #1
   28fec:	str	w13, [sp, #68]
   28ff0:	add	w8, w8, w13
   28ff4:	add	w8, w8, w11
   28ff8:	ldur	w13, [x29, #-24]
   28ffc:	ldur	w14, [x29, #-24]
   29000:	mov	x0, x15
   29004:	lsr	w14, w14, w0
   29008:	orr	w13, w14, w13, lsl #5
   2900c:	add	w8, w8, w13
   29010:	ldur	w13, [x29, #-20]
   29014:	add	w8, w13, w8
   29018:	stur	w8, [x29, #-20]
   2901c:	ldur	w8, [x29, #-28]
   29020:	ldur	w13, [x29, #-28]
   29024:	mov	x0, x16
   29028:	lsr	w13, w13, w0
   2902c:	orr	w8, w13, w8, lsl #30
   29030:	stur	w8, [x29, #-28]
   29034:	ldur	w8, [x29, #-24]
   29038:	ldur	w13, [x29, #-28]
   2903c:	orr	w8, w8, w13
   29040:	ldur	w13, [x29, #-32]
   29044:	and	w8, w8, w13
   29048:	ldur	w13, [x29, #-24]
   2904c:	ldur	w14, [x29, #-28]
   29050:	and	w13, w13, w14
   29054:	orr	w8, w8, w13
   29058:	ldr	w13, [sp, #60]
   2905c:	ldr	w14, [sp, #104]
   29060:	eor	w13, w13, w14
   29064:	ldr	w14, [sp, #80]
   29068:	eor	w13, w13, w14
   2906c:	ldr	w14, [sp, #72]
   29070:	eor	w13, w13, w14
   29074:	ldr	w14, [sp, #60]
   29078:	ldr	w17, [sp, #104]
   2907c:	eor	w14, w14, w17
   29080:	ldr	w17, [sp, #80]
   29084:	eor	w14, w14, w17
   29088:	ldr	w17, [sp, #72]
   2908c:	eor	w14, w14, w17
   29090:	mov	x0, x12
   29094:	lsr	w14, w14, w0
   29098:	orr	w13, w14, w13, lsl #1
   2909c:	str	w13, [sp, #72]
   290a0:	add	w8, w8, w13
   290a4:	add	w8, w8, w11
   290a8:	ldur	w13, [x29, #-20]
   290ac:	ldur	w14, [x29, #-20]
   290b0:	mov	x0, x15
   290b4:	lsr	w14, w14, w0
   290b8:	orr	w13, w14, w13, lsl #5
   290bc:	add	w8, w8, w13
   290c0:	ldur	w13, [x29, #-36]
   290c4:	add	w8, w13, w8
   290c8:	stur	w8, [x29, #-36]
   290cc:	ldur	w8, [x29, #-24]
   290d0:	ldur	w13, [x29, #-24]
   290d4:	mov	x0, x16
   290d8:	lsr	w13, w13, w0
   290dc:	orr	w8, w13, w8, lsl #30
   290e0:	stur	w8, [x29, #-24]
   290e4:	ldur	w8, [x29, #-20]
   290e8:	ldur	w13, [x29, #-24]
   290ec:	orr	w8, w8, w13
   290f0:	ldur	w13, [x29, #-28]
   290f4:	and	w8, w8, w13
   290f8:	ldur	w13, [x29, #-20]
   290fc:	ldur	w14, [x29, #-24]
   29100:	and	w13, w13, w14
   29104:	orr	w8, w8, w13
   29108:	ldr	w13, [sp, #64]
   2910c:	ldr	w14, [sp, #44]
   29110:	eor	w13, w13, w14
   29114:	ldr	w14, [sp, #84]
   29118:	eor	w13, w13, w14
   2911c:	ldr	w14, [sp, #76]
   29120:	eor	w13, w13, w14
   29124:	ldr	w14, [sp, #64]
   29128:	ldr	w17, [sp, #44]
   2912c:	eor	w14, w14, w17
   29130:	ldr	w17, [sp, #84]
   29134:	eor	w14, w14, w17
   29138:	ldr	w17, [sp, #76]
   2913c:	eor	w14, w14, w17
   29140:	mov	x0, x12
   29144:	lsr	w14, w14, w0
   29148:	orr	w13, w14, w13, lsl #1
   2914c:	str	w13, [sp, #76]
   29150:	add	w8, w8, w13
   29154:	add	w8, w8, w11
   29158:	ldur	w13, [x29, #-36]
   2915c:	ldur	w14, [x29, #-36]
   29160:	mov	x0, x15
   29164:	lsr	w14, w14, w0
   29168:	orr	w13, w14, w13, lsl #5
   2916c:	add	w8, w8, w13
   29170:	ldur	w13, [x29, #-32]
   29174:	add	w8, w13, w8
   29178:	stur	w8, [x29, #-32]
   2917c:	ldur	w8, [x29, #-20]
   29180:	ldur	w13, [x29, #-20]
   29184:	mov	x0, x16
   29188:	lsr	w13, w13, w0
   2918c:	orr	w8, w13, w8, lsl #30
   29190:	stur	w8, [x29, #-20]
   29194:	ldur	w8, [x29, #-36]
   29198:	ldur	w13, [x29, #-20]
   2919c:	orr	w8, w8, w13
   291a0:	ldur	w13, [x29, #-24]
   291a4:	and	w8, w8, w13
   291a8:	ldur	w13, [x29, #-36]
   291ac:	ldur	w14, [x29, #-20]
   291b0:	and	w13, w13, w14
   291b4:	orr	w8, w8, w13
   291b8:	ldr	w13, [sp, #68]
   291bc:	ldr	w14, [sp, #48]
   291c0:	eor	w13, w13, w14
   291c4:	ldr	w14, [sp, #88]
   291c8:	eor	w13, w13, w14
   291cc:	ldr	w14, [sp, #80]
   291d0:	eor	w13, w13, w14
   291d4:	ldr	w14, [sp, #68]
   291d8:	ldr	w17, [sp, #48]
   291dc:	eor	w14, w14, w17
   291e0:	ldr	w17, [sp, #88]
   291e4:	eor	w14, w14, w17
   291e8:	ldr	w17, [sp, #80]
   291ec:	eor	w14, w14, w17
   291f0:	mov	x0, x12
   291f4:	lsr	w14, w14, w0
   291f8:	orr	w13, w14, w13, lsl #1
   291fc:	str	w13, [sp, #80]
   29200:	add	w8, w8, w13
   29204:	add	w8, w8, w11
   29208:	ldur	w13, [x29, #-32]
   2920c:	ldur	w14, [x29, #-32]
   29210:	mov	x0, x15
   29214:	lsr	w14, w14, w0
   29218:	orr	w13, w14, w13, lsl #5
   2921c:	add	w8, w8, w13
   29220:	ldur	w13, [x29, #-28]
   29224:	add	w8, w13, w8
   29228:	stur	w8, [x29, #-28]
   2922c:	ldur	w8, [x29, #-36]
   29230:	ldur	w13, [x29, #-36]
   29234:	mov	x0, x16
   29238:	lsr	w13, w13, w0
   2923c:	orr	w8, w13, w8, lsl #30
   29240:	stur	w8, [x29, #-36]
   29244:	ldur	w8, [x29, #-32]
   29248:	ldur	w13, [x29, #-36]
   2924c:	orr	w8, w8, w13
   29250:	ldur	w13, [x29, #-20]
   29254:	and	w8, w8, w13
   29258:	ldur	w13, [x29, #-32]
   2925c:	ldur	w14, [x29, #-36]
   29260:	and	w13, w13, w14
   29264:	orr	w8, w8, w13
   29268:	ldr	w13, [sp, #72]
   2926c:	ldr	w14, [sp, #52]
   29270:	eor	w13, w13, w14
   29274:	ldr	w14, [sp, #92]
   29278:	eor	w13, w13, w14
   2927c:	ldr	w14, [sp, #84]
   29280:	eor	w13, w13, w14
   29284:	ldr	w14, [sp, #72]
   29288:	ldr	w17, [sp, #52]
   2928c:	eor	w14, w14, w17
   29290:	ldr	w17, [sp, #92]
   29294:	eor	w14, w14, w17
   29298:	ldr	w17, [sp, #84]
   2929c:	eor	w14, w14, w17
   292a0:	mov	x0, x12
   292a4:	lsr	w14, w14, w0
   292a8:	orr	w13, w14, w13, lsl #1
   292ac:	str	w13, [sp, #84]
   292b0:	add	w8, w8, w13
   292b4:	add	w8, w8, w11
   292b8:	ldur	w13, [x29, #-28]
   292bc:	ldur	w14, [x29, #-28]
   292c0:	mov	x0, x15
   292c4:	lsr	w14, w14, w0
   292c8:	orr	w13, w14, w13, lsl #5
   292cc:	add	w8, w8, w13
   292d0:	ldur	w13, [x29, #-24]
   292d4:	add	w8, w13, w8
   292d8:	stur	w8, [x29, #-24]
   292dc:	ldur	w8, [x29, #-32]
   292e0:	ldur	w13, [x29, #-32]
   292e4:	mov	x0, x16
   292e8:	lsr	w13, w13, w0
   292ec:	orr	w8, w13, w8, lsl #30
   292f0:	stur	w8, [x29, #-32]
   292f4:	ldur	w8, [x29, #-28]
   292f8:	ldur	w13, [x29, #-32]
   292fc:	orr	w8, w8, w13
   29300:	ldur	w13, [x29, #-36]
   29304:	and	w8, w8, w13
   29308:	ldur	w13, [x29, #-28]
   2930c:	ldur	w14, [x29, #-32]
   29310:	and	w13, w13, w14
   29314:	orr	w8, w8, w13
   29318:	ldr	w13, [sp, #76]
   2931c:	ldr	w14, [sp, #56]
   29320:	eor	w13, w13, w14
   29324:	ldr	w14, [sp, #96]
   29328:	eor	w13, w13, w14
   2932c:	ldr	w14, [sp, #88]
   29330:	eor	w13, w13, w14
   29334:	ldr	w14, [sp, #76]
   29338:	ldr	w17, [sp, #56]
   2933c:	eor	w14, w14, w17
   29340:	ldr	w17, [sp, #96]
   29344:	eor	w14, w14, w17
   29348:	ldr	w17, [sp, #88]
   2934c:	eor	w14, w14, w17
   29350:	mov	x0, x12
   29354:	lsr	w14, w14, w0
   29358:	orr	w13, w14, w13, lsl #1
   2935c:	str	w13, [sp, #88]
   29360:	add	w8, w8, w13
   29364:	add	w8, w8, w11
   29368:	ldur	w13, [x29, #-24]
   2936c:	ldur	w14, [x29, #-24]
   29370:	mov	x0, x15
   29374:	lsr	w14, w14, w0
   29378:	orr	w13, w14, w13, lsl #5
   2937c:	add	w8, w8, w13
   29380:	ldur	w13, [x29, #-20]
   29384:	add	w8, w13, w8
   29388:	stur	w8, [x29, #-20]
   2938c:	ldur	w8, [x29, #-28]
   29390:	ldur	w13, [x29, #-28]
   29394:	mov	x0, x16
   29398:	lsr	w13, w13, w0
   2939c:	orr	w8, w13, w8, lsl #30
   293a0:	stur	w8, [x29, #-28]
   293a4:	ldur	w8, [x29, #-24]
   293a8:	ldur	w13, [x29, #-28]
   293ac:	eor	w8, w8, w13
   293b0:	ldur	w13, [x29, #-32]
   293b4:	eor	w8, w8, w13
   293b8:	ldr	w13, [sp, #80]
   293bc:	ldr	w14, [sp, #60]
   293c0:	eor	w13, w13, w14
   293c4:	ldr	w14, [sp, #100]
   293c8:	eor	w13, w13, w14
   293cc:	ldr	w14, [sp, #92]
   293d0:	eor	w13, w13, w14
   293d4:	ldr	w14, [sp, #80]
   293d8:	ldr	w17, [sp, #60]
   293dc:	eor	w14, w14, w17
   293e0:	ldr	w17, [sp, #100]
   293e4:	eor	w14, w14, w17
   293e8:	ldr	w17, [sp, #92]
   293ec:	eor	w14, w14, w17
   293f0:	mov	x0, x12
   293f4:	lsr	w14, w14, w0
   293f8:	orr	w13, w14, w13, lsl #1
   293fc:	str	w13, [sp, #92]
   29400:	add	w8, w8, w13
   29404:	ldr	w13, [sp, #16]
   29408:	add	w8, w8, w13
   2940c:	ldur	w14, [x29, #-20]
   29410:	ldur	w17, [x29, #-20]
   29414:	mov	x0, x15
   29418:	lsr	w17, w17, w0
   2941c:	orr	w14, w17, w14, lsl #5
   29420:	add	w8, w8, w14
   29424:	ldur	w14, [x29, #-36]
   29428:	add	w8, w14, w8
   2942c:	stur	w8, [x29, #-36]
   29430:	ldur	w8, [x29, #-24]
   29434:	ldur	w14, [x29, #-24]
   29438:	mov	x0, x16
   2943c:	lsr	w14, w14, w0
   29440:	orr	w8, w14, w8, lsl #30
   29444:	stur	w8, [x29, #-24]
   29448:	ldur	w8, [x29, #-20]
   2944c:	ldur	w14, [x29, #-24]
   29450:	eor	w8, w8, w14
   29454:	ldur	w14, [x29, #-28]
   29458:	eor	w8, w8, w14
   2945c:	ldr	w14, [sp, #84]
   29460:	ldr	w17, [sp, #64]
   29464:	eor	w14, w14, w17
   29468:	ldr	w17, [sp, #104]
   2946c:	eor	w14, w14, w17
   29470:	ldr	w17, [sp, #96]
   29474:	eor	w14, w14, w17
   29478:	ldr	w17, [sp, #84]
   2947c:	ldr	w18, [sp, #64]
   29480:	eor	w17, w17, w18
   29484:	ldr	w18, [sp, #104]
   29488:	eor	w17, w17, w18
   2948c:	ldr	w18, [sp, #96]
   29490:	eor	w17, w17, w18
   29494:	mov	x0, x12
   29498:	lsr	w17, w17, w0
   2949c:	orr	w14, w17, w14, lsl #1
   294a0:	str	w14, [sp, #96]
   294a4:	add	w8, w8, w14
   294a8:	add	w8, w8, w13
   294ac:	ldur	w14, [x29, #-36]
   294b0:	ldur	w17, [x29, #-36]
   294b4:	mov	x0, x15
   294b8:	lsr	w17, w17, w0
   294bc:	orr	w14, w17, w14, lsl #5
   294c0:	add	w8, w8, w14
   294c4:	ldur	w14, [x29, #-32]
   294c8:	add	w8, w14, w8
   294cc:	stur	w8, [x29, #-32]
   294d0:	ldur	w8, [x29, #-20]
   294d4:	ldur	w14, [x29, #-20]
   294d8:	mov	x0, x16
   294dc:	lsr	w14, w14, w0
   294e0:	orr	w8, w14, w8, lsl #30
   294e4:	stur	w8, [x29, #-20]
   294e8:	ldur	w8, [x29, #-36]
   294ec:	ldur	w14, [x29, #-20]
   294f0:	eor	w8, w8, w14
   294f4:	ldur	w14, [x29, #-24]
   294f8:	eor	w8, w8, w14
   294fc:	ldr	w14, [sp, #88]
   29500:	ldr	w17, [sp, #68]
   29504:	eor	w14, w14, w17
   29508:	ldr	w17, [sp, #44]
   2950c:	eor	w14, w14, w17
   29510:	ldr	w17, [sp, #100]
   29514:	eor	w14, w14, w17
   29518:	ldr	w17, [sp, #88]
   2951c:	ldr	w18, [sp, #68]
   29520:	eor	w17, w17, w18
   29524:	ldr	w18, [sp, #44]
   29528:	eor	w17, w17, w18
   2952c:	ldr	w18, [sp, #100]
   29530:	eor	w17, w17, w18
   29534:	mov	x0, x12
   29538:	lsr	w17, w17, w0
   2953c:	orr	w14, w17, w14, lsl #1
   29540:	str	w14, [sp, #100]
   29544:	add	w8, w8, w14
   29548:	add	w8, w8, w13
   2954c:	ldur	w14, [x29, #-32]
   29550:	ldur	w17, [x29, #-32]
   29554:	mov	x0, x15
   29558:	lsr	w17, w17, w0
   2955c:	orr	w14, w17, w14, lsl #5
   29560:	add	w8, w8, w14
   29564:	ldur	w14, [x29, #-28]
   29568:	add	w8, w14, w8
   2956c:	stur	w8, [x29, #-28]
   29570:	ldur	w8, [x29, #-36]
   29574:	ldur	w14, [x29, #-36]
   29578:	mov	x0, x16
   2957c:	lsr	w14, w14, w0
   29580:	orr	w8, w14, w8, lsl #30
   29584:	stur	w8, [x29, #-36]
   29588:	ldur	w8, [x29, #-32]
   2958c:	ldur	w14, [x29, #-36]
   29590:	eor	w8, w8, w14
   29594:	ldur	w14, [x29, #-20]
   29598:	eor	w8, w8, w14
   2959c:	ldr	w14, [sp, #92]
   295a0:	ldr	w17, [sp, #72]
   295a4:	eor	w14, w14, w17
   295a8:	ldr	w17, [sp, #48]
   295ac:	eor	w14, w14, w17
   295b0:	ldr	w17, [sp, #104]
   295b4:	eor	w14, w14, w17
   295b8:	ldr	w17, [sp, #92]
   295bc:	ldr	w18, [sp, #72]
   295c0:	eor	w17, w17, w18
   295c4:	ldr	w18, [sp, #48]
   295c8:	eor	w17, w17, w18
   295cc:	ldr	w18, [sp, #104]
   295d0:	eor	w17, w17, w18
   295d4:	mov	x0, x12
   295d8:	lsr	w17, w17, w0
   295dc:	orr	w14, w17, w14, lsl #1
   295e0:	str	w14, [sp, #104]
   295e4:	add	w8, w8, w14
   295e8:	add	w8, w8, w13
   295ec:	ldur	w14, [x29, #-28]
   295f0:	ldur	w17, [x29, #-28]
   295f4:	mov	x0, x15
   295f8:	lsr	w17, w17, w0
   295fc:	orr	w14, w17, w14, lsl #5
   29600:	add	w8, w8, w14
   29604:	ldur	w14, [x29, #-24]
   29608:	add	w8, w14, w8
   2960c:	stur	w8, [x29, #-24]
   29610:	ldur	w8, [x29, #-32]
   29614:	ldur	w14, [x29, #-32]
   29618:	mov	x0, x16
   2961c:	lsr	w14, w14, w0
   29620:	orr	w8, w14, w8, lsl #30
   29624:	stur	w8, [x29, #-32]
   29628:	ldur	w8, [x29, #-28]
   2962c:	ldur	w14, [x29, #-32]
   29630:	eor	w8, w8, w14
   29634:	ldur	w14, [x29, #-36]
   29638:	eor	w8, w8, w14
   2963c:	ldr	w14, [sp, #96]
   29640:	ldr	w17, [sp, #76]
   29644:	eor	w14, w14, w17
   29648:	ldr	w17, [sp, #52]
   2964c:	eor	w14, w14, w17
   29650:	ldr	w17, [sp, #44]
   29654:	eor	w14, w14, w17
   29658:	ldr	w17, [sp, #96]
   2965c:	ldr	w18, [sp, #76]
   29660:	eor	w17, w17, w18
   29664:	ldr	w18, [sp, #52]
   29668:	eor	w17, w17, w18
   2966c:	ldr	w18, [sp, #44]
   29670:	eor	w17, w17, w18
   29674:	mov	x0, x12
   29678:	lsr	w17, w17, w0
   2967c:	orr	w14, w17, w14, lsl #1
   29680:	str	w14, [sp, #44]
   29684:	add	w8, w8, w14
   29688:	add	w8, w8, w13
   2968c:	ldur	w14, [x29, #-24]
   29690:	ldur	w17, [x29, #-24]
   29694:	mov	x0, x15
   29698:	lsr	w17, w17, w0
   2969c:	orr	w14, w17, w14, lsl #5
   296a0:	add	w8, w8, w14
   296a4:	ldur	w14, [x29, #-20]
   296a8:	add	w8, w14, w8
   296ac:	stur	w8, [x29, #-20]
   296b0:	ldur	w8, [x29, #-28]
   296b4:	ldur	w14, [x29, #-28]
   296b8:	mov	x0, x16
   296bc:	lsr	w14, w14, w0
   296c0:	orr	w8, w14, w8, lsl #30
   296c4:	stur	w8, [x29, #-28]
   296c8:	ldur	w8, [x29, #-24]
   296cc:	ldur	w14, [x29, #-28]
   296d0:	eor	w8, w8, w14
   296d4:	ldur	w14, [x29, #-32]
   296d8:	eor	w8, w8, w14
   296dc:	ldr	w14, [sp, #100]
   296e0:	ldr	w17, [sp, #80]
   296e4:	eor	w14, w14, w17
   296e8:	ldr	w17, [sp, #56]
   296ec:	eor	w14, w14, w17
   296f0:	ldr	w17, [sp, #48]
   296f4:	eor	w14, w14, w17
   296f8:	ldr	w17, [sp, #100]
   296fc:	ldr	w18, [sp, #80]
   29700:	eor	w17, w17, w18
   29704:	ldr	w18, [sp, #56]
   29708:	eor	w17, w17, w18
   2970c:	ldr	w18, [sp, #48]
   29710:	eor	w17, w17, w18
   29714:	mov	x0, x12
   29718:	lsr	w17, w17, w0
   2971c:	orr	w14, w17, w14, lsl #1
   29720:	str	w14, [sp, #48]
   29724:	add	w8, w8, w14
   29728:	add	w8, w8, w13
   2972c:	ldur	w14, [x29, #-20]
   29730:	ldur	w17, [x29, #-20]
   29734:	mov	x0, x15
   29738:	lsr	w17, w17, w0
   2973c:	orr	w14, w17, w14, lsl #5
   29740:	add	w8, w8, w14
   29744:	ldur	w14, [x29, #-36]
   29748:	add	w8, w14, w8
   2974c:	stur	w8, [x29, #-36]
   29750:	ldur	w8, [x29, #-24]
   29754:	ldur	w14, [x29, #-24]
   29758:	mov	x0, x16
   2975c:	lsr	w14, w14, w0
   29760:	orr	w8, w14, w8, lsl #30
   29764:	stur	w8, [x29, #-24]
   29768:	ldur	w8, [x29, #-20]
   2976c:	ldur	w14, [x29, #-24]
   29770:	eor	w8, w8, w14
   29774:	ldur	w14, [x29, #-28]
   29778:	eor	w8, w8, w14
   2977c:	ldr	w14, [sp, #104]
   29780:	ldr	w17, [sp, #84]
   29784:	eor	w14, w14, w17
   29788:	ldr	w17, [sp, #60]
   2978c:	eor	w14, w14, w17
   29790:	ldr	w17, [sp, #52]
   29794:	eor	w14, w14, w17
   29798:	ldr	w17, [sp, #104]
   2979c:	ldr	w18, [sp, #84]
   297a0:	eor	w17, w17, w18
   297a4:	ldr	w18, [sp, #60]
   297a8:	eor	w17, w17, w18
   297ac:	ldr	w18, [sp, #52]
   297b0:	eor	w17, w17, w18
   297b4:	mov	x0, x12
   297b8:	lsr	w17, w17, w0
   297bc:	orr	w14, w17, w14, lsl #1
   297c0:	str	w14, [sp, #52]
   297c4:	add	w8, w8, w14
   297c8:	add	w8, w8, w13
   297cc:	ldur	w14, [x29, #-36]
   297d0:	ldur	w17, [x29, #-36]
   297d4:	mov	x0, x15
   297d8:	lsr	w17, w17, w0
   297dc:	orr	w14, w17, w14, lsl #5
   297e0:	add	w8, w8, w14
   297e4:	ldur	w14, [x29, #-32]
   297e8:	add	w8, w14, w8
   297ec:	stur	w8, [x29, #-32]
   297f0:	ldur	w8, [x29, #-20]
   297f4:	ldur	w14, [x29, #-20]
   297f8:	mov	x0, x16
   297fc:	lsr	w14, w14, w0
   29800:	orr	w8, w14, w8, lsl #30
   29804:	stur	w8, [x29, #-20]
   29808:	ldur	w8, [x29, #-36]
   2980c:	ldur	w14, [x29, #-20]
   29810:	eor	w8, w8, w14
   29814:	ldur	w14, [x29, #-24]
   29818:	eor	w8, w8, w14
   2981c:	ldr	w14, [sp, #44]
   29820:	ldr	w17, [sp, #88]
   29824:	eor	w14, w14, w17
   29828:	ldr	w17, [sp, #64]
   2982c:	eor	w14, w14, w17
   29830:	ldr	w17, [sp, #56]
   29834:	eor	w14, w14, w17
   29838:	ldr	w17, [sp, #44]
   2983c:	ldr	w18, [sp, #88]
   29840:	eor	w17, w17, w18
   29844:	ldr	w18, [sp, #64]
   29848:	eor	w17, w17, w18
   2984c:	ldr	w18, [sp, #56]
   29850:	eor	w17, w17, w18
   29854:	mov	x0, x12
   29858:	lsr	w17, w17, w0
   2985c:	orr	w14, w17, w14, lsl #1
   29860:	str	w14, [sp, #56]
   29864:	add	w8, w8, w14
   29868:	add	w8, w8, w13
   2986c:	ldur	w14, [x29, #-32]
   29870:	ldur	w17, [x29, #-32]
   29874:	mov	x0, x15
   29878:	lsr	w17, w17, w0
   2987c:	orr	w14, w17, w14, lsl #5
   29880:	add	w8, w8, w14
   29884:	ldur	w14, [x29, #-28]
   29888:	add	w8, w14, w8
   2988c:	stur	w8, [x29, #-28]
   29890:	ldur	w8, [x29, #-36]
   29894:	ldur	w14, [x29, #-36]
   29898:	mov	x0, x16
   2989c:	lsr	w14, w14, w0
   298a0:	orr	w8, w14, w8, lsl #30
   298a4:	stur	w8, [x29, #-36]
   298a8:	ldur	w8, [x29, #-32]
   298ac:	ldur	w14, [x29, #-36]
   298b0:	eor	w8, w8, w14
   298b4:	ldur	w14, [x29, #-20]
   298b8:	eor	w8, w8, w14
   298bc:	ldr	w14, [sp, #48]
   298c0:	ldr	w17, [sp, #92]
   298c4:	eor	w14, w14, w17
   298c8:	ldr	w17, [sp, #68]
   298cc:	eor	w14, w14, w17
   298d0:	ldr	w17, [sp, #60]
   298d4:	eor	w14, w14, w17
   298d8:	ldr	w17, [sp, #48]
   298dc:	ldr	w18, [sp, #92]
   298e0:	eor	w17, w17, w18
   298e4:	ldr	w18, [sp, #68]
   298e8:	eor	w17, w17, w18
   298ec:	ldr	w18, [sp, #60]
   298f0:	eor	w17, w17, w18
   298f4:	mov	x0, x12
   298f8:	lsr	w17, w17, w0
   298fc:	orr	w14, w17, w14, lsl #1
   29900:	str	w14, [sp, #60]
   29904:	add	w8, w8, w14
   29908:	add	w8, w8, w13
   2990c:	ldur	w14, [x29, #-28]
   29910:	ldur	w17, [x29, #-28]
   29914:	mov	x0, x15
   29918:	lsr	w17, w17, w0
   2991c:	orr	w14, w17, w14, lsl #5
   29920:	add	w8, w8, w14
   29924:	ldur	w14, [x29, #-24]
   29928:	add	w8, w14, w8
   2992c:	stur	w8, [x29, #-24]
   29930:	ldur	w8, [x29, #-32]
   29934:	ldur	w14, [x29, #-32]
   29938:	mov	x0, x16
   2993c:	lsr	w14, w14, w0
   29940:	orr	w8, w14, w8, lsl #30
   29944:	stur	w8, [x29, #-32]
   29948:	ldur	w8, [x29, #-28]
   2994c:	ldur	w14, [x29, #-32]
   29950:	eor	w8, w8, w14
   29954:	ldur	w14, [x29, #-36]
   29958:	eor	w8, w8, w14
   2995c:	ldr	w14, [sp, #52]
   29960:	ldr	w17, [sp, #96]
   29964:	eor	w14, w14, w17
   29968:	ldr	w17, [sp, #72]
   2996c:	eor	w14, w14, w17
   29970:	ldr	w17, [sp, #64]
   29974:	eor	w14, w14, w17
   29978:	ldr	w17, [sp, #52]
   2997c:	ldr	w18, [sp, #96]
   29980:	eor	w17, w17, w18
   29984:	ldr	w18, [sp, #72]
   29988:	eor	w17, w17, w18
   2998c:	ldr	w18, [sp, #64]
   29990:	eor	w17, w17, w18
   29994:	mov	x0, x12
   29998:	lsr	w17, w17, w0
   2999c:	orr	w14, w17, w14, lsl #1
   299a0:	str	w14, [sp, #64]
   299a4:	add	w8, w8, w14
   299a8:	add	w8, w8, w13
   299ac:	ldur	w14, [x29, #-24]
   299b0:	ldur	w17, [x29, #-24]
   299b4:	mov	x0, x15
   299b8:	lsr	w17, w17, w0
   299bc:	orr	w14, w17, w14, lsl #5
   299c0:	add	w8, w8, w14
   299c4:	ldur	w14, [x29, #-20]
   299c8:	add	w8, w14, w8
   299cc:	stur	w8, [x29, #-20]
   299d0:	ldur	w8, [x29, #-28]
   299d4:	ldur	w14, [x29, #-28]
   299d8:	mov	x0, x16
   299dc:	lsr	w14, w14, w0
   299e0:	orr	w8, w14, w8, lsl #30
   299e4:	stur	w8, [x29, #-28]
   299e8:	ldur	w8, [x29, #-24]
   299ec:	ldur	w14, [x29, #-28]
   299f0:	eor	w8, w8, w14
   299f4:	ldur	w14, [x29, #-32]
   299f8:	eor	w8, w8, w14
   299fc:	ldr	w14, [sp, #56]
   29a00:	ldr	w17, [sp, #100]
   29a04:	eor	w14, w14, w17
   29a08:	ldr	w17, [sp, #76]
   29a0c:	eor	w14, w14, w17
   29a10:	ldr	w17, [sp, #68]
   29a14:	eor	w14, w14, w17
   29a18:	ldr	w17, [sp, #56]
   29a1c:	ldr	w18, [sp, #100]
   29a20:	eor	w17, w17, w18
   29a24:	ldr	w18, [sp, #76]
   29a28:	eor	w17, w17, w18
   29a2c:	ldr	w18, [sp, #68]
   29a30:	eor	w17, w17, w18
   29a34:	mov	x0, x12
   29a38:	lsr	w17, w17, w0
   29a3c:	orr	w14, w17, w14, lsl #1
   29a40:	str	w14, [sp, #68]
   29a44:	add	w8, w8, w14
   29a48:	add	w8, w8, w13
   29a4c:	ldur	w14, [x29, #-20]
   29a50:	ldur	w17, [x29, #-20]
   29a54:	mov	x0, x15
   29a58:	lsr	w17, w17, w0
   29a5c:	orr	w14, w17, w14, lsl #5
   29a60:	add	w8, w8, w14
   29a64:	ldur	w14, [x29, #-36]
   29a68:	add	w8, w14, w8
   29a6c:	stur	w8, [x29, #-36]
   29a70:	ldur	w8, [x29, #-24]
   29a74:	ldur	w14, [x29, #-24]
   29a78:	mov	x0, x16
   29a7c:	lsr	w14, w14, w0
   29a80:	orr	w8, w14, w8, lsl #30
   29a84:	stur	w8, [x29, #-24]
   29a88:	ldur	w8, [x29, #-20]
   29a8c:	ldur	w14, [x29, #-24]
   29a90:	eor	w8, w8, w14
   29a94:	ldur	w14, [x29, #-28]
   29a98:	eor	w8, w8, w14
   29a9c:	ldr	w14, [sp, #60]
   29aa0:	ldr	w17, [sp, #104]
   29aa4:	eor	w14, w14, w17
   29aa8:	ldr	w17, [sp, #80]
   29aac:	eor	w14, w14, w17
   29ab0:	ldr	w17, [sp, #72]
   29ab4:	eor	w14, w14, w17
   29ab8:	ldr	w17, [sp, #60]
   29abc:	ldr	w18, [sp, #104]
   29ac0:	eor	w17, w17, w18
   29ac4:	ldr	w18, [sp, #80]
   29ac8:	eor	w17, w17, w18
   29acc:	ldr	w18, [sp, #72]
   29ad0:	eor	w17, w17, w18
   29ad4:	mov	x0, x12
   29ad8:	lsr	w17, w17, w0
   29adc:	orr	w14, w17, w14, lsl #1
   29ae0:	str	w14, [sp, #72]
   29ae4:	add	w8, w8, w14
   29ae8:	add	w8, w8, w13
   29aec:	ldur	w14, [x29, #-36]
   29af0:	ldur	w17, [x29, #-36]
   29af4:	mov	x0, x15
   29af8:	lsr	w17, w17, w0
   29afc:	orr	w14, w17, w14, lsl #5
   29b00:	add	w8, w8, w14
   29b04:	ldur	w14, [x29, #-32]
   29b08:	add	w8, w14, w8
   29b0c:	stur	w8, [x29, #-32]
   29b10:	ldur	w8, [x29, #-20]
   29b14:	ldur	w14, [x29, #-20]
   29b18:	mov	x0, x16
   29b1c:	lsr	w14, w14, w0
   29b20:	orr	w8, w14, w8, lsl #30
   29b24:	stur	w8, [x29, #-20]
   29b28:	ldur	w8, [x29, #-36]
   29b2c:	ldur	w14, [x29, #-20]
   29b30:	eor	w8, w8, w14
   29b34:	ldur	w14, [x29, #-24]
   29b38:	eor	w8, w8, w14
   29b3c:	ldr	w14, [sp, #64]
   29b40:	ldr	w17, [sp, #44]
   29b44:	eor	w14, w14, w17
   29b48:	ldr	w17, [sp, #84]
   29b4c:	eor	w14, w14, w17
   29b50:	ldr	w17, [sp, #76]
   29b54:	eor	w14, w14, w17
   29b58:	ldr	w17, [sp, #64]
   29b5c:	ldr	w18, [sp, #44]
   29b60:	eor	w17, w17, w18
   29b64:	ldr	w18, [sp, #84]
   29b68:	eor	w17, w17, w18
   29b6c:	ldr	w18, [sp, #76]
   29b70:	eor	w17, w17, w18
   29b74:	mov	x0, x12
   29b78:	lsr	w17, w17, w0
   29b7c:	orr	w14, w17, w14, lsl #1
   29b80:	str	w14, [sp, #76]
   29b84:	add	w8, w8, w14
   29b88:	add	w8, w8, w13
   29b8c:	ldur	w14, [x29, #-32]
   29b90:	ldur	w17, [x29, #-32]
   29b94:	mov	x0, x15
   29b98:	lsr	w17, w17, w0
   29b9c:	orr	w14, w17, w14, lsl #5
   29ba0:	add	w8, w8, w14
   29ba4:	ldur	w14, [x29, #-28]
   29ba8:	add	w8, w14, w8
   29bac:	stur	w8, [x29, #-28]
   29bb0:	ldur	w8, [x29, #-36]
   29bb4:	ldur	w14, [x29, #-36]
   29bb8:	mov	x0, x16
   29bbc:	lsr	w14, w14, w0
   29bc0:	orr	w8, w14, w8, lsl #30
   29bc4:	stur	w8, [x29, #-36]
   29bc8:	ldur	w8, [x29, #-32]
   29bcc:	ldur	w14, [x29, #-36]
   29bd0:	eor	w8, w8, w14
   29bd4:	ldur	w14, [x29, #-20]
   29bd8:	eor	w8, w8, w14
   29bdc:	ldr	w14, [sp, #68]
   29be0:	ldr	w17, [sp, #48]
   29be4:	eor	w14, w14, w17
   29be8:	ldr	w17, [sp, #88]
   29bec:	eor	w14, w14, w17
   29bf0:	ldr	w17, [sp, #80]
   29bf4:	eor	w14, w14, w17
   29bf8:	ldr	w17, [sp, #68]
   29bfc:	ldr	w18, [sp, #48]
   29c00:	eor	w17, w17, w18
   29c04:	ldr	w18, [sp, #88]
   29c08:	eor	w17, w17, w18
   29c0c:	ldr	w18, [sp, #80]
   29c10:	eor	w17, w17, w18
   29c14:	mov	x0, x12
   29c18:	lsr	w17, w17, w0
   29c1c:	orr	w14, w17, w14, lsl #1
   29c20:	str	w14, [sp, #80]
   29c24:	add	w8, w8, w14
   29c28:	add	w8, w8, w13
   29c2c:	ldur	w14, [x29, #-28]
   29c30:	ldur	w17, [x29, #-28]
   29c34:	mov	x0, x15
   29c38:	lsr	w17, w17, w0
   29c3c:	orr	w14, w17, w14, lsl #5
   29c40:	add	w8, w8, w14
   29c44:	ldur	w14, [x29, #-24]
   29c48:	add	w8, w14, w8
   29c4c:	stur	w8, [x29, #-24]
   29c50:	ldur	w8, [x29, #-32]
   29c54:	ldur	w14, [x29, #-32]
   29c58:	mov	x0, x16
   29c5c:	lsr	w14, w14, w0
   29c60:	orr	w8, w14, w8, lsl #30
   29c64:	stur	w8, [x29, #-32]
   29c68:	ldur	w8, [x29, #-28]
   29c6c:	ldur	w14, [x29, #-32]
   29c70:	eor	w8, w8, w14
   29c74:	ldur	w14, [x29, #-36]
   29c78:	eor	w8, w8, w14
   29c7c:	ldr	w14, [sp, #72]
   29c80:	ldr	w17, [sp, #52]
   29c84:	eor	w14, w14, w17
   29c88:	ldr	w17, [sp, #92]
   29c8c:	eor	w14, w14, w17
   29c90:	ldr	w17, [sp, #84]
   29c94:	eor	w14, w14, w17
   29c98:	ldr	w17, [sp, #72]
   29c9c:	ldr	w18, [sp, #52]
   29ca0:	eor	w17, w17, w18
   29ca4:	ldr	w18, [sp, #92]
   29ca8:	eor	w17, w17, w18
   29cac:	ldr	w18, [sp, #84]
   29cb0:	eor	w17, w17, w18
   29cb4:	mov	x0, x12
   29cb8:	lsr	w17, w17, w0
   29cbc:	orr	w14, w17, w14, lsl #1
   29cc0:	str	w14, [sp, #84]
   29cc4:	add	w8, w8, w14
   29cc8:	add	w8, w8, w13
   29ccc:	ldur	w14, [x29, #-24]
   29cd0:	ldur	w17, [x29, #-24]
   29cd4:	mov	x0, x15
   29cd8:	lsr	w17, w17, w0
   29cdc:	orr	w14, w17, w14, lsl #5
   29ce0:	add	w8, w8, w14
   29ce4:	ldur	w14, [x29, #-20]
   29ce8:	add	w8, w14, w8
   29cec:	stur	w8, [x29, #-20]
   29cf0:	ldur	w8, [x29, #-28]
   29cf4:	ldur	w14, [x29, #-28]
   29cf8:	mov	x0, x16
   29cfc:	lsr	w14, w14, w0
   29d00:	orr	w8, w14, w8, lsl #30
   29d04:	stur	w8, [x29, #-28]
   29d08:	ldur	w8, [x29, #-24]
   29d0c:	ldur	w14, [x29, #-28]
   29d10:	eor	w8, w8, w14
   29d14:	ldur	w14, [x29, #-32]
   29d18:	eor	w8, w8, w14
   29d1c:	ldr	w14, [sp, #76]
   29d20:	ldr	w17, [sp, #56]
   29d24:	eor	w14, w14, w17
   29d28:	ldr	w17, [sp, #96]
   29d2c:	eor	w14, w14, w17
   29d30:	ldr	w17, [sp, #88]
   29d34:	eor	w14, w14, w17
   29d38:	ldr	w17, [sp, #76]
   29d3c:	ldr	w18, [sp, #56]
   29d40:	eor	w17, w17, w18
   29d44:	ldr	w18, [sp, #96]
   29d48:	eor	w17, w17, w18
   29d4c:	ldr	w18, [sp, #88]
   29d50:	eor	w17, w17, w18
   29d54:	mov	x0, x12
   29d58:	lsr	w17, w17, w0
   29d5c:	orr	w14, w17, w14, lsl #1
   29d60:	str	w14, [sp, #88]
   29d64:	add	w8, w8, w14
   29d68:	add	w8, w8, w13
   29d6c:	ldur	w14, [x29, #-20]
   29d70:	ldur	w17, [x29, #-20]
   29d74:	mov	x0, x15
   29d78:	lsr	w17, w17, w0
   29d7c:	orr	w14, w17, w14, lsl #5
   29d80:	add	w8, w8, w14
   29d84:	ldur	w14, [x29, #-36]
   29d88:	add	w8, w14, w8
   29d8c:	stur	w8, [x29, #-36]
   29d90:	ldur	w8, [x29, #-24]
   29d94:	ldur	w14, [x29, #-24]
   29d98:	mov	x0, x16
   29d9c:	lsr	w14, w14, w0
   29da0:	orr	w8, w14, w8, lsl #30
   29da4:	stur	w8, [x29, #-24]
   29da8:	ldur	w8, [x29, #-20]
   29dac:	ldur	w14, [x29, #-24]
   29db0:	eor	w8, w8, w14
   29db4:	ldur	w14, [x29, #-28]
   29db8:	eor	w8, w8, w14
   29dbc:	ldr	w14, [sp, #80]
   29dc0:	ldr	w17, [sp, #60]
   29dc4:	eor	w14, w14, w17
   29dc8:	ldr	w17, [sp, #100]
   29dcc:	eor	w14, w14, w17
   29dd0:	ldr	w17, [sp, #92]
   29dd4:	eor	w14, w14, w17
   29dd8:	ldr	w17, [sp, #80]
   29ddc:	ldr	w18, [sp, #60]
   29de0:	eor	w17, w17, w18
   29de4:	ldr	w18, [sp, #100]
   29de8:	eor	w17, w17, w18
   29dec:	ldr	w18, [sp, #92]
   29df0:	eor	w17, w17, w18
   29df4:	mov	x0, x12
   29df8:	lsr	w17, w17, w0
   29dfc:	orr	w14, w17, w14, lsl #1
   29e00:	str	w14, [sp, #92]
   29e04:	add	w8, w8, w14
   29e08:	add	w8, w8, w13
   29e0c:	ldur	w14, [x29, #-36]
   29e10:	ldur	w17, [x29, #-36]
   29e14:	mov	x0, x15
   29e18:	lsr	w17, w17, w0
   29e1c:	orr	w14, w17, w14, lsl #5
   29e20:	add	w8, w8, w14
   29e24:	ldur	w14, [x29, #-32]
   29e28:	add	w8, w14, w8
   29e2c:	stur	w8, [x29, #-32]
   29e30:	ldur	w8, [x29, #-20]
   29e34:	ldur	w14, [x29, #-20]
   29e38:	mov	x0, x16
   29e3c:	lsr	w14, w14, w0
   29e40:	orr	w8, w14, w8, lsl #30
   29e44:	stur	w8, [x29, #-20]
   29e48:	ldur	w8, [x29, #-36]
   29e4c:	ldur	w14, [x29, #-20]
   29e50:	eor	w8, w8, w14
   29e54:	ldur	w14, [x29, #-24]
   29e58:	eor	w8, w8, w14
   29e5c:	ldr	w14, [sp, #84]
   29e60:	ldr	w17, [sp, #64]
   29e64:	eor	w14, w14, w17
   29e68:	ldr	w17, [sp, #104]
   29e6c:	eor	w14, w14, w17
   29e70:	ldr	w17, [sp, #96]
   29e74:	eor	w14, w14, w17
   29e78:	ldr	w17, [sp, #84]
   29e7c:	ldr	w18, [sp, #64]
   29e80:	eor	w17, w17, w18
   29e84:	ldr	w18, [sp, #104]
   29e88:	eor	w17, w17, w18
   29e8c:	ldr	w18, [sp, #96]
   29e90:	eor	w17, w17, w18
   29e94:	mov	x0, x12
   29e98:	lsr	w17, w17, w0
   29e9c:	orr	w14, w17, w14, lsl #1
   29ea0:	str	w14, [sp, #96]
   29ea4:	add	w8, w8, w14
   29ea8:	add	w8, w8, w13
   29eac:	ldur	w14, [x29, #-32]
   29eb0:	ldur	w17, [x29, #-32]
   29eb4:	mov	x0, x15
   29eb8:	lsr	w17, w17, w0
   29ebc:	orr	w14, w17, w14, lsl #5
   29ec0:	add	w8, w8, w14
   29ec4:	ldur	w14, [x29, #-28]
   29ec8:	add	w8, w14, w8
   29ecc:	stur	w8, [x29, #-28]
   29ed0:	ldur	w8, [x29, #-36]
   29ed4:	ldur	w14, [x29, #-36]
   29ed8:	mov	x0, x16
   29edc:	lsr	w14, w14, w0
   29ee0:	orr	w8, w14, w8, lsl #30
   29ee4:	stur	w8, [x29, #-36]
   29ee8:	ldur	w8, [x29, #-32]
   29eec:	ldur	w14, [x29, #-36]
   29ef0:	eor	w8, w8, w14
   29ef4:	ldur	w14, [x29, #-20]
   29ef8:	eor	w8, w8, w14
   29efc:	ldr	w14, [sp, #88]
   29f00:	ldr	w17, [sp, #68]
   29f04:	eor	w14, w14, w17
   29f08:	ldr	w17, [sp, #44]
   29f0c:	eor	w14, w14, w17
   29f10:	ldr	w17, [sp, #100]
   29f14:	eor	w14, w14, w17
   29f18:	ldr	w17, [sp, #88]
   29f1c:	ldr	w18, [sp, #68]
   29f20:	eor	w17, w17, w18
   29f24:	ldr	w18, [sp, #44]
   29f28:	eor	w17, w17, w18
   29f2c:	ldr	w18, [sp, #100]
   29f30:	eor	w17, w17, w18
   29f34:	mov	x0, x12
   29f38:	lsr	w17, w17, w0
   29f3c:	orr	w14, w17, w14, lsl #1
   29f40:	str	w14, [sp, #100]
   29f44:	add	w8, w8, w14
   29f48:	add	w8, w8, w13
   29f4c:	ldur	w14, [x29, #-28]
   29f50:	ldur	w17, [x29, #-28]
   29f54:	mov	x0, x15
   29f58:	lsr	w17, w17, w0
   29f5c:	orr	w14, w17, w14, lsl #5
   29f60:	add	w8, w8, w14
   29f64:	ldur	w14, [x29, #-24]
   29f68:	add	w8, w14, w8
   29f6c:	stur	w8, [x29, #-24]
   29f70:	ldur	w8, [x29, #-32]
   29f74:	ldur	w14, [x29, #-32]
   29f78:	mov	x0, x16
   29f7c:	lsr	w14, w14, w0
   29f80:	orr	w8, w14, w8, lsl #30
   29f84:	stur	w8, [x29, #-32]
   29f88:	ldur	w8, [x29, #-28]
   29f8c:	ldur	w14, [x29, #-32]
   29f90:	eor	w8, w8, w14
   29f94:	ldur	w14, [x29, #-36]
   29f98:	eor	w8, w8, w14
   29f9c:	ldr	w14, [sp, #92]
   29fa0:	ldr	w17, [sp, #72]
   29fa4:	eor	w14, w14, w17
   29fa8:	ldr	w17, [sp, #48]
   29fac:	eor	w14, w14, w17
   29fb0:	ldr	w17, [sp, #104]
   29fb4:	eor	w14, w14, w17
   29fb8:	ldr	w17, [sp, #92]
   29fbc:	ldr	w18, [sp, #72]
   29fc0:	eor	w17, w17, w18
   29fc4:	ldr	w18, [sp, #48]
   29fc8:	eor	w17, w17, w18
   29fcc:	ldr	w18, [sp, #104]
   29fd0:	eor	w17, w17, w18
   29fd4:	lsr	w12, w17, w12
   29fd8:	orr	w12, w12, w14, lsl #1
   29fdc:	str	w12, [sp, #104]
   29fe0:	add	w8, w8, w12
   29fe4:	add	w8, w8, w13
   29fe8:	ldur	w12, [x29, #-24]
   29fec:	ldur	w14, [x29, #-24]
   29ff0:	lsr	w14, w14, w15
   29ff4:	orr	w12, w14, w12, lsl #5
   29ff8:	add	w8, w8, w12
   29ffc:	ldur	w12, [x29, #-20]
   2a000:	add	w8, w12, w8
   2a004:	stur	w8, [x29, #-20]
   2a008:	ldur	w8, [x29, #-28]
   2a00c:	ldur	w12, [x29, #-28]
   2a010:	lsr	w12, w12, w16
   2a014:	orr	w8, w12, w8, lsl #30
   2a018:	stur	w8, [x29, #-28]
   2a01c:	ldur	w8, [x29, #-20]
   2a020:	ldur	x12, [x29, #-8]
   2a024:	ldr	w14, [x12]
   2a028:	add	w8, w14, w8
   2a02c:	str	w8, [x12]
   2a030:	ldur	w8, [x29, #-24]
   2a034:	ldur	x12, [x29, #-8]
   2a038:	ldr	w14, [x12, #4]
   2a03c:	add	w8, w14, w8
   2a040:	str	w8, [x12, #4]
   2a044:	ldur	w8, [x29, #-28]
   2a048:	ldur	x12, [x29, #-8]
   2a04c:	ldr	w14, [x12, #8]
   2a050:	add	w8, w14, w8
   2a054:	str	w8, [x12, #8]
   2a058:	ldur	w8, [x29, #-32]
   2a05c:	ldur	x12, [x29, #-8]
   2a060:	ldr	w14, [x12, #12]
   2a064:	add	w8, w14, w8
   2a068:	str	w8, [x12, #12]
   2a06c:	ldur	w8, [x29, #-36]
   2a070:	ldur	x12, [x29, #-8]
   2a074:	ldr	w14, [x12, #16]
   2a078:	add	w8, w14, w8
   2a07c:	str	w8, [x12, #16]
   2a080:	stur	wzr, [x29, #-36]
   2a084:	stur	wzr, [x29, #-32]
   2a088:	stur	wzr, [x29, #-28]
   2a08c:	stur	wzr, [x29, #-24]
   2a090:	stur	wzr, [x29, #-20]
   2a094:	ldr	x0, [sp]
   2a098:	ldr	w8, [sp, #12]
   2a09c:	mov	w1, w8
   2a0a0:	ldr	x2, [sp, #32]
   2a0a4:	bl	7a40 <memset@plt>
   2a0a8:	ldp	x20, x19, [sp, #224]
   2a0ac:	ldp	x22, x21, [sp, #208]
   2a0b0:	ldp	x24, x23, [sp, #192]
   2a0b4:	ldp	x26, x25, [sp, #176]
   2a0b8:	ldp	x28, x27, [sp, #160]
   2a0bc:	ldp	x29, x30, [sp, #144]
   2a0c0:	add	sp, sp, #0xf0
   2a0c4:	ret
   2a0c8:	sub	sp, sp, #0x10
   2a0cc:	mov	w8, #0x2301                	// #8961
   2a0d0:	movk	w8, #0x6745, lsl #16
   2a0d4:	mov	w9, #0xab89                	// #43913
   2a0d8:	movk	w9, #0xefcd, lsl #16
   2a0dc:	mov	w10, #0xdcfe                	// #56574
   2a0e0:	movk	w10, #0x98ba, lsl #16
   2a0e4:	mov	w11, #0x5476                	// #21622
   2a0e8:	movk	w11, #0x1032, lsl #16
   2a0ec:	mov	w12, #0xe1f0                	// #57840
   2a0f0:	movk	w12, #0xc3d2, lsl #16
   2a0f4:	str	x0, [sp, #8]
   2a0f8:	ldr	x13, [sp, #8]
   2a0fc:	str	w8, [x13]
   2a100:	ldr	x13, [sp, #8]
   2a104:	str	w9, [x13, #4]
   2a108:	ldr	x13, [sp, #8]
   2a10c:	str	w10, [x13, #8]
   2a110:	ldr	x13, [sp, #8]
   2a114:	str	w11, [x13, #12]
   2a118:	ldr	x13, [sp, #8]
   2a11c:	str	w12, [x13, #16]
   2a120:	ldr	x13, [sp, #8]
   2a124:	str	wzr, [x13, #24]
   2a128:	ldr	x13, [sp, #8]
   2a12c:	str	wzr, [x13, #20]
   2a130:	add	sp, sp, #0x10
   2a134:	ret
   2a138:	sub	sp, sp, #0x30
   2a13c:	stp	x29, x30, [sp, #32]
   2a140:	add	x29, sp, #0x20
   2a144:	stur	x0, [x29, #-8]
   2a148:	str	x1, [sp, #16]
   2a14c:	str	w2, [sp, #12]
   2a150:	ldur	x8, [x29, #-8]
   2a154:	ldr	w9, [x8, #20]
   2a158:	str	w9, [sp, #4]
   2a15c:	ldr	w9, [sp, #12]
   2a160:	ldur	x8, [x29, #-8]
   2a164:	ldr	w10, [x8, #20]
   2a168:	add	w9, w10, w9, lsl #3
   2a16c:	str	w9, [x8, #20]
   2a170:	ldr	w10, [sp, #4]
   2a174:	cmp	w9, w10
   2a178:	b.cs	2a18c <scols_init_debug@@SMARTCOLS_2.25+0x110bc>  // b.hs, b.nlast
   2a17c:	ldur	x8, [x29, #-8]
   2a180:	ldr	w9, [x8, #24]
   2a184:	add	w9, w9, #0x1
   2a188:	str	w9, [x8, #24]
   2a18c:	ldr	w8, [sp, #12]
   2a190:	ldur	x9, [x29, #-8]
   2a194:	ldr	w10, [x9, #24]
   2a198:	add	w8, w10, w8, lsr #29
   2a19c:	str	w8, [x9, #24]
   2a1a0:	ldr	w8, [sp, #4]
   2a1a4:	lsr	w8, w8, #3
   2a1a8:	and	w8, w8, #0x3f
   2a1ac:	str	w8, [sp, #4]
   2a1b0:	ldr	w8, [sp, #4]
   2a1b4:	ldr	w10, [sp, #12]
   2a1b8:	add	w8, w8, w10
   2a1bc:	cmp	w8, #0x3f
   2a1c0:	b.ls	2a24c <scols_init_debug@@SMARTCOLS_2.25+0x1117c>  // b.plast
   2a1c4:	ldur	x8, [x29, #-8]
   2a1c8:	add	x8, x8, #0x1c
   2a1cc:	ldr	w9, [sp, #4]
   2a1d0:	mov	w10, w9
   2a1d4:	add	x0, x8, x10
   2a1d8:	ldr	x1, [sp, #16]
   2a1dc:	ldr	w9, [sp, #4]
   2a1e0:	mov	w11, #0x40                  	// #64
   2a1e4:	subs	w9, w11, w9
   2a1e8:	str	w9, [sp, #8]
   2a1ec:	mov	w8, w9
   2a1f0:	ubfx	x2, x8, #0, #32
   2a1f4:	bl	7430 <memcpy@plt>
   2a1f8:	ldur	x0, [x29, #-8]
   2a1fc:	ldur	x8, [x29, #-8]
   2a200:	add	x1, x8, #0x1c
   2a204:	bl	26c7c <scols_init_debug@@SMARTCOLS_2.25+0xdbac>
   2a208:	ldr	w8, [sp, #8]
   2a20c:	add	w8, w8, #0x3f
   2a210:	ldr	w9, [sp, #12]
   2a214:	cmp	w8, w9
   2a218:	b.cs	2a244 <scols_init_debug@@SMARTCOLS_2.25+0x11174>  // b.hs, b.nlast
   2a21c:	ldur	x0, [x29, #-8]
   2a220:	ldr	x8, [sp, #16]
   2a224:	ldr	w9, [sp, #8]
   2a228:	mov	w10, w9
   2a22c:	add	x1, x8, x10
   2a230:	bl	26c7c <scols_init_debug@@SMARTCOLS_2.25+0xdbac>
   2a234:	ldr	w8, [sp, #8]
   2a238:	add	w8, w8, #0x40
   2a23c:	str	w8, [sp, #8]
   2a240:	b	2a208 <scols_init_debug@@SMARTCOLS_2.25+0x11138>
   2a244:	str	wzr, [sp, #4]
   2a248:	b	2a250 <scols_init_debug@@SMARTCOLS_2.25+0x11180>
   2a24c:	str	wzr, [sp, #8]
   2a250:	ldur	x8, [x29, #-8]
   2a254:	add	x8, x8, #0x1c
   2a258:	ldr	w9, [sp, #4]
   2a25c:	mov	w10, w9
   2a260:	add	x0, x8, x10
   2a264:	ldr	x8, [sp, #16]
   2a268:	ldr	w9, [sp, #8]
   2a26c:	mov	w10, w9
   2a270:	add	x1, x8, x10
   2a274:	ldr	w9, [sp, #12]
   2a278:	ldr	w11, [sp, #8]
   2a27c:	subs	w9, w9, w11
   2a280:	mov	w8, w9
   2a284:	ubfx	x2, x8, #0, #32
   2a288:	bl	7430 <memcpy@plt>
   2a28c:	ldp	x29, x30, [sp, #32]
   2a290:	add	sp, sp, #0x30
   2a294:	ret
   2a298:	sub	sp, sp, #0x40
   2a29c:	stp	x29, x30, [sp, #48]
   2a2a0:	add	x29, sp, #0x30
   2a2a4:	stur	x0, [x29, #-8]
   2a2a8:	stur	x1, [x29, #-16]
   2a2ac:	stur	wzr, [x29, #-20]
   2a2b0:	ldur	w8, [x29, #-20]
   2a2b4:	cmp	w8, #0x8
   2a2b8:	b.cs	2a320 <scols_init_debug@@SMARTCOLS_2.25+0x11250>  // b.hs, b.nlast
   2a2bc:	ldur	x8, [x29, #-16]
   2a2c0:	add	x8, x8, #0x14
   2a2c4:	ldur	w9, [x29, #-20]
   2a2c8:	mov	w10, #0x1                   	// #1
   2a2cc:	mov	w11, wzr
   2a2d0:	cmp	w9, #0x4
   2a2d4:	csel	w9, w11, w10, cs  // cs = hs, nlast
   2a2d8:	ldr	w9, [x8, w9, sxtw #2]
   2a2dc:	ldur	w10, [x29, #-20]
   2a2e0:	mov	w11, #0x3                   	// #3
   2a2e4:	and	w10, w10, #0x3
   2a2e8:	subs	w10, w11, w10
   2a2ec:	mov	w11, #0x8                   	// #8
   2a2f0:	mul	w10, w10, w11
   2a2f4:	lsr	w9, w9, w10
   2a2f8:	and	w9, w9, #0xff
   2a2fc:	ldur	w10, [x29, #-20]
   2a300:	mov	w8, w10
   2a304:	add	x12, sp, #0x10
   2a308:	add	x8, x12, x8
   2a30c:	strb	w9, [x8]
   2a310:	ldur	w8, [x29, #-20]
   2a314:	add	w8, w8, #0x1
   2a318:	stur	w8, [x29, #-20]
   2a31c:	b	2a2b0 <scols_init_debug@@SMARTCOLS_2.25+0x111e0>
   2a320:	add	x1, sp, #0xf
   2a324:	mov	w8, #0x80                  	// #128
   2a328:	strb	w8, [sp, #15]
   2a32c:	ldur	x0, [x29, #-16]
   2a330:	mov	w2, #0x1                   	// #1
   2a334:	bl	2a138 <scols_init_debug@@SMARTCOLS_2.25+0x11068>
   2a338:	ldur	x8, [x29, #-16]
   2a33c:	ldr	w9, [x8, #20]
   2a340:	and	w9, w9, #0x1f8
   2a344:	cmp	w9, #0x1c0
   2a348:	b.eq	2a368 <scols_init_debug@@SMARTCOLS_2.25+0x11298>  // b.none
   2a34c:	add	x1, sp, #0xf
   2a350:	mov	w8, #0x0                   	// #0
   2a354:	strb	w8, [sp, #15]
   2a358:	ldur	x0, [x29, #-16]
   2a35c:	mov	w2, #0x1                   	// #1
   2a360:	bl	2a138 <scols_init_debug@@SMARTCOLS_2.25+0x11068>
   2a364:	b	2a338 <scols_init_debug@@SMARTCOLS_2.25+0x11268>
   2a368:	ldur	x0, [x29, #-16]
   2a36c:	add	x1, sp, #0x10
   2a370:	mov	w2, #0x8                   	// #8
   2a374:	bl	2a138 <scols_init_debug@@SMARTCOLS_2.25+0x11068>
   2a378:	stur	wzr, [x29, #-20]
   2a37c:	ldur	w8, [x29, #-20]
   2a380:	cmp	w8, #0x14
   2a384:	b.cs	2a3dc <scols_init_debug@@SMARTCOLS_2.25+0x1130c>  // b.hs, b.nlast
   2a388:	ldur	x8, [x29, #-16]
   2a38c:	ldur	w9, [x29, #-20]
   2a390:	lsr	w9, w9, #2
   2a394:	ldr	w9, [x8, w9, uxtw #2]
   2a398:	ldur	w10, [x29, #-20]
   2a39c:	mov	w11, #0x3                   	// #3
   2a3a0:	and	w10, w10, #0x3
   2a3a4:	subs	w10, w11, w10
   2a3a8:	mov	w11, #0x8                   	// #8
   2a3ac:	mul	w10, w10, w11
   2a3b0:	lsr	w9, w9, w10
   2a3b4:	and	w9, w9, #0xff
   2a3b8:	ldur	x8, [x29, #-8]
   2a3bc:	ldur	w10, [x29, #-20]
   2a3c0:	mov	w12, w10
   2a3c4:	add	x8, x8, x12
   2a3c8:	strb	w9, [x8]
   2a3cc:	ldur	w8, [x29, #-20]
   2a3d0:	add	w8, w8, #0x1
   2a3d4:	stur	w8, [x29, #-20]
   2a3d8:	b	2a37c <scols_init_debug@@SMARTCOLS_2.25+0x112ac>
   2a3dc:	ldur	x0, [x29, #-16]
   2a3e0:	mov	w8, wzr
   2a3e4:	mov	w1, w8
   2a3e8:	mov	x2, #0x5c                  	// #92
   2a3ec:	bl	7a40 <memset@plt>
   2a3f0:	str	xzr, [sp, #16]
   2a3f4:	ldp	x29, x30, [sp, #48]
   2a3f8:	add	sp, sp, #0x40
   2a3fc:	ret
   2a400:	sub	sp, sp, #0x90
   2a404:	stp	x29, x30, [sp, #128]
   2a408:	add	x29, sp, #0x80
   2a40c:	add	x8, sp, #0x10
   2a410:	stur	x0, [x29, #-8]
   2a414:	stur	x1, [x29, #-16]
   2a418:	stur	w2, [x29, #-20]
   2a41c:	mov	x0, x8
   2a420:	bl	2a0c8 <scols_init_debug@@SMARTCOLS_2.25+0x10ff8>
   2a424:	str	wzr, [sp, #12]
   2a428:	ldr	w8, [sp, #12]
   2a42c:	ldur	w9, [x29, #-20]
   2a430:	cmp	w8, w9
   2a434:	b.cs	2a464 <scols_init_debug@@SMARTCOLS_2.25+0x11394>  // b.hs, b.nlast
   2a438:	ldur	x8, [x29, #-16]
   2a43c:	ldr	w9, [sp, #12]
   2a440:	mov	w10, w9
   2a444:	add	x1, x8, x10
   2a448:	add	x0, sp, #0x10
   2a44c:	mov	w2, #0x1                   	// #1
   2a450:	bl	2a138 <scols_init_debug@@SMARTCOLS_2.25+0x11068>
   2a454:	ldr	w8, [sp, #12]
   2a458:	add	w8, w8, #0x1
   2a45c:	str	w8, [sp, #12]
   2a460:	b	2a428 <scols_init_debug@@SMARTCOLS_2.25+0x11358>
   2a464:	ldur	x0, [x29, #-8]
   2a468:	add	x1, sp, #0x10
   2a46c:	bl	2a298 <scols_init_debug@@SMARTCOLS_2.25+0x111c8>
   2a470:	ldur	x8, [x29, #-8]
   2a474:	mov	w9, #0x0                   	// #0
   2a478:	strb	w9, [x8, #20]
   2a47c:	ldp	x29, x30, [sp, #128]
   2a480:	add	sp, sp, #0x90
   2a484:	ret
   2a488:	sub	sp, sp, #0x30
   2a48c:	stp	x29, x30, [sp, #32]
   2a490:	add	x29, sp, #0x20
   2a494:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2a498:	add	x1, x1, #0xf8c
   2a49c:	mov	x2, #0x3                   	// #3
   2a4a0:	str	x0, [sp, #16]
   2a4a4:	ldr	x0, [sp, #16]
   2a4a8:	bl	7e20 <strncasecmp@plt>
   2a4ac:	cbnz	w0, 2a4bc <scols_init_debug@@SMARTCOLS_2.25+0x113ec>
   2a4b0:	ldr	x8, [sp, #16]
   2a4b4:	add	x8, x8, #0x3
   2a4b8:	str	x8, [sp, #16]
   2a4bc:	ldr	x0, [sp, #16]
   2a4c0:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   2a4c4:	add	x1, x1, #0xdc
   2a4c8:	mov	x2, #0x2                   	// #2
   2a4cc:	bl	7e20 <strncasecmp@plt>
   2a4d0:	cbnz	w0, 2a4e8 <scols_init_debug@@SMARTCOLS_2.25+0x11418>
   2a4d4:	ldr	x8, [sp, #16]
   2a4d8:	add	x0, x8, #0x2
   2a4dc:	bl	2a56c <scols_init_debug@@SMARTCOLS_2.25+0x1149c>
   2a4e0:	stur	w0, [x29, #-4]
   2a4e4:	b	2a55c <scols_init_debug@@SMARTCOLS_2.25+0x1148c>
   2a4e8:	str	xzr, [sp, #8]
   2a4ec:	ldr	x8, [sp, #8]
   2a4f0:	cmp	x8, #0x22
   2a4f4:	b.cs	2a554 <scols_init_debug@@SMARTCOLS_2.25+0x11484>  // b.hs, b.nlast
   2a4f8:	ldr	x8, [sp, #8]
   2a4fc:	mov	x9, #0x10                  	// #16
   2a500:	mul	x8, x9, x8
   2a504:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2a508:	add	x9, x9, #0xb30
   2a50c:	add	x8, x9, x8
   2a510:	ldr	x0, [x8]
   2a514:	ldr	x1, [sp, #16]
   2a518:	bl	7b30 <strcasecmp@plt>
   2a51c:	cbnz	w0, 2a544 <scols_init_debug@@SMARTCOLS_2.25+0x11474>
   2a520:	ldr	x8, [sp, #8]
   2a524:	mov	x9, #0x10                  	// #16
   2a528:	mul	x8, x9, x8
   2a52c:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2a530:	add	x9, x9, #0xb30
   2a534:	add	x8, x9, x8
   2a538:	ldr	w10, [x8, #8]
   2a53c:	stur	w10, [x29, #-4]
   2a540:	b	2a55c <scols_init_debug@@SMARTCOLS_2.25+0x1148c>
   2a544:	ldr	x8, [sp, #8]
   2a548:	add	x8, x8, #0x1
   2a54c:	str	x8, [sp, #8]
   2a550:	b	2a4ec <scols_init_debug@@SMARTCOLS_2.25+0x1141c>
   2a554:	mov	w8, #0xffffffff            	// #-1
   2a558:	stur	w8, [x29, #-4]
   2a55c:	ldur	w0, [x29, #-4]
   2a560:	ldp	x29, x30, [sp, #32]
   2a564:	add	sp, sp, #0x30
   2a568:	ret
   2a56c:	sub	sp, sp, #0x40
   2a570:	stp	x29, x30, [sp, #48]
   2a574:	add	x29, sp, #0x30
   2a578:	mov	x8, xzr
   2a57c:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2a580:	add	x1, x1, #0xf90
   2a584:	mov	x2, #0x4                   	// #4
   2a588:	stur	x0, [x29, #-16]
   2a58c:	str	wzr, [sp, #24]
   2a590:	str	x8, [sp, #16]
   2a594:	ldur	x0, [x29, #-16]
   2a598:	bl	7e20 <strncasecmp@plt>
   2a59c:	cbnz	w0, 2a5b0 <scols_init_debug@@SMARTCOLS_2.25+0x114e0>
   2a5a0:	ldur	x8, [x29, #-16]
   2a5a4:	add	x8, x8, #0x4
   2a5a8:	stur	x8, [x29, #-16]
   2a5ac:	b	2a5dc <scols_init_debug@@SMARTCOLS_2.25+0x1150c>
   2a5b0:	ldur	x0, [x29, #-16]
   2a5b4:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2a5b8:	add	x1, x1, #0xf95
   2a5bc:	mov	x2, #0x4                   	// #4
   2a5c0:	bl	7e20 <strncasecmp@plt>
   2a5c4:	cbnz	w0, 2a5dc <scols_init_debug@@SMARTCOLS_2.25+0x1150c>
   2a5c8:	ldur	x8, [x29, #-16]
   2a5cc:	add	x8, x8, #0x4
   2a5d0:	stur	x8, [x29, #-16]
   2a5d4:	mov	w9, #0x1                   	// #1
   2a5d8:	str	w9, [sp, #24]
   2a5dc:	bl	7d60 <__ctype_b_loc@plt>
   2a5e0:	ldr	x8, [x0]
   2a5e4:	ldur	x9, [x29, #-16]
   2a5e8:	ldrsb	x9, [x9]
   2a5ec:	ldrh	w10, [x8, x9, lsl #1]
   2a5f0:	and	w10, w10, #0x800
   2a5f4:	cbnz	w10, 2a604 <scols_init_debug@@SMARTCOLS_2.25+0x11534>
   2a5f8:	mov	w8, #0xffffffff            	// #-1
   2a5fc:	stur	w8, [x29, #-4]
   2a600:	b	2a6d0 <scols_init_debug@@SMARTCOLS_2.25+0x11600>
   2a604:	bl	8240 <__errno_location@plt>
   2a608:	str	wzr, [x0]
   2a60c:	ldur	x0, [x29, #-16]
   2a610:	add	x1, sp, #0x10
   2a614:	mov	w2, #0xa                   	// #10
   2a618:	bl	7d80 <strtol@plt>
   2a61c:	stur	w0, [x29, #-20]
   2a620:	ldr	x8, [sp, #16]
   2a624:	cbz	x8, 2a654 <scols_init_debug@@SMARTCOLS_2.25+0x11584>
   2a628:	ldur	x8, [x29, #-16]
   2a62c:	ldr	x9, [sp, #16]
   2a630:	cmp	x8, x9
   2a634:	b.eq	2a654 <scols_init_debug@@SMARTCOLS_2.25+0x11584>  // b.none
   2a638:	bl	8240 <__errno_location@plt>
   2a63c:	ldr	w8, [x0]
   2a640:	cbnz	w8, 2a654 <scols_init_debug@@SMARTCOLS_2.25+0x11584>
   2a644:	ldur	w8, [x29, #-20]
   2a648:	cmp	w8, #0x0
   2a64c:	cset	w8, ge  // ge = tcont
   2a650:	tbnz	w8, #0, 2a660 <scols_init_debug@@SMARTCOLS_2.25+0x11590>
   2a654:	mov	w8, #0xffffffff            	// #-1
   2a658:	stur	w8, [x29, #-4]
   2a65c:	b	2a6d0 <scols_init_debug@@SMARTCOLS_2.25+0x11600>
   2a660:	ldr	w8, [sp, #24]
   2a664:	cbz	w8, 2a67c <scols_init_debug@@SMARTCOLS_2.25+0x115ac>
   2a668:	bl	75a0 <__libc_current_sigrtmax@plt>
   2a66c:	ldur	w8, [x29, #-20]
   2a670:	subs	w8, w0, w8
   2a674:	str	w8, [sp, #12]
   2a678:	b	2a68c <scols_init_debug@@SMARTCOLS_2.25+0x115bc>
   2a67c:	bl	79f0 <__libc_current_sigrtmin@plt>
   2a680:	ldur	w8, [x29, #-20]
   2a684:	add	w8, w0, w8
   2a688:	str	w8, [sp, #12]
   2a68c:	ldr	w8, [sp, #12]
   2a690:	stur	w8, [x29, #-20]
   2a694:	ldur	w8, [x29, #-20]
   2a698:	str	w8, [sp, #8]
   2a69c:	bl	79f0 <__libc_current_sigrtmin@plt>
   2a6a0:	ldr	w8, [sp, #8]
   2a6a4:	cmp	w8, w0
   2a6a8:	b.lt	2a6bc <scols_init_debug@@SMARTCOLS_2.25+0x115ec>  // b.tstop
   2a6ac:	bl	75a0 <__libc_current_sigrtmax@plt>
   2a6b0:	ldur	w8, [x29, #-20]
   2a6b4:	cmp	w0, w8
   2a6b8:	b.ge	2a6c8 <scols_init_debug@@SMARTCOLS_2.25+0x115f8>  // b.tcont
   2a6bc:	mov	w8, #0xffffffff            	// #-1
   2a6c0:	stur	w8, [x29, #-4]
   2a6c4:	b	2a6d0 <scols_init_debug@@SMARTCOLS_2.25+0x11600>
   2a6c8:	ldur	w8, [x29, #-20]
   2a6cc:	stur	w8, [x29, #-4]
   2a6d0:	ldur	w0, [x29, #-4]
   2a6d4:	ldp	x29, x30, [sp, #48]
   2a6d8:	add	sp, sp, #0x40
   2a6dc:	ret
   2a6e0:	sub	sp, sp, #0x20
   2a6e4:	str	w0, [sp, #20]
   2a6e8:	str	xzr, [sp, #8]
   2a6ec:	ldr	x8, [sp, #8]
   2a6f0:	cmp	x8, #0x22
   2a6f4:	b.cs	2a754 <scols_init_debug@@SMARTCOLS_2.25+0x11684>  // b.hs, b.nlast
   2a6f8:	ldr	x8, [sp, #8]
   2a6fc:	mov	x9, #0x10                  	// #16
   2a700:	mul	x8, x9, x8
   2a704:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2a708:	add	x9, x9, #0xb30
   2a70c:	add	x8, x9, x8
   2a710:	ldr	w10, [x8, #8]
   2a714:	ldr	w11, [sp, #20]
   2a718:	cmp	w10, w11
   2a71c:	b.ne	2a744 <scols_init_debug@@SMARTCOLS_2.25+0x11674>  // b.any
   2a720:	ldr	x8, [sp, #8]
   2a724:	mov	x9, #0x10                  	// #16
   2a728:	mul	x8, x9, x8
   2a72c:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2a730:	add	x9, x9, #0xb30
   2a734:	add	x8, x9, x8
   2a738:	ldr	x8, [x8]
   2a73c:	str	x8, [sp, #24]
   2a740:	b	2a75c <scols_init_debug@@SMARTCOLS_2.25+0x1168c>
   2a744:	ldr	x8, [sp, #8]
   2a748:	add	x8, x8, #0x1
   2a74c:	str	x8, [sp, #8]
   2a750:	b	2a6ec <scols_init_debug@@SMARTCOLS_2.25+0x1161c>
   2a754:	mov	x8, xzr
   2a758:	str	x8, [sp, #24]
   2a75c:	ldr	x0, [sp, #24]
   2a760:	add	sp, sp, #0x20
   2a764:	ret
   2a768:	sub	sp, sp, #0x20
   2a76c:	str	x0, [sp, #16]
   2a770:	str	x1, [sp, #8]
   2a774:	str	x2, [sp]
   2a778:	ldr	x8, [sp, #16]
   2a77c:	cmp	x8, #0x22
   2a780:	b.cc	2a790 <scols_init_debug@@SMARTCOLS_2.25+0x116c0>  // b.lo, b.ul, b.last
   2a784:	mov	w8, #0xffffffff            	// #-1
   2a788:	str	w8, [sp, #28]
   2a78c:	b	2a7ec <scols_init_debug@@SMARTCOLS_2.25+0x1171c>
   2a790:	ldr	x8, [sp, #8]
   2a794:	cbz	x8, 2a7bc <scols_init_debug@@SMARTCOLS_2.25+0x116ec>
   2a798:	ldr	x8, [sp, #16]
   2a79c:	mov	x9, #0x10                  	// #16
   2a7a0:	mul	x8, x9, x8
   2a7a4:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2a7a8:	add	x9, x9, #0xb30
   2a7ac:	add	x8, x9, x8
   2a7b0:	ldr	x8, [x8]
   2a7b4:	ldr	x9, [sp, #8]
   2a7b8:	str	x8, [x9]
   2a7bc:	ldr	x8, [sp]
   2a7c0:	cbz	x8, 2a7e8 <scols_init_debug@@SMARTCOLS_2.25+0x11718>
   2a7c4:	ldr	x8, [sp, #16]
   2a7c8:	mov	x9, #0x10                  	// #16
   2a7cc:	mul	x8, x9, x8
   2a7d0:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2a7d4:	add	x9, x9, #0xb30
   2a7d8:	add	x8, x9, x8
   2a7dc:	ldr	w10, [x8, #8]
   2a7e0:	ldr	x8, [sp]
   2a7e4:	str	w10, [x8]
   2a7e8:	str	wzr, [sp, #28]
   2a7ec:	ldr	w0, [sp, #28]
   2a7f0:	add	sp, sp, #0x20
   2a7f4:	ret
   2a7f8:	sub	sp, sp, #0x30
   2a7fc:	stp	x29, x30, [sp, #32]
   2a800:	add	x29, sp, #0x20
   2a804:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2a808:	add	x8, x8, #0x890
   2a80c:	mov	w9, #0xffffffff            	// #-1
   2a810:	ldr	w10, [x8]
   2a814:	cmp	w10, w9
   2a818:	str	x8, [sp, #8]
   2a81c:	b.eq	2a830 <scols_init_debug@@SMARTCOLS_2.25+0x11760>  // b.none
   2a820:	ldr	x8, [sp, #8]
   2a824:	ldr	w9, [x8]
   2a828:	stur	w9, [x29, #-4]
   2a82c:	b	2a8ac <scols_init_debug@@SMARTCOLS_2.25+0x117dc>
   2a830:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2a834:	add	x0, x0, #0x2f
   2a838:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   2a83c:	add	x1, x1, #0x228
   2a840:	bl	78b0 <fopen@plt>
   2a844:	str	x0, [sp, #16]
   2a848:	ldr	x8, [sp, #16]
   2a84c:	cbnz	x8, 2a868 <scols_init_debug@@SMARTCOLS_2.25+0x11798>
   2a850:	mov	w8, #0x25                  	// #37
   2a854:	ldr	x9, [sp, #8]
   2a858:	str	w8, [x9]
   2a85c:	ldr	w8, [x9]
   2a860:	stur	w8, [x29, #-4]
   2a864:	b	2a8ac <scols_init_debug@@SMARTCOLS_2.25+0x117dc>
   2a868:	ldr	x0, [sp, #16]
   2a86c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2a870:	add	x1, x1, #0x501
   2a874:	ldr	x2, [sp, #8]
   2a878:	bl	79b0 <__isoc99_fscanf@plt>
   2a87c:	stur	w0, [x29, #-8]
   2a880:	ldr	x0, [sp, #16]
   2a884:	bl	7860 <fclose@plt>
   2a888:	ldur	w8, [x29, #-8]
   2a88c:	cmp	w8, #0x1
   2a890:	b.eq	2a8a0 <scols_init_debug@@SMARTCOLS_2.25+0x117d0>  // b.none
   2a894:	mov	w8, #0x25                  	// #37
   2a898:	ldr	x9, [sp, #8]
   2a89c:	str	w8, [x9]
   2a8a0:	ldr	x8, [sp, #8]
   2a8a4:	ldr	w9, [x8]
   2a8a8:	stur	w9, [x29, #-4]
   2a8ac:	ldur	w0, [x29, #-4]
   2a8b0:	ldp	x29, x30, [sp, #32]
   2a8b4:	add	sp, sp, #0x30
   2a8b8:	ret
   2a8bc:	sub	sp, sp, #0x1d0
   2a8c0:	stp	x29, x30, [sp, #432]
   2a8c4:	str	x28, [sp, #448]
   2a8c8:	add	x29, sp, #0x1b0
   2a8cc:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2a8d0:	add	x8, x8, #0x894
   2a8d4:	mov	w9, #0xffffffff            	// #-1
   2a8d8:	str	wzr, [sp, #32]
   2a8dc:	str	wzr, [sp, #28]
   2a8e0:	str	wzr, [sp, #24]
   2a8e4:	ldr	w10, [x8]
   2a8e8:	cmp	w10, w9
   2a8ec:	str	x8, [sp, #8]
   2a8f0:	b.eq	2a904 <scols_init_debug@@SMARTCOLS_2.25+0x11834>  // b.none
   2a8f4:	ldr	x8, [sp, #8]
   2a8f8:	ldr	w9, [x8]
   2a8fc:	stur	w9, [x29, #-4]
   2a900:	b	2a990 <scols_init_debug@@SMARTCOLS_2.25+0x118c0>
   2a904:	add	x0, sp, #0x26
   2a908:	bl	8260 <uname@plt>
   2a90c:	cbz	w0, 2a920 <scols_init_debug@@SMARTCOLS_2.25+0x11850>
   2a910:	ldr	x8, [sp, #8]
   2a914:	str	wzr, [x8]
   2a918:	stur	wzr, [x29, #-4]
   2a91c:	b	2a990 <scols_init_debug@@SMARTCOLS_2.25+0x118c0>
   2a920:	add	x8, sp, #0x26
   2a924:	add	x0, x8, #0x82
   2a928:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2a92c:	add	x1, x1, #0x4d
   2a930:	add	x2, sp, #0x20
   2a934:	add	x3, sp, #0x1c
   2a938:	add	x4, sp, #0x18
   2a93c:	bl	80f0 <__isoc99_sscanf@plt>
   2a940:	str	w0, [sp, #20]
   2a944:	ldr	w9, [sp, #20]
   2a948:	cmp	w9, #0x1
   2a94c:	b.lt	2a95c <scols_init_debug@@SMARTCOLS_2.25+0x1188c>  // b.tstop
   2a950:	ldr	w8, [sp, #20]
   2a954:	cmp	w8, #0x3
   2a958:	b.le	2a96c <scols_init_debug@@SMARTCOLS_2.25+0x1189c>
   2a95c:	ldr	x8, [sp, #8]
   2a960:	str	wzr, [x8]
   2a964:	stur	wzr, [x29, #-4]
   2a968:	b	2a990 <scols_init_debug@@SMARTCOLS_2.25+0x118c0>
   2a96c:	ldr	w8, [sp, #32]
   2a970:	ldr	w9, [sp, #28]
   2a974:	lsl	w9, w9, #8
   2a978:	add	w8, w9, w8, lsl #16
   2a97c:	ldr	w9, [sp, #24]
   2a980:	add	w8, w8, w9
   2a984:	ldr	x10, [sp, #8]
   2a988:	str	w8, [x10]
   2a98c:	stur	w8, [x29, #-4]
   2a990:	ldur	w0, [x29, #-4]
   2a994:	ldr	x28, [sp, #448]
   2a998:	ldp	x29, x30, [sp, #432]
   2a99c:	add	sp, sp, #0x1d0
   2a9a0:	ret
   2a9a4:	sub	sp, sp, #0x50
   2a9a8:	stp	x29, x30, [sp, #64]
   2a9ac:	add	x29, sp, #0x40
   2a9b0:	stur	x0, [x29, #-16]
   2a9b4:	stur	x1, [x29, #-24]
   2a9b8:	ldur	x8, [x29, #-16]
   2a9bc:	cbnz	x8, 2a9cc <scols_init_debug@@SMARTCOLS_2.25+0x118fc>
   2a9c0:	mov	w8, #0xffffffea            	// #-22
   2a9c4:	stur	w8, [x29, #-4]
   2a9c8:	b	2abdc <scols_init_debug@@SMARTCOLS_2.25+0x11b0c>
   2a9cc:	ldur	x8, [x29, #-16]
   2a9d0:	ldr	w9, [x8, #136]
   2a9d4:	cmp	w9, #0x0
   2a9d8:	cset	w9, lt  // lt = tstop
   2a9dc:	tbnz	w9, #0, 2aa58 <scols_init_debug@@SMARTCOLS_2.25+0x11988>
   2a9e0:	ldur	x8, [x29, #-16]
   2a9e4:	ldr	w0, [x8, #136]
   2a9e8:	bl	7bc0 <close@plt>
   2a9ec:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2a9f0:	add	x8, x8, #0xbd8
   2a9f4:	ldr	w9, [x8]
   2a9f8:	mov	w10, #0x4                   	// #4
   2a9fc:	and	w9, w10, w9
   2aa00:	cbz	w9, 2aa58 <scols_init_debug@@SMARTCOLS_2.25+0x11988>
   2aa04:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2aa08:	ldr	x8, [x8, #4016]
   2aa0c:	ldr	x0, [x8]
   2aa10:	str	x0, [sp, #24]
   2aa14:	bl	7880 <getpid@plt>
   2aa18:	ldr	x8, [sp, #24]
   2aa1c:	str	w0, [sp, #20]
   2aa20:	mov	x0, x8
   2aa24:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2aa28:	add	x1, x1, #0x933
   2aa2c:	ldr	w2, [sp, #20]
   2aa30:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2aa34:	add	x3, x3, #0x56
   2aa38:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2aa3c:	add	x4, x4, #0x5e
   2aa40:	bl	8380 <fprintf@plt>
   2aa44:	ldur	x8, [x29, #-16]
   2aa48:	mov	x0, x8
   2aa4c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2aa50:	add	x1, x1, #0x62
   2aa54:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2aa58:	ldur	x8, [x29, #-16]
   2aa5c:	mov	w9, #0xffffffff            	// #-1
   2aa60:	str	w9, [x8, #136]
   2aa64:	ldur	x8, [x29, #-16]
   2aa68:	str	wzr, [x8, #140]
   2aa6c:	ldur	x8, [x29, #-16]
   2aa70:	str	xzr, [x8, #144]
   2aa74:	ldur	x8, [x29, #-16]
   2aa78:	ldrb	w9, [x8, #156]
   2aa7c:	and	w9, w9, #0xfffffffe
   2aa80:	strb	w9, [x8, #156]
   2aa84:	ldur	x8, [x29, #-16]
   2aa88:	ldrb	w9, [x8, #156]
   2aa8c:	and	w9, w9, #0xfffffffb
   2aa90:	strb	w9, [x8, #156]
   2aa94:	ldur	x8, [x29, #-16]
   2aa98:	mov	w9, #0x0                   	// #0
   2aa9c:	strb	w9, [x8]
   2aaa0:	ldur	x8, [x29, #-16]
   2aaa4:	add	x0, x8, #0xa8
   2aaa8:	mov	w9, wzr
   2aaac:	mov	w1, w9
   2aab0:	mov	x2, #0xe8                  	// #232
   2aab4:	bl	7a40 <memset@plt>
   2aab8:	ldur	x8, [x29, #-24]
   2aabc:	cbz	x8, 2abc0 <scols_init_debug@@SMARTCOLS_2.25+0x11af0>
   2aac0:	ldur	x8, [x29, #-24]
   2aac4:	ldrsb	w9, [x8]
   2aac8:	cmp	w9, #0x2f
   2aacc:	b.eq	2ab40 <scols_init_debug@@SMARTCOLS_2.25+0x11a70>  // b.none
   2aad0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2aad4:	add	x8, x8, #0xf10
   2aad8:	str	x8, [sp, #32]
   2aadc:	ldur	x8, [x29, #-16]
   2aae0:	ldr	w9, [x8, #152]
   2aae4:	and	w9, w9, #0x80
   2aae8:	cbz	w9, 2ab20 <scols_init_debug@@SMARTCOLS_2.25+0x11a50>
   2aaec:	ldur	x0, [x29, #-24]
   2aaf0:	bl	74f0 <strlen@plt>
   2aaf4:	cmp	x0, #0x5
   2aaf8:	b.cs	2ab08 <scols_init_debug@@SMARTCOLS_2.25+0x11a38>  // b.hs, b.nlast
   2aafc:	mov	w8, #0xffffffff            	// #-1
   2ab00:	stur	w8, [x29, #-4]
   2ab04:	b	2abdc <scols_init_debug@@SMARTCOLS_2.25+0x11b0c>
   2ab08:	ldur	x8, [x29, #-24]
   2ab0c:	add	x8, x8, #0x4
   2ab10:	stur	x8, [x29, #-24]
   2ab14:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ab18:	add	x8, x8, #0x76
   2ab1c:	str	x8, [sp, #32]
   2ab20:	ldur	x0, [x29, #-16]
   2ab24:	ldr	x3, [sp, #32]
   2ab28:	ldur	x4, [x29, #-24]
   2ab2c:	mov	x1, #0x80                  	// #128
   2ab30:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ab34:	add	x2, x2, #0x81
   2ab38:	bl	77c0 <snprintf@plt>
   2ab3c:	b	2ab50 <scols_init_debug@@SMARTCOLS_2.25+0x11a80>
   2ab40:	ldur	x0, [x29, #-16]
   2ab44:	ldur	x1, [x29, #-24]
   2ab48:	mov	x2, #0x80                  	// #128
   2ab4c:	bl	2acfc <scols_init_debug@@SMARTCOLS_2.25+0x11c2c>
   2ab50:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2ab54:	add	x8, x8, #0xbd8
   2ab58:	ldr	w9, [x8]
   2ab5c:	mov	w10, #0x4                   	// #4
   2ab60:	and	w9, w10, w9
   2ab64:	cbz	w9, 2abc0 <scols_init_debug@@SMARTCOLS_2.25+0x11af0>
   2ab68:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2ab6c:	ldr	x8, [x8, #4016]
   2ab70:	ldr	x0, [x8]
   2ab74:	str	x0, [sp, #8]
   2ab78:	bl	7880 <getpid@plt>
   2ab7c:	ldr	x8, [sp, #8]
   2ab80:	str	w0, [sp, #4]
   2ab84:	mov	x0, x8
   2ab88:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2ab8c:	add	x1, x1, #0x933
   2ab90:	ldr	w2, [sp, #4]
   2ab94:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ab98:	add	x3, x3, #0x56
   2ab9c:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2aba0:	add	x4, x4, #0x5e
   2aba4:	bl	8380 <fprintf@plt>
   2aba8:	ldur	x8, [x29, #-16]
   2abac:	ldur	x2, [x29, #-24]
   2abb0:	mov	x0, x8
   2abb4:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2abb8:	add	x1, x1, #0x86
   2abbc:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2abc0:	ldur	x8, [x29, #-16]
   2abc4:	ldr	x0, [x8, #160]
   2abc8:	bl	31dc4 <scols_init_debug@@SMARTCOLS_2.25+0x18cf4>
   2abcc:	ldur	x8, [x29, #-16]
   2abd0:	mov	x9, xzr
   2abd4:	str	x9, [x8, #160]
   2abd8:	stur	wzr, [x29, #-4]
   2abdc:	ldur	w0, [x29, #-4]
   2abe0:	ldp	x29, x30, [sp, #64]
   2abe4:	add	sp, sp, #0x50
   2abe8:	ret
   2abec:	sub	sp, sp, #0x130
   2abf0:	stp	x29, x30, [sp, #272]
   2abf4:	str	x28, [sp, #288]
   2abf8:	add	x29, sp, #0x110
   2abfc:	str	q7, [sp, #128]
   2ac00:	str	q6, [sp, #112]
   2ac04:	str	q5, [sp, #96]
   2ac08:	str	q4, [sp, #80]
   2ac0c:	str	q3, [sp, #64]
   2ac10:	str	q2, [sp, #48]
   2ac14:	str	q1, [sp, #32]
   2ac18:	str	q0, [sp, #16]
   2ac1c:	stur	x7, [x29, #-88]
   2ac20:	stur	x6, [x29, #-96]
   2ac24:	stur	x5, [x29, #-104]
   2ac28:	stur	x4, [x29, #-112]
   2ac2c:	stur	x3, [x29, #-120]
   2ac30:	stur	x2, [x29, #-128]
   2ac34:	stur	x0, [x29, #-8]
   2ac38:	stur	x1, [x29, #-16]
   2ac3c:	ldur	x8, [x29, #-8]
   2ac40:	cbz	x8, 2ac78 <scols_init_debug@@SMARTCOLS_2.25+0x11ba8>
   2ac44:	b	2ac48 <scols_init_debug@@SMARTCOLS_2.25+0x11b78>
   2ac48:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2ac4c:	ldrb	w9, [x8, #3035]
   2ac50:	tbnz	w9, #0, 2ac78 <scols_init_debug@@SMARTCOLS_2.25+0x11ba8>
   2ac54:	b	2ac58 <scols_init_debug@@SMARTCOLS_2.25+0x11b88>
   2ac58:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2ac5c:	ldr	x8, [x8, #4016]
   2ac60:	ldr	x0, [x8]
   2ac64:	ldur	x2, [x29, #-8]
   2ac68:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2ac6c:	add	x1, x1, #0x958
   2ac70:	bl	8380 <fprintf@plt>
   2ac74:	b	2ac78 <scols_init_debug@@SMARTCOLS_2.25+0x11ba8>
   2ac78:	mov	w8, #0xffffff80            	// #-128
   2ac7c:	stur	w8, [x29, #-20]
   2ac80:	mov	w8, #0xffffffd0            	// #-48
   2ac84:	stur	w8, [x29, #-24]
   2ac88:	add	x9, x29, #0x20
   2ac8c:	stur	x9, [x29, #-48]
   2ac90:	add	x9, sp, #0x10
   2ac94:	add	x9, x9, #0x80
   2ac98:	stur	x9, [x29, #-32]
   2ac9c:	sub	x9, x29, #0x80
   2aca0:	add	x9, x9, #0x30
   2aca4:	stur	x9, [x29, #-40]
   2aca8:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2acac:	ldr	x9, [x9, #4016]
   2acb0:	ldr	x0, [x9]
   2acb4:	ldur	x1, [x29, #-16]
   2acb8:	ldur	q0, [x29, #-48]
   2acbc:	ldur	q1, [x29, #-32]
   2acc0:	stur	q1, [x29, #-64]
   2acc4:	stur	q0, [x29, #-80]
   2acc8:	sub	x2, x29, #0x50
   2accc:	str	x9, [sp, #8]
   2acd0:	bl	8210 <vfprintf@plt>
   2acd4:	ldr	x9, [sp, #8]
   2acd8:	ldr	x1, [x9]
   2acdc:	mov	w8, #0xa                   	// #10
   2ace0:	str	w0, [sp, #4]
   2ace4:	mov	w0, w8
   2ace8:	bl	7720 <fputc@plt>
   2acec:	ldr	x28, [sp, #288]
   2acf0:	ldp	x29, x30, [sp, #272]
   2acf4:	add	sp, sp, #0x130
   2acf8:	ret
   2acfc:	sub	sp, sp, #0x30
   2ad00:	stp	x29, x30, [sp, #32]
   2ad04:	add	x29, sp, #0x20
   2ad08:	mov	w8, #0x0                   	// #0
   2ad0c:	stur	x0, [x29, #-8]
   2ad10:	str	x1, [sp, #16]
   2ad14:	str	x2, [sp, #8]
   2ad18:	ldur	x0, [x29, #-8]
   2ad1c:	ldr	x1, [sp, #16]
   2ad20:	ldr	x9, [sp, #8]
   2ad24:	subs	x2, x9, #0x1
   2ad28:	str	w8, [sp, #4]
   2ad2c:	bl	8180 <strncpy@plt>
   2ad30:	ldur	x9, [x29, #-8]
   2ad34:	ldr	x10, [sp, #8]
   2ad38:	subs	x10, x10, #0x1
   2ad3c:	add	x9, x9, x10
   2ad40:	ldr	w8, [sp, #4]
   2ad44:	strb	w8, [x9]
   2ad48:	ldp	x29, x30, [sp, #32]
   2ad4c:	add	sp, sp, #0x30
   2ad50:	ret
   2ad54:	sub	sp, sp, #0x10
   2ad58:	str	x0, [sp, #8]
   2ad5c:	ldr	x8, [sp, #8]
   2ad60:	mov	w9, #0x0                   	// #0
   2ad64:	str	w9, [sp, #4]
   2ad68:	cbz	x8, 2ad80 <scols_init_debug@@SMARTCOLS_2.25+0x11cb0>
   2ad6c:	ldr	x8, [sp, #8]
   2ad70:	ldrsb	w9, [x8]
   2ad74:	cmp	w9, #0x0
   2ad78:	cset	w9, ne  // ne = any
   2ad7c:	str	w9, [sp, #4]
   2ad80:	ldr	w8, [sp, #4]
   2ad84:	and	w0, w8, #0x1
   2ad88:	add	sp, sp, #0x10
   2ad8c:	ret
   2ad90:	stp	x29, x30, [sp, #-32]!
   2ad94:	str	x28, [sp, #16]
   2ad98:	mov	x29, sp
   2ad9c:	sub	sp, sp, #0x2d0
   2ada0:	mov	x2, #0x1c8                 	// #456
   2ada4:	mov	w8, #0xffffffff            	// #-1
   2ada8:	adrp	x9, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2adac:	add	x9, x9, #0xbd8
   2adb0:	mov	w10, wzr
   2adb4:	adrp	x11, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2adb8:	ldr	x11, [x11, #4016]
   2adbc:	adrp	x12, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2adc0:	add	x12, x12, #0x933
   2adc4:	adrp	x13, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2adc8:	add	x13, x13, #0x56
   2adcc:	adrp	x14, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2add0:	add	x14, x14, #0x5e
   2add4:	add	x15, sp, #0x70
   2add8:	stur	x0, [x29, #-16]
   2addc:	stur	w1, [x29, #-20]
   2ade0:	mov	x0, x15
   2ade4:	mov	w1, w10
   2ade8:	str	w8, [sp, #108]
   2adec:	str	x9, [sp, #96]
   2adf0:	str	x11, [sp, #88]
   2adf4:	str	x12, [sp, #80]
   2adf8:	str	x13, [sp, #72]
   2adfc:	str	x14, [sp, #64]
   2ae00:	bl	7a40 <memset@plt>
   2ae04:	ldr	w8, [sp, #108]
   2ae08:	str	w8, [sp, #248]
   2ae0c:	ldur	x9, [x29, #-16]
   2ae10:	cbnz	x9, 2ae20 <scols_init_debug@@SMARTCOLS_2.25+0x11d50>
   2ae14:	mov	w8, #0xffffffea            	// #-22
   2ae18:	stur	w8, [x29, #-4]
   2ae1c:	b	2b078 <scols_init_debug@@SMARTCOLS_2.25+0x11fa8>
   2ae20:	bl	2b08c <scols_init_debug@@SMARTCOLS_2.25+0x11fbc>
   2ae24:	ldr	x8, [sp, #96]
   2ae28:	ldr	w9, [x8]
   2ae2c:	mov	w10, #0x4                   	// #4
   2ae30:	and	w9, w10, w9
   2ae34:	cbz	w9, 2ae7c <scols_init_debug@@SMARTCOLS_2.25+0x11dac>
   2ae38:	ldr	x8, [sp, #88]
   2ae3c:	ldr	x0, [x8]
   2ae40:	str	x0, [sp, #56]
   2ae44:	bl	7880 <getpid@plt>
   2ae48:	ldr	x8, [sp, #56]
   2ae4c:	str	w0, [sp, #52]
   2ae50:	mov	x0, x8
   2ae54:	ldr	x1, [sp, #80]
   2ae58:	ldr	w2, [sp, #52]
   2ae5c:	ldr	x3, [sp, #72]
   2ae60:	ldr	x4, [sp, #64]
   2ae64:	bl	8380 <fprintf@plt>
   2ae68:	ldur	x8, [x29, #-16]
   2ae6c:	mov	x0, x8
   2ae70:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ae74:	add	x1, x1, #0x97
   2ae78:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2ae7c:	ldur	x0, [x29, #-16]
   2ae80:	add	x1, sp, #0x70
   2ae84:	mov	x2, #0x1c8                 	// #456
   2ae88:	bl	7430 <memcpy@plt>
   2ae8c:	ldur	w8, [x29, #-20]
   2ae90:	ldur	x9, [x29, #-16]
   2ae94:	str	w8, [x9, #152]
   2ae98:	ldur	x0, [x29, #-16]
   2ae9c:	mov	x9, xzr
   2aea0:	mov	x1, x9
   2aea4:	bl	2a9a4 <scols_init_debug@@SMARTCOLS_2.25+0x118d4>
   2aea8:	stur	w0, [x29, #-24]
   2aeac:	ldur	w8, [x29, #-24]
   2aeb0:	cbz	w8, 2aec0 <scols_init_debug@@SMARTCOLS_2.25+0x11df0>
   2aeb4:	ldur	w8, [x29, #-24]
   2aeb8:	stur	w8, [x29, #-4]
   2aebc:	b	2b078 <scols_init_debug@@SMARTCOLS_2.25+0x11fa8>
   2aec0:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2aec4:	add	x0, x0, #0x67f
   2aec8:	sub	x1, x29, #0x98
   2aecc:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   2aed0:	cbnz	w0, 2aee4 <scols_init_debug@@SMARTCOLS_2.25+0x11e14>
   2aed4:	ldur	w8, [x29, #-136]
   2aed8:	and	w8, w8, #0xf000
   2aedc:	cmp	w8, #0x4, lsl #12
   2aee0:	b.eq	2af5c <scols_init_debug@@SMARTCOLS_2.25+0x11e8c>  // b.none
   2aee4:	ldur	x8, [x29, #-16]
   2aee8:	ldr	w9, [x8, #152]
   2aeec:	orr	w9, w9, #0x20
   2aef0:	str	w9, [x8, #152]
   2aef4:	ldur	x8, [x29, #-16]
   2aef8:	ldr	w9, [x8, #152]
   2aefc:	and	w9, w9, #0xffffffbf
   2af00:	str	w9, [x8, #152]
   2af04:	ldr	x8, [sp, #96]
   2af08:	ldr	w9, [x8]
   2af0c:	mov	w10, #0x4                   	// #4
   2af10:	and	w9, w10, w9
   2af14:	cbz	w9, 2af5c <scols_init_debug@@SMARTCOLS_2.25+0x11e8c>
   2af18:	ldr	x8, [sp, #88]
   2af1c:	ldr	x0, [x8]
   2af20:	str	x0, [sp, #40]
   2af24:	bl	7880 <getpid@plt>
   2af28:	ldr	x8, [sp, #40]
   2af2c:	str	w0, [sp, #36]
   2af30:	mov	x0, x8
   2af34:	ldr	x1, [sp, #80]
   2af38:	ldr	w2, [sp, #36]
   2af3c:	ldr	x3, [sp, #72]
   2af40:	ldr	x4, [sp, #64]
   2af44:	bl	8380 <fprintf@plt>
   2af48:	ldur	x8, [x29, #-16]
   2af4c:	mov	x0, x8
   2af50:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2af54:	add	x1, x1, #0xaa
   2af58:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2af5c:	ldur	x8, [x29, #-16]
   2af60:	ldr	w9, [x8, #152]
   2af64:	and	w9, w9, #0x20
   2af68:	cbnz	w9, 2afe8 <scols_init_debug@@SMARTCOLS_2.25+0x11f18>
   2af6c:	bl	2a8bc <scols_init_debug@@SMARTCOLS_2.25+0x117ec>
   2af70:	mov	w8, #0x625                 	// #1573
   2af74:	movk	w8, #0x2, lsl #16
   2af78:	cmp	w0, w8
   2af7c:	b.lt	2afe8 <scols_init_debug@@SMARTCOLS_2.25+0x11f18>  // b.tstop
   2af80:	ldur	x8, [x29, #-16]
   2af84:	ldr	w9, [x8, #152]
   2af88:	orr	w9, w9, #0x40
   2af8c:	str	w9, [x8, #152]
   2af90:	ldr	x8, [sp, #96]
   2af94:	ldr	w9, [x8]
   2af98:	mov	w10, #0x4                   	// #4
   2af9c:	and	w9, w10, w9
   2afa0:	cbz	w9, 2afe8 <scols_init_debug@@SMARTCOLS_2.25+0x11f18>
   2afa4:	ldr	x8, [sp, #88]
   2afa8:	ldr	x0, [x8]
   2afac:	str	x0, [sp, #24]
   2afb0:	bl	7880 <getpid@plt>
   2afb4:	ldr	x8, [sp, #24]
   2afb8:	str	w0, [sp, #20]
   2afbc:	mov	x0, x8
   2afc0:	ldr	x1, [sp, #80]
   2afc4:	ldr	w2, [sp, #20]
   2afc8:	ldr	x3, [sp, #72]
   2afcc:	ldr	x4, [sp, #64]
   2afd0:	bl	8380 <fprintf@plt>
   2afd4:	ldur	x8, [x29, #-16]
   2afd8:	mov	x0, x8
   2afdc:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2afe0:	add	x1, x1, #0xc3
   2afe4:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2afe8:	ldur	x8, [x29, #-16]
   2afec:	ldr	w9, [x8, #152]
   2aff0:	and	w9, w9, #0x100
   2aff4:	cbnz	w9, 2b074 <scols_init_debug@@SMARTCOLS_2.25+0x11fa4>
   2aff8:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2affc:	add	x0, x0, #0xd7
   2b000:	sub	x1, x29, #0x98
   2b004:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   2b008:	cbnz	w0, 2b074 <scols_init_debug@@SMARTCOLS_2.25+0x11fa4>
   2b00c:	ldur	x8, [x29, #-16]
   2b010:	ldr	w9, [x8, #152]
   2b014:	orr	w9, w9, #0x100
   2b018:	str	w9, [x8, #152]
   2b01c:	ldr	x8, [sp, #96]
   2b020:	ldr	w9, [x8]
   2b024:	mov	w10, #0x4                   	// #4
   2b028:	and	w9, w10, w9
   2b02c:	cbz	w9, 2b074 <scols_init_debug@@SMARTCOLS_2.25+0x11fa4>
   2b030:	ldr	x8, [sp, #88]
   2b034:	ldr	x0, [x8]
   2b038:	str	x0, [sp, #8]
   2b03c:	bl	7880 <getpid@plt>
   2b040:	ldr	x8, [sp, #8]
   2b044:	str	w0, [sp, #4]
   2b048:	mov	x0, x8
   2b04c:	ldr	x1, [sp, #80]
   2b050:	ldr	w2, [sp, #4]
   2b054:	ldr	x3, [sp, #72]
   2b058:	ldr	x4, [sp, #64]
   2b05c:	bl	8380 <fprintf@plt>
   2b060:	ldur	x8, [x29, #-16]
   2b064:	mov	x0, x8
   2b068:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b06c:	add	x1, x1, #0xe9
   2b070:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2b074:	stur	wzr, [x29, #-4]
   2b078:	ldur	w0, [x29, #-4]
   2b07c:	add	sp, sp, #0x2d0
   2b080:	ldr	x28, [sp, #16]
   2b084:	ldp	x29, x30, [sp], #32
   2b088:	ret
   2b08c:	sub	sp, sp, #0x40
   2b090:	stp	x29, x30, [sp, #48]
   2b094:	add	x29, sp, #0x30
   2b098:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2b09c:	add	x8, x8, #0xbd8
   2b0a0:	ldr	w9, [x8]
   2b0a4:	stur	x8, [x29, #-16]
   2b0a8:	cbz	w9, 2b0b0 <scols_init_debug@@SMARTCOLS_2.25+0x11fe0>
   2b0ac:	b	2b194 <scols_init_debug@@SMARTCOLS_2.25+0x120c4>
   2b0b0:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b0b4:	add	x0, x0, #0x668
   2b0b8:	bl	8270 <getenv@plt>
   2b0bc:	stur	x0, [x29, #-8]
   2b0c0:	ldur	x8, [x29, #-16]
   2b0c4:	ldr	w9, [x8]
   2b0c8:	and	w9, w9, #0x2
   2b0cc:	cbz	w9, 2b0d4 <scols_init_debug@@SMARTCOLS_2.25+0x12004>
   2b0d0:	b	2b100 <scols_init_debug@@SMARTCOLS_2.25+0x12030>
   2b0d4:	ldur	x8, [x29, #-8]
   2b0d8:	cbz	x8, 2b0f8 <scols_init_debug@@SMARTCOLS_2.25+0x12028>
   2b0dc:	ldur	x1, [x29, #-8]
   2b0e0:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b0e4:	add	x0, x0, #0x888
   2b0e8:	bl	2ff80 <scols_init_debug@@SMARTCOLS_2.25+0x16eb0>
   2b0ec:	ldur	x8, [x29, #-16]
   2b0f0:	str	w0, [x8]
   2b0f4:	b	2b100 <scols_init_debug@@SMARTCOLS_2.25+0x12030>
   2b0f8:	ldur	x8, [x29, #-16]
   2b0fc:	str	wzr, [x8]
   2b100:	ldur	x8, [x29, #-16]
   2b104:	ldr	w9, [x8]
   2b108:	cbz	w9, 2b184 <scols_init_debug@@SMARTCOLS_2.25+0x120b4>
   2b10c:	bl	76d0 <getuid@plt>
   2b110:	stur	w0, [x29, #-20]
   2b114:	bl	7640 <geteuid@plt>
   2b118:	ldur	w8, [x29, #-20]
   2b11c:	cmp	w8, w0
   2b120:	b.ne	2b13c <scols_init_debug@@SMARTCOLS_2.25+0x1206c>  // b.any
   2b124:	bl	7e00 <getgid@plt>
   2b128:	str	w0, [sp, #24]
   2b12c:	bl	7600 <getegid@plt>
   2b130:	ldr	w8, [sp, #24]
   2b134:	cmp	w8, w0
   2b138:	b.eq	2b184 <scols_init_debug@@SMARTCOLS_2.25+0x120b4>  // b.none
   2b13c:	ldur	x8, [x29, #-16]
   2b140:	ldr	w9, [x8]
   2b144:	orr	w9, w9, #0x1000000
   2b148:	str	w9, [x8]
   2b14c:	adrp	x10, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2b150:	ldr	x10, [x10, #4016]
   2b154:	ldr	x0, [x10]
   2b158:	str	x0, [sp, #16]
   2b15c:	bl	7880 <getpid@plt>
   2b160:	ldr	x8, [sp, #16]
   2b164:	str	w0, [sp, #12]
   2b168:	mov	x0, x8
   2b16c:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   2b170:	add	x1, x1, #0xd11
   2b174:	ldr	w2, [sp, #12]
   2b178:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b17c:	add	x3, x3, #0x56
   2b180:	bl	8380 <fprintf@plt>
   2b184:	ldur	x8, [x29, #-16]
   2b188:	ldr	w9, [x8]
   2b18c:	orr	w9, w9, #0x2
   2b190:	str	w9, [x8]
   2b194:	ldp	x29, x30, [sp, #48]
   2b198:	add	sp, sp, #0x40
   2b19c:	ret
   2b1a0:	sub	sp, sp, #0x30
   2b1a4:	stp	x29, x30, [sp, #32]
   2b1a8:	add	x29, sp, #0x20
   2b1ac:	stur	x0, [x29, #-8]
   2b1b0:	bl	8240 <__errno_location@plt>
   2b1b4:	ldr	w8, [x0]
   2b1b8:	stur	w8, [x29, #-12]
   2b1bc:	ldur	x9, [x29, #-8]
   2b1c0:	cbnz	x9, 2b1c8 <scols_init_debug@@SMARTCOLS_2.25+0x120f8>
   2b1c4:	b	2b278 <scols_init_debug@@SMARTCOLS_2.25+0x121a8>
   2b1c8:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2b1cc:	add	x8, x8, #0xbd8
   2b1d0:	ldr	w9, [x8]
   2b1d4:	mov	w10, #0x4                   	// #4
   2b1d8:	and	w9, w10, w9
   2b1dc:	cbz	w9, 2b234 <scols_init_debug@@SMARTCOLS_2.25+0x12164>
   2b1e0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2b1e4:	ldr	x8, [x8, #4016]
   2b1e8:	ldr	x0, [x8]
   2b1ec:	str	x0, [sp, #8]
   2b1f0:	bl	7880 <getpid@plt>
   2b1f4:	ldr	x8, [sp, #8]
   2b1f8:	str	w0, [sp, #4]
   2b1fc:	mov	x0, x8
   2b200:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2b204:	add	x1, x1, #0x933
   2b208:	ldr	w2, [sp, #4]
   2b20c:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b210:	add	x3, x3, #0x56
   2b214:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b218:	add	x4, x4, #0x5e
   2b21c:	bl	8380 <fprintf@plt>
   2b220:	ldur	x8, [x29, #-8]
   2b224:	mov	x0, x8
   2b228:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b22c:	add	x1, x1, #0x106
   2b230:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2b234:	ldur	x8, [x29, #-8]
   2b238:	ldr	x0, [x8, #128]
   2b23c:	bl	7dd0 <free@plt>
   2b240:	ldur	x8, [x29, #-8]
   2b244:	mov	x9, xzr
   2b248:	str	x9, [x8, #128]
   2b24c:	ldur	x0, [x29, #-8]
   2b250:	mov	x1, x9
   2b254:	bl	2a9a4 <scols_init_debug@@SMARTCOLS_2.25+0x118d4>
   2b258:	str	w0, [sp, #16]
   2b25c:	ldur	x0, [x29, #-8]
   2b260:	bl	2b284 <scols_init_debug@@SMARTCOLS_2.25+0x121b4>
   2b264:	ldur	w10, [x29, #-12]
   2b268:	str	w10, [sp]
   2b26c:	bl	8240 <__errno_location@plt>
   2b270:	ldr	w10, [sp]
   2b274:	str	w10, [x0]
   2b278:	ldp	x29, x30, [sp, #32]
   2b27c:	add	sp, sp, #0x30
   2b280:	ret
   2b284:	sub	sp, sp, #0x40
   2b288:	stp	x29, x30, [sp, #48]
   2b28c:	add	x29, sp, #0x30
   2b290:	stur	x0, [x29, #-16]
   2b294:	ldur	x8, [x29, #-16]
   2b298:	cbnz	x8, 2b2a8 <scols_init_debug@@SMARTCOLS_2.25+0x121d8>
   2b29c:	mov	w8, #0xffffffea            	// #-22
   2b2a0:	stur	w8, [x29, #-4]
   2b2a4:	b	2b374 <scols_init_debug@@SMARTCOLS_2.25+0x122a4>
   2b2a8:	ldur	x8, [x29, #-16]
   2b2ac:	add	x8, x8, #0x190
   2b2b0:	str	x8, [sp, #24]
   2b2b4:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2b2b8:	add	x8, x8, #0xbd8
   2b2bc:	ldr	w9, [x8]
   2b2c0:	mov	w10, #0x8                   	// #8
   2b2c4:	and	w9, w10, w9
   2b2c8:	cbz	w9, 2b320 <scols_init_debug@@SMARTCOLS_2.25+0x12250>
   2b2cc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2b2d0:	ldr	x8, [x8, #4016]
   2b2d4:	ldr	x0, [x8]
   2b2d8:	str	x0, [sp, #16]
   2b2dc:	bl	7880 <getpid@plt>
   2b2e0:	ldr	x8, [sp, #16]
   2b2e4:	str	w0, [sp, #12]
   2b2e8:	mov	x0, x8
   2b2ec:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2b2f0:	add	x1, x1, #0x933
   2b2f4:	ldr	w2, [sp, #12]
   2b2f8:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b2fc:	add	x3, x3, #0x56
   2b300:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b304:	add	x4, x4, #0x128
   2b308:	bl	8380 <fprintf@plt>
   2b30c:	ldr	x8, [sp, #24]
   2b310:	mov	x0, x8
   2b314:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b318:	add	x1, x1, #0x106
   2b31c:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2b320:	ldr	x8, [sp, #24]
   2b324:	ldr	x0, [x8, #24]
   2b328:	bl	7dd0 <free@plt>
   2b32c:	ldr	x8, [sp, #24]
   2b330:	ldr	x8, [x8]
   2b334:	cbz	x8, 2b344 <scols_init_debug@@SMARTCOLS_2.25+0x12274>
   2b338:	ldr	x8, [sp, #24]
   2b33c:	ldr	x0, [x8]
   2b340:	bl	7860 <fclose@plt>
   2b344:	ldr	x8, [sp, #24]
   2b348:	ldr	x8, [x8, #8]
   2b34c:	cbz	x8, 2b35c <scols_init_debug@@SMARTCOLS_2.25+0x1228c>
   2b350:	ldr	x8, [sp, #24]
   2b354:	ldr	x0, [x8, #8]
   2b358:	bl	7b90 <closedir@plt>
   2b35c:	ldr	x0, [sp, #24]
   2b360:	mov	w8, wzr
   2b364:	mov	w1, w8
   2b368:	mov	x2, #0x38                  	// #56
   2b36c:	bl	7a40 <memset@plt>
   2b370:	stur	wzr, [x29, #-4]
   2b374:	ldur	w0, [x29, #-4]
   2b378:	ldp	x29, x30, [sp, #48]
   2b37c:	add	sp, sp, #0x40
   2b380:	ret
   2b384:	sub	sp, sp, #0x20
   2b388:	stp	x29, x30, [sp, #16]
   2b38c:	add	x29, sp, #0x10
   2b390:	str	x0, [sp]
   2b394:	ldr	x8, [sp]
   2b398:	cbz	x8, 2b3a8 <scols_init_debug@@SMARTCOLS_2.25+0x122d8>
   2b39c:	ldr	x8, [sp]
   2b3a0:	ldrb	w9, [x8]
   2b3a4:	cbnz	w9, 2b3b4 <scols_init_debug@@SMARTCOLS_2.25+0x122e4>
   2b3a8:	mov	x8, xzr
   2b3ac:	str	x8, [sp, #8]
   2b3b0:	b	2b3c0 <scols_init_debug@@SMARTCOLS_2.25+0x122f0>
   2b3b4:	ldr	x0, [sp]
   2b3b8:	bl	7b80 <strdup@plt>
   2b3bc:	str	x0, [sp, #8]
   2b3c0:	ldr	x0, [sp, #8]
   2b3c4:	ldp	x29, x30, [sp, #16]
   2b3c8:	add	sp, sp, #0x20
   2b3cc:	ret
   2b3d0:	sub	sp, sp, #0x10
   2b3d4:	str	x0, [sp, #8]
   2b3d8:	ldr	x8, [sp, #8]
   2b3dc:	cbz	x8, 2b3f8 <scols_init_debug@@SMARTCOLS_2.25+0x12328>
   2b3e0:	ldr	x8, [sp, #8]
   2b3e4:	ldrsb	w9, [x8]
   2b3e8:	cbz	w9, 2b3f8 <scols_init_debug@@SMARTCOLS_2.25+0x12328>
   2b3ec:	ldr	x8, [sp, #8]
   2b3f0:	str	x8, [sp]
   2b3f4:	b	2b400 <scols_init_debug@@SMARTCOLS_2.25+0x12330>
   2b3f8:	mov	x8, xzr
   2b3fc:	str	x8, [sp]
   2b400:	ldr	x8, [sp]
   2b404:	mov	x0, x8
   2b408:	add	sp, sp, #0x10
   2b40c:	ret
   2b410:	sub	sp, sp, #0x30
   2b414:	stp	x29, x30, [sp, #32]
   2b418:	add	x29, sp, #0x20
   2b41c:	str	x0, [sp, #16]
   2b420:	ldr	x8, [sp, #16]
   2b424:	cbz	x8, 2b434 <scols_init_debug@@SMARTCOLS_2.25+0x12364>
   2b428:	ldr	x8, [sp, #16]
   2b42c:	ldrb	w9, [x8]
   2b430:	cbnz	w9, 2b440 <scols_init_debug@@SMARTCOLS_2.25+0x12370>
   2b434:	mov	w8, #0xffffffea            	// #-22
   2b438:	stur	w8, [x29, #-4]
   2b43c:	b	2b52c <scols_init_debug@@SMARTCOLS_2.25+0x1245c>
   2b440:	ldr	x8, [sp, #16]
   2b444:	ldr	w9, [x8, #136]
   2b448:	cmp	w9, #0x0
   2b44c:	cset	w9, ge  // ge = tcont
   2b450:	tbnz	w9, #0, 2b520 <scols_init_debug@@SMARTCOLS_2.25+0x12450>
   2b454:	ldr	x8, [sp, #16]
   2b458:	ldr	w9, [x8, #152]
   2b45c:	mov	w10, #0x2                   	// #2
   2b460:	mov	w11, wzr
   2b464:	tst	w9, #0x2
   2b468:	csel	w9, w10, w11, ne  // ne = any
   2b46c:	ldr	x8, [sp, #16]
   2b470:	str	w9, [x8, #140]
   2b474:	ldr	x0, [sp, #16]
   2b478:	ldr	x8, [sp, #16]
   2b47c:	ldr	w9, [x8, #140]
   2b480:	orr	w1, w9, #0x80000
   2b484:	bl	7970 <open@plt>
   2b488:	ldr	x8, [sp, #16]
   2b48c:	str	w0, [x8, #136]
   2b490:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2b494:	add	x8, x8, #0xbd8
   2b498:	ldr	w9, [x8]
   2b49c:	mov	w10, #0x4                   	// #4
   2b4a0:	and	w9, w10, w9
   2b4a4:	cbz	w9, 2b520 <scols_init_debug@@SMARTCOLS_2.25+0x12450>
   2b4a8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2b4ac:	ldr	x8, [x8, #4016]
   2b4b0:	ldr	x0, [x8]
   2b4b4:	str	x0, [sp, #8]
   2b4b8:	bl	7880 <getpid@plt>
   2b4bc:	ldr	x8, [sp, #8]
   2b4c0:	str	w0, [sp, #4]
   2b4c4:	mov	x0, x8
   2b4c8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2b4cc:	add	x1, x1, #0x933
   2b4d0:	ldr	w2, [sp, #4]
   2b4d4:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b4d8:	add	x3, x3, #0x56
   2b4dc:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b4e0:	add	x4, x4, #0x5e
   2b4e4:	bl	8380 <fprintf@plt>
   2b4e8:	ldr	x8, [sp, #16]
   2b4ec:	ldr	x2, [sp, #16]
   2b4f0:	ldr	x9, [sp, #16]
   2b4f4:	ldr	w10, [x9, #152]
   2b4f8:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2b4fc:	add	x9, x9, #0x9bd
   2b500:	adrp	x11, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b504:	add	x11, x11, #0x125
   2b508:	tst	w10, #0x2
   2b50c:	csel	x3, x11, x9, ne  // ne = any
   2b510:	mov	x0, x8
   2b514:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b518:	add	x1, x1, #0x114
   2b51c:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2b520:	ldr	x8, [sp, #16]
   2b524:	ldr	w9, [x8, #136]
   2b528:	stur	w9, [x29, #-4]
   2b52c:	ldur	w0, [x29, #-4]
   2b530:	ldp	x29, x30, [sp, #32]
   2b534:	add	sp, sp, #0x30
   2b538:	ret
   2b53c:	sub	sp, sp, #0x20
   2b540:	str	x0, [sp, #16]
   2b544:	str	w1, [sp, #12]
   2b548:	str	w2, [sp, #8]
   2b54c:	ldr	x8, [sp, #16]
   2b550:	cbnz	x8, 2b560 <scols_init_debug@@SMARTCOLS_2.25+0x12490>
   2b554:	mov	w8, #0xffffffea            	// #-22
   2b558:	str	w8, [sp, #28]
   2b55c:	b	2b57c <scols_init_debug@@SMARTCOLS_2.25+0x124ac>
   2b560:	ldr	w8, [sp, #12]
   2b564:	ldr	x9, [sp, #16]
   2b568:	str	w8, [x9, #136]
   2b56c:	ldr	w8, [sp, #8]
   2b570:	ldr	x9, [sp, #16]
   2b574:	str	w8, [x9, #140]
   2b578:	str	wzr, [sp, #28]
   2b57c:	ldr	w0, [sp, #28]
   2b580:	add	sp, sp, #0x20
   2b584:	ret
   2b588:	sub	sp, sp, #0xc0
   2b58c:	stp	x29, x30, [sp, #176]
   2b590:	add	x29, sp, #0xb0
   2b594:	stur	x0, [x29, #-16]
   2b598:	stur	w1, [x29, #-20]
   2b59c:	ldur	x8, [x29, #-16]
   2b5a0:	cbnz	x8, 2b5b0 <scols_init_debug@@SMARTCOLS_2.25+0x124e0>
   2b5a4:	mov	w8, #0xffffffea            	// #-22
   2b5a8:	stur	w8, [x29, #-4]
   2b5ac:	b	2b6e0 <scols_init_debug@@SMARTCOLS_2.25+0x12610>
   2b5b0:	ldur	x8, [x29, #-16]
   2b5b4:	add	x8, x8, #0x190
   2b5b8:	stur	x8, [x29, #-32]
   2b5bc:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2b5c0:	add	x8, x8, #0xbd8
   2b5c4:	ldr	w9, [x8]
   2b5c8:	mov	w10, #0x8                   	// #8
   2b5cc:	and	w9, w10, w9
   2b5d0:	cbz	w9, 2b628 <scols_init_debug@@SMARTCOLS_2.25+0x12558>
   2b5d4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2b5d8:	ldr	x8, [x8, #4016]
   2b5dc:	ldr	x0, [x8]
   2b5e0:	str	x0, [sp, #8]
   2b5e4:	bl	7880 <getpid@plt>
   2b5e8:	ldr	x8, [sp, #8]
   2b5ec:	str	w0, [sp, #4]
   2b5f0:	mov	x0, x8
   2b5f4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2b5f8:	add	x1, x1, #0x933
   2b5fc:	ldr	w2, [sp, #4]
   2b600:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b604:	add	x3, x3, #0x56
   2b608:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b60c:	add	x4, x4, #0x128
   2b610:	bl	8380 <fprintf@plt>
   2b614:	ldur	x8, [x29, #-32]
   2b618:	mov	x0, x8
   2b61c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b620:	add	x1, x1, #0x109
   2b624:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2b628:	ldur	x0, [x29, #-32]
   2b62c:	mov	w8, wzr
   2b630:	mov	w1, w8
   2b634:	mov	x2, #0x38                  	// #56
   2b638:	bl	7a40 <memset@plt>
   2b63c:	ldur	x9, [x29, #-32]
   2b640:	mov	w8, #0xffffffff            	// #-1
   2b644:	str	w8, [x9, #16]
   2b648:	ldur	w8, [x29, #-20]
   2b64c:	ldur	x9, [x29, #-32]
   2b650:	str	w8, [x9, #48]
   2b654:	ldur	x9, [x29, #-32]
   2b658:	ldrb	w8, [x9, #44]
   2b65c:	and	w8, w8, #0xfffffffd
   2b660:	orr	w8, w8, #0x2
   2b664:	strb	w8, [x9, #44]
   2b668:	ldur	x9, [x29, #-16]
   2b66c:	ldrb	w8, [x9, #156]
   2b670:	mov	w10, #0x1                   	// #1
   2b674:	lsr	w8, w8, w10
   2b678:	and	w8, w8, w10
   2b67c:	and	w8, w8, #0xff
   2b680:	cbnz	w8, 2b6dc <scols_init_debug@@SMARTCOLS_2.25+0x1260c>
   2b684:	ldur	x8, [x29, #-16]
   2b688:	ldr	w9, [x8, #152]
   2b68c:	and	w9, w9, #0x80
   2b690:	cbnz	w9, 2b6c8 <scols_init_debug@@SMARTCOLS_2.25+0x125f8>
   2b694:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b698:	add	x0, x0, #0x12d
   2b69c:	add	x1, sp, #0x10
   2b6a0:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   2b6a4:	cbnz	w0, 2b6c8 <scols_init_debug@@SMARTCOLS_2.25+0x125f8>
   2b6a8:	ldr	w8, [sp, #32]
   2b6ac:	and	w8, w8, #0xf000
   2b6b0:	cmp	w8, #0x4, lsl #12
   2b6b4:	b.ne	2b6c8 <scols_init_debug@@SMARTCOLS_2.25+0x125f8>  // b.any
   2b6b8:	ldur	x8, [x29, #-16]
   2b6bc:	ldr	w9, [x8, #152]
   2b6c0:	orr	w9, w9, #0x80
   2b6c4:	str	w9, [x8, #152]
   2b6c8:	ldur	x8, [x29, #-16]
   2b6cc:	ldrb	w9, [x8, #156]
   2b6d0:	and	w9, w9, #0xfffffffd
   2b6d4:	orr	w9, w9, #0x2
   2b6d8:	strb	w9, [x8, #156]
   2b6dc:	stur	wzr, [x29, #-4]
   2b6e0:	ldur	w0, [x29, #-4]
   2b6e4:	ldp	x29, x30, [sp, #176]
   2b6e8:	add	sp, sp, #0xc0
   2b6ec:	ret
   2b6f0:	sub	sp, sp, #0xc0
   2b6f4:	stp	x29, x30, [sp, #176]
   2b6f8:	add	x29, sp, #0xb0
   2b6fc:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2b700:	add	x8, x8, #0xbd8
   2b704:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2b708:	ldr	x9, [x9, #4016]
   2b70c:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2b710:	add	x10, x10, #0x933
   2b714:	adrp	x11, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b718:	add	x11, x11, #0x56
   2b71c:	adrp	x12, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b720:	add	x12, x12, #0x128
   2b724:	stur	x0, [x29, #-16]
   2b728:	ldur	x13, [x29, #-16]
   2b72c:	stur	x8, [x29, #-72]
   2b730:	stur	x9, [x29, #-80]
   2b734:	str	x10, [sp, #88]
   2b738:	str	x11, [sp, #80]
   2b73c:	str	x12, [sp, #72]
   2b740:	cbnz	x13, 2b750 <scols_init_debug@@SMARTCOLS_2.25+0x12680>
   2b744:	mov	w8, #0xffffffea            	// #-22
   2b748:	stur	w8, [x29, #-4]
   2b74c:	b	2ba90 <scols_init_debug@@SMARTCOLS_2.25+0x129c0>
   2b750:	ldur	x8, [x29, #-16]
   2b754:	add	x8, x8, #0x190
   2b758:	stur	x8, [x29, #-24]
   2b75c:	ldur	x8, [x29, #-24]
   2b760:	ldrb	w9, [x8, #44]
   2b764:	and	w9, w9, #0x1
   2b768:	and	w9, w9, #0xff
   2b76c:	cbz	w9, 2b77c <scols_init_debug@@SMARTCOLS_2.25+0x126ac>
   2b770:	mov	w8, #0x1                   	// #1
   2b774:	stur	w8, [x29, #-4]
   2b778:	b	2ba90 <scols_init_debug@@SMARTCOLS_2.25+0x129c0>
   2b77c:	ldur	x8, [x29, #-72]
   2b780:	ldr	w9, [x8]
   2b784:	mov	w10, #0x8                   	// #8
   2b788:	and	w9, w10, w9
   2b78c:	cbz	w9, 2b7d4 <scols_init_debug@@SMARTCOLS_2.25+0x12704>
   2b790:	ldur	x8, [x29, #-80]
   2b794:	ldr	x0, [x8]
   2b798:	str	x0, [sp, #64]
   2b79c:	bl	7880 <getpid@plt>
   2b7a0:	ldr	x8, [sp, #64]
   2b7a4:	str	w0, [sp, #60]
   2b7a8:	mov	x0, x8
   2b7ac:	ldr	x1, [sp, #88]
   2b7b0:	ldr	w2, [sp, #60]
   2b7b4:	ldr	x3, [sp, #80]
   2b7b8:	ldr	x4, [sp, #72]
   2b7bc:	bl	8380 <fprintf@plt>
   2b7c0:	ldur	x8, [x29, #-24]
   2b7c4:	mov	x0, x8
   2b7c8:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b7cc:	add	x1, x1, #0x137
   2b7d0:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2b7d4:	ldur	x8, [x29, #-24]
   2b7d8:	ldr	w9, [x8, #48]
   2b7dc:	and	w9, w9, #0x2
   2b7e0:	cbz	w9, 2b834 <scols_init_debug@@SMARTCOLS_2.25+0x12764>
   2b7e4:	ldur	x8, [x29, #-16]
   2b7e8:	ldr	w9, [x8, #152]
   2b7ec:	and	w9, w9, #0x20
   2b7f0:	cbnz	w9, 2b814 <scols_init_debug@@SMARTCOLS_2.25+0x12744>
   2b7f4:	ldur	x8, [x29, #-16]
   2b7f8:	ldr	w9, [x8, #152]
   2b7fc:	and	w9, w9, #0x40
   2b800:	cbz	w9, 2b814 <scols_init_debug@@SMARTCOLS_2.25+0x12744>
   2b804:	ldur	x0, [x29, #-16]
   2b808:	bl	2baa0 <scols_init_debug@@SMARTCOLS_2.25+0x129d0>
   2b80c:	stur	w0, [x29, #-28]
   2b810:	b	2b820 <scols_init_debug@@SMARTCOLS_2.25+0x12750>
   2b814:	ldur	x0, [x29, #-16]
   2b818:	bl	2bcd0 <scols_init_debug@@SMARTCOLS_2.25+0x12c00>
   2b81c:	stur	w0, [x29, #-28]
   2b820:	ldur	w8, [x29, #-28]
   2b824:	cbnz	w8, 2b830 <scols_init_debug@@SMARTCOLS_2.25+0x12760>
   2b828:	stur	wzr, [x29, #-4]
   2b82c:	b	2ba90 <scols_init_debug@@SMARTCOLS_2.25+0x129c0>
   2b830:	b	2ba80 <scols_init_debug@@SMARTCOLS_2.25+0x129b0>
   2b834:	ldur	x8, [x29, #-24]
   2b838:	ldrb	w9, [x8, #44]
   2b83c:	mov	w10, #0x1                   	// #1
   2b840:	lsr	w9, w9, w10
   2b844:	and	w9, w9, w10
   2b848:	and	w9, w9, #0xff
   2b84c:	cbz	w9, 2b92c <scols_init_debug@@SMARTCOLS_2.25+0x1285c>
   2b850:	ldur	x8, [x29, #-72]
   2b854:	ldr	w9, [x8]
   2b858:	mov	w10, #0x8                   	// #8
   2b85c:	and	w9, w10, w9
   2b860:	cbz	w9, 2b8a8 <scols_init_debug@@SMARTCOLS_2.25+0x127d8>
   2b864:	ldur	x8, [x29, #-80]
   2b868:	ldr	x0, [x8]
   2b86c:	str	x0, [sp, #48]
   2b870:	bl	7880 <getpid@plt>
   2b874:	ldr	x8, [sp, #48]
   2b878:	str	w0, [sp, #44]
   2b87c:	mov	x0, x8
   2b880:	ldr	x1, [sp, #88]
   2b884:	ldr	w2, [sp, #44]
   2b888:	ldr	x3, [sp, #80]
   2b88c:	ldr	x4, [sp, #72]
   2b890:	bl	8380 <fprintf@plt>
   2b894:	ldur	x8, [x29, #-24]
   2b898:	mov	x0, x8
   2b89c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b8a0:	add	x1, x1, #0x13c
   2b8a4:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2b8a8:	ldur	x8, [x29, #-24]
   2b8ac:	ldr	w9, [x8, #16]
   2b8b0:	add	w9, w9, #0x1
   2b8b4:	str	w9, [x8, #16]
   2b8b8:	ldur	x8, [x29, #-24]
   2b8bc:	ldr	w9, [x8, #16]
   2b8c0:	cmp	w9, #0x8
   2b8c4:	b.ge	2b91c <scols_init_debug@@SMARTCOLS_2.25+0x1284c>  // b.tcont
   2b8c8:	ldur	x8, [x29, #-24]
   2b8cc:	ldr	w3, [x8, #16]
   2b8d0:	sub	x8, x29, #0x2c
   2b8d4:	mov	x0, x8
   2b8d8:	mov	x1, #0x10                  	// #16
   2b8dc:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b8e0:	add	x2, x2, #0x4eb
   2b8e4:	str	x8, [sp, #32]
   2b8e8:	bl	77c0 <snprintf@plt>
   2b8ec:	ldur	x8, [x29, #-16]
   2b8f0:	mov	x0, x8
   2b8f4:	ldr	x1, [sp, #32]
   2b8f8:	bl	2bec8 <scols_init_debug@@SMARTCOLS_2.25+0x12df8>
   2b8fc:	cbnz	w0, 2b908 <scols_init_debug@@SMARTCOLS_2.25+0x12838>
   2b900:	stur	wzr, [x29, #-4]
   2b904:	b	2ba90 <scols_init_debug@@SMARTCOLS_2.25+0x129c0>
   2b908:	ldur	x8, [x29, #-24]
   2b90c:	ldr	w9, [x8, #16]
   2b910:	add	w9, w9, #0x1
   2b914:	str	w9, [x8, #16]
   2b918:	b	2b8b8 <scols_init_debug@@SMARTCOLS_2.25+0x127e8>
   2b91c:	ldur	x8, [x29, #-24]
   2b920:	ldrb	w9, [x8, #44]
   2b924:	and	w9, w9, #0xfffffffd
   2b928:	strb	w9, [x8, #44]
   2b92c:	ldur	x8, [x29, #-24]
   2b930:	ldr	x8, [x8, #24]
   2b934:	cbnz	x8, 2b9f8 <scols_init_debug@@SMARTCOLS_2.25+0x12928>
   2b938:	ldur	x8, [x29, #-72]
   2b93c:	ldr	w9, [x8]
   2b940:	mov	w10, #0x8                   	// #8
   2b944:	and	w9, w10, w9
   2b948:	cbz	w9, 2b990 <scols_init_debug@@SMARTCOLS_2.25+0x128c0>
   2b94c:	ldur	x8, [x29, #-80]
   2b950:	ldr	x0, [x8]
   2b954:	str	x0, [sp, #24]
   2b958:	bl	7880 <getpid@plt>
   2b95c:	ldr	x8, [sp, #24]
   2b960:	str	w0, [sp, #20]
   2b964:	mov	x0, x8
   2b968:	ldr	x1, [sp, #88]
   2b96c:	ldr	w2, [sp, #20]
   2b970:	ldr	x3, [sp, #80]
   2b974:	ldr	x4, [sp, #72]
   2b978:	bl	8380 <fprintf@plt>
   2b97c:	ldur	x8, [x29, #-24]
   2b980:	mov	x0, x8
   2b984:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b988:	add	x1, x1, #0x150
   2b98c:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2b990:	ldur	x8, [x29, #-16]
   2b994:	ldr	w9, [x8, #152]
   2b998:	and	w9, w9, #0x80
   2b99c:	cbz	w9, 2b9c4 <scols_init_debug@@SMARTCOLS_2.25+0x128f4>
   2b9a0:	ldur	x8, [x29, #-24]
   2b9a4:	add	x1, x8, #0x18
   2b9a8:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2b9ac:	add	x0, x0, #0x12d
   2b9b0:	mov	w9, wzr
   2b9b4:	mov	w2, w9
   2b9b8:	bl	2c134 <scols_init_debug@@SMARTCOLS_2.25+0x13064>
   2b9bc:	str	w0, [sp, #16]
   2b9c0:	b	2b9e0 <scols_init_debug@@SMARTCOLS_2.25+0x12910>
   2b9c4:	ldur	x8, [x29, #-24]
   2b9c8:	add	x1, x8, #0x18
   2b9cc:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2b9d0:	add	x0, x0, #0xf10
   2b9d4:	mov	w2, #0x1                   	// #1
   2b9d8:	bl	2c134 <scols_init_debug@@SMARTCOLS_2.25+0x13064>
   2b9dc:	str	w0, [sp, #16]
   2b9e0:	ldr	w8, [sp, #16]
   2b9e4:	ldur	x9, [x29, #-24]
   2b9e8:	str	w8, [x9, #32]
   2b9ec:	ldur	x9, [x29, #-24]
   2b9f0:	mov	w8, #0xffffffff            	// #-1
   2b9f4:	str	w8, [x9, #16]
   2b9f8:	ldur	x8, [x29, #-24]
   2b9fc:	ldr	w9, [x8, #16]
   2ba00:	add	w9, w9, #0x1
   2ba04:	str	w9, [x8, #16]
   2ba08:	ldur	x8, [x29, #-24]
   2ba0c:	ldr	w9, [x8, #16]
   2ba10:	ldur	x8, [x29, #-24]
   2ba14:	ldr	w10, [x8, #32]
   2ba18:	cmp	w9, w10
   2ba1c:	b.ge	2ba80 <scols_init_debug@@SMARTCOLS_2.25+0x129b0>  // b.tcont
   2ba20:	ldur	x8, [x29, #-24]
   2ba24:	ldr	x8, [x8, #24]
   2ba28:	ldur	x9, [x29, #-24]
   2ba2c:	ldrsw	x9, [x9, #16]
   2ba30:	ldr	w3, [x8, x9, lsl #2]
   2ba34:	sub	x8, x29, #0x3c
   2ba38:	mov	x0, x8
   2ba3c:	mov	x1, #0x10                  	// #16
   2ba40:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ba44:	add	x2, x2, #0x4eb
   2ba48:	str	x8, [sp, #8]
   2ba4c:	bl	77c0 <snprintf@plt>
   2ba50:	ldur	x8, [x29, #-16]
   2ba54:	mov	x0, x8
   2ba58:	ldr	x1, [sp, #8]
   2ba5c:	bl	2bec8 <scols_init_debug@@SMARTCOLS_2.25+0x12df8>
   2ba60:	cbnz	w0, 2ba6c <scols_init_debug@@SMARTCOLS_2.25+0x1299c>
   2ba64:	stur	wzr, [x29, #-4]
   2ba68:	b	2ba90 <scols_init_debug@@SMARTCOLS_2.25+0x129c0>
   2ba6c:	ldur	x8, [x29, #-24]
   2ba70:	ldr	w9, [x8, #16]
   2ba74:	add	w9, w9, #0x1
   2ba78:	str	w9, [x8, #16]
   2ba7c:	b	2ba08 <scols_init_debug@@SMARTCOLS_2.25+0x12938>
   2ba80:	ldur	x0, [x29, #-16]
   2ba84:	bl	2b284 <scols_init_debug@@SMARTCOLS_2.25+0x121b4>
   2ba88:	mov	w8, #0x1                   	// #1
   2ba8c:	stur	w8, [x29, #-4]
   2ba90:	ldur	w0, [x29, #-4]
   2ba94:	ldp	x29, x30, [sp, #176]
   2ba98:	add	sp, sp, #0xc0
   2ba9c:	ret
   2baa0:	stp	x29, x30, [sp, #-32]!
   2baa4:	str	x28, [sp, #16]
   2baa8:	mov	x29, sp
   2baac:	sub	sp, sp, #0x1e0
   2bab0:	stur	x0, [x29, #-16]
   2bab4:	ldur	x8, [x29, #-16]
   2bab8:	add	x8, x8, #0x190
   2babc:	stur	x8, [x29, #-24]
   2bac0:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2bac4:	add	x8, x8, #0xbd8
   2bac8:	ldr	w9, [x8]
   2bacc:	mov	w10, #0x8                   	// #8
   2bad0:	and	w9, w10, w9
   2bad4:	cbz	w9, 2bb2c <scols_init_debug@@SMARTCOLS_2.25+0x12a5c>
   2bad8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2badc:	ldr	x8, [x8, #4016]
   2bae0:	ldr	x0, [x8]
   2bae4:	str	x0, [sp, #32]
   2bae8:	bl	7880 <getpid@plt>
   2baec:	ldr	x8, [sp, #32]
   2baf0:	str	w0, [sp, #28]
   2baf4:	mov	x0, x8
   2baf8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2bafc:	add	x1, x1, #0x933
   2bb00:	ldr	w2, [sp, #28]
   2bb04:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bb08:	add	x3, x3, #0x56
   2bb0c:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bb10:	add	x4, x4, #0x128
   2bb14:	bl	8380 <fprintf@plt>
   2bb18:	ldur	x8, [x29, #-24]
   2bb1c:	mov	x0, x8
   2bb20:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bb24:	add	x1, x1, #0x676
   2bb28:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2bb2c:	ldur	x8, [x29, #-24]
   2bb30:	ldr	x8, [x8, #8]
   2bb34:	cbnz	x8, 2bb4c <scols_init_debug@@SMARTCOLS_2.25+0x12a7c>
   2bb38:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bb3c:	add	x0, x0, #0x67f
   2bb40:	bl	76f0 <opendir@plt>
   2bb44:	ldur	x8, [x29, #-24]
   2bb48:	str	x0, [x8, #8]
   2bb4c:	ldur	x8, [x29, #-24]
   2bb50:	ldr	x8, [x8, #8]
   2bb54:	cbnz	x8, 2bb64 <scols_init_debug@@SMARTCOLS_2.25+0x12a94>
   2bb58:	mov	w8, #0x1                   	// #1
   2bb5c:	stur	w8, [x29, #-4]
   2bb60:	b	2bcbc <scols_init_debug@@SMARTCOLS_2.25+0x12bec>
   2bb64:	ldur	x8, [x29, #-24]
   2bb68:	ldr	x0, [x8, #8]
   2bb6c:	bl	7f80 <dirfd@plt>
   2bb70:	stur	w0, [x29, #-36]
   2bb74:	ldur	x8, [x29, #-24]
   2bb78:	ldr	x0, [x8, #8]
   2bb7c:	bl	7b40 <readdir@plt>
   2bb80:	stur	x0, [x29, #-32]
   2bb84:	cbz	x0, 2bcb4 <scols_init_debug@@SMARTCOLS_2.25+0x12be4>
   2bb88:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2bb8c:	add	x8, x8, #0xbd8
   2bb90:	ldr	w9, [x8]
   2bb94:	mov	w10, #0x8                   	// #8
   2bb98:	and	w9, w10, w9
   2bb9c:	cbz	w9, 2bbfc <scols_init_debug@@SMARTCOLS_2.25+0x12b2c>
   2bba0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2bba4:	ldr	x8, [x8, #4016]
   2bba8:	ldr	x0, [x8]
   2bbac:	str	x0, [sp, #16]
   2bbb0:	bl	7880 <getpid@plt>
   2bbb4:	ldr	x8, [sp, #16]
   2bbb8:	str	w0, [sp, #12]
   2bbbc:	mov	x0, x8
   2bbc0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2bbc4:	add	x1, x1, #0x933
   2bbc8:	ldr	w2, [sp, #12]
   2bbcc:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bbd0:	add	x3, x3, #0x56
   2bbd4:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bbd8:	add	x4, x4, #0x128
   2bbdc:	bl	8380 <fprintf@plt>
   2bbe0:	ldur	x8, [x29, #-24]
   2bbe4:	ldur	x9, [x29, #-32]
   2bbe8:	add	x2, x9, #0x13
   2bbec:	mov	x0, x8
   2bbf0:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bbf4:	add	x1, x1, #0x68a
   2bbf8:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2bbfc:	ldur	x8, [x29, #-32]
   2bc00:	add	x0, x8, #0x13
   2bc04:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2bc08:	add	x1, x1, #0x987
   2bc0c:	bl	7d30 <strcmp@plt>
   2bc10:	cbz	w0, 2bc48 <scols_init_debug@@SMARTCOLS_2.25+0x12b78>
   2bc14:	ldur	x8, [x29, #-32]
   2bc18:	add	x0, x8, #0x13
   2bc1c:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2bc20:	add	x1, x1, #0x986
   2bc24:	bl	7d30 <strcmp@plt>
   2bc28:	cbz	w0, 2bc48 <scols_init_debug@@SMARTCOLS_2.25+0x12b78>
   2bc2c:	ldur	x8, [x29, #-32]
   2bc30:	add	x0, x8, #0x13
   2bc34:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bc38:	add	x1, x1, #0x132
   2bc3c:	mov	x2, #0x4                   	// #4
   2bc40:	bl	79e0 <strncmp@plt>
   2bc44:	cbz	w0, 2bc4c <scols_init_debug@@SMARTCOLS_2.25+0x12b7c>
   2bc48:	b	2bb74 <scols_init_debug@@SMARTCOLS_2.25+0x12aa4>
   2bc4c:	ldur	x8, [x29, #-32]
   2bc50:	add	x3, x8, #0x13
   2bc54:	add	x8, sp, #0xaa
   2bc58:	mov	x0, x8
   2bc5c:	mov	x1, #0x112                 	// #274
   2bc60:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bc64:	add	x2, x2, #0x693
   2bc68:	str	x8, [sp]
   2bc6c:	bl	77c0 <snprintf@plt>
   2bc70:	ldur	w9, [x29, #-36]
   2bc74:	mov	w0, w9
   2bc78:	ldr	x1, [sp]
   2bc7c:	add	x2, sp, #0x28
   2bc80:	mov	w9, wzr
   2bc84:	mov	w3, w9
   2bc88:	bl	38898 <scols_init_debug@@SMARTCOLS_2.25+0x1f7c8>
   2bc8c:	cbz	w0, 2bc94 <scols_init_debug@@SMARTCOLS_2.25+0x12bc4>
   2bc90:	b	2bb74 <scols_init_debug@@SMARTCOLS_2.25+0x12aa4>
   2bc94:	ldur	x0, [x29, #-16]
   2bc98:	ldur	x8, [x29, #-32]
   2bc9c:	add	x1, x8, #0x13
   2bca0:	bl	2bec8 <scols_init_debug@@SMARTCOLS_2.25+0x12df8>
   2bca4:	cbnz	w0, 2bcb0 <scols_init_debug@@SMARTCOLS_2.25+0x12be0>
   2bca8:	stur	wzr, [x29, #-4]
   2bcac:	b	2bcbc <scols_init_debug@@SMARTCOLS_2.25+0x12bec>
   2bcb0:	b	2bb74 <scols_init_debug@@SMARTCOLS_2.25+0x12aa4>
   2bcb4:	mov	w8, #0x1                   	// #1
   2bcb8:	stur	w8, [x29, #-4]
   2bcbc:	ldur	w0, [x29, #-4]
   2bcc0:	add	sp, sp, #0x1e0
   2bcc4:	ldr	x28, [sp, #16]
   2bcc8:	ldp	x29, x30, [sp], #32
   2bccc:	ret
   2bcd0:	stp	x29, x30, [sp, #-32]!
   2bcd4:	str	x28, [sp, #16]
   2bcd8:	mov	x29, sp
   2bcdc:	sub	sp, sp, #0x2, lsl #12
   2bce0:	sub	sp, sp, #0xd0
   2bce4:	sub	x8, x29, #0x18
   2bce8:	str	x0, [x8, #8]
   2bcec:	ldr	x9, [x8, #8]
   2bcf0:	add	x9, x9, #0x190
   2bcf4:	str	x9, [x8]
   2bcf8:	str	x8, [sp, #40]
   2bcfc:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2bd00:	add	x8, x8, #0xbd8
   2bd04:	ldr	w9, [x8]
   2bd08:	mov	w10, #0x8                   	// #8
   2bd0c:	and	w9, w10, w9
   2bd10:	cbz	w9, 2bd6c <scols_init_debug@@SMARTCOLS_2.25+0x12c9c>
   2bd14:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2bd18:	ldr	x8, [x8, #4016]
   2bd1c:	ldr	x0, [x8]
   2bd20:	str	x0, [sp, #32]
   2bd24:	bl	7880 <getpid@plt>
   2bd28:	ldr	x8, [sp, #32]
   2bd2c:	str	w0, [sp, #28]
   2bd30:	mov	x0, x8
   2bd34:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2bd38:	add	x1, x1, #0x933
   2bd3c:	ldr	w2, [sp, #28]
   2bd40:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bd44:	add	x3, x3, #0x56
   2bd48:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bd4c:	add	x4, x4, #0x128
   2bd50:	bl	8380 <fprintf@plt>
   2bd54:	ldr	x8, [sp, #40]
   2bd58:	ldr	x9, [x8]
   2bd5c:	mov	x0, x9
   2bd60:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bd64:	add	x1, x1, #0x6a8
   2bd68:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2bd6c:	ldr	x8, [sp, #40]
   2bd70:	ldr	x9, [x8]
   2bd74:	ldr	x9, [x9]
   2bd78:	cbnz	x9, 2bd9c <scols_init_debug@@SMARTCOLS_2.25+0x12ccc>
   2bd7c:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bd80:	add	x0, x0, #0x6ad
   2bd84:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2bd88:	add	x1, x1, #0xf23
   2bd8c:	bl	78b0 <fopen@plt>
   2bd90:	ldr	x8, [sp, #40]
   2bd94:	ldr	x9, [x8]
   2bd98:	str	x0, [x9]
   2bd9c:	ldr	x8, [sp, #40]
   2bda0:	ldr	x9, [x8]
   2bda4:	ldr	x9, [x9]
   2bda8:	cbnz	x9, 2bdbc <scols_init_debug@@SMARTCOLS_2.25+0x12cec>
   2bdac:	mov	w8, #0x1                   	// #1
   2bdb0:	ldr	x9, [sp, #40]
   2bdb4:	str	w8, [x9, #20]
   2bdb8:	b	2beac <scols_init_debug@@SMARTCOLS_2.25+0x12ddc>
   2bdbc:	ldr	x8, [sp, #40]
   2bdc0:	ldr	x9, [x8]
   2bdc4:	ldr	x2, [x9]
   2bdc8:	add	x0, sp, #0xb8
   2bdcc:	mov	w1, #0x2000                	// #8192
   2bdd0:	bl	8390 <fgets@plt>
   2bdd4:	cbz	x0, 2bea0 <scols_init_debug@@SMARTCOLS_2.25+0x12dd0>
   2bdd8:	add	x0, sp, #0xb8
   2bddc:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bde0:	add	x1, x1, #0x6be
   2bde4:	add	x2, sp, #0xb4
   2bde8:	add	x3, sp, #0x33
   2bdec:	bl	80f0 <__isoc99_sscanf@plt>
   2bdf0:	cmp	w0, #0x2
   2bdf4:	b.ne	2be04 <scols_init_debug@@SMARTCOLS_2.25+0x12d34>  // b.any
   2bdf8:	ldr	w8, [sp, #180]
   2bdfc:	cmp	w8, #0x7
   2be00:	b.eq	2be08 <scols_init_debug@@SMARTCOLS_2.25+0x12d38>  // b.none
   2be04:	b	2bdbc <scols_init_debug@@SMARTCOLS_2.25+0x12cec>
   2be08:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2be0c:	add	x8, x8, #0xbd8
   2be10:	ldr	w9, [x8]
   2be14:	mov	w10, #0x8                   	// #8
   2be18:	and	w9, w10, w9
   2be1c:	cbz	w9, 2be7c <scols_init_debug@@SMARTCOLS_2.25+0x12dac>
   2be20:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2be24:	ldr	x8, [x8, #4016]
   2be28:	ldr	x0, [x8]
   2be2c:	str	x0, [sp, #16]
   2be30:	bl	7880 <getpid@plt>
   2be34:	ldr	x8, [sp, #16]
   2be38:	str	w0, [sp, #12]
   2be3c:	mov	x0, x8
   2be40:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2be44:	add	x1, x1, #0x933
   2be48:	ldr	w2, [sp, #12]
   2be4c:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2be50:	add	x3, x3, #0x56
   2be54:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2be58:	add	x4, x4, #0x128
   2be5c:	bl	8380 <fprintf@plt>
   2be60:	ldr	x8, [sp, #40]
   2be64:	ldr	x9, [x8]
   2be68:	mov	x0, x9
   2be6c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2be70:	add	x1, x1, #0x6d4
   2be74:	add	x2, sp, #0x33
   2be78:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2be7c:	ldr	x8, [sp, #40]
   2be80:	ldr	x0, [x8, #8]
   2be84:	add	x1, sp, #0x33
   2be88:	bl	2bec8 <scols_init_debug@@SMARTCOLS_2.25+0x12df8>
   2be8c:	cbnz	w0, 2be9c <scols_init_debug@@SMARTCOLS_2.25+0x12dcc>
   2be90:	ldr	x8, [sp, #40]
   2be94:	str	wzr, [x8, #20]
   2be98:	b	2beac <scols_init_debug@@SMARTCOLS_2.25+0x12ddc>
   2be9c:	b	2bdbc <scols_init_debug@@SMARTCOLS_2.25+0x12cec>
   2bea0:	mov	w8, #0x1                   	// #1
   2bea4:	ldr	x9, [sp, #40]
   2bea8:	str	w8, [x9, #20]
   2beac:	ldr	x8, [sp, #40]
   2beb0:	ldr	w0, [x8, #20]
   2beb4:	add	sp, sp, #0x2, lsl #12
   2beb8:	add	sp, sp, #0xd0
   2bebc:	ldr	x28, [sp, #16]
   2bec0:	ldp	x29, x30, [sp], #32
   2bec4:	ret
   2bec8:	sub	sp, sp, #0x90
   2becc:	stp	x29, x30, [sp, #128]
   2bed0:	add	x29, sp, #0x80
   2bed4:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2bed8:	add	x8, x8, #0xbd8
   2bedc:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2bee0:	ldr	x9, [x9, #4016]
   2bee4:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2bee8:	add	x10, x10, #0x933
   2beec:	adrp	x11, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bef0:	add	x11, x11, #0x56
   2bef4:	adrp	x12, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bef8:	add	x12, x12, #0x128
   2befc:	stur	x0, [x29, #-16]
   2bf00:	stur	x1, [x29, #-24]
   2bf04:	ldur	x0, [x29, #-16]
   2bf08:	ldur	x1, [x29, #-24]
   2bf0c:	stur	x8, [x29, #-48]
   2bf10:	stur	x9, [x29, #-56]
   2bf14:	str	x10, [sp, #64]
   2bf18:	str	x11, [sp, #56]
   2bf1c:	str	x12, [sp, #48]
   2bf20:	bl	2a9a4 <scols_init_debug@@SMARTCOLS_2.25+0x118d4>
   2bf24:	stur	w0, [x29, #-28]
   2bf28:	ldur	w13, [x29, #-28]
   2bf2c:	cbz	w13, 2bf3c <scols_init_debug@@SMARTCOLS_2.25+0x12e6c>
   2bf30:	ldur	w8, [x29, #-28]
   2bf34:	stur	w8, [x29, #-4]
   2bf38:	b	2c124 <scols_init_debug@@SMARTCOLS_2.25+0x13054>
   2bf3c:	ldur	x8, [x29, #-16]
   2bf40:	ldr	w9, [x8, #448]
   2bf44:	and	w9, w9, #0x2
   2bf48:	cbnz	w9, 2bf64 <scols_init_debug@@SMARTCOLS_2.25+0x12e94>
   2bf4c:	ldur	x8, [x29, #-16]
   2bf50:	ldr	w9, [x8, #448]
   2bf54:	and	w9, w9, #0x1
   2bf58:	cbnz	w9, 2bf64 <scols_init_debug@@SMARTCOLS_2.25+0x12e94>
   2bf5c:	stur	wzr, [x29, #-4]
   2bf60:	b	2c124 <scols_init_debug@@SMARTCOLS_2.25+0x13054>
   2bf64:	ldur	x0, [x29, #-16]
   2bf68:	bl	2c430 <scols_init_debug@@SMARTCOLS_2.25+0x13360>
   2bf6c:	cbnz	w0, 2bfe8 <scols_init_debug@@SMARTCOLS_2.25+0x12f18>
   2bf70:	ldur	x8, [x29, #-48]
   2bf74:	ldr	w9, [x8]
   2bf78:	mov	w10, #0x8                   	// #8
   2bf7c:	and	w9, w10, w9
   2bf80:	cbz	w9, 2bfd0 <scols_init_debug@@SMARTCOLS_2.25+0x12f00>
   2bf84:	ldur	x8, [x29, #-56]
   2bf88:	ldr	x0, [x8]
   2bf8c:	str	x0, [sp, #40]
   2bf90:	bl	7880 <getpid@plt>
   2bf94:	ldr	x8, [sp, #40]
   2bf98:	str	w0, [sp, #36]
   2bf9c:	mov	x0, x8
   2bfa0:	ldr	x1, [sp, #64]
   2bfa4:	ldr	w2, [sp, #36]
   2bfa8:	ldr	x3, [sp, #56]
   2bfac:	ldr	x4, [sp, #48]
   2bfb0:	bl	8380 <fprintf@plt>
   2bfb4:	ldur	x8, [x29, #-16]
   2bfb8:	add	x8, x8, #0x190
   2bfbc:	ldur	x2, [x29, #-16]
   2bfc0:	mov	x0, x8
   2bfc4:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2bfc8:	add	x1, x1, #0x6e0
   2bfcc:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2bfd0:	bl	8240 <__errno_location@plt>
   2bfd4:	ldr	w8, [x0]
   2bfd8:	mov	w9, wzr
   2bfdc:	subs	w8, w9, w8
   2bfe0:	stur	w8, [x29, #-4]
   2bfe4:	b	2c124 <scols_init_debug@@SMARTCOLS_2.25+0x13054>
   2bfe8:	ldur	x8, [x29, #-48]
   2bfec:	ldr	w9, [x8]
   2bff0:	mov	w10, #0x8                   	// #8
   2bff4:	and	w9, w10, w9
   2bff8:	cbz	w9, 2c048 <scols_init_debug@@SMARTCOLS_2.25+0x12f78>
   2bffc:	ldur	x8, [x29, #-56]
   2c000:	ldr	x0, [x8]
   2c004:	str	x0, [sp, #24]
   2c008:	bl	7880 <getpid@plt>
   2c00c:	ldr	x8, [sp, #24]
   2c010:	str	w0, [sp, #20]
   2c014:	mov	x0, x8
   2c018:	ldr	x1, [sp, #64]
   2c01c:	ldr	w2, [sp, #20]
   2c020:	ldr	x3, [sp, #56]
   2c024:	ldr	x4, [sp, #48]
   2c028:	bl	8380 <fprintf@plt>
   2c02c:	ldur	x8, [x29, #-16]
   2c030:	add	x8, x8, #0x190
   2c034:	ldur	x2, [x29, #-16]
   2c038:	mov	x0, x8
   2c03c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c040:	add	x1, x1, #0x6f2
   2c044:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2c048:	ldur	x0, [x29, #-16]
   2c04c:	mov	x8, xzr
   2c050:	mov	x1, x8
   2c054:	bl	2c938 <scols_init_debug@@SMARTCOLS_2.25+0x13868>
   2c058:	cmp	w0, #0x0
   2c05c:	cset	w9, eq  // eq = none
   2c060:	and	w9, w9, #0x1
   2c064:	stur	w9, [x29, #-32]
   2c068:	ldur	x8, [x29, #-16]
   2c06c:	ldr	w9, [x8, #448]
   2c070:	and	w9, w9, #0x2
   2c074:	cbz	w9, 2c088 <scols_init_debug@@SMARTCOLS_2.25+0x12fb8>
   2c078:	ldur	w8, [x29, #-32]
   2c07c:	cbz	w8, 2c088 <scols_init_debug@@SMARTCOLS_2.25+0x12fb8>
   2c080:	stur	wzr, [x29, #-4]
   2c084:	b	2c124 <scols_init_debug@@SMARTCOLS_2.25+0x13054>
   2c088:	ldur	x8, [x29, #-16]
   2c08c:	ldr	w9, [x8, #448]
   2c090:	and	w9, w9, #0x1
   2c094:	cbz	w9, 2c0a8 <scols_init_debug@@SMARTCOLS_2.25+0x12fd8>
   2c098:	ldur	w8, [x29, #-32]
   2c09c:	cbnz	w8, 2c0a8 <scols_init_debug@@SMARTCOLS_2.25+0x12fd8>
   2c0a0:	stur	wzr, [x29, #-4]
   2c0a4:	b	2c124 <scols_init_debug@@SMARTCOLS_2.25+0x13054>
   2c0a8:	ldur	x8, [x29, #-48]
   2c0ac:	ldr	w9, [x8]
   2c0b0:	mov	w10, #0x8                   	// #8
   2c0b4:	and	w9, w10, w9
   2c0b8:	cbz	w9, 2c108 <scols_init_debug@@SMARTCOLS_2.25+0x13038>
   2c0bc:	ldur	x8, [x29, #-56]
   2c0c0:	ldr	x0, [x8]
   2c0c4:	str	x0, [sp, #8]
   2c0c8:	bl	7880 <getpid@plt>
   2c0cc:	ldr	x8, [sp, #8]
   2c0d0:	str	w0, [sp, #4]
   2c0d4:	mov	x0, x8
   2c0d8:	ldr	x1, [sp, #64]
   2c0dc:	ldr	w2, [sp, #4]
   2c0e0:	ldr	x3, [sp, #56]
   2c0e4:	ldr	x4, [sp, #48]
   2c0e8:	bl	8380 <fprintf@plt>
   2c0ec:	ldur	x8, [x29, #-16]
   2c0f0:	add	x8, x8, #0x190
   2c0f4:	ldur	x2, [x29, #-16]
   2c0f8:	mov	x0, x8
   2c0fc:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c100:	add	x1, x1, #0x6fb
   2c104:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2c108:	ldur	x0, [x29, #-16]
   2c10c:	mov	x8, xzr
   2c110:	mov	x1, x8
   2c114:	bl	2a9a4 <scols_init_debug@@SMARTCOLS_2.25+0x118d4>
   2c118:	stur	w0, [x29, #-36]
   2c11c:	mov	w9, #0x1                   	// #1
   2c120:	stur	w9, [x29, #-4]
   2c124:	ldur	w0, [x29, #-4]
   2c128:	ldp	x29, x30, [sp, #128]
   2c12c:	add	sp, sp, #0x90
   2c130:	ret
   2c134:	sub	sp, sp, #0x80
   2c138:	stp	x29, x30, [sp, #112]
   2c13c:	add	x29, sp, #0x70
   2c140:	stur	x0, [x29, #-16]
   2c144:	stur	x1, [x29, #-24]
   2c148:	stur	w2, [x29, #-28]
   2c14c:	str	wzr, [sp, #56]
   2c150:	str	wzr, [sp, #52]
   2c154:	ldur	x8, [x29, #-16]
   2c158:	cbz	x8, 2c164 <scols_init_debug@@SMARTCOLS_2.25+0x13094>
   2c15c:	ldur	x8, [x29, #-24]
   2c160:	cbnz	x8, 2c16c <scols_init_debug@@SMARTCOLS_2.25+0x1309c>
   2c164:	stur	wzr, [x29, #-4]
   2c168:	b	2c420 <scols_init_debug@@SMARTCOLS_2.25+0x13350>
   2c16c:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2c170:	add	x8, x8, #0xbd8
   2c174:	ldr	w9, [x8]
   2c178:	mov	w10, #0x8                   	// #8
   2c17c:	and	w9, w10, w9
   2c180:	cbz	w9, 2c1d8 <scols_init_debug@@SMARTCOLS_2.25+0x13108>
   2c184:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2c188:	ldr	x8, [x8, #4016]
   2c18c:	ldr	x0, [x8]
   2c190:	str	x0, [sp, #24]
   2c194:	bl	7880 <getpid@plt>
   2c198:	ldr	x8, [sp, #24]
   2c19c:	str	w0, [sp, #20]
   2c1a0:	mov	x0, x8
   2c1a4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2c1a8:	add	x1, x1, #0x933
   2c1ac:	ldr	w2, [sp, #20]
   2c1b0:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c1b4:	add	x3, x3, #0x56
   2c1b8:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c1bc:	add	x4, x4, #0x128
   2c1c0:	bl	8380 <fprintf@plt>
   2c1c4:	ldur	x1, [x29, #-16]
   2c1c8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c1cc:	add	x8, x8, #0x713
   2c1d0:	mov	x0, x8
   2c1d4:	bl	300f8 <scols_init_debug@@SMARTCOLS_2.25+0x17028>
   2c1d8:	ldur	x0, [x29, #-16]
   2c1dc:	bl	76f0 <opendir@plt>
   2c1e0:	stur	x0, [x29, #-40]
   2c1e4:	ldur	x8, [x29, #-40]
   2c1e8:	cbnz	x8, 2c1f4 <scols_init_debug@@SMARTCOLS_2.25+0x13124>
   2c1ec:	stur	wzr, [x29, #-4]
   2c1f0:	b	2c420 <scols_init_debug@@SMARTCOLS_2.25+0x13350>
   2c1f4:	ldur	x8, [x29, #-24]
   2c1f8:	ldr	x0, [x8]
   2c1fc:	bl	7dd0 <free@plt>
   2c200:	ldur	x8, [x29, #-24]
   2c204:	mov	x9, xzr
   2c208:	str	x9, [x8]
   2c20c:	ldur	x0, [x29, #-40]
   2c210:	bl	7b40 <readdir@plt>
   2c214:	stur	x0, [x29, #-48]
   2c218:	cbz	x0, 2c3dc <scols_init_debug@@SMARTCOLS_2.25+0x1330c>
   2c21c:	ldur	x8, [x29, #-48]
   2c220:	ldrb	w9, [x8, #18]
   2c224:	cmp	w9, #0x6
   2c228:	b.eq	2c24c <scols_init_debug@@SMARTCOLS_2.25+0x1317c>  // b.none
   2c22c:	ldur	x8, [x29, #-48]
   2c230:	ldrb	w9, [x8, #18]
   2c234:	cbz	w9, 2c24c <scols_init_debug@@SMARTCOLS_2.25+0x1317c>
   2c238:	ldur	x8, [x29, #-48]
   2c23c:	ldrb	w9, [x8, #18]
   2c240:	cmp	w9, #0xa
   2c244:	b.eq	2c24c <scols_init_debug@@SMARTCOLS_2.25+0x1317c>  // b.none
   2c248:	b	2c20c <scols_init_debug@@SMARTCOLS_2.25+0x1313c>
   2c24c:	ldur	x8, [x29, #-48]
   2c250:	add	x0, x8, #0x13
   2c254:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2c258:	add	x1, x1, #0x987
   2c25c:	bl	7d30 <strcmp@plt>
   2c260:	cbz	w0, 2c27c <scols_init_debug@@SMARTCOLS_2.25+0x131ac>
   2c264:	ldur	x8, [x29, #-48]
   2c268:	add	x0, x8, #0x13
   2c26c:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2c270:	add	x1, x1, #0x986
   2c274:	bl	7d30 <strcmp@plt>
   2c278:	cbnz	w0, 2c280 <scols_init_debug@@SMARTCOLS_2.25+0x131b0>
   2c27c:	b	2c20c <scols_init_debug@@SMARTCOLS_2.25+0x1313c>
   2c280:	ldur	w8, [x29, #-28]
   2c284:	cbz	w8, 2c2b0 <scols_init_debug@@SMARTCOLS_2.25+0x131e0>
   2c288:	ldur	x8, [x29, #-48]
   2c28c:	add	x0, x8, #0x13
   2c290:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c294:	add	x1, x1, #0x720
   2c298:	sub	x2, x29, #0x34
   2c29c:	bl	80f0 <__isoc99_sscanf@plt>
   2c2a0:	cmp	w0, #0x1
   2c2a4:	b.eq	2c2ac <scols_init_debug@@SMARTCOLS_2.25+0x131dc>  // b.none
   2c2a8:	b	2c20c <scols_init_debug@@SMARTCOLS_2.25+0x1313c>
   2c2ac:	b	2c318 <scols_init_debug@@SMARTCOLS_2.25+0x13248>
   2c2b0:	add	x1, sp, #0x28
   2c2b4:	mov	x8, xzr
   2c2b8:	str	x8, [sp, #40]
   2c2bc:	str	x1, [sp, #8]
   2c2c0:	bl	8240 <__errno_location@plt>
   2c2c4:	str	wzr, [x0]
   2c2c8:	ldur	x8, [x29, #-48]
   2c2cc:	add	x0, x8, #0x13
   2c2d0:	ldr	x1, [sp, #8]
   2c2d4:	mov	w2, #0xa                   	// #10
   2c2d8:	bl	7d80 <strtol@plt>
   2c2dc:	stur	w0, [x29, #-52]
   2c2e0:	ldur	x8, [x29, #-48]
   2c2e4:	add	x8, x8, #0x13
   2c2e8:	ldr	x9, [sp, #40]
   2c2ec:	cmp	x8, x9
   2c2f0:	b.eq	2c314 <scols_init_debug@@SMARTCOLS_2.25+0x13244>  // b.none
   2c2f4:	ldr	x8, [sp, #40]
   2c2f8:	cbz	x8, 2c308 <scols_init_debug@@SMARTCOLS_2.25+0x13238>
   2c2fc:	ldr	x8, [sp, #40]
   2c300:	ldrsb	w9, [x8]
   2c304:	cbnz	w9, 2c314 <scols_init_debug@@SMARTCOLS_2.25+0x13244>
   2c308:	bl	8240 <__errno_location@plt>
   2c30c:	ldr	w8, [x0]
   2c310:	cbz	w8, 2c318 <scols_init_debug@@SMARTCOLS_2.25+0x13248>
   2c314:	b	2c20c <scols_init_debug@@SMARTCOLS_2.25+0x1313c>
   2c318:	ldur	w8, [x29, #-52]
   2c31c:	cmp	w8, #0x8
   2c320:	b.cs	2c328 <scols_init_debug@@SMARTCOLS_2.25+0x13258>  // b.hs, b.nlast
   2c324:	b	2c20c <scols_init_debug@@SMARTCOLS_2.25+0x1313c>
   2c328:	ldr	w8, [sp, #56]
   2c32c:	add	w8, w8, #0x1
   2c330:	ldr	w9, [sp, #52]
   2c334:	cmp	w8, w9
   2c338:	b.ls	2c3a8 <scols_init_debug@@SMARTCOLS_2.25+0x132d8>  // b.plast
   2c33c:	ldr	w8, [sp, #52]
   2c340:	add	w8, w8, #0x1
   2c344:	str	w8, [sp, #52]
   2c348:	ldur	x9, [x29, #-24]
   2c34c:	ldr	x0, [x9]
   2c350:	ldr	w8, [sp, #52]
   2c354:	mov	w9, w8
   2c358:	mov	x10, #0x4                   	// #4
   2c35c:	mul	x1, x9, x10
   2c360:	bl	7b50 <realloc@plt>
   2c364:	str	x0, [sp, #32]
   2c368:	ldr	x9, [sp, #32]
   2c36c:	cbnz	x9, 2c39c <scols_init_debug@@SMARTCOLS_2.25+0x132cc>
   2c370:	ldur	x8, [x29, #-24]
   2c374:	ldr	x0, [x8]
   2c378:	bl	7dd0 <free@plt>
   2c37c:	ldur	x8, [x29, #-24]
   2c380:	mov	x9, xzr
   2c384:	str	x9, [x8]
   2c388:	ldur	x0, [x29, #-40]
   2c38c:	bl	7b90 <closedir@plt>
   2c390:	mov	w10, #0xffffffff            	// #-1
   2c394:	stur	w10, [x29, #-4]
   2c398:	b	2c420 <scols_init_debug@@SMARTCOLS_2.25+0x13350>
   2c39c:	ldr	x8, [sp, #32]
   2c3a0:	ldur	x9, [x29, #-24]
   2c3a4:	str	x8, [x9]
   2c3a8:	ldur	x8, [x29, #-24]
   2c3ac:	ldr	x8, [x8]
   2c3b0:	cbz	x8, 2c3d8 <scols_init_debug@@SMARTCOLS_2.25+0x13308>
   2c3b4:	ldur	w8, [x29, #-52]
   2c3b8:	ldur	x9, [x29, #-24]
   2c3bc:	ldr	x9, [x9]
   2c3c0:	ldr	w10, [sp, #56]
   2c3c4:	mov	w11, w10
   2c3c8:	mov	w10, w11
   2c3cc:	add	w10, w10, #0x1
   2c3d0:	str	w10, [sp, #56]
   2c3d4:	str	w8, [x9, x11, lsl #2]
   2c3d8:	b	2c20c <scols_init_debug@@SMARTCOLS_2.25+0x1313c>
   2c3dc:	ldr	w8, [sp, #56]
   2c3e0:	cbz	w8, 2c410 <scols_init_debug@@SMARTCOLS_2.25+0x13340>
   2c3e4:	ldur	x8, [x29, #-24]
   2c3e8:	ldr	x8, [x8]
   2c3ec:	cbz	x8, 2c410 <scols_init_debug@@SMARTCOLS_2.25+0x13340>
   2c3f0:	ldur	x8, [x29, #-24]
   2c3f4:	ldr	x0, [x8]
   2c3f8:	ldr	w9, [sp, #56]
   2c3fc:	mov	w1, w9
   2c400:	mov	x2, #0x4                   	// #4
   2c404:	adrp	x3, 30000 <scols_init_debug@@SMARTCOLS_2.25+0x16f30>
   2c408:	add	x3, x3, #0x1d0
   2c40c:	bl	7740 <qsort@plt>
   2c410:	ldur	x0, [x29, #-40]
   2c414:	bl	7b90 <closedir@plt>
   2c418:	ldr	w8, [sp, #56]
   2c41c:	stur	w8, [x29, #-4]
   2c420:	ldur	w0, [x29, #-4]
   2c424:	ldp	x29, x30, [sp, #112]
   2c428:	add	sp, sp, #0x80
   2c42c:	ret
   2c430:	sub	sp, sp, #0xa0
   2c434:	stp	x29, x30, [sp, #144]
   2c438:	add	x29, sp, #0x90
   2c43c:	stur	x0, [x29, #-16]
   2c440:	ldur	x8, [x29, #-16]
   2c444:	cbz	x8, 2c484 <scols_init_debug@@SMARTCOLS_2.25+0x133b4>
   2c448:	ldur	x0, [x29, #-16]
   2c44c:	mov	x1, sp
   2c450:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   2c454:	cbnz	w0, 2c484 <scols_init_debug@@SMARTCOLS_2.25+0x133b4>
   2c458:	ldr	w8, [sp, #16]
   2c45c:	and	w8, w8, #0xf000
   2c460:	cmp	w8, #0x6, lsl #12
   2c464:	b.ne	2c484 <scols_init_debug@@SMARTCOLS_2.25+0x133b4>  // b.any
   2c468:	ldr	x0, [sp, #32]
   2c46c:	bl	7cc0 <gnu_dev_major@plt>
   2c470:	cmp	w0, #0x7
   2c474:	b.ne	2c484 <scols_init_debug@@SMARTCOLS_2.25+0x133b4>  // b.any
   2c478:	mov	w8, #0x1                   	// #1
   2c47c:	stur	w8, [x29, #-4]
   2c480:	b	2c494 <scols_init_debug@@SMARTCOLS_2.25+0x133c4>
   2c484:	bl	8240 <__errno_location@plt>
   2c488:	mov	w8, #0x13                  	// #19
   2c48c:	str	w8, [x0]
   2c490:	stur	wzr, [x29, #-4]
   2c494:	ldur	w0, [x29, #-4]
   2c498:	ldp	x29, x30, [sp, #144]
   2c49c:	add	sp, sp, #0xa0
   2c4a0:	ret
   2c4a4:	sub	sp, sp, #0x50
   2c4a8:	stp	x29, x30, [sp, #64]
   2c4ac:	add	x29, sp, #0x40
   2c4b0:	stur	x0, [x29, #-16]
   2c4b4:	ldur	x8, [x29, #-16]
   2c4b8:	cbz	x8, 2c4d8 <scols_init_debug@@SMARTCOLS_2.25+0x13408>
   2c4bc:	ldur	x8, [x29, #-16]
   2c4c0:	ldrb	w9, [x8, #156]
   2c4c4:	mov	w10, #0x2                   	// #2
   2c4c8:	lsr	w9, w9, w10
   2c4cc:	and	w9, w9, #0x1
   2c4d0:	and	w9, w9, #0xff
   2c4d4:	cbz	w9, 2c4f0 <scols_init_debug@@SMARTCOLS_2.25+0x13420>
   2c4d8:	bl	8240 <__errno_location@plt>
   2c4dc:	mov	w8, #0x16                  	// #22
   2c4e0:	str	w8, [x0]
   2c4e4:	mov	x9, xzr
   2c4e8:	stur	x9, [x29, #-8]
   2c4ec:	b	2c684 <scols_init_debug@@SMARTCOLS_2.25+0x135b4>
   2c4f0:	bl	8240 <__errno_location@plt>
   2c4f4:	str	wzr, [x0]
   2c4f8:	ldur	x8, [x29, #-16]
   2c4fc:	ldrb	w9, [x8, #156]
   2c500:	and	w9, w9, #0x1
   2c504:	and	w9, w9, #0xff
   2c508:	cbz	w9, 2c51c <scols_init_debug@@SMARTCOLS_2.25+0x1344c>
   2c50c:	ldur	x8, [x29, #-16]
   2c510:	add	x8, x8, #0xa8
   2c514:	stur	x8, [x29, #-8]
   2c518:	b	2c684 <scols_init_debug@@SMARTCOLS_2.25+0x135b4>
   2c51c:	ldur	x0, [x29, #-16]
   2c520:	bl	2b410 <scols_init_debug@@SMARTCOLS_2.25+0x12340>
   2c524:	stur	w0, [x29, #-20]
   2c528:	ldur	w8, [x29, #-20]
   2c52c:	cmp	w8, #0x0
   2c530:	cset	w8, ge  // ge = tcont
   2c534:	tbnz	w8, #0, 2c544 <scols_init_debug@@SMARTCOLS_2.25+0x13474>
   2c538:	mov	x8, xzr
   2c53c:	stur	x8, [x29, #-8]
   2c540:	b	2c684 <scols_init_debug@@SMARTCOLS_2.25+0x135b4>
   2c544:	ldur	w0, [x29, #-20]
   2c548:	ldur	x8, [x29, #-16]
   2c54c:	add	x2, x8, #0xa8
   2c550:	mov	x1, #0x4c05                	// #19461
   2c554:	bl	83c0 <ioctl@plt>
   2c558:	cbnz	w0, 2c5fc <scols_init_debug@@SMARTCOLS_2.25+0x1352c>
   2c55c:	ldur	x8, [x29, #-16]
   2c560:	ldrb	w9, [x8, #156]
   2c564:	and	w9, w9, #0xfffffffe
   2c568:	orr	w9, w9, #0x1
   2c56c:	strb	w9, [x8, #156]
   2c570:	ldur	x8, [x29, #-16]
   2c574:	ldrb	w9, [x8, #156]
   2c578:	and	w9, w9, #0xfffffffb
   2c57c:	strb	w9, [x8, #156]
   2c580:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2c584:	add	x8, x8, #0xbd8
   2c588:	ldr	w9, [x8]
   2c58c:	mov	w10, #0x4                   	// #4
   2c590:	and	w9, w10, w9
   2c594:	cbz	w9, 2c5ec <scols_init_debug@@SMARTCOLS_2.25+0x1351c>
   2c598:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2c59c:	ldr	x8, [x8, #4016]
   2c5a0:	ldr	x0, [x8]
   2c5a4:	str	x0, [sp, #32]
   2c5a8:	bl	7880 <getpid@plt>
   2c5ac:	ldr	x8, [sp, #32]
   2c5b0:	str	w0, [sp, #28]
   2c5b4:	mov	x0, x8
   2c5b8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2c5bc:	add	x1, x1, #0x933
   2c5c0:	ldr	w2, [sp, #28]
   2c5c4:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c5c8:	add	x3, x3, #0x56
   2c5cc:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c5d0:	add	x4, x4, #0x5e
   2c5d4:	bl	8380 <fprintf@plt>
   2c5d8:	ldur	x8, [x29, #-16]
   2c5dc:	mov	x0, x8
   2c5e0:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c5e4:	add	x1, x1, #0x164
   2c5e8:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2c5ec:	ldur	x8, [x29, #-16]
   2c5f0:	add	x8, x8, #0xa8
   2c5f4:	stur	x8, [x29, #-8]
   2c5f8:	b	2c684 <scols_init_debug@@SMARTCOLS_2.25+0x135b4>
   2c5fc:	ldur	x8, [x29, #-16]
   2c600:	ldrb	w9, [x8, #156]
   2c604:	and	w9, w9, #0xfffffffb
   2c608:	orr	w9, w9, #0x4
   2c60c:	strb	w9, [x8, #156]
   2c610:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2c614:	add	x8, x8, #0xbd8
   2c618:	ldr	w9, [x8]
   2c61c:	mov	w10, #0x4                   	// #4
   2c620:	and	w9, w10, w9
   2c624:	cbz	w9, 2c67c <scols_init_debug@@SMARTCOLS_2.25+0x135ac>
   2c628:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2c62c:	ldr	x8, [x8, #4016]
   2c630:	ldr	x0, [x8]
   2c634:	str	x0, [sp, #16]
   2c638:	bl	7880 <getpid@plt>
   2c63c:	ldr	x8, [sp, #16]
   2c640:	str	w0, [sp, #12]
   2c644:	mov	x0, x8
   2c648:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2c64c:	add	x1, x1, #0x933
   2c650:	ldr	w2, [sp, #12]
   2c654:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c658:	add	x3, x3, #0x56
   2c65c:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c660:	add	x4, x4, #0x5e
   2c664:	bl	8380 <fprintf@plt>
   2c668:	ldur	x8, [x29, #-16]
   2c66c:	mov	x0, x8
   2c670:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c674:	add	x1, x1, #0x17b
   2c678:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2c67c:	mov	x8, xzr
   2c680:	stur	x8, [x29, #-8]
   2c684:	ldur	x0, [x29, #-8]
   2c688:	ldp	x29, x30, [sp, #64]
   2c68c:	add	sp, sp, #0x50
   2c690:	ret
   2c694:	sub	sp, sp, #0x50
   2c698:	stp	x29, x30, [sp, #64]
   2c69c:	add	x29, sp, #0x40
   2c6a0:	mov	x8, xzr
   2c6a4:	stur	x0, [x29, #-8]
   2c6a8:	ldur	x0, [x29, #-8]
   2c6ac:	str	x8, [sp, #24]
   2c6b0:	bl	2c7b0 <scols_init_debug@@SMARTCOLS_2.25+0x136e0>
   2c6b4:	stur	x0, [x29, #-16]
   2c6b8:	ldr	x8, [sp, #24]
   2c6bc:	stur	x8, [x29, #-24]
   2c6c0:	ldur	x9, [x29, #-16]
   2c6c4:	cbz	x9, 2c6dc <scols_init_debug@@SMARTCOLS_2.25+0x1360c>
   2c6c8:	ldur	x0, [x29, #-16]
   2c6cc:	sub	x1, x29, #0x18
   2c6d0:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c6d4:	add	x2, x2, #0x696
   2c6d8:	bl	33da4 <scols_init_debug@@SMARTCOLS_2.25+0x1acd4>
   2c6dc:	ldur	x8, [x29, #-24]
   2c6e0:	cbnz	x8, 2c730 <scols_init_debug@@SMARTCOLS_2.25+0x13660>
   2c6e4:	ldur	x8, [x29, #-8]
   2c6e8:	ldr	w9, [x8, #152]
   2c6ec:	and	w9, w9, #0x40
   2c6f0:	cbnz	w9, 2c730 <scols_init_debug@@SMARTCOLS_2.25+0x13660>
   2c6f4:	ldur	x0, [x29, #-8]
   2c6f8:	bl	2c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x133d4>
   2c6fc:	str	x0, [sp, #32]
   2c700:	ldr	x8, [sp, #32]
   2c704:	cbz	x8, 2c730 <scols_init_debug@@SMARTCOLS_2.25+0x13660>
   2c708:	ldr	x8, [sp, #32]
   2c70c:	mov	w9, #0x2a                  	// #42
   2c710:	strb	w9, [x8, #118]
   2c714:	ldr	x8, [sp, #32]
   2c718:	mov	w9, #0x0                   	// #0
   2c71c:	strb	w9, [x8, #119]
   2c720:	ldr	x8, [sp, #32]
   2c724:	add	x0, x8, #0x38
   2c728:	bl	7b80 <strdup@plt>
   2c72c:	stur	x0, [x29, #-24]
   2c730:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2c734:	add	x8, x8, #0xbd8
   2c738:	ldr	w9, [x8]
   2c73c:	mov	w10, #0x4                   	// #4
   2c740:	and	w9, w10, w9
   2c744:	cbz	w9, 2c7a0 <scols_init_debug@@SMARTCOLS_2.25+0x136d0>
   2c748:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2c74c:	ldr	x8, [x8, #4016]
   2c750:	ldr	x0, [x8]
   2c754:	str	x0, [sp, #16]
   2c758:	bl	7880 <getpid@plt>
   2c75c:	ldr	x8, [sp, #16]
   2c760:	str	w0, [sp, #12]
   2c764:	mov	x0, x8
   2c768:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2c76c:	add	x1, x1, #0x933
   2c770:	ldr	w2, [sp, #12]
   2c774:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c778:	add	x3, x3, #0x56
   2c77c:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c780:	add	x4, x4, #0x5e
   2c784:	bl	8380 <fprintf@plt>
   2c788:	ldur	x8, [x29, #-8]
   2c78c:	ldur	x2, [x29, #-24]
   2c790:	mov	x0, x8
   2c794:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c798:	add	x1, x1, #0x196
   2c79c:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2c7a0:	ldur	x0, [x29, #-24]
   2c7a4:	ldp	x29, x30, [sp, #64]
   2c7a8:	add	sp, sp, #0x50
   2c7ac:	ret
   2c7b0:	sub	sp, sp, #0x50
   2c7b4:	stp	x29, x30, [sp, #64]
   2c7b8:	add	x29, sp, #0x40
   2c7bc:	stur	x0, [x29, #-16]
   2c7c0:	ldur	x8, [x29, #-16]
   2c7c4:	cbz	x8, 2c7e4 <scols_init_debug@@SMARTCOLS_2.25+0x13714>
   2c7c8:	ldur	x8, [x29, #-16]
   2c7cc:	ldrb	w9, [x8]
   2c7d0:	cbz	w9, 2c7e4 <scols_init_debug@@SMARTCOLS_2.25+0x13714>
   2c7d4:	ldur	x8, [x29, #-16]
   2c7d8:	ldr	w9, [x8, #152]
   2c7dc:	and	w9, w9, #0x20
   2c7e0:	cbz	w9, 2c7f0 <scols_init_debug@@SMARTCOLS_2.25+0x13720>
   2c7e4:	mov	x8, xzr
   2c7e8:	stur	x8, [x29, #-8]
   2c7ec:	b	2c928 <scols_init_debug@@SMARTCOLS_2.25+0x13858>
   2c7f0:	ldur	x8, [x29, #-16]
   2c7f4:	ldr	x8, [x8, #160]
   2c7f8:	cbnz	x8, 2c91c <scols_init_debug@@SMARTCOLS_2.25+0x1384c>
   2c7fc:	ldur	x0, [x29, #-16]
   2c800:	bl	385dc <scols_init_debug@@SMARTCOLS_2.25+0x1f50c>
   2c804:	stur	x0, [x29, #-24]
   2c808:	ldur	x8, [x29, #-24]
   2c80c:	cbnz	x8, 2c888 <scols_init_debug@@SMARTCOLS_2.25+0x137b8>
   2c810:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2c814:	add	x8, x8, #0xbd8
   2c818:	ldr	w9, [x8]
   2c81c:	mov	w10, #0x4                   	// #4
   2c820:	and	w9, w10, w9
   2c824:	cbz	w9, 2c87c <scols_init_debug@@SMARTCOLS_2.25+0x137ac>
   2c828:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2c82c:	ldr	x8, [x8, #4016]
   2c830:	ldr	x0, [x8]
   2c834:	str	x0, [sp, #32]
   2c838:	bl	7880 <getpid@plt>
   2c83c:	ldr	x8, [sp, #32]
   2c840:	str	w0, [sp, #28]
   2c844:	mov	x0, x8
   2c848:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2c84c:	add	x1, x1, #0x933
   2c850:	ldr	w2, [sp, #28]
   2c854:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c858:	add	x3, x3, #0x56
   2c85c:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c860:	add	x4, x4, #0x5e
   2c864:	bl	8380 <fprintf@plt>
   2c868:	ldur	x8, [x29, #-16]
   2c86c:	mov	x0, x8
   2c870:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c874:	add	x1, x1, #0x727
   2c878:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2c87c:	mov	x8, xzr
   2c880:	stur	x8, [x29, #-8]
   2c884:	b	2c928 <scols_init_debug@@SMARTCOLS_2.25+0x13858>
   2c888:	ldur	x0, [x29, #-24]
   2c88c:	mov	x8, xzr
   2c890:	mov	x1, x8
   2c894:	mov	x2, x8
   2c898:	bl	36424 <scols_init_debug@@SMARTCOLS_2.25+0x1d354>
   2c89c:	ldur	x8, [x29, #-16]
   2c8a0:	str	x0, [x8, #160]
   2c8a4:	ldur	x8, [x29, #-16]
   2c8a8:	ldr	x8, [x8, #160]
   2c8ac:	cbnz	x8, 2c91c <scols_init_debug@@SMARTCOLS_2.25+0x1384c>
   2c8b0:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2c8b4:	add	x8, x8, #0xbd8
   2c8b8:	ldr	w9, [x8]
   2c8bc:	mov	w10, #0x4                   	// #4
   2c8c0:	and	w9, w10, w9
   2c8c4:	cbz	w9, 2c91c <scols_init_debug@@SMARTCOLS_2.25+0x1384c>
   2c8c8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2c8cc:	ldr	x8, [x8, #4016]
   2c8d0:	ldr	x0, [x8]
   2c8d4:	str	x0, [sp, #16]
   2c8d8:	bl	7880 <getpid@plt>
   2c8dc:	ldr	x8, [sp, #16]
   2c8e0:	str	w0, [sp, #12]
   2c8e4:	mov	x0, x8
   2c8e8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2c8ec:	add	x1, x1, #0x933
   2c8f0:	ldr	w2, [sp, #12]
   2c8f4:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c8f8:	add	x3, x3, #0x56
   2c8fc:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c900:	add	x4, x4, #0x5e
   2c904:	bl	8380 <fprintf@plt>
   2c908:	ldur	x8, [x29, #-16]
   2c90c:	mov	x0, x8
   2c910:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c914:	add	x1, x1, #0x746
   2c918:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2c91c:	ldur	x8, [x29, #-16]
   2c920:	ldr	x8, [x8, #160]
   2c924:	stur	x8, [x29, #-8]
   2c928:	ldur	x0, [x29, #-8]
   2c92c:	ldp	x29, x30, [sp, #64]
   2c930:	add	sp, sp, #0x50
   2c934:	ret
   2c938:	sub	sp, sp, #0x50
   2c93c:	stp	x29, x30, [sp, #64]
   2c940:	add	x29, sp, #0x40
   2c944:	mov	w8, #0xffffffea            	// #-22
   2c948:	stur	x0, [x29, #-8]
   2c94c:	stur	x1, [x29, #-16]
   2c950:	ldur	x0, [x29, #-8]
   2c954:	str	w8, [sp, #20]
   2c958:	bl	2c7b0 <scols_init_debug@@SMARTCOLS_2.25+0x136e0>
   2c95c:	stur	x0, [x29, #-24]
   2c960:	ldr	w8, [sp, #20]
   2c964:	stur	w8, [x29, #-28]
   2c968:	ldur	x9, [x29, #-24]
   2c96c:	cbz	x9, 2c988 <scols_init_debug@@SMARTCOLS_2.25+0x138b8>
   2c970:	ldur	x0, [x29, #-24]
   2c974:	ldur	x1, [x29, #-16]
   2c978:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2c97c:	add	x2, x2, #0x1ac
   2c980:	bl	3458c <scols_init_debug@@SMARTCOLS_2.25+0x1b4bc>
   2c984:	stur	w0, [x29, #-28]
   2c988:	ldur	w8, [x29, #-28]
   2c98c:	cbz	w8, 2c9e8 <scols_init_debug@@SMARTCOLS_2.25+0x13918>
   2c990:	ldur	x8, [x29, #-8]
   2c994:	ldr	w9, [x8, #152]
   2c998:	and	w9, w9, #0x40
   2c99c:	cbnz	w9, 2c9e8 <scols_init_debug@@SMARTCOLS_2.25+0x13918>
   2c9a0:	ldur	x0, [x29, #-8]
   2c9a4:	bl	2c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x133d4>
   2c9a8:	str	x0, [sp, #24]
   2c9ac:	ldr	x8, [sp, #24]
   2c9b0:	cbz	x8, 2c9d4 <scols_init_debug@@SMARTCOLS_2.25+0x13904>
   2c9b4:	ldur	x8, [x29, #-16]
   2c9b8:	cbz	x8, 2c9cc <scols_init_debug@@SMARTCOLS_2.25+0x138fc>
   2c9bc:	ldr	x8, [sp, #24]
   2c9c0:	ldr	x8, [x8, #24]
   2c9c4:	ldur	x9, [x29, #-16]
   2c9c8:	str	x8, [x9]
   2c9cc:	stur	wzr, [x29, #-28]
   2c9d0:	b	2c9e8 <scols_init_debug@@SMARTCOLS_2.25+0x13918>
   2c9d4:	bl	8240 <__errno_location@plt>
   2c9d8:	ldr	w8, [x0]
   2c9dc:	mov	w9, wzr
   2c9e0:	subs	w8, w9, w8
   2c9e4:	stur	w8, [x29, #-28]
   2c9e8:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2c9ec:	add	x8, x8, #0xbd8
   2c9f0:	ldr	w9, [x8]
   2c9f4:	mov	w10, #0x4                   	// #4
   2c9f8:	and	w9, w10, w9
   2c9fc:	cbz	w9, 2ca58 <scols_init_debug@@SMARTCOLS_2.25+0x13988>
   2ca00:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2ca04:	ldr	x8, [x8, #4016]
   2ca08:	ldr	x0, [x8]
   2ca0c:	str	x0, [sp, #8]
   2ca10:	bl	7880 <getpid@plt>
   2ca14:	ldr	x8, [sp, #8]
   2ca18:	str	w0, [sp, #4]
   2ca1c:	mov	x0, x8
   2ca20:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2ca24:	add	x1, x1, #0x933
   2ca28:	ldr	w2, [sp, #4]
   2ca2c:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ca30:	add	x3, x3, #0x56
   2ca34:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ca38:	add	x4, x4, #0x5e
   2ca3c:	bl	8380 <fprintf@plt>
   2ca40:	ldur	x8, [x29, #-8]
   2ca44:	ldur	w2, [x29, #-28]
   2ca48:	mov	x0, x8
   2ca4c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ca50:	add	x1, x1, #0x1b8
   2ca54:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2ca58:	ldur	w0, [x29, #-28]
   2ca5c:	ldp	x29, x30, [sp, #64]
   2ca60:	add	sp, sp, #0x50
   2ca64:	ret
   2ca68:	sub	sp, sp, #0x50
   2ca6c:	stp	x29, x30, [sp, #64]
   2ca70:	add	x29, sp, #0x40
   2ca74:	mov	w8, #0xffffffea            	// #-22
   2ca78:	stur	x0, [x29, #-16]
   2ca7c:	stur	x1, [x29, #-24]
   2ca80:	ldur	x0, [x29, #-16]
   2ca84:	str	w8, [sp, #16]
   2ca88:	bl	2c7b0 <scols_init_debug@@SMARTCOLS_2.25+0x136e0>
   2ca8c:	str	x0, [sp, #32]
   2ca90:	ldr	w8, [sp, #16]
   2ca94:	str	w8, [sp, #28]
   2ca98:	ldr	x9, [sp, #32]
   2ca9c:	cbz	x9, 2cab8 <scols_init_debug@@SMARTCOLS_2.25+0x139e8>
   2caa0:	ldr	x0, [sp, #32]
   2caa4:	ldur	x1, [x29, #-24]
   2caa8:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2caac:	add	x2, x2, #0x1cb
   2cab0:	bl	3458c <scols_init_debug@@SMARTCOLS_2.25+0x1b4bc>
   2cab4:	str	w0, [sp, #28]
   2cab8:	ldr	w8, [sp, #28]
   2cabc:	cbz	w8, 2cb1c <scols_init_debug@@SMARTCOLS_2.25+0x13a4c>
   2cac0:	ldur	x0, [x29, #-16]
   2cac4:	bl	2b410 <scols_init_debug@@SMARTCOLS_2.25+0x12340>
   2cac8:	str	w0, [sp, #24]
   2cacc:	str	wzr, [sp, #20]
   2cad0:	ldr	w8, [sp, #24]
   2cad4:	cmp	w8, #0x0
   2cad8:	cset	w8, ge  // ge = tcont
   2cadc:	tbnz	w8, #0, 2caec <scols_init_debug@@SMARTCOLS_2.25+0x13a1c>
   2cae0:	mov	w8, #0xffffffea            	// #-22
   2cae4:	stur	w8, [x29, #-4]
   2cae8:	b	2cb94 <scols_init_debug@@SMARTCOLS_2.25+0x13ac4>
   2caec:	ldr	w0, [sp, #24]
   2caf0:	add	x1, sp, #0x14
   2caf4:	bl	1999c <scols_init_debug@@SMARTCOLS_2.25+0x8cc>
   2caf8:	str	w0, [sp, #28]
   2cafc:	ldr	w8, [sp, #28]
   2cb00:	cbz	w8, 2cb10 <scols_init_debug@@SMARTCOLS_2.25+0x13a40>
   2cb04:	ldr	w8, [sp, #28]
   2cb08:	stur	w8, [x29, #-4]
   2cb0c:	b	2cb94 <scols_init_debug@@SMARTCOLS_2.25+0x13ac4>
   2cb10:	ldrsw	x8, [sp, #20]
   2cb14:	ldur	x9, [x29, #-24]
   2cb18:	str	x8, [x9]
   2cb1c:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2cb20:	add	x8, x8, #0xbd8
   2cb24:	ldr	w9, [x8]
   2cb28:	mov	w10, #0x4                   	// #4
   2cb2c:	and	w9, w10, w9
   2cb30:	cbz	w9, 2cb8c <scols_init_debug@@SMARTCOLS_2.25+0x13abc>
   2cb34:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2cb38:	ldr	x8, [x8, #4016]
   2cb3c:	ldr	x0, [x8]
   2cb40:	str	x0, [sp, #8]
   2cb44:	bl	7880 <getpid@plt>
   2cb48:	ldr	x8, [sp, #8]
   2cb4c:	str	w0, [sp, #4]
   2cb50:	mov	x0, x8
   2cb54:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2cb58:	add	x1, x1, #0x933
   2cb5c:	ldr	w2, [sp, #4]
   2cb60:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2cb64:	add	x3, x3, #0x56
   2cb68:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2cb6c:	add	x4, x4, #0x5e
   2cb70:	bl	8380 <fprintf@plt>
   2cb74:	ldur	x8, [x29, #-16]
   2cb78:	ldr	w2, [sp, #28]
   2cb7c:	mov	x0, x8
   2cb80:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2cb84:	add	x1, x1, #0x1e4
   2cb88:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2cb8c:	ldr	w8, [sp, #28]
   2cb90:	stur	w8, [x29, #-4]
   2cb94:	ldur	w0, [x29, #-4]
   2cb98:	ldp	x29, x30, [sp, #64]
   2cb9c:	add	sp, sp, #0x50
   2cba0:	ret
   2cba4:	sub	sp, sp, #0x50
   2cba8:	stp	x29, x30, [sp, #64]
   2cbac:	add	x29, sp, #0x40
   2cbb0:	mov	w8, #0xffffffea            	// #-22
   2cbb4:	stur	x0, [x29, #-8]
   2cbb8:	stur	x1, [x29, #-16]
   2cbbc:	ldur	x0, [x29, #-8]
   2cbc0:	str	w8, [sp, #20]
   2cbc4:	bl	2c7b0 <scols_init_debug@@SMARTCOLS_2.25+0x136e0>
   2cbc8:	stur	x0, [x29, #-24]
   2cbcc:	ldr	w8, [sp, #20]
   2cbd0:	stur	w8, [x29, #-28]
   2cbd4:	ldur	x9, [x29, #-24]
   2cbd8:	cbz	x9, 2cbf4 <scols_init_debug@@SMARTCOLS_2.25+0x13b24>
   2cbdc:	ldur	x0, [x29, #-24]
   2cbe0:	ldur	x1, [x29, #-16]
   2cbe4:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2cbe8:	add	x2, x2, #0x1fa
   2cbec:	bl	3458c <scols_init_debug@@SMARTCOLS_2.25+0x1b4bc>
   2cbf0:	stur	w0, [x29, #-28]
   2cbf4:	ldur	w8, [x29, #-28]
   2cbf8:	cbz	w8, 2cc54 <scols_init_debug@@SMARTCOLS_2.25+0x13b84>
   2cbfc:	ldur	x8, [x29, #-8]
   2cc00:	ldr	w9, [x8, #152]
   2cc04:	and	w9, w9, #0x40
   2cc08:	cbnz	w9, 2cc54 <scols_init_debug@@SMARTCOLS_2.25+0x13b84>
   2cc0c:	ldur	x0, [x29, #-8]
   2cc10:	bl	2c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x133d4>
   2cc14:	str	x0, [sp, #24]
   2cc18:	ldr	x8, [sp, #24]
   2cc1c:	cbz	x8, 2cc40 <scols_init_debug@@SMARTCOLS_2.25+0x13b70>
   2cc20:	ldur	x8, [x29, #-16]
   2cc24:	cbz	x8, 2cc38 <scols_init_debug@@SMARTCOLS_2.25+0x13b68>
   2cc28:	ldr	x8, [sp, #24]
   2cc2c:	ldr	x8, [x8, #32]
   2cc30:	ldur	x9, [x29, #-16]
   2cc34:	str	x8, [x9]
   2cc38:	stur	wzr, [x29, #-28]
   2cc3c:	b	2cc54 <scols_init_debug@@SMARTCOLS_2.25+0x13b84>
   2cc40:	bl	8240 <__errno_location@plt>
   2cc44:	ldr	w8, [x0]
   2cc48:	mov	w9, wzr
   2cc4c:	subs	w8, w9, w8
   2cc50:	stur	w8, [x29, #-28]
   2cc54:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2cc58:	add	x8, x8, #0xbd8
   2cc5c:	ldr	w9, [x8]
   2cc60:	mov	w10, #0x4                   	// #4
   2cc64:	and	w9, w10, w9
   2cc68:	cbz	w9, 2ccc4 <scols_init_debug@@SMARTCOLS_2.25+0x13bf4>
   2cc6c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2cc70:	ldr	x8, [x8, #4016]
   2cc74:	ldr	x0, [x8]
   2cc78:	str	x0, [sp, #8]
   2cc7c:	bl	7880 <getpid@plt>
   2cc80:	ldr	x8, [sp, #8]
   2cc84:	str	w0, [sp, #4]
   2cc88:	mov	x0, x8
   2cc8c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2cc90:	add	x1, x1, #0x933
   2cc94:	ldr	w2, [sp, #4]
   2cc98:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2cc9c:	add	x3, x3, #0x56
   2cca0:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2cca4:	add	x4, x4, #0x5e
   2cca8:	bl	8380 <fprintf@plt>
   2ccac:	ldur	x8, [x29, #-8]
   2ccb0:	ldur	w2, [x29, #-28]
   2ccb4:	mov	x0, x8
   2ccb8:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ccbc:	add	x1, x1, #0x209
   2ccc0:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2ccc4:	ldur	w0, [x29, #-28]
   2ccc8:	ldp	x29, x30, [sp, #64]
   2cccc:	add	sp, sp, #0x50
   2ccd0:	ret
   2ccd4:	sub	sp, sp, #0x40
   2ccd8:	stp	x29, x30, [sp, #48]
   2ccdc:	add	x29, sp, #0x30
   2cce0:	stur	x0, [x29, #-8]
   2cce4:	stur	x1, [x29, #-16]
   2cce8:	ldur	x0, [x29, #-8]
   2ccec:	bl	2c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x133d4>
   2ccf0:	str	x0, [sp, #24]
   2ccf4:	ldr	x8, [sp, #24]
   2ccf8:	cbz	x8, 2cd1c <scols_init_debug@@SMARTCOLS_2.25+0x13c4c>
   2ccfc:	ldur	x8, [x29, #-16]
   2cd00:	cbz	x8, 2cd14 <scols_init_debug@@SMARTCOLS_2.25+0x13c44>
   2cd04:	ldr	x8, [sp, #24]
   2cd08:	ldr	w9, [x8, #44]
   2cd0c:	ldur	x8, [x29, #-16]
   2cd10:	str	w9, [x8]
   2cd14:	str	wzr, [sp, #20]
   2cd18:	b	2cd30 <scols_init_debug@@SMARTCOLS_2.25+0x13c60>
   2cd1c:	bl	8240 <__errno_location@plt>
   2cd20:	ldr	w8, [x0]
   2cd24:	mov	w9, wzr
   2cd28:	subs	w8, w9, w8
   2cd2c:	str	w8, [sp, #20]
   2cd30:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2cd34:	add	x8, x8, #0xbd8
   2cd38:	ldr	w9, [x8]
   2cd3c:	mov	w10, #0x4                   	// #4
   2cd40:	and	w9, w10, w9
   2cd44:	cbz	w9, 2cda0 <scols_init_debug@@SMARTCOLS_2.25+0x13cd0>
   2cd48:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2cd4c:	ldr	x8, [x8, #4016]
   2cd50:	ldr	x0, [x8]
   2cd54:	str	x0, [sp, #8]
   2cd58:	bl	7880 <getpid@plt>
   2cd5c:	ldr	x8, [sp, #8]
   2cd60:	str	w0, [sp, #4]
   2cd64:	mov	x0, x8
   2cd68:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2cd6c:	add	x1, x1, #0x933
   2cd70:	ldr	w2, [sp, #4]
   2cd74:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2cd78:	add	x3, x3, #0x56
   2cd7c:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2cd80:	add	x4, x4, #0x5e
   2cd84:	bl	8380 <fprintf@plt>
   2cd88:	ldur	x8, [x29, #-8]
   2cd8c:	ldr	w2, [sp, #20]
   2cd90:	mov	x0, x8
   2cd94:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2cd98:	add	x1, x1, #0x21f
   2cd9c:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2cda0:	ldr	w0, [sp, #20]
   2cda4:	ldp	x29, x30, [sp, #48]
   2cda8:	add	sp, sp, #0x40
   2cdac:	ret
   2cdb0:	sub	sp, sp, #0x40
   2cdb4:	stp	x29, x30, [sp, #48]
   2cdb8:	add	x29, sp, #0x30
   2cdbc:	stur	x0, [x29, #-16]
   2cdc0:	ldur	x0, [x29, #-16]
   2cdc4:	bl	2c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x133d4>
   2cdc8:	str	x0, [sp, #24]
   2cdcc:	ldr	x8, [sp, #24]
   2cdd0:	cbz	x8, 2cde4 <scols_init_debug@@SMARTCOLS_2.25+0x13d14>
   2cdd4:	ldr	x8, [sp, #24]
   2cdd8:	add	x8, x8, #0x78
   2cddc:	stur	x8, [x29, #-8]
   2cde0:	b	2ce58 <scols_init_debug@@SMARTCOLS_2.25+0x13d88>
   2cde4:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2cde8:	add	x8, x8, #0xbd8
   2cdec:	ldr	w9, [x8]
   2cdf0:	mov	w10, #0x4                   	// #4
   2cdf4:	and	w9, w10, w9
   2cdf8:	cbz	w9, 2ce50 <scols_init_debug@@SMARTCOLS_2.25+0x13d80>
   2cdfc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2ce00:	ldr	x8, [x8, #4016]
   2ce04:	ldr	x0, [x8]
   2ce08:	str	x0, [sp, #16]
   2ce0c:	bl	7880 <getpid@plt>
   2ce10:	ldr	x8, [sp, #16]
   2ce14:	str	w0, [sp, #12]
   2ce18:	mov	x0, x8
   2ce1c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2ce20:	add	x1, x1, #0x933
   2ce24:	ldr	w2, [sp, #12]
   2ce28:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ce2c:	add	x3, x3, #0x56
   2ce30:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ce34:	add	x4, x4, #0x5e
   2ce38:	bl	8380 <fprintf@plt>
   2ce3c:	ldur	x8, [x29, #-16]
   2ce40:	mov	x0, x8
   2ce44:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ce48:	add	x1, x1, #0x238
   2ce4c:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2ce50:	mov	x8, xzr
   2ce54:	stur	x8, [x29, #-8]
   2ce58:	ldur	x0, [x29, #-8]
   2ce5c:	ldp	x29, x30, [sp, #48]
   2ce60:	add	sp, sp, #0x40
   2ce64:	ret
   2ce68:	sub	sp, sp, #0x40
   2ce6c:	stp	x29, x30, [sp, #48]
   2ce70:	add	x29, sp, #0x30
   2ce74:	stur	x0, [x29, #-8]
   2ce78:	stur	x1, [x29, #-16]
   2ce7c:	ldur	x0, [x29, #-8]
   2ce80:	bl	2c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x133d4>
   2ce84:	str	x0, [sp, #24]
   2ce88:	ldr	x8, [sp, #24]
   2ce8c:	cbz	x8, 2ceb0 <scols_init_debug@@SMARTCOLS_2.25+0x13de0>
   2ce90:	ldur	x8, [x29, #-16]
   2ce94:	cbz	x8, 2cea8 <scols_init_debug@@SMARTCOLS_2.25+0x13dd8>
   2ce98:	ldr	x8, [sp, #24]
   2ce9c:	ldr	x8, [x8]
   2cea0:	ldur	x9, [x29, #-16]
   2cea4:	str	x8, [x9]
   2cea8:	str	wzr, [sp, #20]
   2ceac:	b	2cec4 <scols_init_debug@@SMARTCOLS_2.25+0x13df4>
   2ceb0:	bl	8240 <__errno_location@plt>
   2ceb4:	ldr	w8, [x0]
   2ceb8:	mov	w9, wzr
   2cebc:	subs	w8, w9, w8
   2cec0:	str	w8, [sp, #20]
   2cec4:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2cec8:	add	x8, x8, #0xbd8
   2cecc:	ldr	w9, [x8]
   2ced0:	mov	w10, #0x4                   	// #4
   2ced4:	and	w9, w10, w9
   2ced8:	cbz	w9, 2cf34 <scols_init_debug@@SMARTCOLS_2.25+0x13e64>
   2cedc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2cee0:	ldr	x8, [x8, #4016]
   2cee4:	ldr	x0, [x8]
   2cee8:	str	x0, [sp, #8]
   2ceec:	bl	7880 <getpid@plt>
   2cef0:	ldr	x8, [sp, #8]
   2cef4:	str	w0, [sp, #4]
   2cef8:	mov	x0, x8
   2cefc:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2cf00:	add	x1, x1, #0x933
   2cf04:	ldr	w2, [sp, #4]
   2cf08:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2cf0c:	add	x3, x3, #0x56
   2cf10:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2cf14:	add	x4, x4, #0x5e
   2cf18:	bl	8380 <fprintf@plt>
   2cf1c:	ldur	x8, [x29, #-8]
   2cf20:	ldr	w2, [sp, #20]
   2cf24:	mov	x0, x8
   2cf28:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2cf2c:	add	x1, x1, #0x24e
   2cf30:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2cf34:	ldr	w0, [sp, #20]
   2cf38:	ldp	x29, x30, [sp, #48]
   2cf3c:	add	sp, sp, #0x40
   2cf40:	ret
   2cf44:	sub	sp, sp, #0x40
   2cf48:	stp	x29, x30, [sp, #48]
   2cf4c:	add	x29, sp, #0x30
   2cf50:	stur	x0, [x29, #-8]
   2cf54:	stur	x1, [x29, #-16]
   2cf58:	ldur	x0, [x29, #-8]
   2cf5c:	bl	2c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x133d4>
   2cf60:	str	x0, [sp, #24]
   2cf64:	ldr	x8, [sp, #24]
   2cf68:	cbz	x8, 2cf8c <scols_init_debug@@SMARTCOLS_2.25+0x13ebc>
   2cf6c:	ldur	x8, [x29, #-16]
   2cf70:	cbz	x8, 2cf84 <scols_init_debug@@SMARTCOLS_2.25+0x13eb4>
   2cf74:	ldr	x8, [sp, #24]
   2cf78:	ldr	x8, [x8, #8]
   2cf7c:	ldur	x9, [x29, #-16]
   2cf80:	str	x8, [x9]
   2cf84:	str	wzr, [sp, #20]
   2cf88:	b	2cfa0 <scols_init_debug@@SMARTCOLS_2.25+0x13ed0>
   2cf8c:	bl	8240 <__errno_location@plt>
   2cf90:	ldr	w8, [x0]
   2cf94:	mov	w9, wzr
   2cf98:	subs	w8, w9, w8
   2cf9c:	str	w8, [sp, #20]
   2cfa0:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2cfa4:	add	x8, x8, #0xbd8
   2cfa8:	ldr	w9, [x8]
   2cfac:	mov	w10, #0x4                   	// #4
   2cfb0:	and	w9, w10, w9
   2cfb4:	cbz	w9, 2d010 <scols_init_debug@@SMARTCOLS_2.25+0x13f40>
   2cfb8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2cfbc:	ldr	x8, [x8, #4016]
   2cfc0:	ldr	x0, [x8]
   2cfc4:	str	x0, [sp, #8]
   2cfc8:	bl	7880 <getpid@plt>
   2cfcc:	ldr	x8, [sp, #8]
   2cfd0:	str	w0, [sp, #4]
   2cfd4:	mov	x0, x8
   2cfd8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2cfdc:	add	x1, x1, #0x933
   2cfe0:	ldr	w2, [sp, #4]
   2cfe4:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2cfe8:	add	x3, x3, #0x56
   2cfec:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2cff0:	add	x4, x4, #0x5e
   2cff4:	bl	8380 <fprintf@plt>
   2cff8:	ldur	x8, [x29, #-8]
   2cffc:	ldr	w2, [sp, #20]
   2d000:	mov	x0, x8
   2d004:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d008:	add	x1, x1, #0x268
   2d00c:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2d010:	ldr	w0, [sp, #20]
   2d014:	ldp	x29, x30, [sp, #48]
   2d018:	add	sp, sp, #0x40
   2d01c:	ret
   2d020:	sub	sp, sp, #0x30
   2d024:	stp	x29, x30, [sp, #32]
   2d028:	add	x29, sp, #0x20
   2d02c:	mov	w8, #0x200                 	// #512
   2d030:	movk	w8, #0x3, lsl #16
   2d034:	stur	wzr, [x29, #-12]
   2d038:	str	w8, [sp, #4]
   2d03c:	bl	2a8bc <scols_init_debug@@SMARTCOLS_2.25+0x117ec>
   2d040:	ldr	w8, [sp, #4]
   2d044:	cmp	w0, w8
   2d048:	b.lt	2d058 <scols_init_debug@@SMARTCOLS_2.25+0x13f88>  // b.tstop
   2d04c:	mov	w8, #0x1                   	// #1
   2d050:	stur	w8, [x29, #-4]
   2d054:	b	2d0c8 <scols_init_debug@@SMARTCOLS_2.25+0x13ff8>
   2d058:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d05c:	add	x0, x0, #0x282
   2d060:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2d064:	add	x1, x1, #0xf23
   2d068:	bl	78b0 <fopen@plt>
   2d06c:	str	x0, [sp, #8]
   2d070:	ldr	x8, [sp, #8]
   2d074:	cbnz	x8, 2d080 <scols_init_debug@@SMARTCOLS_2.25+0x13fb0>
   2d078:	stur	wzr, [x29, #-4]
   2d07c:	b	2d0c8 <scols_init_debug@@SMARTCOLS_2.25+0x13ff8>
   2d080:	ldr	x0, [sp, #8]
   2d084:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d088:	add	x1, x1, #0x501
   2d08c:	sub	x2, x29, #0xc
   2d090:	bl	79b0 <__isoc99_fscanf@plt>
   2d094:	stur	w0, [x29, #-8]
   2d098:	ldr	x0, [sp, #8]
   2d09c:	bl	7860 <fclose@plt>
   2d0a0:	ldur	w8, [x29, #-8]
   2d0a4:	cmp	w8, #0x1
   2d0a8:	b.ne	2d0b8 <scols_init_debug@@SMARTCOLS_2.25+0x13fe8>  // b.any
   2d0ac:	ldur	w8, [x29, #-12]
   2d0b0:	str	w8, [sp]
   2d0b4:	b	2d0c0 <scols_init_debug@@SMARTCOLS_2.25+0x13ff0>
   2d0b8:	mov	w8, wzr
   2d0bc:	str	w8, [sp]
   2d0c0:	ldr	w8, [sp]
   2d0c4:	stur	w8, [x29, #-4]
   2d0c8:	ldur	w0, [x29, #-4]
   2d0cc:	ldp	x29, x30, [sp, #32]
   2d0d0:	add	sp, sp, #0x30
   2d0d4:	ret
   2d0d8:	sub	sp, sp, #0x30
   2d0dc:	stp	x29, x30, [sp, #32]
   2d0e0:	add	x29, sp, #0x20
   2d0e4:	str	x0, [sp, #16]
   2d0e8:	ldr	x0, [sp, #16]
   2d0ec:	bl	2c7b0 <scols_init_debug@@SMARTCOLS_2.25+0x136e0>
   2d0f0:	str	x0, [sp, #8]
   2d0f4:	ldr	x8, [sp, #8]
   2d0f8:	cbz	x8, 2d120 <scols_init_debug@@SMARTCOLS_2.25+0x14050>
   2d0fc:	ldr	x0, [sp, #8]
   2d100:	add	x1, sp, #0x4
   2d104:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d108:	add	x2, x2, #0x2a7
   2d10c:	bl	346fc <scols_init_debug@@SMARTCOLS_2.25+0x1b62c>
   2d110:	cbnz	w0, 2d120 <scols_init_debug@@SMARTCOLS_2.25+0x14050>
   2d114:	ldr	w8, [sp, #4]
   2d118:	stur	w8, [x29, #-4]
   2d11c:	b	2d128 <scols_init_debug@@SMARTCOLS_2.25+0x14058>
   2d120:	bl	2d020 <scols_init_debug@@SMARTCOLS_2.25+0x13f50>
   2d124:	stur	w0, [x29, #-4]
   2d128:	ldur	w0, [x29, #-4]
   2d12c:	ldp	x29, x30, [sp, #32]
   2d130:	add	sp, sp, #0x30
   2d134:	ret
   2d138:	sub	sp, sp, #0x40
   2d13c:	stp	x29, x30, [sp, #48]
   2d140:	add	x29, sp, #0x30
   2d144:	stur	x0, [x29, #-16]
   2d148:	ldur	x0, [x29, #-16]
   2d14c:	bl	2c7b0 <scols_init_debug@@SMARTCOLS_2.25+0x136e0>
   2d150:	str	x0, [sp, #24]
   2d154:	ldr	x8, [sp, #24]
   2d158:	cbz	x8, 2d180 <scols_init_debug@@SMARTCOLS_2.25+0x140b0>
   2d15c:	ldr	x0, [sp, #24]
   2d160:	add	x1, sp, #0x14
   2d164:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d168:	add	x2, x2, #0x2b5
   2d16c:	bl	346fc <scols_init_debug@@SMARTCOLS_2.25+0x1b62c>
   2d170:	cbnz	w0, 2d180 <scols_init_debug@@SMARTCOLS_2.25+0x140b0>
   2d174:	ldr	w8, [sp, #20]
   2d178:	stur	w8, [x29, #-4]
   2d17c:	b	2d1bc <scols_init_debug@@SMARTCOLS_2.25+0x140ec>
   2d180:	ldur	x8, [x29, #-16]
   2d184:	ldr	w9, [x8, #152]
   2d188:	and	w9, w9, #0x40
   2d18c:	cbnz	w9, 2d1b8 <scols_init_debug@@SMARTCOLS_2.25+0x140e8>
   2d190:	ldur	x0, [x29, #-16]
   2d194:	bl	2c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x133d4>
   2d198:	str	x0, [sp, #8]
   2d19c:	ldr	x8, [sp, #8]
   2d1a0:	cbz	x8, 2d1b8 <scols_init_debug@@SMARTCOLS_2.25+0x140e8>
   2d1a4:	ldr	x8, [sp, #8]
   2d1a8:	ldr	w9, [x8, #52]
   2d1ac:	and	w9, w9, #0x4
   2d1b0:	stur	w9, [x29, #-4]
   2d1b4:	b	2d1bc <scols_init_debug@@SMARTCOLS_2.25+0x140ec>
   2d1b8:	stur	wzr, [x29, #-4]
   2d1bc:	ldur	w0, [x29, #-4]
   2d1c0:	ldp	x29, x30, [sp, #48]
   2d1c4:	add	sp, sp, #0x40
   2d1c8:	ret
   2d1cc:	sub	sp, sp, #0x40
   2d1d0:	stp	x29, x30, [sp, #48]
   2d1d4:	add	x29, sp, #0x30
   2d1d8:	stur	x0, [x29, #-16]
   2d1dc:	ldur	x0, [x29, #-16]
   2d1e0:	bl	2c7b0 <scols_init_debug@@SMARTCOLS_2.25+0x136e0>
   2d1e4:	str	x0, [sp, #24]
   2d1e8:	ldr	x8, [sp, #24]
   2d1ec:	cbz	x8, 2d214 <scols_init_debug@@SMARTCOLS_2.25+0x14144>
   2d1f0:	ldr	x0, [sp, #24]
   2d1f4:	add	x1, sp, #0x14
   2d1f8:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   2d1fc:	add	x2, x2, #0x9bd
   2d200:	bl	346fc <scols_init_debug@@SMARTCOLS_2.25+0x1b62c>
   2d204:	cbnz	w0, 2d214 <scols_init_debug@@SMARTCOLS_2.25+0x14144>
   2d208:	ldr	w8, [sp, #20]
   2d20c:	stur	w8, [x29, #-4]
   2d210:	b	2d250 <scols_init_debug@@SMARTCOLS_2.25+0x14180>
   2d214:	ldur	x8, [x29, #-16]
   2d218:	ldr	w9, [x8, #152]
   2d21c:	and	w9, w9, #0x40
   2d220:	cbnz	w9, 2d24c <scols_init_debug@@SMARTCOLS_2.25+0x1417c>
   2d224:	ldur	x0, [x29, #-16]
   2d228:	bl	2c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x133d4>
   2d22c:	str	x0, [sp, #8]
   2d230:	ldr	x8, [sp, #8]
   2d234:	cbz	x8, 2d24c <scols_init_debug@@SMARTCOLS_2.25+0x1417c>
   2d238:	ldr	x8, [sp, #8]
   2d23c:	ldr	w9, [x8, #52]
   2d240:	and	w9, w9, #0x1
   2d244:	stur	w9, [x29, #-4]
   2d248:	b	2d250 <scols_init_debug@@SMARTCOLS_2.25+0x14180>
   2d24c:	stur	wzr, [x29, #-4]
   2d250:	ldur	w0, [x29, #-4]
   2d254:	ldp	x29, x30, [sp, #48]
   2d258:	add	sp, sp, #0x40
   2d25c:	ret
   2d260:	sub	sp, sp, #0x40
   2d264:	stp	x29, x30, [sp, #48]
   2d268:	add	x29, sp, #0x30
   2d26c:	stur	x0, [x29, #-16]
   2d270:	ldur	x0, [x29, #-16]
   2d274:	bl	2c7b0 <scols_init_debug@@SMARTCOLS_2.25+0x136e0>
   2d278:	str	x0, [sp, #24]
   2d27c:	ldr	x8, [sp, #24]
   2d280:	cbz	x8, 2d2a8 <scols_init_debug@@SMARTCOLS_2.25+0x141d8>
   2d284:	ldr	x0, [sp, #24]
   2d288:	add	x1, sp, #0x14
   2d28c:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d290:	add	x2, x2, #0x2c4
   2d294:	bl	346fc <scols_init_debug@@SMARTCOLS_2.25+0x1b62c>
   2d298:	cbnz	w0, 2d2a8 <scols_init_debug@@SMARTCOLS_2.25+0x141d8>
   2d29c:	ldr	w8, [sp, #20]
   2d2a0:	stur	w8, [x29, #-4]
   2d2a4:	b	2d2e4 <scols_init_debug@@SMARTCOLS_2.25+0x14214>
   2d2a8:	ldur	x8, [x29, #-16]
   2d2ac:	ldr	w9, [x8, #152]
   2d2b0:	and	w9, w9, #0x40
   2d2b4:	cbnz	w9, 2d2e0 <scols_init_debug@@SMARTCOLS_2.25+0x14210>
   2d2b8:	ldur	x0, [x29, #-16]
   2d2bc:	bl	2c4a4 <scols_init_debug@@SMARTCOLS_2.25+0x133d4>
   2d2c0:	str	x0, [sp, #8]
   2d2c4:	ldr	x8, [sp, #8]
   2d2c8:	cbz	x8, 2d2e0 <scols_init_debug@@SMARTCOLS_2.25+0x14210>
   2d2cc:	ldr	x8, [sp, #8]
   2d2d0:	ldr	w9, [x8, #52]
   2d2d4:	and	w9, w9, #0x10
   2d2d8:	stur	w9, [x29, #-4]
   2d2dc:	b	2d2e4 <scols_init_debug@@SMARTCOLS_2.25+0x14214>
   2d2e0:	stur	wzr, [x29, #-4]
   2d2e4:	ldur	w0, [x29, #-4]
   2d2e8:	ldp	x29, x30, [sp, #48]
   2d2ec:	add	sp, sp, #0x40
   2d2f0:	ret
   2d2f4:	sub	sp, sp, #0xb0
   2d2f8:	stp	x29, x30, [sp, #160]
   2d2fc:	add	x29, sp, #0xa0
   2d300:	stur	x0, [x29, #-16]
   2d304:	stur	x1, [x29, #-24]
   2d308:	stur	x2, [x29, #-32]
   2d30c:	stur	x3, [x29, #-40]
   2d310:	stur	x4, [x29, #-48]
   2d314:	stur	w5, [x29, #-52]
   2d318:	stur	xzr, [x29, #-64]
   2d31c:	stur	xzr, [x29, #-72]
   2d320:	ldur	x8, [x29, #-16]
   2d324:	cbnz	x8, 2d330 <scols_init_debug@@SMARTCOLS_2.25+0x14260>
   2d328:	stur	wzr, [x29, #-4]
   2d32c:	b	2d52c <scols_init_debug@@SMARTCOLS_2.25+0x1445c>
   2d330:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2d334:	add	x8, x8, #0xbd8
   2d338:	ldr	w9, [x8]
   2d33c:	mov	w10, #0x4                   	// #4
   2d340:	and	w9, w10, w9
   2d344:	cbz	w9, 2d3bc <scols_init_debug@@SMARTCOLS_2.25+0x142ec>
   2d348:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2d34c:	ldr	x8, [x8, #4016]
   2d350:	ldr	x0, [x8]
   2d354:	str	x0, [sp, #40]
   2d358:	bl	7880 <getpid@plt>
   2d35c:	ldr	x8, [sp, #40]
   2d360:	str	w0, [sp, #36]
   2d364:	mov	x0, x8
   2d368:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2d36c:	add	x1, x1, #0x933
   2d370:	ldr	w2, [sp, #36]
   2d374:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d378:	add	x3, x3, #0x56
   2d37c:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d380:	add	x4, x4, #0x5e
   2d384:	bl	8380 <fprintf@plt>
   2d388:	ldur	x8, [x29, #-16]
   2d38c:	ldur	x9, [x29, #-16]
   2d390:	mov	x0, x9
   2d394:	str	x8, [sp, #24]
   2d398:	bl	2b3d0 <scols_init_debug@@SMARTCOLS_2.25+0x12300>
   2d39c:	ldur	x3, [x29, #-32]
   2d3a0:	ldr	x8, [sp, #24]
   2d3a4:	str	x0, [sp, #16]
   2d3a8:	mov	x0, x8
   2d3ac:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d3b0:	add	x1, x1, #0x2cd
   2d3b4:	ldr	x2, [sp, #16]
   2d3b8:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2d3bc:	ldur	x8, [x29, #-24]
   2d3c0:	cbz	x8, 2d418 <scols_init_debug@@SMARTCOLS_2.25+0x14348>
   2d3c4:	ldur	x0, [x29, #-16]
   2d3c8:	sub	x1, x29, #0x40
   2d3cc:	bl	2cf44 <scols_init_debug@@SMARTCOLS_2.25+0x13e74>
   2d3d0:	cbnz	w0, 2d418 <scols_init_debug@@SMARTCOLS_2.25+0x14348>
   2d3d4:	ldur	x0, [x29, #-16]
   2d3d8:	sub	x1, x29, #0x48
   2d3dc:	bl	2ce68 <scols_init_debug@@SMARTCOLS_2.25+0x13d98>
   2d3e0:	cbnz	w0, 2d418 <scols_init_debug@@SMARTCOLS_2.25+0x14348>
   2d3e4:	ldur	x8, [x29, #-64]
   2d3e8:	ldur	x9, [x29, #-24]
   2d3ec:	ldr	x9, [x9, #8]
   2d3f0:	cmp	x8, x9
   2d3f4:	b.ne	2d410 <scols_init_debug@@SMARTCOLS_2.25+0x14340>  // b.any
   2d3f8:	ldur	x8, [x29, #-72]
   2d3fc:	ldur	x9, [x29, #-24]
   2d400:	ldr	x9, [x9]
   2d404:	cmp	x8, x9
   2d408:	b.ne	2d410 <scols_init_debug@@SMARTCOLS_2.25+0x14340>  // b.any
   2d40c:	b	2d47c <scols_init_debug@@SMARTCOLS_2.25+0x143ac>
   2d410:	stur	wzr, [x29, #-4]
   2d414:	b	2d52c <scols_init_debug@@SMARTCOLS_2.25+0x1445c>
   2d418:	ldur	x8, [x29, #-32]
   2d41c:	cbz	x8, 2d474 <scols_init_debug@@SMARTCOLS_2.25+0x143a4>
   2d420:	ldur	x0, [x29, #-16]
   2d424:	bl	2c694 <scols_init_debug@@SMARTCOLS_2.25+0x135c4>
   2d428:	str	x0, [sp, #80]
   2d42c:	ldr	x8, [sp, #80]
   2d430:	mov	w9, #0x0                   	// #0
   2d434:	str	w9, [sp, #12]
   2d438:	cbz	x8, 2d454 <scols_init_debug@@SMARTCOLS_2.25+0x14384>
   2d43c:	ldr	x0, [sp, #80]
   2d440:	ldur	x1, [x29, #-32]
   2d444:	bl	7d30 <strcmp@plt>
   2d448:	cmp	w0, #0x0
   2d44c:	cset	w8, eq  // eq = none
   2d450:	str	w8, [sp, #12]
   2d454:	ldr	w8, [sp, #12]
   2d458:	and	w8, w8, #0x1
   2d45c:	str	w8, [sp, #76]
   2d460:	ldr	x0, [sp, #80]
   2d464:	bl	7dd0 <free@plt>
   2d468:	ldr	w8, [sp, #76]
   2d46c:	cbz	w8, 2d474 <scols_init_debug@@SMARTCOLS_2.25+0x143a4>
   2d470:	b	2d47c <scols_init_debug@@SMARTCOLS_2.25+0x143ac>
   2d474:	stur	wzr, [x29, #-4]
   2d478:	b	2d52c <scols_init_debug@@SMARTCOLS_2.25+0x1445c>
   2d47c:	ldur	w8, [x29, #-52]
   2d480:	and	w8, w8, #0x10
   2d484:	cbz	w8, 2d524 <scols_init_debug@@SMARTCOLS_2.25+0x14454>
   2d488:	add	x1, sp, #0x40
   2d48c:	str	xzr, [sp, #64]
   2d490:	ldur	x0, [x29, #-16]
   2d494:	bl	2c938 <scols_init_debug@@SMARTCOLS_2.25+0x13868>
   2d498:	mov	w8, #0x0                   	// #0
   2d49c:	str	w8, [sp, #8]
   2d4a0:	cbnz	w0, 2d4b8 <scols_init_debug@@SMARTCOLS_2.25+0x143e8>
   2d4a4:	ldr	x8, [sp, #64]
   2d4a8:	ldur	x9, [x29, #-40]
   2d4ac:	cmp	x8, x9
   2d4b0:	cset	w10, eq  // eq = none
   2d4b4:	str	w10, [sp, #8]
   2d4b8:	ldr	w8, [sp, #8]
   2d4bc:	and	w8, w8, #0x1
   2d4c0:	str	w8, [sp, #60]
   2d4c4:	ldr	w8, [sp, #60]
   2d4c8:	cbz	w8, 2d518 <scols_init_debug@@SMARTCOLS_2.25+0x14448>
   2d4cc:	ldur	w8, [x29, #-52]
   2d4d0:	and	w8, w8, #0x200
   2d4d4:	cbz	w8, 2d518 <scols_init_debug@@SMARTCOLS_2.25+0x14448>
   2d4d8:	add	x1, sp, #0x30
   2d4dc:	str	xzr, [sp, #48]
   2d4e0:	ldur	x0, [x29, #-16]
   2d4e4:	bl	2cba4 <scols_init_debug@@SMARTCOLS_2.25+0x13ad4>
   2d4e8:	mov	w8, #0x0                   	// #0
   2d4ec:	str	w8, [sp, #4]
   2d4f0:	cbnz	w0, 2d508 <scols_init_debug@@SMARTCOLS_2.25+0x14438>
   2d4f4:	ldr	x8, [sp, #48]
   2d4f8:	ldur	x9, [x29, #-48]
   2d4fc:	cmp	x8, x9
   2d500:	cset	w10, eq  // eq = none
   2d504:	str	w10, [sp, #4]
   2d508:	ldr	w8, [sp, #4]
   2d50c:	and	w8, w8, #0x1
   2d510:	stur	w8, [x29, #-4]
   2d514:	b	2d52c <scols_init_debug@@SMARTCOLS_2.25+0x1445c>
   2d518:	ldr	w8, [sp, #60]
   2d51c:	stur	w8, [x29, #-4]
   2d520:	b	2d52c <scols_init_debug@@SMARTCOLS_2.25+0x1445c>
   2d524:	mov	w8, #0x1                   	// #1
   2d528:	stur	w8, [x29, #-4]
   2d52c:	ldur	w0, [x29, #-4]
   2d530:	ldp	x29, x30, [sp, #160]
   2d534:	add	sp, sp, #0xb0
   2d538:	ret
   2d53c:	sub	sp, sp, #0x40
   2d540:	stp	x29, x30, [sp, #48]
   2d544:	add	x29, sp, #0x30
   2d548:	stur	x0, [x29, #-16]
   2d54c:	str	x1, [sp, #24]
   2d550:	ldur	x8, [x29, #-16]
   2d554:	cbnz	x8, 2d564 <scols_init_debug@@SMARTCOLS_2.25+0x14494>
   2d558:	mov	w8, #0xffffffea            	// #-22
   2d55c:	stur	w8, [x29, #-4]
   2d560:	b	2d5e4 <scols_init_debug@@SMARTCOLS_2.25+0x14514>
   2d564:	ldr	x8, [sp, #24]
   2d568:	ldur	x9, [x29, #-16]
   2d56c:	str	x8, [x9, #192]
   2d570:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2d574:	add	x8, x8, #0xbd8
   2d578:	ldr	w9, [x8]
   2d57c:	mov	w10, #0x4                   	// #4
   2d580:	and	w9, w10, w9
   2d584:	cbz	w9, 2d5e0 <scols_init_debug@@SMARTCOLS_2.25+0x14510>
   2d588:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2d58c:	ldr	x8, [x8, #4016]
   2d590:	ldr	x0, [x8]
   2d594:	str	x0, [sp, #16]
   2d598:	bl	7880 <getpid@plt>
   2d59c:	ldr	x8, [sp, #16]
   2d5a0:	str	w0, [sp, #12]
   2d5a4:	mov	x0, x8
   2d5a8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2d5ac:	add	x1, x1, #0x933
   2d5b0:	ldr	w2, [sp, #12]
   2d5b4:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d5b8:	add	x3, x3, #0x56
   2d5bc:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d5c0:	add	x4, x4, #0x5e
   2d5c4:	bl	8380 <fprintf@plt>
   2d5c8:	ldur	x8, [x29, #-16]
   2d5cc:	ldr	x2, [sp, #24]
   2d5d0:	mov	x0, x8
   2d5d4:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d5d8:	add	x1, x1, #0x2e0
   2d5dc:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2d5e0:	stur	wzr, [x29, #-4]
   2d5e4:	ldur	w0, [x29, #-4]
   2d5e8:	ldp	x29, x30, [sp, #48]
   2d5ec:	add	sp, sp, #0x40
   2d5f0:	ret
   2d5f4:	sub	sp, sp, #0x40
   2d5f8:	stp	x29, x30, [sp, #48]
   2d5fc:	add	x29, sp, #0x30
   2d600:	stur	x0, [x29, #-16]
   2d604:	str	x1, [sp, #24]
   2d608:	ldur	x8, [x29, #-16]
   2d60c:	cbnz	x8, 2d61c <scols_init_debug@@SMARTCOLS_2.25+0x1454c>
   2d610:	mov	w8, #0xffffffea            	// #-22
   2d614:	stur	w8, [x29, #-4]
   2d618:	b	2d69c <scols_init_debug@@SMARTCOLS_2.25+0x145cc>
   2d61c:	ldr	x8, [sp, #24]
   2d620:	ldur	x9, [x29, #-16]
   2d624:	str	x8, [x9, #200]
   2d628:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2d62c:	add	x8, x8, #0xbd8
   2d630:	ldr	w9, [x8]
   2d634:	mov	w10, #0x4                   	// #4
   2d638:	and	w9, w10, w9
   2d63c:	cbz	w9, 2d698 <scols_init_debug@@SMARTCOLS_2.25+0x145c8>
   2d640:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2d644:	ldr	x8, [x8, #4016]
   2d648:	ldr	x0, [x8]
   2d64c:	str	x0, [sp, #16]
   2d650:	bl	7880 <getpid@plt>
   2d654:	ldr	x8, [sp, #16]
   2d658:	str	w0, [sp, #12]
   2d65c:	mov	x0, x8
   2d660:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2d664:	add	x1, x1, #0x933
   2d668:	ldr	w2, [sp, #12]
   2d66c:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d670:	add	x3, x3, #0x56
   2d674:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d678:	add	x4, x4, #0x5e
   2d67c:	bl	8380 <fprintf@plt>
   2d680:	ldur	x8, [x29, #-16]
   2d684:	ldr	x2, [sp, #24]
   2d688:	mov	x0, x8
   2d68c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d690:	add	x1, x1, #0x2ef
   2d694:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2d698:	stur	wzr, [x29, #-4]
   2d69c:	ldur	w0, [x29, #-4]
   2d6a0:	ldp	x29, x30, [sp, #48]
   2d6a4:	add	sp, sp, #0x40
   2d6a8:	ret
   2d6ac:	sub	sp, sp, #0x40
   2d6b0:	stp	x29, x30, [sp, #48]
   2d6b4:	add	x29, sp, #0x30
   2d6b8:	stur	x0, [x29, #-16]
   2d6bc:	str	x1, [sp, #24]
   2d6c0:	ldur	x8, [x29, #-16]
   2d6c4:	cbnz	x8, 2d6d4 <scols_init_debug@@SMARTCOLS_2.25+0x14604>
   2d6c8:	mov	w8, #0xffffffea            	// #-22
   2d6cc:	stur	w8, [x29, #-4]
   2d6d0:	b	2d754 <scols_init_debug@@SMARTCOLS_2.25+0x14684>
   2d6d4:	ldr	x8, [sp, #24]
   2d6d8:	ldur	x9, [x29, #-16]
   2d6dc:	str	x8, [x9, #144]
   2d6e0:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2d6e4:	add	x8, x8, #0xbd8
   2d6e8:	ldr	w9, [x8]
   2d6ec:	mov	w10, #0x4                   	// #4
   2d6f0:	and	w9, w10, w9
   2d6f4:	cbz	w9, 2d750 <scols_init_debug@@SMARTCOLS_2.25+0x14680>
   2d6f8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2d6fc:	ldr	x8, [x8, #4016]
   2d700:	ldr	x0, [x8]
   2d704:	str	x0, [sp, #16]
   2d708:	bl	7880 <getpid@plt>
   2d70c:	ldr	x8, [sp, #16]
   2d710:	str	w0, [sp, #12]
   2d714:	mov	x0, x8
   2d718:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2d71c:	add	x1, x1, #0x933
   2d720:	ldr	w2, [sp, #12]
   2d724:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d728:	add	x3, x3, #0x56
   2d72c:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d730:	add	x4, x4, #0x5e
   2d734:	bl	8380 <fprintf@plt>
   2d738:	ldur	x8, [x29, #-16]
   2d73c:	ldr	x2, [sp, #24]
   2d740:	mov	x0, x8
   2d744:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d748:	add	x1, x1, #0x301
   2d74c:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2d750:	stur	wzr, [x29, #-4]
   2d754:	ldur	w0, [x29, #-4]
   2d758:	ldp	x29, x30, [sp, #48]
   2d75c:	add	sp, sp, #0x40
   2d760:	ret
   2d764:	sub	sp, sp, #0x40
   2d768:	stp	x29, x30, [sp, #48]
   2d76c:	add	x29, sp, #0x30
   2d770:	stur	x0, [x29, #-16]
   2d774:	stur	w1, [x29, #-20]
   2d778:	ldur	x8, [x29, #-16]
   2d77c:	cbnz	x8, 2d78c <scols_init_debug@@SMARTCOLS_2.25+0x146bc>
   2d780:	mov	w8, #0xffffffea            	// #-22
   2d784:	stur	w8, [x29, #-4]
   2d788:	b	2d80c <scols_init_debug@@SMARTCOLS_2.25+0x1473c>
   2d78c:	ldur	w8, [x29, #-20]
   2d790:	ldur	x9, [x29, #-16]
   2d794:	str	w8, [x9, #220]
   2d798:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2d79c:	add	x8, x8, #0xbd8
   2d7a0:	ldr	w9, [x8]
   2d7a4:	mov	w10, #0x4                   	// #4
   2d7a8:	and	w9, w10, w9
   2d7ac:	cbz	w9, 2d808 <scols_init_debug@@SMARTCOLS_2.25+0x14738>
   2d7b0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2d7b4:	ldr	x8, [x8, #4016]
   2d7b8:	ldr	x0, [x8]
   2d7bc:	str	x0, [sp, #16]
   2d7c0:	bl	7880 <getpid@plt>
   2d7c4:	ldr	x8, [sp, #16]
   2d7c8:	str	w0, [sp, #12]
   2d7cc:	mov	x0, x8
   2d7d0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2d7d4:	add	x1, x1, #0x933
   2d7d8:	ldr	w2, [sp, #12]
   2d7dc:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d7e0:	add	x3, x3, #0x56
   2d7e4:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d7e8:	add	x4, x4, #0x5e
   2d7ec:	bl	8380 <fprintf@plt>
   2d7f0:	ldur	x8, [x29, #-16]
   2d7f4:	ldur	w2, [x29, #-20]
   2d7f8:	mov	x0, x8
   2d7fc:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d800:	add	x1, x1, #0x313
   2d804:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2d808:	stur	wzr, [x29, #-4]
   2d80c:	ldur	w0, [x29, #-4]
   2d810:	ldp	x29, x30, [sp, #48]
   2d814:	add	sp, sp, #0x40
   2d818:	ret
   2d81c:	sub	sp, sp, #0x40
   2d820:	stp	x29, x30, [sp, #48]
   2d824:	add	x29, sp, #0x30
   2d828:	stur	x0, [x29, #-16]
   2d82c:	str	x1, [sp, #24]
   2d830:	ldur	x8, [x29, #-16]
   2d834:	cbnz	x8, 2d844 <scols_init_debug@@SMARTCOLS_2.25+0x14774>
   2d838:	mov	w8, #0xffffffea            	// #-22
   2d83c:	stur	w8, [x29, #-4]
   2d840:	b	2d908 <scols_init_debug@@SMARTCOLS_2.25+0x14838>
   2d844:	ldr	x0, [sp, #24]
   2d848:	bl	1a1c4 <scols_init_debug@@SMARTCOLS_2.25+0x10f4>
   2d84c:	ldur	x8, [x29, #-16]
   2d850:	str	x0, [x8, #128]
   2d854:	ldur	x8, [x29, #-16]
   2d858:	ldr	x8, [x8, #128]
   2d85c:	cbnz	x8, 2d878 <scols_init_debug@@SMARTCOLS_2.25+0x147a8>
   2d860:	bl	8240 <__errno_location@plt>
   2d864:	ldr	w8, [x0]
   2d868:	mov	w9, wzr
   2d86c:	subs	w8, w9, w8
   2d870:	stur	w8, [x29, #-4]
   2d874:	b	2d908 <scols_init_debug@@SMARTCOLS_2.25+0x14838>
   2d878:	ldur	x8, [x29, #-16]
   2d87c:	add	x0, x8, #0xe0
   2d880:	ldur	x8, [x29, #-16]
   2d884:	ldr	x1, [x8, #128]
   2d888:	mov	x2, #0x40                  	// #64
   2d88c:	bl	2acfc <scols_init_debug@@SMARTCOLS_2.25+0x11c2c>
   2d890:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2d894:	add	x8, x8, #0xbd8
   2d898:	ldr	w9, [x8]
   2d89c:	mov	w10, #0x4                   	// #4
   2d8a0:	and	w9, w10, w9
   2d8a4:	cbz	w9, 2d904 <scols_init_debug@@SMARTCOLS_2.25+0x14834>
   2d8a8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2d8ac:	ldr	x8, [x8, #4016]
   2d8b0:	ldr	x0, [x8]
   2d8b4:	str	x0, [sp, #16]
   2d8b8:	bl	7880 <getpid@plt>
   2d8bc:	ldr	x8, [sp, #16]
   2d8c0:	str	w0, [sp, #12]
   2d8c4:	mov	x0, x8
   2d8c8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2d8cc:	add	x1, x1, #0x933
   2d8d0:	ldr	w2, [sp, #12]
   2d8d4:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d8d8:	add	x3, x3, #0x56
   2d8dc:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d8e0:	add	x4, x4, #0x5e
   2d8e4:	bl	8380 <fprintf@plt>
   2d8e8:	ldur	x8, [x29, #-16]
   2d8ec:	ldur	x9, [x29, #-16]
   2d8f0:	add	x2, x9, #0xe0
   2d8f4:	mov	x0, x8
   2d8f8:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d8fc:	add	x1, x1, #0x320
   2d900:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2d904:	stur	wzr, [x29, #-4]
   2d908:	ldur	w0, [x29, #-4]
   2d90c:	ldp	x29, x30, [sp, #48]
   2d910:	add	sp, sp, #0x40
   2d914:	ret
   2d918:	sub	sp, sp, #0x130
   2d91c:	stp	x29, x30, [sp, #272]
   2d920:	str	x28, [sp, #288]
   2d924:	add	x29, sp, #0x110
   2d928:	mov	w8, #0x2                   	// #2
   2d92c:	mov	w9, #0xffffffff            	// #-1
   2d930:	adrp	x10, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2d934:	add	x10, x10, #0xbd8
   2d938:	adrp	x11, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2d93c:	ldr	x11, [x11, #4016]
   2d940:	adrp	x12, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2d944:	add	x12, x12, #0x933
   2d948:	adrp	x13, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d94c:	add	x13, x13, #0x56
   2d950:	adrp	x14, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d954:	add	x14, x14, #0x334
   2d958:	stur	x0, [x29, #-16]
   2d95c:	stur	w8, [x29, #-28]
   2d960:	stur	w9, [x29, #-32]
   2d964:	stur	wzr, [x29, #-36]
   2d968:	stur	wzr, [x29, #-48]
   2d96c:	ldur	x15, [x29, #-16]
   2d970:	stur	x10, [x29, #-56]
   2d974:	stur	x11, [x29, #-64]
   2d978:	stur	x12, [x29, #-72]
   2d97c:	stur	x13, [x29, #-80]
   2d980:	stur	x14, [x29, #-88]
   2d984:	cbz	x15, 2d9a0 <scols_init_debug@@SMARTCOLS_2.25+0x148d0>
   2d988:	ldur	x8, [x29, #-16]
   2d98c:	ldrb	w9, [x8]
   2d990:	cbz	w9, 2d9a0 <scols_init_debug@@SMARTCOLS_2.25+0x148d0>
   2d994:	ldur	x8, [x29, #-16]
   2d998:	ldr	x8, [x8, #128]
   2d99c:	cbnz	x8, 2d9ac <scols_init_debug@@SMARTCOLS_2.25+0x148dc>
   2d9a0:	mov	w8, #0xffffffea            	// #-22
   2d9a4:	stur	w8, [x29, #-4]
   2d9a8:	b	2e158 <scols_init_debug@@SMARTCOLS_2.25+0x15088>
   2d9ac:	ldur	x8, [x29, #-56]
   2d9b0:	ldr	w9, [x8]
   2d9b4:	mov	w10, #0x10                  	// #16
   2d9b8:	and	w9, w10, w9
   2d9bc:	cbz	w9, 2da04 <scols_init_debug@@SMARTCOLS_2.25+0x14934>
   2d9c0:	ldur	x8, [x29, #-64]
   2d9c4:	ldr	x0, [x8]
   2d9c8:	stur	x0, [x29, #-96]
   2d9cc:	bl	7880 <getpid@plt>
   2d9d0:	ldur	x8, [x29, #-96]
   2d9d4:	stur	w0, [x29, #-100]
   2d9d8:	mov	x0, x8
   2d9dc:	ldur	x1, [x29, #-72]
   2d9e0:	ldur	w2, [x29, #-100]
   2d9e4:	ldur	x3, [x29, #-80]
   2d9e8:	ldur	x4, [x29, #-88]
   2d9ec:	bl	8380 <fprintf@plt>
   2d9f0:	ldur	x8, [x29, #-16]
   2d9f4:	mov	x0, x8
   2d9f8:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2d9fc:	add	x1, x1, #0x33a
   2da00:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2da04:	ldur	x8, [x29, #-16]
   2da08:	ldr	w9, [x8, #220]
   2da0c:	and	w9, w9, #0x1
   2da10:	cbz	w9, 2da18 <scols_init_debug@@SMARTCOLS_2.25+0x14948>
   2da14:	stur	wzr, [x29, #-28]
   2da18:	ldur	x8, [x29, #-16]
   2da1c:	ldr	x0, [x8, #128]
   2da20:	ldur	w9, [x29, #-28]
   2da24:	orr	w1, w9, #0x80000
   2da28:	bl	7970 <open@plt>
   2da2c:	stur	w0, [x29, #-20]
   2da30:	cmp	w0, #0x0
   2da34:	cset	w9, ge  // ge = tcont
   2da38:	tbnz	w9, #0, 2db00 <scols_init_debug@@SMARTCOLS_2.25+0x14a30>
   2da3c:	ldur	w8, [x29, #-28]
   2da40:	cbz	w8, 2da80 <scols_init_debug@@SMARTCOLS_2.25+0x149b0>
   2da44:	bl	8240 <__errno_location@plt>
   2da48:	ldr	w8, [x0]
   2da4c:	cmp	w8, #0x1e
   2da50:	b.eq	2da64 <scols_init_debug@@SMARTCOLS_2.25+0x14994>  // b.none
   2da54:	bl	8240 <__errno_location@plt>
   2da58:	ldr	w8, [x0]
   2da5c:	cmp	w8, #0xd
   2da60:	b.ne	2da80 <scols_init_debug@@SMARTCOLS_2.25+0x149b0>  // b.any
   2da64:	ldur	x8, [x29, #-16]
   2da68:	ldr	x0, [x8, #128]
   2da6c:	mov	w9, wzr
   2da70:	stur	wzr, [x29, #-28]
   2da74:	mov	w1, w9
   2da78:	bl	7970 <open@plt>
   2da7c:	stur	w0, [x29, #-20]
   2da80:	ldur	w8, [x29, #-20]
   2da84:	cmp	w8, #0x0
   2da88:	cset	w8, ge  // ge = tcont
   2da8c:	tbnz	w8, #0, 2db00 <scols_init_debug@@SMARTCOLS_2.25+0x14a30>
   2da90:	ldur	x8, [x29, #-56]
   2da94:	ldr	w9, [x8]
   2da98:	mov	w10, #0x10                  	// #16
   2da9c:	and	w9, w10, w9
   2daa0:	cbz	w9, 2dae8 <scols_init_debug@@SMARTCOLS_2.25+0x14a18>
   2daa4:	ldur	x8, [x29, #-64]
   2daa8:	ldr	x0, [x8]
   2daac:	stur	x0, [x29, #-112]
   2dab0:	bl	7880 <getpid@plt>
   2dab4:	ldur	x8, [x29, #-112]
   2dab8:	stur	w0, [x29, #-116]
   2dabc:	mov	x0, x8
   2dac0:	ldur	x1, [x29, #-72]
   2dac4:	ldur	w2, [x29, #-116]
   2dac8:	ldur	x3, [x29, #-80]
   2dacc:	ldur	x4, [x29, #-88]
   2dad0:	bl	8380 <fprintf@plt>
   2dad4:	ldur	x8, [x29, #-16]
   2dad8:	mov	x0, x8
   2dadc:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2dae0:	add	x1, x1, #0x351
   2dae4:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2dae8:	bl	8240 <__errno_location@plt>
   2daec:	ldr	w8, [x0]
   2daf0:	mov	w9, wzr
   2daf4:	subs	w8, w9, w8
   2daf8:	stur	w8, [x29, #-4]
   2dafc:	b	2e158 <scols_init_debug@@SMARTCOLS_2.25+0x15088>
   2db00:	ldur	x8, [x29, #-56]
   2db04:	ldr	w9, [x8]
   2db08:	mov	w10, #0x10                  	// #16
   2db0c:	and	w9, w10, w9
   2db10:	cbz	w9, 2db58 <scols_init_debug@@SMARTCOLS_2.25+0x14a88>
   2db14:	ldur	x8, [x29, #-64]
   2db18:	ldr	x0, [x8]
   2db1c:	stur	x0, [x29, #-128]
   2db20:	bl	7880 <getpid@plt>
   2db24:	ldur	x8, [x29, #-128]
   2db28:	stur	w0, [x29, #-132]
   2db2c:	mov	x0, x8
   2db30:	ldur	x1, [x29, #-72]
   2db34:	ldur	w2, [x29, #-132]
   2db38:	ldur	x3, [x29, #-80]
   2db3c:	ldur	x4, [x29, #-88]
   2db40:	bl	8380 <fprintf@plt>
   2db44:	ldur	x8, [x29, #-16]
   2db48:	mov	x0, x8
   2db4c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2db50:	add	x1, x1, #0x36e
   2db54:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2db58:	ldur	x8, [x29, #-16]
   2db5c:	ldr	w9, [x8, #136]
   2db60:	mov	w10, #0xffffffff            	// #-1
   2db64:	cmp	w9, w10
   2db68:	b.eq	2dbf8 <scols_init_debug@@SMARTCOLS_2.25+0x14b28>  // b.none
   2db6c:	ldur	x8, [x29, #-16]
   2db70:	ldr	w9, [x8, #140]
   2db74:	ldur	w10, [x29, #-28]
   2db78:	cmp	w9, w10
   2db7c:	b.eq	2dbf8 <scols_init_debug@@SMARTCOLS_2.25+0x14b28>  // b.none
   2db80:	ldur	x8, [x29, #-56]
   2db84:	ldr	w9, [x8]
   2db88:	mov	w10, #0x10                  	// #16
   2db8c:	and	w9, w10, w9
   2db90:	cbz	w9, 2dbd8 <scols_init_debug@@SMARTCOLS_2.25+0x14b08>
   2db94:	ldur	x8, [x29, #-64]
   2db98:	ldr	x0, [x8]
   2db9c:	str	x0, [sp, #128]
   2dba0:	bl	7880 <getpid@plt>
   2dba4:	ldr	x8, [sp, #128]
   2dba8:	str	w0, [sp, #124]
   2dbac:	mov	x0, x8
   2dbb0:	ldur	x1, [x29, #-72]
   2dbb4:	ldr	w2, [sp, #124]
   2dbb8:	ldur	x3, [x29, #-80]
   2dbbc:	ldur	x4, [x29, #-88]
   2dbc0:	bl	8380 <fprintf@plt>
   2dbc4:	ldur	x8, [x29, #-16]
   2dbc8:	mov	x0, x8
   2dbcc:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2dbd0:	add	x1, x1, #0x384
   2dbd4:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2dbd8:	ldur	x8, [x29, #-16]
   2dbdc:	ldr	w0, [x8, #136]
   2dbe0:	bl	7bc0 <close@plt>
   2dbe4:	ldur	x8, [x29, #-16]
   2dbe8:	mov	w9, #0xffffffff            	// #-1
   2dbec:	str	w9, [x8, #136]
   2dbf0:	ldur	x8, [x29, #-16]
   2dbf4:	str	wzr, [x8, #140]
   2dbf8:	ldur	w8, [x29, #-28]
   2dbfc:	cbnz	w8, 2dc24 <scols_init_debug@@SMARTCOLS_2.25+0x14b54>
   2dc00:	ldur	x8, [x29, #-16]
   2dc04:	ldr	w9, [x8, #152]
   2dc08:	orr	w9, w9, #0x1
   2dc0c:	str	w9, [x8, #152]
   2dc10:	ldur	x8, [x29, #-16]
   2dc14:	ldr	w9, [x8, #220]
   2dc18:	orr	w9, w9, #0x1
   2dc1c:	str	w9, [x8, #220]
   2dc20:	b	2dc54 <scols_init_debug@@SMARTCOLS_2.25+0x14b84>
   2dc24:	ldur	x8, [x29, #-16]
   2dc28:	ldr	w9, [x8, #152]
   2dc2c:	orr	w9, w9, #0x2
   2dc30:	str	w9, [x8, #152]
   2dc34:	ldur	x8, [x29, #-16]
   2dc38:	ldr	w9, [x8, #220]
   2dc3c:	and	w9, w9, #0xfffffffe
   2dc40:	str	w9, [x8, #220]
   2dc44:	ldur	x8, [x29, #-16]
   2dc48:	ldr	w9, [x8, #152]
   2dc4c:	and	w9, w9, #0xfffffffe
   2dc50:	str	w9, [x8, #152]
   2dc54:	bl	8240 <__errno_location@plt>
   2dc58:	str	wzr, [x0]
   2dc5c:	ldur	x0, [x29, #-16]
   2dc60:	bl	2b410 <scols_init_debug@@SMARTCOLS_2.25+0x12340>
   2dc64:	stur	w0, [x29, #-24]
   2dc68:	ldur	w8, [x29, #-24]
   2dc6c:	cmp	w8, #0x0
   2dc70:	cset	w8, ge  // ge = tcont
   2dc74:	tbnz	w8, #0, 2dc94 <scols_init_debug@@SMARTCOLS_2.25+0x14bc4>
   2dc78:	ldur	x8, [x29, #-16]
   2dc7c:	ldrb	w9, [x8, #156]
   2dc80:	mov	w10, #0x3                   	// #3
   2dc84:	lsr	w9, w9, w10
   2dc88:	and	w9, w9, #0x1
   2dc8c:	and	w9, w9, #0xff
   2dc90:	cbnz	w9, 2dc98 <scols_init_debug@@SMARTCOLS_2.25+0x14bc8>
   2dc94:	b	2dcd8 <scols_init_debug@@SMARTCOLS_2.25+0x14c08>
   2dc98:	bl	8240 <__errno_location@plt>
   2dc9c:	ldr	w8, [x0]
   2dca0:	cmp	w8, #0xd
   2dca4:	b.eq	2dcbc <scols_init_debug@@SMARTCOLS_2.25+0x14bec>  // b.none
   2dca8:	bl	8240 <__errno_location@plt>
   2dcac:	ldr	w8, [x0]
   2dcb0:	cmp	w8, #0x2
   2dcb4:	b.eq	2dcbc <scols_init_debug@@SMARTCOLS_2.25+0x14bec>  // b.none
   2dcb8:	b	2dcd8 <scols_init_debug@@SMARTCOLS_2.25+0x14c08>
   2dcbc:	mov	w0, #0x61a8                	// #25000
   2dcc0:	bl	2e16c <scols_init_debug@@SMARTCOLS_2.25+0x1509c>
   2dcc4:	ldur	w8, [x29, #-36]
   2dcc8:	add	w9, w8, #0x1
   2dccc:	stur	w9, [x29, #-36]
   2dcd0:	cmp	w8, #0x10
   2dcd4:	b.lt	2dc54 <scols_init_debug@@SMARTCOLS_2.25+0x14b84>  // b.tstop
   2dcd8:	ldur	w8, [x29, #-24]
   2dcdc:	cmp	w8, #0x0
   2dce0:	cset	w8, ge  // ge = tcont
   2dce4:	tbnz	w8, #0, 2dd00 <scols_init_debug@@SMARTCOLS_2.25+0x14c30>
   2dce8:	bl	8240 <__errno_location@plt>
   2dcec:	ldr	w8, [x0]
   2dcf0:	mov	w9, wzr
   2dcf4:	subs	w8, w9, w8
   2dcf8:	stur	w8, [x29, #-32]
   2dcfc:	b	2e08c <scols_init_debug@@SMARTCOLS_2.25+0x14fbc>
   2dd00:	ldur	x8, [x29, #-56]
   2dd04:	ldr	w9, [x8]
   2dd08:	mov	w10, #0x10                  	// #16
   2dd0c:	and	w9, w10, w9
   2dd10:	cbz	w9, 2dd58 <scols_init_debug@@SMARTCOLS_2.25+0x14c88>
   2dd14:	ldur	x8, [x29, #-64]
   2dd18:	ldr	x0, [x8]
   2dd1c:	str	x0, [sp, #112]
   2dd20:	bl	7880 <getpid@plt>
   2dd24:	ldr	x8, [sp, #112]
   2dd28:	str	w0, [sp, #108]
   2dd2c:	mov	x0, x8
   2dd30:	ldur	x1, [x29, #-72]
   2dd34:	ldr	w2, [sp, #108]
   2dd38:	ldur	x3, [x29, #-80]
   2dd3c:	ldur	x4, [x29, #-88]
   2dd40:	bl	8380 <fprintf@plt>
   2dd44:	ldur	x8, [x29, #-16]
   2dd48:	mov	x0, x8
   2dd4c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2dd50:	add	x1, x1, #0x3b0
   2dd54:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2dd58:	ldur	w0, [x29, #-24]
   2dd5c:	ldur	w2, [x29, #-20]
   2dd60:	mov	x1, #0x4c00                	// #19456
   2dd64:	bl	83c0 <ioctl@plt>
   2dd68:	cmp	w0, #0x0
   2dd6c:	cset	w8, ge  // ge = tcont
   2dd70:	tbnz	w8, #0, 2ddf0 <scols_init_debug@@SMARTCOLS_2.25+0x14d20>
   2dd74:	bl	8240 <__errno_location@plt>
   2dd78:	ldr	w8, [x0]
   2dd7c:	mov	w9, wzr
   2dd80:	subs	w8, w9, w8
   2dd84:	stur	w8, [x29, #-32]
   2dd88:	bl	8240 <__errno_location@plt>
   2dd8c:	ldr	w8, [x0]
   2dd90:	stur	w8, [x29, #-48]
   2dd94:	ldur	x8, [x29, #-56]
   2dd98:	ldr	w9, [x8]
   2dd9c:	mov	w10, #0x10                  	// #16
   2dda0:	and	w9, w10, w9
   2dda4:	cbz	w9, 2ddec <scols_init_debug@@SMARTCOLS_2.25+0x14d1c>
   2dda8:	ldur	x8, [x29, #-64]
   2ddac:	ldr	x0, [x8]
   2ddb0:	str	x0, [sp, #96]
   2ddb4:	bl	7880 <getpid@plt>
   2ddb8:	ldr	x8, [sp, #96]
   2ddbc:	str	w0, [sp, #92]
   2ddc0:	mov	x0, x8
   2ddc4:	ldur	x1, [x29, #-72]
   2ddc8:	ldr	w2, [sp, #92]
   2ddcc:	ldur	x3, [x29, #-80]
   2ddd0:	ldur	x4, [x29, #-88]
   2ddd4:	bl	8380 <fprintf@plt>
   2ddd8:	ldur	x8, [x29, #-16]
   2dddc:	mov	x0, x8
   2dde0:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2dde4:	add	x1, x1, #0x3c0
   2dde8:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2ddec:	b	2e08c <scols_init_debug@@SMARTCOLS_2.25+0x14fbc>
   2ddf0:	ldur	x8, [x29, #-56]
   2ddf4:	ldr	w9, [x8]
   2ddf8:	mov	w10, #0x10                  	// #16
   2ddfc:	and	w9, w10, w9
   2de00:	cbz	w9, 2de48 <scols_init_debug@@SMARTCOLS_2.25+0x14d78>
   2de04:	ldur	x8, [x29, #-64]
   2de08:	ldr	x0, [x8]
   2de0c:	str	x0, [sp, #80]
   2de10:	bl	7880 <getpid@plt>
   2de14:	ldr	x8, [sp, #80]
   2de18:	str	w0, [sp, #76]
   2de1c:	mov	x0, x8
   2de20:	ldur	x1, [x29, #-72]
   2de24:	ldr	w2, [sp, #76]
   2de28:	ldur	x3, [x29, #-80]
   2de2c:	ldur	x4, [x29, #-88]
   2de30:	bl	8380 <fprintf@plt>
   2de34:	ldur	x8, [x29, #-16]
   2de38:	mov	x0, x8
   2de3c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2de40:	add	x1, x1, #0x3d7
   2de44:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2de48:	ldur	x8, [x29, #-16]
   2de4c:	ldr	x8, [x8, #144]
   2de50:	cmp	x8, #0x0
   2de54:	cset	w9, ls  // ls = plast
   2de58:	tbnz	w9, #0, 2de90 <scols_init_debug@@SMARTCOLS_2.25+0x14dc0>
   2de5c:	ldur	x0, [x29, #-16]
   2de60:	ldur	x8, [x29, #-16]
   2de64:	ldr	x1, [x8, #144]
   2de68:	bl	2e1d4 <scols_init_debug@@SMARTCOLS_2.25+0x15104>
   2de6c:	stur	w0, [x29, #-32]
   2de70:	cmp	w0, #0x0
   2de74:	cset	w9, ge  // ge = tcont
   2de78:	tbnz	w9, #0, 2de90 <scols_init_debug@@SMARTCOLS_2.25+0x14dc0>
   2de7c:	ldur	w8, [x29, #-32]
   2de80:	mov	w9, wzr
   2de84:	subs	w8, w9, w8
   2de88:	stur	w8, [x29, #-48]
   2de8c:	b	2e08c <scols_init_debug@@SMARTCOLS_2.25+0x14fbc>
   2de90:	ldur	w0, [x29, #-24]
   2de94:	ldur	x8, [x29, #-16]
   2de98:	add	x2, x8, #0xa8
   2de9c:	mov	x1, #0x4c04                	// #19460
   2dea0:	bl	83c0 <ioctl@plt>
   2dea4:	stur	w0, [x29, #-40]
   2dea8:	ldur	w9, [x29, #-40]
   2deac:	mov	w10, #0x0                   	// #0
   2deb0:	str	w10, [sp, #72]
   2deb4:	cbz	w9, 2decc <scols_init_debug@@SMARTCOLS_2.25+0x14dfc>
   2deb8:	bl	8240 <__errno_location@plt>
   2debc:	ldr	w8, [x0]
   2dec0:	cmp	w8, #0xb
   2dec4:	cset	w8, eq  // eq = none
   2dec8:	str	w8, [sp, #72]
   2decc:	ldr	w8, [sp, #72]
   2ded0:	and	w8, w8, #0x1
   2ded4:	stur	w8, [x29, #-44]
   2ded8:	ldur	w8, [x29, #-44]
   2dedc:	cbz	w8, 2deec <scols_init_debug@@SMARTCOLS_2.25+0x14e1c>
   2dee0:	mov	w0, #0xd090                	// #53392
   2dee4:	movk	w0, #0x3, lsl #16
   2dee8:	bl	2e16c <scols_init_debug@@SMARTCOLS_2.25+0x1509c>
   2deec:	ldur	w8, [x29, #-44]
   2def0:	cbnz	w8, 2de90 <scols_init_debug@@SMARTCOLS_2.25+0x14dc0>
   2def4:	ldur	w8, [x29, #-40]
   2def8:	cbz	w8, 2df78 <scols_init_debug@@SMARTCOLS_2.25+0x14ea8>
   2defc:	bl	8240 <__errno_location@plt>
   2df00:	ldr	w8, [x0]
   2df04:	mov	w9, wzr
   2df08:	subs	w8, w9, w8
   2df0c:	stur	w8, [x29, #-32]
   2df10:	bl	8240 <__errno_location@plt>
   2df14:	ldr	w8, [x0]
   2df18:	stur	w8, [x29, #-48]
   2df1c:	ldur	x8, [x29, #-56]
   2df20:	ldr	w9, [x8]
   2df24:	mov	w10, #0x10                  	// #16
   2df28:	and	w9, w10, w9
   2df2c:	cbz	w9, 2df74 <scols_init_debug@@SMARTCOLS_2.25+0x14ea4>
   2df30:	ldur	x8, [x29, #-64]
   2df34:	ldr	x0, [x8]
   2df38:	str	x0, [sp, #64]
   2df3c:	bl	7880 <getpid@plt>
   2df40:	ldr	x8, [sp, #64]
   2df44:	str	w0, [sp, #60]
   2df48:	mov	x0, x8
   2df4c:	ldur	x1, [x29, #-72]
   2df50:	ldr	w2, [sp, #60]
   2df54:	ldur	x3, [x29, #-80]
   2df58:	ldur	x4, [x29, #-88]
   2df5c:	bl	8380 <fprintf@plt>
   2df60:	ldur	x8, [x29, #-16]
   2df64:	mov	x0, x8
   2df68:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2df6c:	add	x1, x1, #0x3e7
   2df70:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2df74:	b	2e08c <scols_init_debug@@SMARTCOLS_2.25+0x14fbc>
   2df78:	ldur	x8, [x29, #-56]
   2df7c:	ldr	w9, [x8]
   2df80:	mov	w10, #0x10                  	// #16
   2df84:	and	w9, w10, w9
   2df88:	cbz	w9, 2dfd0 <scols_init_debug@@SMARTCOLS_2.25+0x14f00>
   2df8c:	ldur	x8, [x29, #-64]
   2df90:	ldr	x0, [x8]
   2df94:	str	x0, [sp, #48]
   2df98:	bl	7880 <getpid@plt>
   2df9c:	ldr	x8, [sp, #48]
   2dfa0:	str	w0, [sp, #44]
   2dfa4:	mov	x0, x8
   2dfa8:	ldur	x1, [x29, #-72]
   2dfac:	ldr	w2, [sp, #44]
   2dfb0:	ldur	x3, [x29, #-80]
   2dfb4:	ldur	x4, [x29, #-88]
   2dfb8:	bl	8380 <fprintf@plt>
   2dfbc:	ldur	x8, [x29, #-16]
   2dfc0:	mov	x0, x8
   2dfc4:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2dfc8:	add	x1, x1, #0x404
   2dfcc:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2dfd0:	ldur	x0, [x29, #-16]
   2dfd4:	ldur	w1, [x29, #-20]
   2dfd8:	bl	2e338 <scols_init_debug@@SMARTCOLS_2.25+0x15268>
   2dfdc:	stur	w0, [x29, #-32]
   2dfe0:	cbz	w0, 2dfe8 <scols_init_debug@@SMARTCOLS_2.25+0x14f18>
   2dfe4:	b	2e08c <scols_init_debug@@SMARTCOLS_2.25+0x14fbc>
   2dfe8:	ldur	w0, [x29, #-20]
   2dfec:	bl	7bc0 <close@plt>
   2dff0:	ldur	x8, [x29, #-16]
   2dff4:	add	x8, x8, #0xa8
   2dff8:	mov	x0, x8
   2dffc:	mov	w9, wzr
   2e000:	mov	w1, w9
   2e004:	mov	x2, #0xe8                  	// #232
   2e008:	bl	7a40 <memset@plt>
   2e00c:	ldur	x8, [x29, #-16]
   2e010:	ldrb	w9, [x8, #156]
   2e014:	and	w9, w9, #0xfffffffe
   2e018:	strb	w9, [x8, #156]
   2e01c:	ldur	x8, [x29, #-16]
   2e020:	ldrb	w9, [x8, #156]
   2e024:	and	w9, w9, #0xfffffffb
   2e028:	strb	w9, [x8, #156]
   2e02c:	ldur	x8, [x29, #-56]
   2e030:	ldr	w9, [x8]
   2e034:	mov	w10, #0x10                  	// #16
   2e038:	and	w9, w10, w9
   2e03c:	cbz	w9, 2e084 <scols_init_debug@@SMARTCOLS_2.25+0x14fb4>
   2e040:	ldur	x8, [x29, #-64]
   2e044:	ldr	x0, [x8]
   2e048:	str	x0, [sp, #32]
   2e04c:	bl	7880 <getpid@plt>
   2e050:	ldr	x8, [sp, #32]
   2e054:	str	w0, [sp, #28]
   2e058:	mov	x0, x8
   2e05c:	ldur	x1, [x29, #-72]
   2e060:	ldr	w2, [sp, #28]
   2e064:	ldur	x3, [x29, #-80]
   2e068:	ldur	x4, [x29, #-88]
   2e06c:	bl	8380 <fprintf@plt>
   2e070:	ldur	x8, [x29, #-16]
   2e074:	mov	x0, x8
   2e078:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e07c:	add	x1, x1, #0x41a
   2e080:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2e084:	stur	wzr, [x29, #-4]
   2e088:	b	2e158 <scols_init_debug@@SMARTCOLS_2.25+0x15088>
   2e08c:	ldur	w8, [x29, #-20]
   2e090:	cmp	w8, #0x0
   2e094:	cset	w8, lt  // lt = tstop
   2e098:	tbnz	w8, #0, 2e0a4 <scols_init_debug@@SMARTCOLS_2.25+0x14fd4>
   2e09c:	ldur	w0, [x29, #-20]
   2e0a0:	bl	7bc0 <close@plt>
   2e0a4:	ldur	w8, [x29, #-24]
   2e0a8:	cmp	w8, #0x0
   2e0ac:	cset	w8, lt  // lt = tstop
   2e0b0:	tbnz	w8, #0, 2e0d8 <scols_init_debug@@SMARTCOLS_2.25+0x15008>
   2e0b4:	ldur	w8, [x29, #-32]
   2e0b8:	mov	w9, #0xfffffff0            	// #-16
   2e0bc:	cmp	w8, w9
   2e0c0:	b.eq	2e0d8 <scols_init_debug@@SMARTCOLS_2.25+0x15008>  // b.none
   2e0c4:	ldur	w0, [x29, #-24]
   2e0c8:	mov	x1, #0x4c01                	// #19457
   2e0cc:	mov	w8, wzr
   2e0d0:	mov	w2, w8
   2e0d4:	bl	83c0 <ioctl@plt>
   2e0d8:	ldur	w8, [x29, #-48]
   2e0dc:	cbz	w8, 2e0f4 <scols_init_debug@@SMARTCOLS_2.25+0x15024>
   2e0e0:	ldur	w8, [x29, #-48]
   2e0e4:	str	w8, [sp, #24]
   2e0e8:	bl	8240 <__errno_location@plt>
   2e0ec:	ldr	w8, [sp, #24]
   2e0f0:	str	w8, [x0]
   2e0f4:	ldur	x8, [x29, #-56]
   2e0f8:	ldr	w9, [x8]
   2e0fc:	mov	w10, #0x10                  	// #16
   2e100:	and	w9, w10, w9
   2e104:	cbz	w9, 2e150 <scols_init_debug@@SMARTCOLS_2.25+0x15080>
   2e108:	ldur	x8, [x29, #-64]
   2e10c:	ldr	x0, [x8]
   2e110:	str	x0, [sp, #16]
   2e114:	bl	7880 <getpid@plt>
   2e118:	ldr	x8, [sp, #16]
   2e11c:	str	w0, [sp, #12]
   2e120:	mov	x0, x8
   2e124:	ldur	x1, [x29, #-72]
   2e128:	ldr	w2, [sp, #12]
   2e12c:	ldur	x3, [x29, #-80]
   2e130:	ldur	x4, [x29, #-88]
   2e134:	bl	8380 <fprintf@plt>
   2e138:	ldur	x8, [x29, #-16]
   2e13c:	ldur	w2, [x29, #-32]
   2e140:	mov	x0, x8
   2e144:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e148:	add	x1, x1, #0x429
   2e14c:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2e150:	ldur	w8, [x29, #-32]
   2e154:	stur	w8, [x29, #-4]
   2e158:	ldur	w0, [x29, #-4]
   2e15c:	ldr	x28, [sp, #288]
   2e160:	ldp	x29, x30, [sp, #272]
   2e164:	add	sp, sp, #0x130
   2e168:	ret
   2e16c:	sub	sp, sp, #0x30
   2e170:	stp	x29, x30, [sp, #32]
   2e174:	add	x29, sp, #0x20
   2e178:	mov	x8, #0x4240                	// #16960
   2e17c:	movk	x8, #0xf, lsl #16
   2e180:	mov	x9, #0x3e8                 	// #1000
   2e184:	mov	x10, xzr
   2e188:	add	x11, sp, #0x8
   2e18c:	stur	w0, [x29, #-4]
   2e190:	ldur	w12, [x29, #-4]
   2e194:	mov	w13, w12
   2e198:	sdiv	x13, x13, x8
   2e19c:	str	x13, [sp, #8]
   2e1a0:	ldur	w12, [x29, #-4]
   2e1a4:	mov	w13, w12
   2e1a8:	sdiv	x14, x13, x8
   2e1ac:	mul	x8, x14, x8
   2e1b0:	subs	x8, x13, x8
   2e1b4:	mul	x8, x8, x9
   2e1b8:	str	x8, [sp, #16]
   2e1bc:	mov	x0, x11
   2e1c0:	mov	x1, x10
   2e1c4:	bl	7e40 <nanosleep@plt>
   2e1c8:	ldp	x29, x30, [sp, #32]
   2e1cc:	add	sp, sp, #0x30
   2e1d0:	ret
   2e1d4:	sub	sp, sp, #0x50
   2e1d8:	stp	x29, x30, [sp, #64]
   2e1dc:	add	x29, sp, #0x40
   2e1e0:	stur	x0, [x29, #-16]
   2e1e4:	stur	x1, [x29, #-24]
   2e1e8:	ldur	x0, [x29, #-16]
   2e1ec:	bl	2b410 <scols_init_debug@@SMARTCOLS_2.25+0x12340>
   2e1f0:	stur	w0, [x29, #-28]
   2e1f4:	ldur	w8, [x29, #-28]
   2e1f8:	cmp	w8, #0x0
   2e1fc:	cset	w8, ge  // ge = tcont
   2e200:	tbnz	w8, #0, 2e210 <scols_init_debug@@SMARTCOLS_2.25+0x15140>
   2e204:	mov	w8, #0xffffffea            	// #-22
   2e208:	stur	w8, [x29, #-4]
   2e20c:	b	2e328 <scols_init_debug@@SMARTCOLS_2.25+0x15258>
   2e210:	ldur	w0, [x29, #-28]
   2e214:	ldur	x2, [x29, #-24]
   2e218:	mov	x1, #0x4c09                	// #19465
   2e21c:	bl	83c0 <ioctl@plt>
   2e220:	cmp	w0, #0x0
   2e224:	cset	w8, ge  // ge = tcont
   2e228:	tbnz	w8, #0, 2e2b8 <scols_init_debug@@SMARTCOLS_2.25+0x151e8>
   2e22c:	bl	8240 <__errno_location@plt>
   2e230:	ldr	w8, [x0]
   2e234:	mov	w9, wzr
   2e238:	subs	w8, w9, w8
   2e23c:	str	w8, [sp, #32]
   2e240:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2e244:	add	x8, x8, #0xbd8
   2e248:	ldr	w9, [x8]
   2e24c:	mov	w10, #0x4                   	// #4
   2e250:	and	w9, w10, w9
   2e254:	cbz	w9, 2e2ac <scols_init_debug@@SMARTCOLS_2.25+0x151dc>
   2e258:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2e25c:	ldr	x8, [x8, #4016]
   2e260:	ldr	x0, [x8]
   2e264:	str	x0, [sp, #24]
   2e268:	bl	7880 <getpid@plt>
   2e26c:	ldr	x8, [sp, #24]
   2e270:	str	w0, [sp, #20]
   2e274:	mov	x0, x8
   2e278:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2e27c:	add	x1, x1, #0x933
   2e280:	ldr	w2, [sp, #20]
   2e284:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e288:	add	x3, x3, #0x56
   2e28c:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e290:	add	x4, x4, #0x5e
   2e294:	bl	8380 <fprintf@plt>
   2e298:	ldur	x8, [x29, #-16]
   2e29c:	mov	x0, x8
   2e2a0:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e2a4:	add	x1, x1, #0x48e
   2e2a8:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2e2ac:	ldr	w8, [sp, #32]
   2e2b0:	stur	w8, [x29, #-4]
   2e2b4:	b	2e328 <scols_init_debug@@SMARTCOLS_2.25+0x15258>
   2e2b8:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2e2bc:	add	x8, x8, #0xbd8
   2e2c0:	ldr	w9, [x8]
   2e2c4:	mov	w10, #0x4                   	// #4
   2e2c8:	and	w9, w10, w9
   2e2cc:	cbz	w9, 2e324 <scols_init_debug@@SMARTCOLS_2.25+0x15254>
   2e2d0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2e2d4:	ldr	x8, [x8, #4016]
   2e2d8:	ldr	x0, [x8]
   2e2dc:	str	x0, [sp, #8]
   2e2e0:	bl	7880 <getpid@plt>
   2e2e4:	ldr	x8, [sp, #8]
   2e2e8:	str	w0, [sp, #4]
   2e2ec:	mov	x0, x8
   2e2f0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2e2f4:	add	x1, x1, #0x933
   2e2f8:	ldr	w2, [sp, #4]
   2e2fc:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e300:	add	x3, x3, #0x56
   2e304:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e308:	add	x4, x4, #0x5e
   2e30c:	bl	8380 <fprintf@plt>
   2e310:	ldur	x8, [x29, #-16]
   2e314:	mov	x0, x8
   2e318:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e31c:	add	x1, x1, #0x4ad
   2e320:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2e324:	stur	wzr, [x29, #-4]
   2e328:	ldur	w0, [x29, #-4]
   2e32c:	ldp	x29, x30, [sp, #64]
   2e330:	add	sp, sp, #0x50
   2e334:	ret
   2e338:	sub	sp, sp, #0x180
   2e33c:	stp	x29, x30, [sp, #352]
   2e340:	str	x28, [sp, #368]
   2e344:	add	x29, sp, #0x160
   2e348:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2e34c:	add	x8, x8, #0xbd8
   2e350:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2e354:	ldr	x9, [x9, #4016]
   2e358:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2e35c:	add	x10, x10, #0x933
   2e360:	adrp	x11, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e364:	add	x11, x11, #0x56
   2e368:	adrp	x12, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e36c:	add	x12, x12, #0x5e
   2e370:	stur	x0, [x29, #-16]
   2e374:	stur	w1, [x29, #-20]
   2e378:	ldur	x13, [x29, #-16]
   2e37c:	ldr	x13, [x13, #192]
   2e380:	str	x8, [sp, #168]
   2e384:	str	x9, [sp, #160]
   2e388:	str	x10, [sp, #152]
   2e38c:	str	x11, [sp, #144]
   2e390:	str	x12, [sp, #136]
   2e394:	cbnz	x13, 2e3ac <scols_init_debug@@SMARTCOLS_2.25+0x152dc>
   2e398:	ldur	x8, [x29, #-16]
   2e39c:	ldr	x8, [x8, #200]
   2e3a0:	cbnz	x8, 2e3ac <scols_init_debug@@SMARTCOLS_2.25+0x152dc>
   2e3a4:	stur	wzr, [x29, #-4]
   2e3a8:	b	2e8ac <scols_init_debug@@SMARTCOLS_2.25+0x157dc>
   2e3ac:	ldur	w0, [x29, #-20]
   2e3b0:	add	x1, sp, #0xb0
   2e3b4:	bl	38888 <scols_init_debug@@SMARTCOLS_2.25+0x1f7b8>
   2e3b8:	cbz	w0, 2e42c <scols_init_debug@@SMARTCOLS_2.25+0x1535c>
   2e3bc:	ldr	x8, [sp, #168]
   2e3c0:	ldr	w9, [x8]
   2e3c4:	mov	w10, #0x4                   	// #4
   2e3c8:	and	w9, w10, w9
   2e3cc:	cbz	w9, 2e414 <scols_init_debug@@SMARTCOLS_2.25+0x15344>
   2e3d0:	ldr	x8, [sp, #160]
   2e3d4:	ldr	x0, [x8]
   2e3d8:	str	x0, [sp, #128]
   2e3dc:	bl	7880 <getpid@plt>
   2e3e0:	ldr	x8, [sp, #128]
   2e3e4:	str	w0, [sp, #124]
   2e3e8:	mov	x0, x8
   2e3ec:	ldr	x1, [sp, #152]
   2e3f0:	ldr	w2, [sp, #124]
   2e3f4:	ldr	x3, [sp, #144]
   2e3f8:	ldr	x4, [sp, #136]
   2e3fc:	bl	8380 <fprintf@plt>
   2e400:	ldur	x8, [x29, #-16]
   2e404:	mov	x0, x8
   2e408:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e40c:	add	x1, x1, #0x759
   2e410:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2e414:	bl	8240 <__errno_location@plt>
   2e418:	ldr	w8, [x0]
   2e41c:	mov	w9, wzr
   2e420:	subs	w8, w9, w8
   2e424:	stur	w8, [x29, #-4]
   2e428:	b	2e8ac <scols_init_debug@@SMARTCOLS_2.25+0x157dc>
   2e42c:	ldr	w8, [sp, #192]
   2e430:	and	w8, w8, #0xf000
   2e434:	cmp	w8, #0x6, lsl #12
   2e438:	b.ne	2e4c0 <scols_init_debug@@SMARTCOLS_2.25+0x153f0>  // b.any
   2e43c:	ldur	w0, [x29, #-20]
   2e440:	sub	x1, x29, #0x28
   2e444:	bl	19820 <scols_init_debug@@SMARTCOLS_2.25+0x750>
   2e448:	cbz	w0, 2e4bc <scols_init_debug@@SMARTCOLS_2.25+0x153ec>
   2e44c:	ldr	x8, [sp, #168]
   2e450:	ldr	w9, [x8]
   2e454:	mov	w10, #0x4                   	// #4
   2e458:	and	w9, w10, w9
   2e45c:	cbz	w9, 2e4a4 <scols_init_debug@@SMARTCOLS_2.25+0x153d4>
   2e460:	ldr	x8, [sp, #160]
   2e464:	ldr	x0, [x8]
   2e468:	str	x0, [sp, #112]
   2e46c:	bl	7880 <getpid@plt>
   2e470:	ldr	x8, [sp, #112]
   2e474:	str	w0, [sp, #108]
   2e478:	mov	x0, x8
   2e47c:	ldr	x1, [sp, #152]
   2e480:	ldr	w2, [sp, #108]
   2e484:	ldr	x3, [sp, #144]
   2e488:	ldr	x4, [sp, #136]
   2e48c:	bl	8380 <fprintf@plt>
   2e490:	ldur	x8, [x29, #-16]
   2e494:	mov	x0, x8
   2e498:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e49c:	add	x1, x1, #0x776
   2e4a0:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2e4a4:	bl	8240 <__errno_location@plt>
   2e4a8:	ldr	w8, [x0]
   2e4ac:	mov	w9, wzr
   2e4b0:	subs	w8, w9, w8
   2e4b4:	stur	w8, [x29, #-4]
   2e4b8:	b	2e8ac <scols_init_debug@@SMARTCOLS_2.25+0x157dc>
   2e4bc:	b	2e4c8 <scols_init_debug@@SMARTCOLS_2.25+0x153f8>
   2e4c0:	ldr	x8, [sp, #224]
   2e4c4:	stur	x8, [x29, #-40]
   2e4c8:	ldur	x8, [x29, #-40]
   2e4cc:	cbz	x8, 2e4e4 <scols_init_debug@@SMARTCOLS_2.25+0x15414>
   2e4d0:	ldur	x8, [x29, #-40]
   2e4d4:	ldur	x9, [x29, #-16]
   2e4d8:	ldr	x9, [x9, #192]
   2e4dc:	cmp	x8, x9
   2e4e0:	b.hi	2e544 <scols_init_debug@@SMARTCOLS_2.25+0x15474>  // b.pmore
   2e4e4:	ldr	x8, [sp, #168]
   2e4e8:	ldr	w9, [x8]
   2e4ec:	mov	w10, #0x4                   	// #4
   2e4f0:	and	w9, w10, w9
   2e4f4:	cbz	w9, 2e53c <scols_init_debug@@SMARTCOLS_2.25+0x1546c>
   2e4f8:	ldr	x8, [sp, #160]
   2e4fc:	ldr	x0, [x8]
   2e500:	str	x0, [sp, #96]
   2e504:	bl	7880 <getpid@plt>
   2e508:	ldr	x8, [sp, #96]
   2e50c:	str	w0, [sp, #92]
   2e510:	mov	x0, x8
   2e514:	ldr	x1, [sp, #152]
   2e518:	ldr	w2, [sp, #92]
   2e51c:	ldr	x3, [sp, #144]
   2e520:	ldr	x4, [sp, #136]
   2e524:	bl	8380 <fprintf@plt>
   2e528:	ldur	x8, [x29, #-16]
   2e52c:	mov	x0, x8
   2e530:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e534:	add	x1, x1, #0x796
   2e538:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2e53c:	stur	wzr, [x29, #-4]
   2e540:	b	2e8ac <scols_init_debug@@SMARTCOLS_2.25+0x157dc>
   2e544:	ldur	x8, [x29, #-16]
   2e548:	ldr	x8, [x8, #192]
   2e54c:	cmp	x8, #0x0
   2e550:	cset	w9, ls  // ls = plast
   2e554:	tbnz	w9, #0, 2e56c <scols_init_debug@@SMARTCOLS_2.25+0x1549c>
   2e558:	ldur	x8, [x29, #-16]
   2e55c:	ldr	x8, [x8, #192]
   2e560:	ldur	x9, [x29, #-40]
   2e564:	subs	x8, x9, x8
   2e568:	stur	x8, [x29, #-40]
   2e56c:	ldur	x8, [x29, #-16]
   2e570:	ldr	x8, [x8, #200]
   2e574:	cmp	x8, #0x0
   2e578:	cset	w9, ls  // ls = plast
   2e57c:	tbnz	w9, #0, 2e5a0 <scols_init_debug@@SMARTCOLS_2.25+0x154d0>
   2e580:	ldur	x8, [x29, #-16]
   2e584:	ldr	x8, [x8, #200]
   2e588:	ldur	x9, [x29, #-40]
   2e58c:	cmp	x8, x9
   2e590:	b.cs	2e5a0 <scols_init_debug@@SMARTCOLS_2.25+0x154d0>  // b.hs, b.nlast
   2e594:	ldur	x8, [x29, #-16]
   2e598:	ldr	x8, [x8, #200]
   2e59c:	stur	x8, [x29, #-40]
   2e5a0:	ldur	x0, [x29, #-16]
   2e5a4:	bl	2b410 <scols_init_debug@@SMARTCOLS_2.25+0x12340>
   2e5a8:	stur	w0, [x29, #-44]
   2e5ac:	ldur	w8, [x29, #-44]
   2e5b0:	cmp	w8, #0x0
   2e5b4:	cset	w8, ge  // ge = tcont
   2e5b8:	tbnz	w8, #0, 2e62c <scols_init_debug@@SMARTCOLS_2.25+0x1555c>
   2e5bc:	ldr	x8, [sp, #168]
   2e5c0:	ldr	w9, [x8]
   2e5c4:	mov	w10, #0x4                   	// #4
   2e5c8:	and	w9, w10, w9
   2e5cc:	cbz	w9, 2e614 <scols_init_debug@@SMARTCOLS_2.25+0x15544>
   2e5d0:	ldr	x8, [sp, #160]
   2e5d4:	ldr	x0, [x8]
   2e5d8:	str	x0, [sp, #80]
   2e5dc:	bl	7880 <getpid@plt>
   2e5e0:	ldr	x8, [sp, #80]
   2e5e4:	str	w0, [sp, #76]
   2e5e8:	mov	x0, x8
   2e5ec:	ldr	x1, [sp, #152]
   2e5f0:	ldr	w2, [sp, #76]
   2e5f4:	ldr	x3, [sp, #144]
   2e5f8:	ldr	x4, [sp, #136]
   2e5fc:	bl	8380 <fprintf@plt>
   2e600:	ldur	x8, [x29, #-16]
   2e604:	mov	x0, x8
   2e608:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e60c:	add	x1, x1, #0x7b8
   2e610:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2e614:	bl	8240 <__errno_location@plt>
   2e618:	ldr	w8, [x0]
   2e61c:	mov	w9, wzr
   2e620:	subs	w8, w9, w8
   2e624:	stur	w8, [x29, #-4]
   2e628:	b	2e8ac <scols_init_debug@@SMARTCOLS_2.25+0x157dc>
   2e62c:	ldur	w0, [x29, #-44]
   2e630:	sub	x1, x29, #0x20
   2e634:	bl	19820 <scols_init_debug@@SMARTCOLS_2.25+0x750>
   2e638:	cbz	w0, 2e6ac <scols_init_debug@@SMARTCOLS_2.25+0x155dc>
   2e63c:	ldr	x8, [sp, #168]
   2e640:	ldr	w9, [x8]
   2e644:	mov	w10, #0x4                   	// #4
   2e648:	and	w9, w10, w9
   2e64c:	cbz	w9, 2e694 <scols_init_debug@@SMARTCOLS_2.25+0x155c4>
   2e650:	ldr	x8, [sp, #160]
   2e654:	ldr	x0, [x8]
   2e658:	str	x0, [sp, #64]
   2e65c:	bl	7880 <getpid@plt>
   2e660:	ldr	x8, [sp, #64]
   2e664:	str	w0, [sp, #60]
   2e668:	mov	x0, x8
   2e66c:	ldr	x1, [sp, #152]
   2e670:	ldr	w2, [sp, #60]
   2e674:	ldr	x3, [sp, #144]
   2e678:	ldr	x4, [sp, #136]
   2e67c:	bl	8380 <fprintf@plt>
   2e680:	ldur	x8, [x29, #-16]
   2e684:	mov	x0, x8
   2e688:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e68c:	add	x1, x1, #0x7ce
   2e690:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2e694:	bl	8240 <__errno_location@plt>
   2e698:	ldr	w8, [x0]
   2e69c:	mov	w9, wzr
   2e6a0:	subs	w8, w9, w8
   2e6a4:	stur	w8, [x29, #-4]
   2e6a8:	b	2e8ac <scols_init_debug@@SMARTCOLS_2.25+0x157dc>
   2e6ac:	ldur	x8, [x29, #-40]
   2e6b0:	mov	x9, #0x200                 	// #512
   2e6b4:	udiv	x10, x8, x9
   2e6b8:	mul	x9, x10, x9
   2e6bc:	subs	x8, x8, x9
   2e6c0:	cbz	x8, 2e72c <scols_init_debug@@SMARTCOLS_2.25+0x1565c>
   2e6c4:	ldr	x8, [sp, #168]
   2e6c8:	ldr	w9, [x8]
   2e6cc:	mov	w10, #0x4                   	// #4
   2e6d0:	and	w9, w10, w9
   2e6d4:	cbz	w9, 2e71c <scols_init_debug@@SMARTCOLS_2.25+0x1564c>
   2e6d8:	ldr	x8, [sp, #160]
   2e6dc:	ldr	x0, [x8]
   2e6e0:	str	x0, [sp, #48]
   2e6e4:	bl	7880 <getpid@plt>
   2e6e8:	ldr	x8, [sp, #48]
   2e6ec:	str	w0, [sp, #44]
   2e6f0:	mov	x0, x8
   2e6f4:	ldr	x1, [sp, #152]
   2e6f8:	ldr	w2, [sp, #44]
   2e6fc:	ldr	x3, [sp, #144]
   2e700:	ldr	x4, [sp, #136]
   2e704:	bl	8380 <fprintf@plt>
   2e708:	ldur	x8, [x29, #-16]
   2e70c:	mov	x0, x8
   2e710:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e714:	add	x1, x1, #0x7ef
   2e718:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2e71c:	ldur	x8, [x29, #-40]
   2e720:	lsr	x8, x8, #9
   2e724:	lsl	x8, x8, #9
   2e728:	stur	x8, [x29, #-40]
   2e72c:	ldur	x8, [x29, #-40]
   2e730:	ldur	x9, [x29, #-32]
   2e734:	cmp	x8, x9
   2e738:	b.eq	2e8a8 <scols_init_debug@@SMARTCOLS_2.25+0x157d8>  // b.none
   2e73c:	ldr	x8, [sp, #168]
   2e740:	ldr	w9, [x8]
   2e744:	mov	w10, #0x4                   	// #4
   2e748:	and	w9, w10, w9
   2e74c:	cbz	w9, 2e79c <scols_init_debug@@SMARTCOLS_2.25+0x156cc>
   2e750:	ldr	x8, [sp, #160]
   2e754:	ldr	x0, [x8]
   2e758:	str	x0, [sp, #32]
   2e75c:	bl	7880 <getpid@plt>
   2e760:	ldr	x8, [sp, #32]
   2e764:	str	w0, [sp, #28]
   2e768:	mov	x0, x8
   2e76c:	ldr	x1, [sp, #152]
   2e770:	ldr	w2, [sp, #28]
   2e774:	ldr	x3, [sp, #144]
   2e778:	ldr	x4, [sp, #136]
   2e77c:	bl	8380 <fprintf@plt>
   2e780:	ldur	x8, [x29, #-16]
   2e784:	ldur	x2, [x29, #-32]
   2e788:	ldur	x3, [x29, #-40]
   2e78c:	mov	x0, x8
   2e790:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e794:	add	x1, x1, #0x81c
   2e798:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2e79c:	ldur	x0, [x29, #-16]
   2e7a0:	bl	2eb00 <scols_init_debug@@SMARTCOLS_2.25+0x15a30>
   2e7a4:	cbz	w0, 2e7ec <scols_init_debug@@SMARTCOLS_2.25+0x1571c>
   2e7a8:	bl	8240 <__errno_location@plt>
   2e7ac:	ldr	w8, [x0]
   2e7b0:	cmp	w8, #0x19
   2e7b4:	b.eq	2e7c8 <scols_init_debug@@SMARTCOLS_2.25+0x156f8>  // b.none
   2e7b8:	bl	8240 <__errno_location@plt>
   2e7bc:	ldr	w8, [x0]
   2e7c0:	cmp	w8, #0x16
   2e7c4:	b.ne	2e7d4 <scols_init_debug@@SMARTCOLS_2.25+0x15704>  // b.any
   2e7c8:	bl	8240 <__errno_location@plt>
   2e7cc:	mov	w8, #0x22                  	// #34
   2e7d0:	str	w8, [x0]
   2e7d4:	bl	8240 <__errno_location@plt>
   2e7d8:	ldr	w8, [x0]
   2e7dc:	mov	w9, wzr
   2e7e0:	subs	w8, w9, w8
   2e7e4:	stur	w8, [x29, #-4]
   2e7e8:	b	2e8ac <scols_init_debug@@SMARTCOLS_2.25+0x157dc>
   2e7ec:	ldur	w0, [x29, #-44]
   2e7f0:	sub	x1, x29, #0x20
   2e7f4:	bl	19820 <scols_init_debug@@SMARTCOLS_2.25+0x750>
   2e7f8:	cbz	w0, 2e814 <scols_init_debug@@SMARTCOLS_2.25+0x15744>
   2e7fc:	bl	8240 <__errno_location@plt>
   2e800:	ldr	w8, [x0]
   2e804:	mov	w9, wzr
   2e808:	subs	w8, w9, w8
   2e80c:	stur	w8, [x29, #-4]
   2e810:	b	2e8ac <scols_init_debug@@SMARTCOLS_2.25+0x157dc>
   2e814:	ldur	x8, [x29, #-40]
   2e818:	ldur	x9, [x29, #-32]
   2e81c:	cmp	x8, x9
   2e820:	b.eq	2e8a8 <scols_init_debug@@SMARTCOLS_2.25+0x157d8>  // b.none
   2e824:	bl	8240 <__errno_location@plt>
   2e828:	mov	w8, #0x22                  	// #34
   2e82c:	str	w8, [x0]
   2e830:	ldr	x8, [sp, #168]
   2e834:	ldr	w9, [x8]
   2e838:	mov	w10, #0x4                   	// #4
   2e83c:	and	w9, w10, w9
   2e840:	cbz	w9, 2e890 <scols_init_debug@@SMARTCOLS_2.25+0x157c0>
   2e844:	ldr	x8, [sp, #160]
   2e848:	ldr	x0, [x8]
   2e84c:	str	x0, [sp, #16]
   2e850:	bl	7880 <getpid@plt>
   2e854:	ldr	x8, [sp, #16]
   2e858:	str	w0, [sp, #12]
   2e85c:	mov	x0, x8
   2e860:	ldr	x1, [sp, #152]
   2e864:	ldr	w2, [sp, #12]
   2e868:	ldr	x3, [sp, #144]
   2e86c:	ldr	x4, [sp, #136]
   2e870:	bl	8380 <fprintf@plt>
   2e874:	ldur	x8, [x29, #-16]
   2e878:	ldur	x2, [x29, #-32]
   2e87c:	ldur	x3, [x29, #-40]
   2e880:	mov	x0, x8
   2e884:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e888:	add	x1, x1, #0x852
   2e88c:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2e890:	bl	8240 <__errno_location@plt>
   2e894:	ldr	w8, [x0]
   2e898:	mov	w9, wzr
   2e89c:	subs	w8, w9, w8
   2e8a0:	stur	w8, [x29, #-4]
   2e8a4:	b	2e8ac <scols_init_debug@@SMARTCOLS_2.25+0x157dc>
   2e8a8:	stur	wzr, [x29, #-4]
   2e8ac:	ldur	w0, [x29, #-4]
   2e8b0:	ldr	x28, [sp, #368]
   2e8b4:	ldp	x29, x30, [sp, #352]
   2e8b8:	add	sp, sp, #0x180
   2e8bc:	ret
   2e8c0:	sub	sp, sp, #0x90
   2e8c4:	stp	x29, x30, [sp, #128]
   2e8c8:	add	x29, sp, #0x80
   2e8cc:	mov	w8, #0xffffffff            	// #-1
   2e8d0:	adrp	x9, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2e8d4:	add	x9, x9, #0xbd8
   2e8d8:	adrp	x10, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2e8dc:	ldr	x10, [x10, #4016]
   2e8e0:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2e8e4:	add	x11, x11, #0x933
   2e8e8:	adrp	x12, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e8ec:	add	x12, x12, #0x56
   2e8f0:	adrp	x13, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e8f4:	add	x13, x13, #0x334
   2e8f8:	stur	x0, [x29, #-16]
   2e8fc:	stur	w8, [x29, #-24]
   2e900:	stur	x9, [x29, #-40]
   2e904:	stur	x10, [x29, #-48]
   2e908:	stur	x11, [x29, #-56]
   2e90c:	str	x12, [sp, #64]
   2e910:	str	x13, [sp, #56]
   2e914:	bl	8240 <__errno_location@plt>
   2e918:	str	wzr, [x0]
   2e91c:	ldur	x0, [x29, #-16]
   2e920:	bl	2b410 <scols_init_debug@@SMARTCOLS_2.25+0x12340>
   2e924:	stur	w0, [x29, #-20]
   2e928:	ldur	w8, [x29, #-20]
   2e92c:	cmp	w8, #0x0
   2e930:	cset	w8, ge  // ge = tcont
   2e934:	tbnz	w8, #0, 2e958 <scols_init_debug@@SMARTCOLS_2.25+0x15888>
   2e938:	bl	8240 <__errno_location@plt>
   2e93c:	ldr	w8, [x0]
   2e940:	mov	w9, wzr
   2e944:	subs	w8, w9, w8
   2e948:	stur	w8, [x29, #-24]
   2e94c:	ldur	w8, [x29, #-24]
   2e950:	stur	w8, [x29, #-4]
   2e954:	b	2eaf0 <scols_init_debug@@SMARTCOLS_2.25+0x15a20>
   2e958:	ldur	x8, [x29, #-40]
   2e95c:	ldr	w9, [x8]
   2e960:	mov	w10, #0x10                  	// #16
   2e964:	and	w9, w10, w9
   2e968:	cbz	w9, 2e9b0 <scols_init_debug@@SMARTCOLS_2.25+0x158e0>
   2e96c:	ldur	x8, [x29, #-48]
   2e970:	ldr	x0, [x8]
   2e974:	str	x0, [sp, #48]
   2e978:	bl	7880 <getpid@plt>
   2e97c:	ldr	x8, [sp, #48]
   2e980:	str	w0, [sp, #44]
   2e984:	mov	x0, x8
   2e988:	ldur	x1, [x29, #-56]
   2e98c:	ldr	w2, [sp, #44]
   2e990:	ldr	x3, [sp, #64]
   2e994:	ldr	x4, [sp, #56]
   2e998:	bl	8380 <fprintf@plt>
   2e99c:	ldur	x8, [x29, #-16]
   2e9a0:	mov	x0, x8
   2e9a4:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2e9a8:	add	x1, x1, #0x3b0
   2e9ac:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2e9b0:	ldur	w0, [x29, #-20]
   2e9b4:	ldur	x8, [x29, #-16]
   2e9b8:	add	x2, x8, #0xa8
   2e9bc:	mov	x1, #0x4c04                	// #19460
   2e9c0:	bl	83c0 <ioctl@plt>
   2e9c4:	stur	w0, [x29, #-28]
   2e9c8:	ldur	w9, [x29, #-28]
   2e9cc:	mov	w10, #0x0                   	// #0
   2e9d0:	str	w10, [sp, #40]
   2e9d4:	cbz	w9, 2e9ec <scols_init_debug@@SMARTCOLS_2.25+0x1591c>
   2e9d8:	bl	8240 <__errno_location@plt>
   2e9dc:	ldr	w8, [x0]
   2e9e0:	cmp	w8, #0xb
   2e9e4:	cset	w8, eq  // eq = none
   2e9e8:	str	w8, [sp, #40]
   2e9ec:	ldr	w8, [sp, #40]
   2e9f0:	and	w8, w8, #0x1
   2e9f4:	stur	w8, [x29, #-32]
   2e9f8:	ldur	w8, [x29, #-32]
   2e9fc:	cbz	w8, 2ea0c <scols_init_debug@@SMARTCOLS_2.25+0x1593c>
   2ea00:	mov	w0, #0xd090                	// #53392
   2ea04:	movk	w0, #0x3, lsl #16
   2ea08:	bl	2e16c <scols_init_debug@@SMARTCOLS_2.25+0x1509c>
   2ea0c:	ldur	w8, [x29, #-32]
   2ea10:	cbnz	w8, 2e9b0 <scols_init_debug@@SMARTCOLS_2.25+0x158e0>
   2ea14:	ldur	w8, [x29, #-28]
   2ea18:	cbz	w8, 2ea94 <scols_init_debug@@SMARTCOLS_2.25+0x159c4>
   2ea1c:	bl	8240 <__errno_location@plt>
   2ea20:	ldr	w8, [x0]
   2ea24:	mov	w9, wzr
   2ea28:	subs	w8, w9, w8
   2ea2c:	stur	w8, [x29, #-24]
   2ea30:	ldur	x8, [x29, #-40]
   2ea34:	ldr	w9, [x8]
   2ea38:	mov	w10, #0x10                  	// #16
   2ea3c:	and	w9, w10, w9
   2ea40:	cbz	w9, 2ea88 <scols_init_debug@@SMARTCOLS_2.25+0x159b8>
   2ea44:	ldur	x8, [x29, #-48]
   2ea48:	ldr	x0, [x8]
   2ea4c:	str	x0, [sp, #32]
   2ea50:	bl	7880 <getpid@plt>
   2ea54:	ldr	x8, [sp, #32]
   2ea58:	str	w0, [sp, #28]
   2ea5c:	mov	x0, x8
   2ea60:	ldur	x1, [x29, #-56]
   2ea64:	ldr	w2, [sp, #28]
   2ea68:	ldr	x3, [sp, #64]
   2ea6c:	ldr	x4, [sp, #56]
   2ea70:	bl	8380 <fprintf@plt>
   2ea74:	ldur	x8, [x29, #-16]
   2ea78:	mov	x0, x8
   2ea7c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ea80:	add	x1, x1, #0x3e7
   2ea84:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2ea88:	ldur	w8, [x29, #-24]
   2ea8c:	stur	w8, [x29, #-4]
   2ea90:	b	2eaf0 <scols_init_debug@@SMARTCOLS_2.25+0x15a20>
   2ea94:	ldur	x8, [x29, #-40]
   2ea98:	ldr	w9, [x8]
   2ea9c:	mov	w10, #0x10                  	// #16
   2eaa0:	and	w9, w10, w9
   2eaa4:	cbz	w9, 2eaec <scols_init_debug@@SMARTCOLS_2.25+0x15a1c>
   2eaa8:	ldur	x8, [x29, #-48]
   2eaac:	ldr	x0, [x8]
   2eab0:	str	x0, [sp, #16]
   2eab4:	bl	7880 <getpid@plt>
   2eab8:	ldr	x8, [sp, #16]
   2eabc:	str	w0, [sp, #12]
   2eac0:	mov	x0, x8
   2eac4:	ldur	x1, [x29, #-56]
   2eac8:	ldr	w2, [sp, #12]
   2eacc:	ldr	x3, [sp, #64]
   2ead0:	ldr	x4, [sp, #56]
   2ead4:	bl	8380 <fprintf@plt>
   2ead8:	ldur	x8, [x29, #-16]
   2eadc:	mov	x0, x8
   2eae0:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2eae4:	add	x1, x1, #0x404
   2eae8:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2eaec:	stur	wzr, [x29, #-4]
   2eaf0:	ldur	w0, [x29, #-4]
   2eaf4:	ldp	x29, x30, [sp, #128]
   2eaf8:	add	sp, sp, #0x90
   2eafc:	ret
   2eb00:	sub	sp, sp, #0x50
   2eb04:	stp	x29, x30, [sp, #64]
   2eb08:	add	x29, sp, #0x40
   2eb0c:	stur	x0, [x29, #-16]
   2eb10:	ldur	x0, [x29, #-16]
   2eb14:	bl	2b410 <scols_init_debug@@SMARTCOLS_2.25+0x12340>
   2eb18:	stur	w0, [x29, #-20]
   2eb1c:	ldur	w8, [x29, #-20]
   2eb20:	cmp	w8, #0x0
   2eb24:	cset	w8, ge  // ge = tcont
   2eb28:	tbnz	w8, #0, 2eb38 <scols_init_debug@@SMARTCOLS_2.25+0x15a68>
   2eb2c:	mov	w8, #0xffffffea            	// #-22
   2eb30:	stur	w8, [x29, #-4]
   2eb34:	b	2ec54 <scols_init_debug@@SMARTCOLS_2.25+0x15b84>
   2eb38:	ldur	w0, [x29, #-20]
   2eb3c:	mov	x1, #0x4c07                	// #19463
   2eb40:	mov	w8, wzr
   2eb44:	mov	w2, w8
   2eb48:	bl	83c0 <ioctl@plt>
   2eb4c:	cmp	w0, #0x0
   2eb50:	cset	w8, ge  // ge = tcont
   2eb54:	tbnz	w8, #0, 2ebe4 <scols_init_debug@@SMARTCOLS_2.25+0x15b14>
   2eb58:	bl	8240 <__errno_location@plt>
   2eb5c:	ldr	w8, [x0]
   2eb60:	mov	w9, wzr
   2eb64:	subs	w8, w9, w8
   2eb68:	stur	w8, [x29, #-24]
   2eb6c:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2eb70:	add	x8, x8, #0xbd8
   2eb74:	ldr	w9, [x8]
   2eb78:	mov	w10, #0x4                   	// #4
   2eb7c:	and	w9, w10, w9
   2eb80:	cbz	w9, 2ebd8 <scols_init_debug@@SMARTCOLS_2.25+0x15b08>
   2eb84:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2eb88:	ldr	x8, [x8, #4016]
   2eb8c:	ldr	x0, [x8]
   2eb90:	str	x0, [sp, #32]
   2eb94:	bl	7880 <getpid@plt>
   2eb98:	ldr	x8, [sp, #32]
   2eb9c:	str	w0, [sp, #28]
   2eba0:	mov	x0, x8
   2eba4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2eba8:	add	x1, x1, #0x933
   2ebac:	ldr	w2, [sp, #28]
   2ebb0:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ebb4:	add	x3, x3, #0x56
   2ebb8:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ebbc:	add	x4, x4, #0x5e
   2ebc0:	bl	8380 <fprintf@plt>
   2ebc4:	ldur	x8, [x29, #-16]
   2ebc8:	mov	x0, x8
   2ebcc:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ebd0:	add	x1, x1, #0x438
   2ebd4:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2ebd8:	ldur	w8, [x29, #-24]
   2ebdc:	stur	w8, [x29, #-4]
   2ebe0:	b	2ec54 <scols_init_debug@@SMARTCOLS_2.25+0x15b84>
   2ebe4:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2ebe8:	add	x8, x8, #0xbd8
   2ebec:	ldr	w9, [x8]
   2ebf0:	mov	w10, #0x4                   	// #4
   2ebf4:	and	w9, w10, w9
   2ebf8:	cbz	w9, 2ec50 <scols_init_debug@@SMARTCOLS_2.25+0x15b80>
   2ebfc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2ec00:	ldr	x8, [x8, #4016]
   2ec04:	ldr	x0, [x8]
   2ec08:	str	x0, [sp, #16]
   2ec0c:	bl	7880 <getpid@plt>
   2ec10:	ldr	x8, [sp, #16]
   2ec14:	str	w0, [sp, #12]
   2ec18:	mov	x0, x8
   2ec1c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2ec20:	add	x1, x1, #0x933
   2ec24:	ldr	w2, [sp, #12]
   2ec28:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ec2c:	add	x3, x3, #0x56
   2ec30:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ec34:	add	x4, x4, #0x5e
   2ec38:	bl	8380 <fprintf@plt>
   2ec3c:	ldur	x8, [x29, #-16]
   2ec40:	mov	x0, x8
   2ec44:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ec48:	add	x1, x1, #0x455
   2ec4c:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2ec50:	stur	wzr, [x29, #-4]
   2ec54:	ldur	w0, [x29, #-4]
   2ec58:	ldp	x29, x30, [sp, #64]
   2ec5c:	add	sp, sp, #0x50
   2ec60:	ret
   2ec64:	sub	sp, sp, #0x50
   2ec68:	stp	x29, x30, [sp, #64]
   2ec6c:	add	x29, sp, #0x40
   2ec70:	stur	x0, [x29, #-16]
   2ec74:	stur	x1, [x29, #-24]
   2ec78:	ldur	x0, [x29, #-16]
   2ec7c:	bl	2b410 <scols_init_debug@@SMARTCOLS_2.25+0x12340>
   2ec80:	stur	w0, [x29, #-28]
   2ec84:	ldur	w8, [x29, #-28]
   2ec88:	cmp	w8, #0x0
   2ec8c:	cset	w8, ge  // ge = tcont
   2ec90:	tbnz	w8, #0, 2eca0 <scols_init_debug@@SMARTCOLS_2.25+0x15bd0>
   2ec94:	mov	w8, #0xffffffea            	// #-22
   2ec98:	stur	w8, [x29, #-4]
   2ec9c:	b	2edb8 <scols_init_debug@@SMARTCOLS_2.25+0x15ce8>
   2eca0:	ldur	w0, [x29, #-28]
   2eca4:	ldur	x2, [x29, #-24]
   2eca8:	mov	x1, #0x4c08                	// #19464
   2ecac:	bl	83c0 <ioctl@plt>
   2ecb0:	cmp	w0, #0x0
   2ecb4:	cset	w8, ge  // ge = tcont
   2ecb8:	tbnz	w8, #0, 2ed48 <scols_init_debug@@SMARTCOLS_2.25+0x15c78>
   2ecbc:	bl	8240 <__errno_location@plt>
   2ecc0:	ldr	w8, [x0]
   2ecc4:	mov	w9, wzr
   2ecc8:	subs	w8, w9, w8
   2eccc:	str	w8, [sp, #32]
   2ecd0:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2ecd4:	add	x8, x8, #0xbd8
   2ecd8:	ldr	w9, [x8]
   2ecdc:	mov	w10, #0x4                   	// #4
   2ece0:	and	w9, w10, w9
   2ece4:	cbz	w9, 2ed3c <scols_init_debug@@SMARTCOLS_2.25+0x15c6c>
   2ece8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2ecec:	ldr	x8, [x8, #4016]
   2ecf0:	ldr	x0, [x8]
   2ecf4:	str	x0, [sp, #24]
   2ecf8:	bl	7880 <getpid@plt>
   2ecfc:	ldr	x8, [sp, #24]
   2ed00:	str	w0, [sp, #20]
   2ed04:	mov	x0, x8
   2ed08:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2ed0c:	add	x1, x1, #0x933
   2ed10:	ldr	w2, [sp, #20]
   2ed14:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ed18:	add	x3, x3, #0x56
   2ed1c:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ed20:	add	x4, x4, #0x5e
   2ed24:	bl	8380 <fprintf@plt>
   2ed28:	ldur	x8, [x29, #-16]
   2ed2c:	mov	x0, x8
   2ed30:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ed34:	add	x1, x1, #0x462
   2ed38:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2ed3c:	ldr	w8, [sp, #32]
   2ed40:	stur	w8, [x29, #-4]
   2ed44:	b	2edb8 <scols_init_debug@@SMARTCOLS_2.25+0x15ce8>
   2ed48:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2ed4c:	add	x8, x8, #0xbd8
   2ed50:	ldr	w9, [x8]
   2ed54:	mov	w10, #0x4                   	// #4
   2ed58:	and	w9, w10, w9
   2ed5c:	cbz	w9, 2edb4 <scols_init_debug@@SMARTCOLS_2.25+0x15ce4>
   2ed60:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2ed64:	ldr	x8, [x8, #4016]
   2ed68:	ldr	x0, [x8]
   2ed6c:	str	x0, [sp, #8]
   2ed70:	bl	7880 <getpid@plt>
   2ed74:	ldr	x8, [sp, #8]
   2ed78:	str	w0, [sp, #4]
   2ed7c:	mov	x0, x8
   2ed80:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2ed84:	add	x1, x1, #0x933
   2ed88:	ldr	w2, [sp, #4]
   2ed8c:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ed90:	add	x3, x3, #0x56
   2ed94:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ed98:	add	x4, x4, #0x5e
   2ed9c:	bl	8380 <fprintf@plt>
   2eda0:	ldur	x8, [x29, #-16]
   2eda4:	mov	x0, x8
   2eda8:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2edac:	add	x1, x1, #0x480
   2edb0:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2edb4:	stur	wzr, [x29, #-4]
   2edb8:	ldur	w0, [x29, #-4]
   2edbc:	ldp	x29, x30, [sp, #64]
   2edc0:	add	sp, sp, #0x50
   2edc4:	ret
   2edc8:	sub	sp, sp, #0x50
   2edcc:	stp	x29, x30, [sp, #64]
   2edd0:	add	x29, sp, #0x40
   2edd4:	stur	x0, [x29, #-16]
   2edd8:	ldur	x0, [x29, #-16]
   2eddc:	bl	2b410 <scols_init_debug@@SMARTCOLS_2.25+0x12340>
   2ede0:	stur	w0, [x29, #-20]
   2ede4:	ldur	w8, [x29, #-20]
   2ede8:	cmp	w8, #0x0
   2edec:	cset	w8, ge  // ge = tcont
   2edf0:	tbnz	w8, #0, 2ee00 <scols_init_debug@@SMARTCOLS_2.25+0x15d30>
   2edf4:	mov	w8, #0xffffffea            	// #-22
   2edf8:	stur	w8, [x29, #-4]
   2edfc:	b	2ef14 <scols_init_debug@@SMARTCOLS_2.25+0x15e44>
   2ee00:	ldur	w0, [x29, #-20]
   2ee04:	mov	x1, #0x4c01                	// #19457
   2ee08:	mov	w8, wzr
   2ee0c:	mov	w2, w8
   2ee10:	bl	83c0 <ioctl@plt>
   2ee14:	cmp	w0, #0x0
   2ee18:	cset	w8, ge  // ge = tcont
   2ee1c:	tbnz	w8, #0, 2eea4 <scols_init_debug@@SMARTCOLS_2.25+0x15dd4>
   2ee20:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2ee24:	add	x8, x8, #0xbd8
   2ee28:	ldr	w9, [x8]
   2ee2c:	mov	w10, #0x4                   	// #4
   2ee30:	and	w9, w10, w9
   2ee34:	cbz	w9, 2ee8c <scols_init_debug@@SMARTCOLS_2.25+0x15dbc>
   2ee38:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2ee3c:	ldr	x8, [x8, #4016]
   2ee40:	ldr	x0, [x8]
   2ee44:	str	x0, [sp, #32]
   2ee48:	bl	7880 <getpid@plt>
   2ee4c:	ldr	x8, [sp, #32]
   2ee50:	str	w0, [sp, #28]
   2ee54:	mov	x0, x8
   2ee58:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2ee5c:	add	x1, x1, #0x933
   2ee60:	ldr	w2, [sp, #28]
   2ee64:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ee68:	add	x3, x3, #0x56
   2ee6c:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ee70:	add	x4, x4, #0x5e
   2ee74:	bl	8380 <fprintf@plt>
   2ee78:	ldur	x8, [x29, #-16]
   2ee7c:	mov	x0, x8
   2ee80:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ee84:	add	x1, x1, #0x4c4
   2ee88:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2ee8c:	bl	8240 <__errno_location@plt>
   2ee90:	ldr	w8, [x0]
   2ee94:	mov	w9, wzr
   2ee98:	subs	w8, w9, w8
   2ee9c:	stur	w8, [x29, #-4]
   2eea0:	b	2ef14 <scols_init_debug@@SMARTCOLS_2.25+0x15e44>
   2eea4:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2eea8:	add	x8, x8, #0xbd8
   2eeac:	ldr	w9, [x8]
   2eeb0:	mov	w10, #0x4                   	// #4
   2eeb4:	and	w9, w10, w9
   2eeb8:	cbz	w9, 2ef10 <scols_init_debug@@SMARTCOLS_2.25+0x15e40>
   2eebc:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2eec0:	ldr	x8, [x8, #4016]
   2eec4:	ldr	x0, [x8]
   2eec8:	str	x0, [sp, #16]
   2eecc:	bl	7880 <getpid@plt>
   2eed0:	ldr	x8, [sp, #16]
   2eed4:	str	w0, [sp, #12]
   2eed8:	mov	x0, x8
   2eedc:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2eee0:	add	x1, x1, #0x933
   2eee4:	ldr	w2, [sp, #12]
   2eee8:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2eeec:	add	x3, x3, #0x56
   2eef0:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2eef4:	add	x4, x4, #0x5e
   2eef8:	bl	8380 <fprintf@plt>
   2eefc:	ldur	x8, [x29, #-16]
   2ef00:	mov	x0, x8
   2ef04:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ef08:	add	x1, x1, #0x4db
   2ef0c:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2ef10:	stur	wzr, [x29, #-4]
   2ef14:	ldur	w0, [x29, #-4]
   2ef18:	ldp	x29, x30, [sp, #64]
   2ef1c:	add	sp, sp, #0x50
   2ef20:	ret
   2ef24:	sub	sp, sp, #0x60
   2ef28:	stp	x29, x30, [sp, #80]
   2ef2c:	add	x29, sp, #0x50
   2ef30:	mov	w8, #0xffffffea            	// #-22
   2ef34:	mov	w9, #0xffffffff            	// #-1
   2ef38:	stur	x0, [x29, #-8]
   2ef3c:	stur	w8, [x29, #-12]
   2ef40:	stur	w9, [x29, #-20]
   2ef44:	ldur	x0, [x29, #-8]
   2ef48:	bl	2b3d0 <scols_init_debug@@SMARTCOLS_2.25+0x12300>
   2ef4c:	str	x0, [sp, #40]
   2ef50:	ldr	x10, [sp, #40]
   2ef54:	cbnz	x10, 2ef5c <scols_init_debug@@SMARTCOLS_2.25+0x15e8c>
   2ef58:	b	2f0c0 <scols_init_debug@@SMARTCOLS_2.25+0x15ff0>
   2ef5c:	ldur	x8, [x29, #-8]
   2ef60:	ldr	w9, [x8, #152]
   2ef64:	and	w9, w9, #0x100
   2ef68:	cbnz	w9, 2ef78 <scols_init_debug@@SMARTCOLS_2.25+0x15ea8>
   2ef6c:	mov	w8, #0xffffffda            	// #-38
   2ef70:	stur	w8, [x29, #-12]
   2ef74:	b	2f0c0 <scols_init_debug@@SMARTCOLS_2.25+0x15ff0>
   2ef78:	ldr	x0, [sp, #40]
   2ef7c:	mov	w1, #0x2f                  	// #47
   2ef80:	bl	7bf0 <strrchr@plt>
   2ef84:	stur	x0, [x29, #-32]
   2ef88:	ldur	x8, [x29, #-32]
   2ef8c:	cbz	x8, 2efd8 <scols_init_debug@@SMARTCOLS_2.25+0x15f08>
   2ef90:	ldur	x0, [x29, #-32]
   2ef94:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2ef98:	add	x1, x1, #0x4ea
   2ef9c:	sub	x2, x29, #0x14
   2efa0:	bl	80f0 <__isoc99_sscanf@plt>
   2efa4:	cmp	w0, #0x1
   2efa8:	b.eq	2efc8 <scols_init_debug@@SMARTCOLS_2.25+0x15ef8>  // b.none
   2efac:	ldur	x0, [x29, #-32]
   2efb0:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2efb4:	add	x1, x1, #0x4f2
   2efb8:	sub	x2, x29, #0x14
   2efbc:	bl	80f0 <__isoc99_sscanf@plt>
   2efc0:	cmp	w0, #0x1
   2efc4:	b.ne	2efd8 <scols_init_debug@@SMARTCOLS_2.25+0x15f08>  // b.any
   2efc8:	ldur	w8, [x29, #-20]
   2efcc:	cmp	w8, #0x0
   2efd0:	cset	w8, ge  // ge = tcont
   2efd4:	tbnz	w8, #0, 2efdc <scols_init_debug@@SMARTCOLS_2.25+0x15f0c>
   2efd8:	b	2f0c0 <scols_init_debug@@SMARTCOLS_2.25+0x15ff0>
   2efdc:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2efe0:	add	x0, x0, #0xd7
   2efe4:	mov	w1, #0x2                   	// #2
   2efe8:	movk	w1, #0x8, lsl #16
   2efec:	bl	7970 <open@plt>
   2eff0:	stur	w0, [x29, #-16]
   2eff4:	ldur	w8, [x29, #-16]
   2eff8:	cmp	w8, #0x0
   2effc:	cset	w8, lt  // lt = tstop
   2f000:	tbnz	w8, #0, 2f090 <scols_init_debug@@SMARTCOLS_2.25+0x15fc0>
   2f004:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2f008:	add	x8, x8, #0xbd8
   2f00c:	ldr	w9, [x8]
   2f010:	mov	w10, #0x4                   	// #4
   2f014:	and	w9, w10, w9
   2f018:	cbz	w9, 2f074 <scols_init_debug@@SMARTCOLS_2.25+0x15fa4>
   2f01c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2f020:	ldr	x8, [x8, #4016]
   2f024:	ldr	x0, [x8]
   2f028:	str	x0, [sp, #32]
   2f02c:	bl	7880 <getpid@plt>
   2f030:	ldr	x8, [sp, #32]
   2f034:	str	w0, [sp, #28]
   2f038:	mov	x0, x8
   2f03c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2f040:	add	x1, x1, #0x933
   2f044:	ldr	w2, [sp, #28]
   2f048:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f04c:	add	x3, x3, #0x56
   2f050:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f054:	add	x4, x4, #0x5e
   2f058:	bl	8380 <fprintf@plt>
   2f05c:	ldur	x8, [x29, #-8]
   2f060:	ldur	w2, [x29, #-20]
   2f064:	mov	x0, x8
   2f068:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f06c:	add	x1, x1, #0x4f6
   2f070:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2f074:	ldur	w0, [x29, #-16]
   2f078:	ldur	w2, [x29, #-20]
   2f07c:	mov	x1, #0x4c80                	// #19584
   2f080:	bl	83c0 <ioctl@plt>
   2f084:	stur	w0, [x29, #-12]
   2f088:	ldur	w0, [x29, #-16]
   2f08c:	bl	7bc0 <close@plt>
   2f090:	ldur	w8, [x29, #-12]
   2f094:	mov	w9, wzr
   2f098:	mov	w10, #0x1                   	// #1
   2f09c:	cmp	w8, #0x0
   2f0a0:	csel	w8, w10, w9, ge  // ge = tcont
   2f0a4:	ldur	x11, [x29, #-8]
   2f0a8:	ldrb	w9, [x11, #156]
   2f0ac:	and	w8, w8, #0x1
   2f0b0:	lsl	w8, w8, #3
   2f0b4:	and	w9, w9, #0xfffffff7
   2f0b8:	orr	w8, w9, w8
   2f0bc:	strb	w8, [x11, #156]
   2f0c0:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2f0c4:	add	x8, x8, #0xbd8
   2f0c8:	ldr	w9, [x8]
   2f0cc:	mov	w10, #0x4                   	// #4
   2f0d0:	and	w9, w10, w9
   2f0d4:	cbz	w9, 2f130 <scols_init_debug@@SMARTCOLS_2.25+0x16060>
   2f0d8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2f0dc:	ldr	x8, [x8, #4016]
   2f0e0:	ldr	x0, [x8]
   2f0e4:	str	x0, [sp, #16]
   2f0e8:	bl	7880 <getpid@plt>
   2f0ec:	ldr	x8, [sp, #16]
   2f0f0:	str	w0, [sp, #12]
   2f0f4:	mov	x0, x8
   2f0f8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2f0fc:	add	x1, x1, #0x933
   2f100:	ldr	w2, [sp, #12]
   2f104:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f108:	add	x3, x3, #0x56
   2f10c:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f110:	add	x4, x4, #0x5e
   2f114:	bl	8380 <fprintf@plt>
   2f118:	ldur	x8, [x29, #-8]
   2f11c:	ldur	w2, [x29, #-12]
   2f120:	mov	x0, x8
   2f124:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f128:	add	x1, x1, #0x504
   2f12c:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2f130:	ldur	w0, [x29, #-12]
   2f134:	ldp	x29, x30, [sp, #80]
   2f138:	add	sp, sp, #0x60
   2f13c:	ret
   2f140:	sub	sp, sp, #0xc0
   2f144:	stp	x29, x30, [sp, #176]
   2f148:	add	x29, sp, #0xb0
   2f14c:	mov	w8, #0xffffffff            	// #-1
   2f150:	adrp	x9, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2f154:	add	x9, x9, #0xbd8
   2f158:	adrp	x10, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2f15c:	ldr	x10, [x10, #4016]
   2f160:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2f164:	add	x11, x11, #0x933
   2f168:	adrp	x12, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f16c:	add	x12, x12, #0x56
   2f170:	adrp	x13, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f174:	add	x13, x13, #0x5e
   2f178:	stur	x0, [x29, #-16]
   2f17c:	stur	w8, [x29, #-20]
   2f180:	stur	x9, [x29, #-48]
   2f184:	stur	x10, [x29, #-56]
   2f188:	stur	x11, [x29, #-64]
   2f18c:	stur	x12, [x29, #-72]
   2f190:	stur	x13, [x29, #-80]
   2f194:	ldur	x8, [x29, #-48]
   2f198:	ldr	w9, [x8]
   2f19c:	mov	w10, #0x4                   	// #4
   2f1a0:	and	w9, w10, w9
   2f1a4:	cbz	w9, 2f1ec <scols_init_debug@@SMARTCOLS_2.25+0x1611c>
   2f1a8:	ldur	x8, [x29, #-56]
   2f1ac:	ldr	x0, [x8]
   2f1b0:	str	x0, [sp, #88]
   2f1b4:	bl	7880 <getpid@plt>
   2f1b8:	ldr	x8, [sp, #88]
   2f1bc:	str	w0, [sp, #84]
   2f1c0:	mov	x0, x8
   2f1c4:	ldur	x1, [x29, #-64]
   2f1c8:	ldr	w2, [sp, #84]
   2f1cc:	ldur	x3, [x29, #-72]
   2f1d0:	ldur	x4, [x29, #-80]
   2f1d4:	bl	8380 <fprintf@plt>
   2f1d8:	ldur	x8, [x29, #-16]
   2f1dc:	mov	x0, x8
   2f1e0:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f1e4:	add	x1, x1, #0x51c
   2f1e8:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2f1ec:	ldur	x8, [x29, #-16]
   2f1f0:	ldr	w9, [x8, #152]
   2f1f4:	and	w9, w9, #0x100
   2f1f8:	cbz	w9, 2f39c <scols_init_debug@@SMARTCOLS_2.25+0x162cc>
   2f1fc:	ldur	x8, [x29, #-48]
   2f200:	ldr	w9, [x8]
   2f204:	mov	w10, #0x4                   	// #4
   2f208:	and	w9, w10, w9
   2f20c:	cbz	w9, 2f254 <scols_init_debug@@SMARTCOLS_2.25+0x16184>
   2f210:	ldur	x8, [x29, #-56]
   2f214:	ldr	x0, [x8]
   2f218:	str	x0, [sp, #72]
   2f21c:	bl	7880 <getpid@plt>
   2f220:	ldr	x8, [sp, #72]
   2f224:	str	w0, [sp, #68]
   2f228:	mov	x0, x8
   2f22c:	ldur	x1, [x29, #-64]
   2f230:	ldr	w2, [sp, #68]
   2f234:	ldur	x3, [x29, #-72]
   2f238:	ldur	x4, [x29, #-80]
   2f23c:	bl	8380 <fprintf@plt>
   2f240:	ldur	x8, [x29, #-16]
   2f244:	mov	x0, x8
   2f248:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f24c:	add	x1, x1, #0x532
   2f250:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2f254:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f258:	add	x0, x0, #0xd7
   2f25c:	mov	w1, #0x2                   	// #2
   2f260:	movk	w1, #0x8, lsl #16
   2f264:	bl	7970 <open@plt>
   2f268:	stur	w0, [x29, #-24]
   2f26c:	ldur	w8, [x29, #-24]
   2f270:	cmp	w8, #0x0
   2f274:	cset	w8, lt  // lt = tstop
   2f278:	tbnz	w8, #0, 2f28c <scols_init_debug@@SMARTCOLS_2.25+0x161bc>
   2f27c:	ldur	w0, [x29, #-24]
   2f280:	mov	x1, #0x4c82                	// #19586
   2f284:	bl	83c0 <ioctl@plt>
   2f288:	stur	w0, [x29, #-20]
   2f28c:	ldur	w8, [x29, #-20]
   2f290:	cmp	w8, #0x0
   2f294:	cset	w8, lt  // lt = tstop
   2f298:	tbnz	w8, #0, 2f2d0 <scols_init_debug@@SMARTCOLS_2.25+0x16200>
   2f29c:	ldur	w3, [x29, #-20]
   2f2a0:	sub	x8, x29, #0x28
   2f2a4:	mov	x0, x8
   2f2a8:	mov	x1, #0x10                  	// #16
   2f2ac:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f2b0:	add	x2, x2, #0x4eb
   2f2b4:	str	x8, [sp, #56]
   2f2b8:	bl	77c0 <snprintf@plt>
   2f2bc:	ldur	x8, [x29, #-16]
   2f2c0:	mov	x0, x8
   2f2c4:	ldr	x1, [sp, #56]
   2f2c8:	bl	2bec8 <scols_init_debug@@SMARTCOLS_2.25+0x12df8>
   2f2cc:	stur	w0, [x29, #-20]
   2f2d0:	ldur	w8, [x29, #-24]
   2f2d4:	cmp	w8, #0x0
   2f2d8:	cset	w8, lt  // lt = tstop
   2f2dc:	mov	w9, #0x0                   	// #0
   2f2e0:	str	w9, [sp, #52]
   2f2e4:	tbnz	w8, #0, 2f2f8 <scols_init_debug@@SMARTCOLS_2.25+0x16228>
   2f2e8:	ldur	w8, [x29, #-20]
   2f2ec:	cmp	w8, #0x0
   2f2f0:	cset	w8, eq  // eq = none
   2f2f4:	str	w8, [sp, #52]
   2f2f8:	ldr	w8, [sp, #52]
   2f2fc:	mov	w9, #0x1                   	// #1
   2f300:	mov	w10, wzr
   2f304:	tst	w8, #0x1
   2f308:	csel	w8, w9, w10, ne  // ne = any
   2f30c:	ldur	x11, [x29, #-16]
   2f310:	ldrb	w9, [x11, #156]
   2f314:	and	w8, w8, #0x1
   2f318:	lsl	w8, w8, #3
   2f31c:	and	w9, w9, #0xfffffff7
   2f320:	orr	w8, w9, w8
   2f324:	strb	w8, [x11, #156]
   2f328:	ldur	w8, [x29, #-24]
   2f32c:	cmp	w8, #0x0
   2f330:	cset	w8, lt  // lt = tstop
   2f334:	tbnz	w8, #0, 2f340 <scols_init_debug@@SMARTCOLS_2.25+0x16270>
   2f338:	ldur	w0, [x29, #-24]
   2f33c:	bl	7bc0 <close@plt>
   2f340:	ldur	x8, [x29, #-48]
   2f344:	ldr	w9, [x8]
   2f348:	mov	w10, #0x4                   	// #4
   2f34c:	and	w9, w10, w9
   2f350:	cbz	w9, 2f39c <scols_init_debug@@SMARTCOLS_2.25+0x162cc>
   2f354:	ldur	x8, [x29, #-56]
   2f358:	ldr	x0, [x8]
   2f35c:	str	x0, [sp, #40]
   2f360:	bl	7880 <getpid@plt>
   2f364:	ldr	x8, [sp, #40]
   2f368:	str	w0, [sp, #36]
   2f36c:	mov	x0, x8
   2f370:	ldur	x1, [x29, #-64]
   2f374:	ldr	w2, [sp, #36]
   2f378:	ldur	x3, [x29, #-72]
   2f37c:	ldur	x4, [x29, #-80]
   2f380:	bl	8380 <fprintf@plt>
   2f384:	ldur	x8, [x29, #-16]
   2f388:	ldur	w2, [x29, #-20]
   2f38c:	mov	x0, x8
   2f390:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f394:	add	x1, x1, #0x545
   2f398:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2f39c:	ldur	w8, [x29, #-20]
   2f3a0:	cmp	w8, #0x0
   2f3a4:	cset	w8, ge  // ge = tcont
   2f3a8:	tbnz	w8, #0, 2f498 <scols_init_debug@@SMARTCOLS_2.25+0x163c8>
   2f3ac:	ldur	x8, [x29, #-48]
   2f3b0:	ldr	w9, [x8]
   2f3b4:	mov	w10, #0x4                   	// #4
   2f3b8:	and	w9, w10, w9
   2f3bc:	cbz	w9, 2f404 <scols_init_debug@@SMARTCOLS_2.25+0x16334>
   2f3c0:	ldur	x8, [x29, #-56]
   2f3c4:	ldr	x0, [x8]
   2f3c8:	str	x0, [sp, #24]
   2f3cc:	bl	7880 <getpid@plt>
   2f3d0:	ldr	x8, [sp, #24]
   2f3d4:	str	w0, [sp, #20]
   2f3d8:	mov	x0, x8
   2f3dc:	ldur	x1, [x29, #-64]
   2f3e0:	ldr	w2, [sp, #20]
   2f3e4:	ldur	x3, [x29, #-72]
   2f3e8:	ldur	x4, [x29, #-80]
   2f3ec:	bl	8380 <fprintf@plt>
   2f3f0:	ldur	x8, [x29, #-16]
   2f3f4:	mov	x0, x8
   2f3f8:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f3fc:	add	x1, x1, #0x569
   2f400:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2f404:	ldur	x0, [x29, #-16]
   2f408:	mov	w1, #0x1                   	// #1
   2f40c:	bl	2b588 <scols_init_debug@@SMARTCOLS_2.25+0x124b8>
   2f410:	stur	w0, [x29, #-20]
   2f414:	ldur	w8, [x29, #-20]
   2f418:	cbz	w8, 2f428 <scols_init_debug@@SMARTCOLS_2.25+0x16358>
   2f41c:	ldur	w8, [x29, #-20]
   2f420:	stur	w8, [x29, #-4]
   2f424:	b	2f4a0 <scols_init_debug@@SMARTCOLS_2.25+0x163d0>
   2f428:	ldur	x0, [x29, #-16]
   2f42c:	bl	2b6f0 <scols_init_debug@@SMARTCOLS_2.25+0x12620>
   2f430:	stur	w0, [x29, #-20]
   2f434:	ldur	x0, [x29, #-16]
   2f438:	bl	2b284 <scols_init_debug@@SMARTCOLS_2.25+0x121b4>
   2f43c:	ldur	x8, [x29, #-48]
   2f440:	ldr	w9, [x8]
   2f444:	mov	w10, #0x4                   	// #4
   2f448:	and	w9, w10, w9
   2f44c:	cbz	w9, 2f498 <scols_init_debug@@SMARTCOLS_2.25+0x163c8>
   2f450:	ldur	x8, [x29, #-56]
   2f454:	ldr	x0, [x8]
   2f458:	str	x0, [sp, #8]
   2f45c:	bl	7880 <getpid@plt>
   2f460:	ldr	x8, [sp, #8]
   2f464:	str	w0, [sp, #4]
   2f468:	mov	x0, x8
   2f46c:	ldur	x1, [x29, #-64]
   2f470:	ldr	w2, [sp, #4]
   2f474:	ldur	x3, [x29, #-72]
   2f478:	ldur	x4, [x29, #-80]
   2f47c:	bl	8380 <fprintf@plt>
   2f480:	ldur	x8, [x29, #-16]
   2f484:	ldur	w2, [x29, #-20]
   2f488:	mov	x0, x8
   2f48c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f490:	add	x1, x1, #0x579
   2f494:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2f498:	ldur	w8, [x29, #-20]
   2f49c:	stur	w8, [x29, #-4]
   2f4a0:	ldur	w0, [x29, #-4]
   2f4a4:	ldp	x29, x30, [sp, #176]
   2f4a8:	add	sp, sp, #0xc0
   2f4ac:	ret
   2f4b0:	stp	x29, x30, [sp, #-32]!
   2f4b4:	str	x28, [sp, #16]
   2f4b8:	mov	x29, sp
   2f4bc:	sub	sp, sp, #0x1f0
   2f4c0:	sub	x8, x29, #0x10
   2f4c4:	str	x0, [x8]
   2f4c8:	ldr	x9, [x8]
   2f4cc:	str	x8, [sp, #8]
   2f4d0:	cbnz	x9, 2f4dc <scols_init_debug@@SMARTCOLS_2.25+0x1640c>
   2f4d4:	stur	wzr, [x29, #-4]
   2f4d8:	b	2f530 <scols_init_debug@@SMARTCOLS_2.25+0x16460>
   2f4dc:	add	x0, sp, #0x18
   2f4e0:	mov	w8, wzr
   2f4e4:	mov	w1, w8
   2f4e8:	bl	2ad90 <scols_init_debug@@SMARTCOLS_2.25+0x11cc0>
   2f4ec:	str	w0, [sp, #20]
   2f4f0:	ldr	w8, [sp, #20]
   2f4f4:	cbnz	w8, 2f50c <scols_init_debug@@SMARTCOLS_2.25+0x1643c>
   2f4f8:	ldr	x8, [sp, #8]
   2f4fc:	ldr	x1, [x8]
   2f500:	add	x0, sp, #0x18
   2f504:	bl	2a9a4 <scols_init_debug@@SMARTCOLS_2.25+0x118d4>
   2f508:	str	w0, [sp, #20]
   2f50c:	ldr	w8, [sp, #20]
   2f510:	cbnz	w8, 2f520 <scols_init_debug@@SMARTCOLS_2.25+0x16450>
   2f514:	add	x0, sp, #0x18
   2f518:	bl	2d138 <scols_init_debug@@SMARTCOLS_2.25+0x14068>
   2f51c:	str	w0, [sp, #20]
   2f520:	add	x0, sp, #0x18
   2f524:	bl	2b1a0 <scols_init_debug@@SMARTCOLS_2.25+0x120d0>
   2f528:	ldr	w8, [sp, #20]
   2f52c:	stur	w8, [x29, #-4]
   2f530:	ldur	w0, [x29, #-4]
   2f534:	add	sp, sp, #0x1f0
   2f538:	ldr	x28, [sp, #16]
   2f53c:	ldp	x29, x30, [sp], #32
   2f540:	ret
   2f544:	stp	x29, x30, [sp, #-32]!
   2f548:	str	x28, [sp, #16]
   2f54c:	mov	x29, sp
   2f550:	sub	sp, sp, #0x1e0
   2f554:	mov	x8, xzr
   2f558:	stur	x0, [x29, #-16]
   2f55c:	str	x8, [sp]
   2f560:	ldur	x8, [x29, #-16]
   2f564:	cbnz	x8, 2f574 <scols_init_debug@@SMARTCOLS_2.25+0x164a4>
   2f568:	mov	x8, xzr
   2f56c:	stur	x8, [x29, #-8]
   2f570:	b	2f5c0 <scols_init_debug@@SMARTCOLS_2.25+0x164f0>
   2f574:	add	x0, sp, #0x8
   2f578:	mov	w8, wzr
   2f57c:	mov	w1, w8
   2f580:	bl	2ad90 <scols_init_debug@@SMARTCOLS_2.25+0x11cc0>
   2f584:	cbz	w0, 2f594 <scols_init_debug@@SMARTCOLS_2.25+0x164c4>
   2f588:	mov	x8, xzr
   2f58c:	stur	x8, [x29, #-8]
   2f590:	b	2f5c0 <scols_init_debug@@SMARTCOLS_2.25+0x164f0>
   2f594:	ldur	x1, [x29, #-16]
   2f598:	add	x0, sp, #0x8
   2f59c:	bl	2a9a4 <scols_init_debug@@SMARTCOLS_2.25+0x118d4>
   2f5a0:	cbnz	w0, 2f5b0 <scols_init_debug@@SMARTCOLS_2.25+0x164e0>
   2f5a4:	add	x0, sp, #0x8
   2f5a8:	bl	2c694 <scols_init_debug@@SMARTCOLS_2.25+0x135c4>
   2f5ac:	str	x0, [sp]
   2f5b0:	add	x0, sp, #0x8
   2f5b4:	bl	2b1a0 <scols_init_debug@@SMARTCOLS_2.25+0x120d0>
   2f5b8:	ldr	x8, [sp]
   2f5bc:	stur	x8, [x29, #-8]
   2f5c0:	ldur	x0, [x29, #-8]
   2f5c4:	add	sp, sp, #0x1e0
   2f5c8:	ldr	x28, [sp, #16]
   2f5cc:	ldp	x29, x30, [sp], #32
   2f5d0:	ret
   2f5d4:	stp	x29, x30, [sp, #-32]!
   2f5d8:	str	x28, [sp, #16]
   2f5dc:	mov	x29, sp
   2f5e0:	sub	sp, sp, #0x2a0
   2f5e4:	sub	x8, x29, #0x28
   2f5e8:	str	x0, [x8, #24]
   2f5ec:	str	x1, [x8, #16]
   2f5f0:	str	x2, [x8, #8]
   2f5f4:	str	x3, [x8]
   2f5f8:	stur	w4, [x29, #-44]
   2f5fc:	str	wzr, [sp, #36]
   2f600:	ldr	x9, [x8, #24]
   2f604:	str	x8, [sp, #24]
   2f608:	cbz	x9, 2f618 <scols_init_debug@@SMARTCOLS_2.25+0x16548>
   2f60c:	ldr	x8, [sp, #24]
   2f610:	ldr	x9, [x8, #16]
   2f614:	cbnz	x9, 2f620 <scols_init_debug@@SMARTCOLS_2.25+0x16550>
   2f618:	stur	wzr, [x29, #-4]
   2f61c:	b	2f6e4 <scols_init_debug@@SMARTCOLS_2.25+0x16614>
   2f620:	add	x0, sp, #0xa8
   2f624:	mov	w8, wzr
   2f628:	mov	w1, w8
   2f62c:	bl	2ad90 <scols_init_debug@@SMARTCOLS_2.25+0x11cc0>
   2f630:	str	w0, [sp, #36]
   2f634:	ldr	w8, [sp, #36]
   2f638:	cbnz	w8, 2f650 <scols_init_debug@@SMARTCOLS_2.25+0x16580>
   2f63c:	ldr	x8, [sp, #24]
   2f640:	ldr	x1, [x8, #24]
   2f644:	add	x0, sp, #0xa8
   2f648:	bl	2a9a4 <scols_init_debug@@SMARTCOLS_2.25+0x118d4>
   2f64c:	str	w0, [sp, #36]
   2f650:	ldr	w8, [sp, #36]
   2f654:	cbz	w8, 2f664 <scols_init_debug@@SMARTCOLS_2.25+0x16594>
   2f658:	ldr	w8, [sp, #36]
   2f65c:	stur	w8, [x29, #-4]
   2f660:	b	2f6e4 <scols_init_debug@@SMARTCOLS_2.25+0x16614>
   2f664:	ldr	x8, [sp, #24]
   2f668:	ldr	x0, [x8, #16]
   2f66c:	add	x1, sp, #0x28
   2f670:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   2f674:	cmp	w0, #0x0
   2f678:	cset	w9, ne  // ne = any
   2f67c:	eor	w9, w9, #0x1
   2f680:	and	w9, w9, #0x1
   2f684:	str	w9, [sp, #36]
   2f688:	ldr	w9, [sp, #36]
   2f68c:	cbz	w9, 2f69c <scols_init_debug@@SMARTCOLS_2.25+0x165cc>
   2f690:	add	x8, sp, #0x28
   2f694:	str	x8, [sp, #16]
   2f698:	b	2f6a4 <scols_init_debug@@SMARTCOLS_2.25+0x165d4>
   2f69c:	mov	x8, xzr
   2f6a0:	str	x8, [sp, #16]
   2f6a4:	ldr	x8, [sp, #16]
   2f6a8:	ldr	x9, [sp, #24]
   2f6ac:	ldr	x2, [x9, #16]
   2f6b0:	ldr	x3, [x9, #8]
   2f6b4:	ldr	x4, [x9]
   2f6b8:	ldur	w5, [x29, #-44]
   2f6bc:	add	x10, sp, #0xa8
   2f6c0:	mov	x0, x10
   2f6c4:	mov	x1, x8
   2f6c8:	str	x10, [sp, #8]
   2f6cc:	bl	2d2f4 <scols_init_debug@@SMARTCOLS_2.25+0x14224>
   2f6d0:	str	w0, [sp, #36]
   2f6d4:	ldr	x0, [sp, #8]
   2f6d8:	bl	2b1a0 <scols_init_debug@@SMARTCOLS_2.25+0x120d0>
   2f6dc:	ldr	w11, [sp, #36]
   2f6e0:	stur	w11, [x29, #-4]
   2f6e4:	ldur	w0, [x29, #-4]
   2f6e8:	add	sp, sp, #0x2a0
   2f6ec:	ldr	x28, [sp, #16]
   2f6f0:	ldp	x29, x30, [sp], #32
   2f6f4:	ret
   2f6f8:	stp	x29, x30, [sp, #-32]!
   2f6fc:	str	x28, [sp, #16]
   2f700:	mov	x29, sp
   2f704:	sub	sp, sp, #0x1f0
   2f708:	sub	x8, x29, #0x10
   2f70c:	str	x0, [x8]
   2f710:	ldr	x9, [x8]
   2f714:	str	x8, [sp, #8]
   2f718:	cbnz	x9, 2f728 <scols_init_debug@@SMARTCOLS_2.25+0x16658>
   2f71c:	mov	w8, #0xffffffea            	// #-22
   2f720:	stur	w8, [x29, #-4]
   2f724:	b	2f77c <scols_init_debug@@SMARTCOLS_2.25+0x166ac>
   2f728:	add	x0, sp, #0x18
   2f72c:	mov	w8, wzr
   2f730:	mov	w1, w8
   2f734:	bl	2ad90 <scols_init_debug@@SMARTCOLS_2.25+0x11cc0>
   2f738:	str	w0, [sp, #20]
   2f73c:	ldr	w8, [sp, #20]
   2f740:	cbnz	w8, 2f758 <scols_init_debug@@SMARTCOLS_2.25+0x16688>
   2f744:	ldr	x8, [sp, #8]
   2f748:	ldr	x1, [x8]
   2f74c:	add	x0, sp, #0x18
   2f750:	bl	2a9a4 <scols_init_debug@@SMARTCOLS_2.25+0x118d4>
   2f754:	str	w0, [sp, #20]
   2f758:	ldr	w8, [sp, #20]
   2f75c:	cbnz	w8, 2f76c <scols_init_debug@@SMARTCOLS_2.25+0x1669c>
   2f760:	add	x0, sp, #0x18
   2f764:	bl	2edc8 <scols_init_debug@@SMARTCOLS_2.25+0x15cf8>
   2f768:	str	w0, [sp, #20]
   2f76c:	add	x0, sp, #0x18
   2f770:	bl	2b1a0 <scols_init_debug@@SMARTCOLS_2.25+0x120d0>
   2f774:	ldr	w8, [sp, #20]
   2f778:	stur	w8, [x29, #-4]
   2f77c:	ldur	w0, [x29, #-4]
   2f780:	add	sp, sp, #0x1f0
   2f784:	ldr	x28, [sp, #16]
   2f788:	ldp	x29, x30, [sp], #32
   2f78c:	ret
   2f790:	sub	sp, sp, #0xe0
   2f794:	stp	x29, x30, [sp, #208]
   2f798:	add	x29, sp, #0xd0
   2f79c:	stur	x0, [x29, #-16]
   2f7a0:	stur	x1, [x29, #-24]
   2f7a4:	stur	x2, [x29, #-32]
   2f7a8:	stur	x3, [x29, #-40]
   2f7ac:	stur	w4, [x29, #-44]
   2f7b0:	ldur	x8, [x29, #-24]
   2f7b4:	cbnz	x8, 2f7c4 <scols_init_debug@@SMARTCOLS_2.25+0x166f4>
   2f7b8:	mov	w8, #0xffffffea            	// #-22
   2f7bc:	stur	w8, [x29, #-4]
   2f7c0:	b	2f878 <scols_init_debug@@SMARTCOLS_2.25+0x167a8>
   2f7c4:	ldur	x0, [x29, #-24]
   2f7c8:	add	x1, sp, #0x18
   2f7cc:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   2f7d0:	cmp	w0, #0x0
   2f7d4:	cset	w8, ne  // ne = any
   2f7d8:	eor	w8, w8, #0x1
   2f7dc:	and	w8, w8, #0x1
   2f7e0:	stur	w8, [x29, #-52]
   2f7e4:	ldur	x0, [x29, #-16]
   2f7e8:	mov	w1, #0x2                   	// #2
   2f7ec:	bl	2b588 <scols_init_debug@@SMARTCOLS_2.25+0x124b8>
   2f7f0:	stur	w0, [x29, #-48]
   2f7f4:	ldur	w8, [x29, #-48]
   2f7f8:	cbz	w8, 2f808 <scols_init_debug@@SMARTCOLS_2.25+0x16738>
   2f7fc:	ldur	w8, [x29, #-48]
   2f800:	stur	w8, [x29, #-4]
   2f804:	b	2f878 <scols_init_debug@@SMARTCOLS_2.25+0x167a8>
   2f808:	ldur	x0, [x29, #-16]
   2f80c:	bl	2b6f0 <scols_init_debug@@SMARTCOLS_2.25+0x12620>
   2f810:	stur	w0, [x29, #-48]
   2f814:	cbnz	w0, 2f868 <scols_init_debug@@SMARTCOLS_2.25+0x16798>
   2f818:	ldur	x0, [x29, #-16]
   2f81c:	ldur	w8, [x29, #-52]
   2f820:	str	x0, [sp, #16]
   2f824:	cbz	w8, 2f834 <scols_init_debug@@SMARTCOLS_2.25+0x16764>
   2f828:	add	x8, sp, #0x18
   2f82c:	str	x8, [sp, #8]
   2f830:	b	2f83c <scols_init_debug@@SMARTCOLS_2.25+0x1676c>
   2f834:	mov	x8, xzr
   2f838:	str	x8, [sp, #8]
   2f83c:	ldr	x8, [sp, #8]
   2f840:	ldur	x2, [x29, #-24]
   2f844:	ldur	x3, [x29, #-32]
   2f848:	ldur	x4, [x29, #-40]
   2f84c:	ldur	w5, [x29, #-44]
   2f850:	ldr	x0, [sp, #16]
   2f854:	mov	x1, x8
   2f858:	bl	2d2f4 <scols_init_debug@@SMARTCOLS_2.25+0x14224>
   2f85c:	cbz	w0, 2f864 <scols_init_debug@@SMARTCOLS_2.25+0x16794>
   2f860:	b	2f868 <scols_init_debug@@SMARTCOLS_2.25+0x16798>
   2f864:	b	2f808 <scols_init_debug@@SMARTCOLS_2.25+0x16738>
   2f868:	ldur	x0, [x29, #-16]
   2f86c:	bl	2b284 <scols_init_debug@@SMARTCOLS_2.25+0x121b4>
   2f870:	ldur	w8, [x29, #-48]
   2f874:	stur	w8, [x29, #-4]
   2f878:	ldur	w0, [x29, #-4]
   2f87c:	ldp	x29, x30, [sp, #208]
   2f880:	add	sp, sp, #0xe0
   2f884:	ret
   2f888:	sub	sp, sp, #0x1e0
   2f88c:	stp	x29, x30, [sp, #448]
   2f890:	str	x28, [sp, #464]
   2f894:	add	x29, sp, #0x1c0
   2f898:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   2f89c:	add	x8, x8, #0xbd8
   2f8a0:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   2f8a4:	ldr	x9, [x9, #4016]
   2f8a8:	adrp	x10, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   2f8ac:	add	x10, x10, #0x933
   2f8b0:	adrp	x11, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f8b4:	add	x11, x11, #0x56
   2f8b8:	adrp	x12, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f8bc:	add	x12, x12, #0x5e
   2f8c0:	stur	x0, [x29, #-16]
   2f8c4:	stur	x1, [x29, #-24]
   2f8c8:	stur	x2, [x29, #-32]
   2f8cc:	stur	x3, [x29, #-40]
   2f8d0:	ldur	x13, [x29, #-24]
   2f8d4:	stur	x8, [x29, #-200]
   2f8d8:	stur	x9, [x29, #-208]
   2f8dc:	stur	x10, [x29, #-216]
   2f8e0:	str	x11, [sp, #224]
   2f8e4:	str	x12, [sp, #216]
   2f8e8:	cbnz	x13, 2f8f8 <scols_init_debug@@SMARTCOLS_2.25+0x16828>
   2f8ec:	mov	w8, #0xffffffea            	// #-22
   2f8f0:	stur	w8, [x29, #-4]
   2f8f4:	b	2fd8c <scols_init_debug@@SMARTCOLS_2.25+0x16cbc>
   2f8f8:	ldur	x8, [x29, #-200]
   2f8fc:	ldr	w9, [x8]
   2f900:	mov	w10, #0x4                   	// #4
   2f904:	and	w9, w10, w9
   2f908:	cbz	w9, 2f950 <scols_init_debug@@SMARTCOLS_2.25+0x16880>
   2f90c:	ldur	x8, [x29, #-208]
   2f910:	ldr	x0, [x8]
   2f914:	str	x0, [sp, #208]
   2f918:	bl	7880 <getpid@plt>
   2f91c:	ldr	x8, [sp, #208]
   2f920:	str	w0, [sp, #204]
   2f924:	mov	x0, x8
   2f928:	ldur	x1, [x29, #-216]
   2f92c:	ldr	w2, [sp, #204]
   2f930:	ldr	x3, [sp, #224]
   2f934:	ldr	x4, [sp, #216]
   2f938:	bl	8380 <fprintf@plt>
   2f93c:	ldur	x8, [x29, #-16]
   2f940:	mov	x0, x8
   2f944:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2f948:	add	x1, x1, #0x595
   2f94c:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2f950:	ldur	x0, [x29, #-24]
   2f954:	sub	x1, x29, #0xb0
   2f958:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   2f95c:	cmp	w0, #0x0
   2f960:	cset	w8, ne  // ne = any
   2f964:	eor	w8, w8, #0x1
   2f968:	and	w8, w8, #0x1
   2f96c:	stur	w8, [x29, #-48]
   2f970:	ldur	x0, [x29, #-16]
   2f974:	mov	w1, #0x2                   	// #2
   2f978:	bl	2b588 <scols_init_debug@@SMARTCOLS_2.25+0x124b8>
   2f97c:	stur	w0, [x29, #-44]
   2f980:	ldur	w8, [x29, #-44]
   2f984:	cbz	w8, 2f994 <scols_init_debug@@SMARTCOLS_2.25+0x168c4>
   2f988:	ldur	w8, [x29, #-44]
   2f98c:	stur	w8, [x29, #-4]
   2f990:	b	2fd8c <scols_init_debug@@SMARTCOLS_2.25+0x16cbc>
   2f994:	ldur	x0, [x29, #-16]
   2f998:	bl	2b6f0 <scols_init_debug@@SMARTCOLS_2.25+0x12620>
   2f99c:	stur	w0, [x29, #-44]
   2f9a0:	cbnz	w0, 2fd10 <scols_init_debug@@SMARTCOLS_2.25+0x16c40>
   2f9a4:	ldur	x0, [x29, #-16]
   2f9a8:	ldur	w8, [x29, #-48]
   2f9ac:	str	x0, [sp, #192]
   2f9b0:	cbz	w8, 2f9c0 <scols_init_debug@@SMARTCOLS_2.25+0x168f0>
   2f9b4:	sub	x8, x29, #0xb0
   2f9b8:	str	x8, [sp, #184]
   2f9bc:	b	2f9c8 <scols_init_debug@@SMARTCOLS_2.25+0x168f8>
   2f9c0:	mov	x8, xzr
   2f9c4:	str	x8, [sp, #184]
   2f9c8:	ldr	x8, [sp, #184]
   2f9cc:	ldur	x2, [x29, #-24]
   2f9d0:	ldur	x3, [x29, #-32]
   2f9d4:	ldur	x4, [x29, #-40]
   2f9d8:	ldr	x0, [sp, #192]
   2f9dc:	mov	x1, x8
   2f9e0:	mov	w9, wzr
   2f9e4:	mov	w5, w9
   2f9e8:	bl	2d2f4 <scols_init_debug@@SMARTCOLS_2.25+0x14224>
   2f9ec:	stur	w0, [x29, #-44]
   2f9f0:	ldur	w9, [x29, #-44]
   2f9f4:	cbnz	w9, 2f9fc <scols_init_debug@@SMARTCOLS_2.25+0x1692c>
   2f9f8:	b	2f994 <scols_init_debug@@SMARTCOLS_2.25+0x168c4>
   2f9fc:	ldur	w8, [x29, #-44]
   2fa00:	cmp	w8, #0x0
   2fa04:	cset	w8, ge  // ge = tcont
   2fa08:	tbnz	w8, #0, 2fa10 <scols_init_debug@@SMARTCOLS_2.25+0x16940>
   2fa0c:	b	2fd10 <scols_init_debug@@SMARTCOLS_2.25+0x16c40>
   2fa10:	ldur	x8, [x29, #-200]
   2fa14:	ldr	w9, [x8]
   2fa18:	mov	w10, #0x4                   	// #4
   2fa1c:	and	w9, w10, w9
   2fa20:	cbz	w9, 2fa88 <scols_init_debug@@SMARTCOLS_2.25+0x169b8>
   2fa24:	ldur	x8, [x29, #-208]
   2fa28:	ldr	x0, [x8]
   2fa2c:	str	x0, [sp, #176]
   2fa30:	bl	7880 <getpid@plt>
   2fa34:	ldr	x8, [sp, #176]
   2fa38:	str	w0, [sp, #172]
   2fa3c:	mov	x0, x8
   2fa40:	ldur	x1, [x29, #-216]
   2fa44:	ldr	w2, [sp, #172]
   2fa48:	ldr	x3, [sp, #224]
   2fa4c:	ldr	x4, [sp, #216]
   2fa50:	bl	8380 <fprintf@plt>
   2fa54:	ldur	x8, [x29, #-16]
   2fa58:	ldur	x9, [x29, #-16]
   2fa5c:	mov	x0, x9
   2fa60:	str	x8, [sp, #160]
   2fa64:	bl	2b3d0 <scols_init_debug@@SMARTCOLS_2.25+0x12300>
   2fa68:	ldur	x3, [x29, #-24]
   2fa6c:	ldr	x8, [sp, #160]
   2fa70:	str	x0, [sp, #152]
   2fa74:	mov	x0, x8
   2fa78:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2fa7c:	add	x1, x1, #0x5ac
   2fa80:	ldr	x2, [sp, #152]
   2fa84:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2fa88:	ldur	x0, [x29, #-16]
   2fa8c:	sub	x1, x29, #0xc0
   2fa90:	bl	2c938 <scols_init_debug@@SMARTCOLS_2.25+0x13868>
   2fa94:	stur	w0, [x29, #-44]
   2fa98:	ldur	w8, [x29, #-44]
   2fa9c:	cbz	w8, 2fb18 <scols_init_debug@@SMARTCOLS_2.25+0x16a48>
   2faa0:	ldur	x8, [x29, #-200]
   2faa4:	ldr	w9, [x8]
   2faa8:	mov	w10, #0x4                   	// #4
   2faac:	and	w9, w10, w9
   2fab0:	cbz	w9, 2fb14 <scols_init_debug@@SMARTCOLS_2.25+0x16a44>
   2fab4:	ldur	x8, [x29, #-208]
   2fab8:	ldr	x0, [x8]
   2fabc:	str	x0, [sp, #144]
   2fac0:	bl	7880 <getpid@plt>
   2fac4:	ldr	x8, [sp, #144]
   2fac8:	str	w0, [sp, #140]
   2facc:	mov	x0, x8
   2fad0:	ldur	x1, [x29, #-216]
   2fad4:	ldr	w2, [sp, #140]
   2fad8:	ldr	x3, [sp, #224]
   2fadc:	ldr	x4, [sp, #216]
   2fae0:	bl	8380 <fprintf@plt>
   2fae4:	ldur	x8, [x29, #-16]
   2fae8:	ldur	x9, [x29, #-16]
   2faec:	mov	x0, x9
   2faf0:	str	x8, [sp, #128]
   2faf4:	bl	2b3d0 <scols_init_debug@@SMARTCOLS_2.25+0x12300>
   2faf8:	ldr	x8, [sp, #128]
   2fafc:	str	x0, [sp, #120]
   2fb00:	mov	x0, x8
   2fb04:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2fb08:	add	x1, x1, #0x5c2
   2fb0c:	ldr	x2, [sp, #120]
   2fb10:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2fb14:	b	2fd10 <scols_init_debug@@SMARTCOLS_2.25+0x16c40>
   2fb18:	ldur	x0, [x29, #-16]
   2fb1c:	sub	x1, x29, #0xb8
   2fb20:	bl	2cba4 <scols_init_debug@@SMARTCOLS_2.25+0x13ad4>
   2fb24:	stur	w0, [x29, #-44]
   2fb28:	ldur	w8, [x29, #-44]
   2fb2c:	cbz	w8, 2fba8 <scols_init_debug@@SMARTCOLS_2.25+0x16ad8>
   2fb30:	ldur	x8, [x29, #-200]
   2fb34:	ldr	w9, [x8]
   2fb38:	mov	w10, #0x4                   	// #4
   2fb3c:	and	w9, w10, w9
   2fb40:	cbz	w9, 2fba4 <scols_init_debug@@SMARTCOLS_2.25+0x16ad4>
   2fb44:	ldur	x8, [x29, #-208]
   2fb48:	ldr	x0, [x8]
   2fb4c:	str	x0, [sp, #112]
   2fb50:	bl	7880 <getpid@plt>
   2fb54:	ldr	x8, [sp, #112]
   2fb58:	str	w0, [sp, #108]
   2fb5c:	mov	x0, x8
   2fb60:	ldur	x1, [x29, #-216]
   2fb64:	ldr	w2, [sp, #108]
   2fb68:	ldr	x3, [sp, #224]
   2fb6c:	ldr	x4, [sp, #216]
   2fb70:	bl	8380 <fprintf@plt>
   2fb74:	ldur	x8, [x29, #-16]
   2fb78:	ldur	x9, [x29, #-16]
   2fb7c:	mov	x0, x9
   2fb80:	str	x8, [sp, #96]
   2fb84:	bl	2b3d0 <scols_init_debug@@SMARTCOLS_2.25+0x12300>
   2fb88:	ldr	x8, [sp, #96]
   2fb8c:	str	x0, [sp, #88]
   2fb90:	mov	x0, x8
   2fb94:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2fb98:	add	x1, x1, #0x5e5
   2fb9c:	ldr	x2, [sp, #88]
   2fba0:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2fba4:	b	2fd10 <scols_init_debug@@SMARTCOLS_2.25+0x16c40>
   2fba8:	ldur	x8, [x29, #-184]
   2fbac:	ldur	x9, [x29, #-40]
   2fbb0:	cmp	x8, x9
   2fbb4:	b.ne	2fc48 <scols_init_debug@@SMARTCOLS_2.25+0x16b78>  // b.any
   2fbb8:	ldur	x8, [x29, #-192]
   2fbbc:	ldur	x9, [x29, #-32]
   2fbc0:	cmp	x8, x9
   2fbc4:	b.ne	2fc48 <scols_init_debug@@SMARTCOLS_2.25+0x16b78>  // b.any
   2fbc8:	ldur	x8, [x29, #-200]
   2fbcc:	ldr	w9, [x8]
   2fbd0:	mov	w10, #0x4                   	// #4
   2fbd4:	and	w9, w10, w9
   2fbd8:	cbz	w9, 2fc3c <scols_init_debug@@SMARTCOLS_2.25+0x16b6c>
   2fbdc:	ldur	x8, [x29, #-208]
   2fbe0:	ldr	x0, [x8]
   2fbe4:	str	x0, [sp, #80]
   2fbe8:	bl	7880 <getpid@plt>
   2fbec:	ldr	x8, [sp, #80]
   2fbf0:	str	w0, [sp, #76]
   2fbf4:	mov	x0, x8
   2fbf8:	ldur	x1, [x29, #-216]
   2fbfc:	ldr	w2, [sp, #76]
   2fc00:	ldr	x3, [sp, #224]
   2fc04:	ldr	x4, [sp, #216]
   2fc08:	bl	8380 <fprintf@plt>
   2fc0c:	ldur	x8, [x29, #-16]
   2fc10:	ldur	x9, [x29, #-16]
   2fc14:	mov	x0, x9
   2fc18:	str	x8, [sp, #64]
   2fc1c:	bl	2b3d0 <scols_init_debug@@SMARTCOLS_2.25+0x12300>
   2fc20:	ldr	x8, [sp, #64]
   2fc24:	str	x0, [sp, #56]
   2fc28:	mov	x0, x8
   2fc2c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2fc30:	add	x1, x1, #0x60b
   2fc34:	ldr	x2, [sp, #56]
   2fc38:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2fc3c:	mov	w8, #0x2                   	// #2
   2fc40:	stur	w8, [x29, #-44]
   2fc44:	b	2fd20 <scols_init_debug@@SMARTCOLS_2.25+0x16c50>
   2fc48:	ldur	x8, [x29, #-184]
   2fc4c:	cbz	x8, 2fc6c <scols_init_debug@@SMARTCOLS_2.25+0x16b9c>
   2fc50:	ldur	x8, [x29, #-32]
   2fc54:	ldur	x9, [x29, #-192]
   2fc58:	ldur	x10, [x29, #-184]
   2fc5c:	add	x9, x9, x10
   2fc60:	cmp	x8, x9
   2fc64:	b.cc	2fc6c <scols_init_debug@@SMARTCOLS_2.25+0x16b9c>  // b.lo, b.ul, b.last
   2fc68:	b	2f994 <scols_init_debug@@SMARTCOLS_2.25+0x168c4>
   2fc6c:	ldur	x8, [x29, #-40]
   2fc70:	cbz	x8, 2fc90 <scols_init_debug@@SMARTCOLS_2.25+0x16bc0>
   2fc74:	ldur	x8, [x29, #-32]
   2fc78:	ldur	x9, [x29, #-40]
   2fc7c:	add	x8, x8, x9
   2fc80:	ldur	x9, [x29, #-192]
   2fc84:	cmp	x8, x9
   2fc88:	b.hi	2fc90 <scols_init_debug@@SMARTCOLS_2.25+0x16bc0>  // b.pmore
   2fc8c:	b	2f994 <scols_init_debug@@SMARTCOLS_2.25+0x168c4>
   2fc90:	ldur	x8, [x29, #-200]
   2fc94:	ldr	w9, [x8]
   2fc98:	mov	w10, #0x4                   	// #4
   2fc9c:	and	w9, w10, w9
   2fca0:	cbz	w9, 2fd04 <scols_init_debug@@SMARTCOLS_2.25+0x16c34>
   2fca4:	ldur	x8, [x29, #-208]
   2fca8:	ldr	x0, [x8]
   2fcac:	str	x0, [sp, #48]
   2fcb0:	bl	7880 <getpid@plt>
   2fcb4:	ldr	x8, [sp, #48]
   2fcb8:	str	w0, [sp, #44]
   2fcbc:	mov	x0, x8
   2fcc0:	ldur	x1, [x29, #-216]
   2fcc4:	ldr	w2, [sp, #44]
   2fcc8:	ldr	x3, [sp, #224]
   2fccc:	ldr	x4, [sp, #216]
   2fcd0:	bl	8380 <fprintf@plt>
   2fcd4:	ldur	x8, [x29, #-16]
   2fcd8:	ldur	x9, [x29, #-16]
   2fcdc:	mov	x0, x9
   2fce0:	str	x8, [sp, #32]
   2fce4:	bl	2b3d0 <scols_init_debug@@SMARTCOLS_2.25+0x12300>
   2fce8:	ldr	x8, [sp, #32]
   2fcec:	str	x0, [sp, #24]
   2fcf0:	mov	x0, x8
   2fcf4:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2fcf8:	add	x1, x1, #0x633
   2fcfc:	ldr	x2, [sp, #24]
   2fd00:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2fd04:	mov	w8, #0x1                   	// #1
   2fd08:	stur	w8, [x29, #-44]
   2fd0c:	b	2fd20 <scols_init_debug@@SMARTCOLS_2.25+0x16c50>
   2fd10:	ldur	w8, [x29, #-44]
   2fd14:	cmp	w8, #0x1
   2fd18:	b.ne	2fd20 <scols_init_debug@@SMARTCOLS_2.25+0x16c50>  // b.any
   2fd1c:	stur	wzr, [x29, #-44]
   2fd20:	ldur	x0, [x29, #-16]
   2fd24:	bl	2b284 <scols_init_debug@@SMARTCOLS_2.25+0x121b4>
   2fd28:	ldur	x8, [x29, #-200]
   2fd2c:	ldr	w9, [x8]
   2fd30:	mov	w10, #0x4                   	// #4
   2fd34:	and	w9, w10, w9
   2fd38:	cbz	w9, 2fd84 <scols_init_debug@@SMARTCOLS_2.25+0x16cb4>
   2fd3c:	ldur	x8, [x29, #-208]
   2fd40:	ldr	x0, [x8]
   2fd44:	str	x0, [sp, #16]
   2fd48:	bl	7880 <getpid@plt>
   2fd4c:	ldr	x8, [sp, #16]
   2fd50:	str	w0, [sp, #12]
   2fd54:	mov	x0, x8
   2fd58:	ldur	x1, [x29, #-216]
   2fd5c:	ldr	w2, [sp, #12]
   2fd60:	ldr	x3, [sp, #224]
   2fd64:	ldr	x4, [sp, #216]
   2fd68:	bl	8380 <fprintf@plt>
   2fd6c:	ldur	x8, [x29, #-16]
   2fd70:	ldur	w2, [x29, #-44]
   2fd74:	mov	x0, x8
   2fd78:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   2fd7c:	add	x1, x1, #0x64e
   2fd80:	bl	2abec <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   2fd84:	ldur	w8, [x29, #-44]
   2fd88:	stur	w8, [x29, #-4]
   2fd8c:	ldur	w0, [x29, #-4]
   2fd90:	ldr	x28, [sp, #464]
   2fd94:	ldp	x29, x30, [sp, #448]
   2fd98:	add	sp, sp, #0x1e0
   2fd9c:	ret
   2fda0:	stp	x29, x30, [sp, #-32]!
   2fda4:	str	x28, [sp, #16]
   2fda8:	mov	x29, sp
   2fdac:	sub	sp, sp, #0x200
   2fdb0:	mov	x8, xzr
   2fdb4:	stur	x0, [x29, #-16]
   2fdb8:	stur	x1, [x29, #-24]
   2fdbc:	stur	x2, [x29, #-32]
   2fdc0:	stur	w3, [x29, #-36]
   2fdc4:	str	x8, [sp, #8]
   2fdc8:	ldur	x8, [x29, #-16]
   2fdcc:	cbnz	x8, 2fddc <scols_init_debug@@SMARTCOLS_2.25+0x16d0c>
   2fdd0:	mov	x8, xzr
   2fdd4:	stur	x8, [x29, #-8]
   2fdd8:	b	2fe34 <scols_init_debug@@SMARTCOLS_2.25+0x16d64>
   2fddc:	add	x0, sp, #0x10
   2fde0:	mov	w8, wzr
   2fde4:	mov	w1, w8
   2fde8:	bl	2ad90 <scols_init_debug@@SMARTCOLS_2.25+0x11cc0>
   2fdec:	cbz	w0, 2fdfc <scols_init_debug@@SMARTCOLS_2.25+0x16d2c>
   2fdf0:	mov	x8, xzr
   2fdf4:	stur	x8, [x29, #-8]
   2fdf8:	b	2fe34 <scols_init_debug@@SMARTCOLS_2.25+0x16d64>
   2fdfc:	ldur	x1, [x29, #-16]
   2fe00:	ldur	x2, [x29, #-24]
   2fe04:	ldur	x3, [x29, #-32]
   2fe08:	ldur	w4, [x29, #-36]
   2fe0c:	add	x0, sp, #0x10
   2fe10:	bl	2f790 <scols_init_debug@@SMARTCOLS_2.25+0x166c0>
   2fe14:	cbnz	w0, 2fe24 <scols_init_debug@@SMARTCOLS_2.25+0x16d54>
   2fe18:	add	x0, sp, #0x10
   2fe1c:	bl	2b384 <scols_init_debug@@SMARTCOLS_2.25+0x122b4>
   2fe20:	str	x0, [sp, #8]
   2fe24:	add	x0, sp, #0x10
   2fe28:	bl	2b1a0 <scols_init_debug@@SMARTCOLS_2.25+0x120d0>
   2fe2c:	ldr	x8, [sp, #8]
   2fe30:	stur	x8, [x29, #-8]
   2fe34:	ldur	x0, [x29, #-8]
   2fe38:	add	sp, sp, #0x200
   2fe3c:	ldr	x28, [sp, #16]
   2fe40:	ldp	x29, x30, [sp], #32
   2fe44:	ret
   2fe48:	stp	x29, x30, [sp, #-32]!
   2fe4c:	str	x28, [sp, #16]
   2fe50:	mov	x29, sp
   2fe54:	sub	sp, sp, #0x1f0
   2fe58:	stur	x0, [x29, #-16]
   2fe5c:	stur	x1, [x29, #-24]
   2fe60:	str	wzr, [sp, #12]
   2fe64:	ldur	x8, [x29, #-16]
   2fe68:	cbnz	x8, 2fe78 <scols_init_debug@@SMARTCOLS_2.25+0x16da8>
   2fe6c:	mov	w8, #0xffffffff            	// #-1
   2fe70:	stur	w8, [x29, #-4]
   2fe74:	b	2ff6c <scols_init_debug@@SMARTCOLS_2.25+0x16e9c>
   2fe78:	add	x0, sp, #0x10
   2fe7c:	mov	w8, wzr
   2fe80:	mov	w1, w8
   2fe84:	bl	2ad90 <scols_init_debug@@SMARTCOLS_2.25+0x11cc0>
   2fe88:	str	w0, [sp, #8]
   2fe8c:	ldr	w8, [sp, #8]
   2fe90:	cbz	w8, 2fea0 <scols_init_debug@@SMARTCOLS_2.25+0x16dd0>
   2fe94:	ldr	w8, [sp, #8]
   2fe98:	stur	w8, [x29, #-4]
   2fe9c:	b	2ff6c <scols_init_debug@@SMARTCOLS_2.25+0x16e9c>
   2fea0:	add	x0, sp, #0x10
   2fea4:	mov	w1, #0x2                   	// #2
   2fea8:	bl	2b588 <scols_init_debug@@SMARTCOLS_2.25+0x124b8>
   2feac:	cbz	w0, 2febc <scols_init_debug@@SMARTCOLS_2.25+0x16dec>
   2feb0:	mov	w8, #0xffffffff            	// #-1
   2feb4:	stur	w8, [x29, #-4]
   2feb8:	b	2ff6c <scols_init_debug@@SMARTCOLS_2.25+0x16e9c>
   2febc:	add	x0, sp, #0x10
   2fec0:	bl	2b6f0 <scols_init_debug@@SMARTCOLS_2.25+0x12620>
   2fec4:	cbnz	w0, 2ff30 <scols_init_debug@@SMARTCOLS_2.25+0x16e60>
   2fec8:	add	x0, sp, #0x10
   2fecc:	bl	2c694 <scols_init_debug@@SMARTCOLS_2.25+0x135c4>
   2fed0:	str	x0, [sp]
   2fed4:	ldr	x8, [sp]
   2fed8:	cbz	x8, 2feec <scols_init_debug@@SMARTCOLS_2.25+0x16e1c>
   2fedc:	ldr	x0, [sp]
   2fee0:	ldur	x1, [x29, #-16]
   2fee4:	bl	7d30 <strcmp@plt>
   2fee8:	cbz	w0, 2fef8 <scols_init_debug@@SMARTCOLS_2.25+0x16e28>
   2feec:	ldr	x0, [sp]
   2fef0:	bl	7dd0 <free@plt>
   2fef4:	b	2febc <scols_init_debug@@SMARTCOLS_2.25+0x16dec>
   2fef8:	ldr	x0, [sp]
   2fefc:	bl	7dd0 <free@plt>
   2ff00:	ldur	x8, [x29, #-24]
   2ff04:	cbz	x8, 2ff20 <scols_init_debug@@SMARTCOLS_2.25+0x16e50>
   2ff08:	ldr	w8, [sp, #12]
   2ff0c:	cbnz	w8, 2ff20 <scols_init_debug@@SMARTCOLS_2.25+0x16e50>
   2ff10:	add	x0, sp, #0x10
   2ff14:	bl	2b384 <scols_init_debug@@SMARTCOLS_2.25+0x122b4>
   2ff18:	ldur	x8, [x29, #-24]
   2ff1c:	str	x0, [x8]
   2ff20:	ldr	w8, [sp, #12]
   2ff24:	add	w8, w8, #0x1
   2ff28:	str	w8, [sp, #12]
   2ff2c:	b	2febc <scols_init_debug@@SMARTCOLS_2.25+0x16dec>
   2ff30:	add	x0, sp, #0x10
   2ff34:	bl	2b1a0 <scols_init_debug@@SMARTCOLS_2.25+0x120d0>
   2ff38:	ldur	x8, [x29, #-24]
   2ff3c:	cbz	x8, 2ff64 <scols_init_debug@@SMARTCOLS_2.25+0x16e94>
   2ff40:	ldr	w8, [sp, #12]
   2ff44:	cmp	w8, #0x1
   2ff48:	b.le	2ff64 <scols_init_debug@@SMARTCOLS_2.25+0x16e94>
   2ff4c:	ldur	x8, [x29, #-24]
   2ff50:	ldr	x0, [x8]
   2ff54:	bl	7dd0 <free@plt>
   2ff58:	ldur	x8, [x29, #-24]
   2ff5c:	mov	x9, xzr
   2ff60:	str	x9, [x8]
   2ff64:	ldr	w8, [sp, #12]
   2ff68:	stur	w8, [x29, #-4]
   2ff6c:	ldur	w0, [x29, #-4]
   2ff70:	add	sp, sp, #0x1f0
   2ff74:	ldr	x28, [sp, #16]
   2ff78:	ldp	x29, x30, [sp], #32
   2ff7c:	ret
   2ff80:	sub	sp, sp, #0x60
   2ff84:	stp	x29, x30, [sp, #80]
   2ff88:	add	x29, sp, #0x50
   2ff8c:	mov	w8, wzr
   2ff90:	add	x9, sp, #0x28
   2ff94:	stur	x0, [x29, #-16]
   2ff98:	stur	x1, [x29, #-24]
   2ff9c:	ldur	x0, [x29, #-24]
   2ffa0:	mov	x1, x9
   2ffa4:	mov	w2, w8
   2ffa8:	bl	74e0 <strtoul@plt>
   2ffac:	stur	w0, [x29, #-28]
   2ffb0:	ldr	x9, [sp, #40]
   2ffb4:	cbz	x9, 300bc <scols_init_debug@@SMARTCOLS_2.25+0x16fec>
   2ffb8:	ldr	x8, [sp, #40]
   2ffbc:	ldrsb	w9, [x8]
   2ffc0:	cbz	w9, 300bc <scols_init_debug@@SMARTCOLS_2.25+0x16fec>
   2ffc4:	ldur	x8, [x29, #-16]
   2ffc8:	cbz	x8, 300bc <scols_init_debug@@SMARTCOLS_2.25+0x16fec>
   2ffcc:	ldur	x8, [x29, #-16]
   2ffd0:	ldr	x8, [x8]
   2ffd4:	cbz	x8, 300bc <scols_init_debug@@SMARTCOLS_2.25+0x16fec>
   2ffd8:	stur	wzr, [x29, #-28]
   2ffdc:	ldur	x0, [x29, #-24]
   2ffe0:	bl	7b80 <strdup@plt>
   2ffe4:	str	x0, [sp, #32]
   2ffe8:	str	x0, [sp, #24]
   2ffec:	ldr	x8, [sp, #24]
   2fff0:	cbnz	x8, 30000 <scols_init_debug@@SMARTCOLS_2.25+0x16f30>
   2fff4:	ldur	w8, [x29, #-28]
   2fff8:	stur	w8, [x29, #-4]
   2fffc:	b	300e8 <scols_init_debug@@SMARTCOLS_2.25+0x17018>
   30000:	ldr	x0, [sp, #24]
   30004:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   30008:	add	x1, x1, #0x999
   3000c:	add	x2, sp, #0x28
   30010:	bl	78a0 <strtok_r@plt>
   30014:	str	x0, [sp, #16]
   30018:	cbz	x0, 300b0 <scols_init_debug@@SMARTCOLS_2.25+0x16fe0>
   3001c:	ldr	x8, [sp, #40]
   30020:	str	x8, [sp, #24]
   30024:	ldur	x8, [x29, #-16]
   30028:	str	x8, [sp, #8]
   3002c:	ldr	x8, [sp, #8]
   30030:	mov	w9, #0x0                   	// #0
   30034:	str	w9, [sp, #4]
   30038:	cbz	x8, 30050 <scols_init_debug@@SMARTCOLS_2.25+0x16f80>
   3003c:	ldr	x8, [sp, #8]
   30040:	ldr	x8, [x8]
   30044:	cmp	x8, #0x0
   30048:	cset	w9, ne  // ne = any
   3004c:	str	w9, [sp, #4]
   30050:	ldr	w8, [sp, #4]
   30054:	tbnz	w8, #0, 3005c <scols_init_debug@@SMARTCOLS_2.25+0x16f8c>
   30058:	b	30098 <scols_init_debug@@SMARTCOLS_2.25+0x16fc8>
   3005c:	ldr	x0, [sp, #16]
   30060:	ldr	x8, [sp, #8]
   30064:	ldr	x1, [x8]
   30068:	bl	7d30 <strcmp@plt>
   3006c:	cbnz	w0, 30088 <scols_init_debug@@SMARTCOLS_2.25+0x16fb8>
   30070:	ldr	x8, [sp, #8]
   30074:	ldr	w9, [x8, #8]
   30078:	ldur	w10, [x29, #-28]
   3007c:	orr	w9, w10, w9
   30080:	stur	w9, [x29, #-28]
   30084:	b	30098 <scols_init_debug@@SMARTCOLS_2.25+0x16fc8>
   30088:	ldr	x8, [sp, #8]
   3008c:	add	x8, x8, #0x18
   30090:	str	x8, [sp, #8]
   30094:	b	3002c <scols_init_debug@@SMARTCOLS_2.25+0x16f5c>
   30098:	ldur	w8, [x29, #-28]
   3009c:	mov	w9, #0xffff                	// #65535
   300a0:	cmp	w8, w9
   300a4:	b.ne	300ac <scols_init_debug@@SMARTCOLS_2.25+0x16fdc>  // b.any
   300a8:	b	300b0 <scols_init_debug@@SMARTCOLS_2.25+0x16fe0>
   300ac:	b	30000 <scols_init_debug@@SMARTCOLS_2.25+0x16f30>
   300b0:	ldr	x0, [sp, #32]
   300b4:	bl	7dd0 <free@plt>
   300b8:	b	300e0 <scols_init_debug@@SMARTCOLS_2.25+0x17010>
   300bc:	ldr	x8, [sp, #40]
   300c0:	cbz	x8, 300e0 <scols_init_debug@@SMARTCOLS_2.25+0x17010>
   300c4:	ldr	x0, [sp, #40]
   300c8:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   300cc:	add	x1, x1, #0xd79
   300d0:	bl	7d30 <strcmp@plt>
   300d4:	cbnz	w0, 300e0 <scols_init_debug@@SMARTCOLS_2.25+0x17010>
   300d8:	mov	w8, #0xffff                	// #65535
   300dc:	stur	w8, [x29, #-28]
   300e0:	ldur	w8, [x29, #-28]
   300e4:	stur	w8, [x29, #-4]
   300e8:	ldur	w0, [x29, #-4]
   300ec:	ldp	x29, x30, [sp, #80]
   300f0:	add	sp, sp, #0x60
   300f4:	ret
   300f8:	sub	sp, sp, #0x140
   300fc:	stp	x29, x30, [sp, #288]
   30100:	str	x28, [sp, #304]
   30104:	add	x29, sp, #0x120
   30108:	sub	x8, x29, #0x28
   3010c:	str	q7, [sp, #128]
   30110:	str	q6, [sp, #112]
   30114:	str	q5, [sp, #96]
   30118:	str	q4, [sp, #80]
   3011c:	str	q3, [sp, #64]
   30120:	str	q2, [sp, #48]
   30124:	str	q1, [sp, #32]
   30128:	str	q0, [sp, #16]
   3012c:	stur	x7, [x29, #-88]
   30130:	stur	x6, [x29, #-96]
   30134:	stur	x5, [x29, #-104]
   30138:	stur	x4, [x29, #-112]
   3013c:	stur	x3, [x29, #-120]
   30140:	stur	x2, [x29, #-128]
   30144:	stur	x1, [x29, #-136]
   30148:	stur	x0, [x29, #-8]
   3014c:	mov	w9, #0xffffff80            	// #-128
   30150:	stur	w9, [x29, #-12]
   30154:	mov	w9, #0xffffffc8            	// #-56
   30158:	stur	w9, [x29, #-16]
   3015c:	add	x10, sp, #0x10
   30160:	add	x10, x10, #0x80
   30164:	stur	x10, [x29, #-24]
   30168:	sub	x10, x29, #0x88
   3016c:	add	x10, x10, #0x38
   30170:	stur	x10, [x29, #-32]
   30174:	add	x10, x29, #0x20
   30178:	stur	x10, [x29, #-40]
   3017c:	adrp	x10, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   30180:	ldr	x10, [x10, #4016]
   30184:	ldr	x0, [x10]
   30188:	ldur	x1, [x29, #-8]
   3018c:	ldr	q0, [x8]
   30190:	ldr	q1, [x8, #16]
   30194:	stur	q1, [x29, #-64]
   30198:	stur	q0, [x29, #-80]
   3019c:	sub	x2, x29, #0x50
   301a0:	str	x10, [sp, #8]
   301a4:	bl	8210 <vfprintf@plt>
   301a8:	ldr	x8, [sp, #8]
   301ac:	ldr	x1, [x8]
   301b0:	mov	w9, #0xa                   	// #10
   301b4:	str	w0, [sp, #4]
   301b8:	mov	w0, w9
   301bc:	bl	7720 <fputc@plt>
   301c0:	ldr	x28, [sp, #304]
   301c4:	ldp	x29, x30, [sp, #288]
   301c8:	add	sp, sp, #0x140
   301cc:	ret
   301d0:	sub	sp, sp, #0x10
   301d4:	str	x0, [sp, #8]
   301d8:	str	x1, [sp]
   301dc:	ldr	x8, [sp, #8]
   301e0:	ldr	w9, [x8]
   301e4:	ldr	x8, [sp]
   301e8:	ldr	w10, [x8]
   301ec:	cmp	w9, w10
   301f0:	cset	w9, gt
   301f4:	and	w9, w9, #0x1
   301f8:	ldr	x8, [sp, #8]
   301fc:	ldr	w10, [x8]
   30200:	ldr	x8, [sp]
   30204:	ldr	w11, [x8]
   30208:	cmp	w10, w11
   3020c:	cset	w10, lt  // lt = tstop
   30210:	and	w10, w10, #0x1
   30214:	subs	w0, w9, w10
   30218:	add	sp, sp, #0x10
   3021c:	ret
   30220:	stp	x29, x30, [sp, #-32]!
   30224:	str	x28, [sp, #16]
   30228:	mov	x29, sp
   3022c:	sub	sp, sp, #0x220
   30230:	str	q7, [sp, #144]
   30234:	str	q6, [sp, #128]
   30238:	str	q5, [sp, #112]
   3023c:	str	q4, [sp, #96]
   30240:	str	q3, [sp, #80]
   30244:	str	q2, [sp, #64]
   30248:	str	q1, [sp, #48]
   3024c:	str	q0, [sp, #32]
   30250:	str	x7, [sp, #208]
   30254:	str	x6, [sp, #200]
   30258:	str	x5, [sp, #192]
   3025c:	str	x4, [sp, #184]
   30260:	str	x3, [sp, #176]
   30264:	str	x2, [sp, #168]
   30268:	str	x1, [sp, #160]
   3026c:	stur	w0, [x29, #-4]
   30270:	mov	w8, #0xffffffff            	// #-1
   30274:	str	w8, [sp, #220]
   30278:	mov	w8, wzr
   3027c:	str	w8, [sp, #216]
   30280:	sub	x9, x29, #0xa8
   30284:	add	x0, x9, #0x8
   30288:	str	w8, [sp, #28]
   3028c:	str	x9, [sp, #16]
   30290:	bl	79d0 <sigemptyset@plt>
   30294:	mov	w8, #0x1                   	// #1
   30298:	mov	w9, w8
   3029c:	stur	x9, [x29, #-168]
   302a0:	mov	w8, #0x10000000            	// #268435456
   302a4:	stur	w8, [x29, #-32]
   302a8:	mov	w8, #0xd                   	// #13
   302ac:	add	x2, sp, #0xe0
   302b0:	str	w0, [sp, #12]
   302b4:	mov	w0, w8
   302b8:	ldr	x1, [sp, #16]
   302bc:	bl	7bd0 <sigaction@plt>
   302c0:	ldr	w8, [sp, #28]
   302c4:	sturb	w8, [x29, #-11]
   302c8:	ldur	w10, [x29, #-4]
   302cc:	mov	w11, w10
   302d0:	subs	w10, w10, #0x3f
   302d4:	str	w11, [sp, #8]
   302d8:	b.eq	30388 <scols_init_debug@@SMARTCOLS_2.25+0x172b8>  // b.none
   302dc:	b	302e0 <scols_init_debug@@SMARTCOLS_2.25+0x17210>
   302e0:	ldr	w8, [sp, #8]
   302e4:	subs	w9, w8, #0x50
   302e8:	b.eq	30300 <scols_init_debug@@SMARTCOLS_2.25+0x17230>  // b.none
   302ec:	b	302f0 <scols_init_debug@@SMARTCOLS_2.25+0x17220>
   302f0:	ldr	w8, [sp, #8]
   302f4:	subs	w9, w8, #0x51
   302f8:	b.eq	30338 <scols_init_debug@@SMARTCOLS_2.25+0x17268>  // b.none
   302fc:	b	30370 <scols_init_debug@@SMARTCOLS_2.25+0x172a0>
   30300:	bl	30414 <scols_init_debug@@SMARTCOLS_2.25+0x17344>
   30304:	str	w0, [sp, #220]
   30308:	ldr	w8, [sp, #220]
   3030c:	tbnz	w8, #31, 30334 <scols_init_debug@@SMARTCOLS_2.25+0x17264>
   30310:	b	30314 <scols_init_debug@@SMARTCOLS_2.25+0x17244>
   30314:	ldur	w8, [x29, #-4]
   30318:	sturb	w8, [x29, #-12]
   3031c:	ldr	w0, [sp, #220]
   30320:	mov	w8, #0x2                   	// #2
   30324:	mov	w2, w8
   30328:	sub	x1, x29, #0xc
   3032c:	bl	30568 <scols_init_debug@@SMARTCOLS_2.25+0x17498>
   30330:	b	30334 <scols_init_debug@@SMARTCOLS_2.25+0x17264>
   30334:	b	3038c <scols_init_debug@@SMARTCOLS_2.25+0x172bc>
   30338:	bl	30414 <scols_init_debug@@SMARTCOLS_2.25+0x17344>
   3033c:	str	w0, [sp, #220]
   30340:	ldr	w8, [sp, #220]
   30344:	tbnz	w8, #31, 3036c <scols_init_debug@@SMARTCOLS_2.25+0x1729c>
   30348:	b	3034c <scols_init_debug@@SMARTCOLS_2.25+0x1727c>
   3034c:	ldur	w8, [x29, #-4]
   30350:	sturb	w8, [x29, #-12]
   30354:	ldr	w0, [sp, #220]
   30358:	mov	w8, #0x2                   	// #2
   3035c:	mov	w2, w8
   30360:	sub	x1, x29, #0xc
   30364:	bl	30568 <scols_init_debug@@SMARTCOLS_2.25+0x17498>
   30368:	b	3036c <scols_init_debug@@SMARTCOLS_2.25+0x1729c>
   3036c:	b	3038c <scols_init_debug@@SMARTCOLS_2.25+0x172bc>
   30370:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   30374:	add	x0, x0, #0x8a0
   30378:	bl	8330 <gettext@plt>
   3037c:	ldur	w1, [x29, #-4]
   30380:	bl	7fe0 <warnx@plt>
   30384:	b	30388 <scols_init_debug@@SMARTCOLS_2.25+0x172b8>
   30388:	b	30400 <scols_init_debug@@SMARTCOLS_2.25+0x17330>
   3038c:	mov	w8, wzr
   30390:	sturb	w8, [x29, #-8]
   30394:	ldr	w8, [sp, #220]
   30398:	tbnz	w8, #31, 303dc <scols_init_debug@@SMARTCOLS_2.25+0x1730c>
   3039c:	b	303a0 <scols_init_debug@@SMARTCOLS_2.25+0x172d0>
   303a0:	ldr	w0, [sp, #220]
   303a4:	mov	w8, #0x3e8                 	// #1000
   303a8:	mov	w1, w8
   303ac:	bl	30640 <scols_init_debug@@SMARTCOLS_2.25+0x17570>
   303b0:	cbz	w0, 303d0 <scols_init_debug@@SMARTCOLS_2.25+0x17300>
   303b4:	b	303b8 <scols_init_debug@@SMARTCOLS_2.25+0x172e8>
   303b8:	ldr	w0, [sp, #220]
   303bc:	mov	w8, #0x2                   	// #2
   303c0:	mov	w2, w8
   303c4:	sub	x1, x29, #0x8
   303c8:	bl	306f4 <scols_init_debug@@SMARTCOLS_2.25+0x17624>
   303cc:	b	303d0 <scols_init_debug@@SMARTCOLS_2.25+0x17300>
   303d0:	ldr	w0, [sp, #220]
   303d4:	bl	7bc0 <close@plt>
   303d8:	b	303dc <scols_init_debug@@SMARTCOLS_2.25+0x1730c>
   303dc:	mov	w0, #0xd                   	// #13
   303e0:	add	x1, sp, #0xe0
   303e4:	mov	x2, xzr
   303e8:	bl	7bd0 <sigaction@plt>
   303ec:	ldurb	w8, [x29, #-8]
   303f0:	subs	w8, w8, #0x6
   303f4:	cset	w9, eq  // eq = none
   303f8:	str	w9, [sp, #216]
   303fc:	b	30400 <scols_init_debug@@SMARTCOLS_2.25+0x17330>
   30400:	ldr	w0, [sp, #216]
   30404:	add	sp, sp, #0x220
   30408:	ldr	x28, [sp, #16]
   3040c:	ldp	x29, x30, [sp], #32
   30410:	ret
   30414:	sub	sp, sp, #0xb0
   30418:	stp	x29, x30, [sp, #160]
   3041c:	add	x29, sp, #0xa0
   30420:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   30424:	add	x1, x1, #0x924
   30428:	mov	x2, #0x6e                  	// #110
   3042c:	mov	w8, #0x1                   	// #1
   30430:	mov	w9, #0x801                 	// #2049
   30434:	movk	w9, #0x8, lsl #16
   30438:	mov	w10, wzr
   3043c:	add	x0, sp, #0x32
   30440:	str	w8, [sp, #20]
   30444:	str	w9, [sp, #16]
   30448:	str	w10, [sp, #12]
   3044c:	bl	7430 <memcpy@plt>
   30450:	ldr	w8, [sp, #20]
   30454:	str	w8, [sp, #44]
   30458:	mov	w0, w8
   3045c:	ldr	w1, [sp, #16]
   30460:	ldr	w2, [sp, #12]
   30464:	bl	7f40 <socket@plt>
   30468:	str	w0, [sp, #40]
   3046c:	ldr	w8, [sp, #40]
   30470:	cmp	w8, #0x0
   30474:	cset	w8, ge  // ge = tcont
   30478:	tbnz	w8, #0, 30490 <scols_init_debug@@SMARTCOLS_2.25+0x173c0>
   3047c:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   30480:	add	x0, x0, #0x8cb
   30484:	bl	8330 <gettext@plt>
   30488:	bl	7fe0 <warnx@plt>
   3048c:	b	30558 <scols_init_debug@@SMARTCOLS_2.25+0x17488>
   30490:	ldr	w0, [sp, #40]
   30494:	mov	w1, #0x1                   	// #1
   30498:	mov	w2, #0x10                  	// #16
   3049c:	add	x3, sp, #0x2c
   304a0:	mov	w4, #0x4                   	// #4
   304a4:	bl	7920 <setsockopt@plt>
   304a8:	str	w0, [sp, #36]
   304ac:	ldr	w8, [sp, #36]
   304b0:	cmp	w8, #0x0
   304b4:	cset	w8, ge  // ge = tcont
   304b8:	tbnz	w8, #0, 304e0 <scols_init_debug@@SMARTCOLS_2.25+0x17410>
   304bc:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   304c0:	add	x0, x0, #0x8e3
   304c4:	bl	8330 <gettext@plt>
   304c8:	bl	7fe0 <warnx@plt>
   304cc:	ldr	w0, [sp, #40]
   304d0:	bl	7bc0 <close@plt>
   304d4:	mov	w8, #0xffffffff            	// #-1
   304d8:	str	w8, [sp, #40]
   304dc:	b	30558 <scols_init_debug@@SMARTCOLS_2.25+0x17488>
   304e0:	ldr	w0, [sp, #40]
   304e4:	add	x8, sp, #0x32
   304e8:	str	x8, [sp, #24]
   304ec:	add	x8, x8, #0x3
   304f0:	str	w0, [sp, #8]
   304f4:	mov	x0, x8
   304f8:	bl	74f0 <strlen@plt>
   304fc:	add	x8, x0, #0x3
   30500:	ldr	x1, [sp, #24]
   30504:	ldr	w0, [sp, #8]
   30508:	mov	w2, w8
   3050c:	bl	7ea0 <connect@plt>
   30510:	str	w0, [sp, #36]
   30514:	ldr	w8, [sp, #36]
   30518:	cmp	w8, #0x0
   3051c:	cset	w8, ge  // ge = tcont
   30520:	tbnz	w8, #0, 30558 <scols_init_debug@@SMARTCOLS_2.25+0x17488>
   30524:	bl	8240 <__errno_location@plt>
   30528:	ldr	w8, [x0]
   3052c:	cmp	w8, #0x6f
   30530:	b.eq	30544 <scols_init_debug@@SMARTCOLS_2.25+0x17474>  // b.none
   30534:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   30538:	add	x0, x0, #0x905
   3053c:	bl	8330 <gettext@plt>
   30540:	bl	7fe0 <warnx@plt>
   30544:	ldr	w0, [sp, #40]
   30548:	bl	7bc0 <close@plt>
   3054c:	mov	w8, #0xffffffff            	// #-1
   30550:	str	w8, [sp, #40]
   30554:	b	30558 <scols_init_debug@@SMARTCOLS_2.25+0x17488>
   30558:	ldr	w0, [sp, #40]
   3055c:	ldp	x29, x30, [sp, #160]
   30560:	add	sp, sp, #0xb0
   30564:	ret
   30568:	sub	sp, sp, #0x30
   3056c:	stp	x29, x30, [sp, #32]
   30570:	add	x29, sp, #0x20
   30574:	stur	w0, [x29, #-8]
   30578:	str	x1, [sp, #16]
   3057c:	str	x2, [sp, #8]
   30580:	ldr	x8, [sp, #8]
   30584:	cbz	x8, 3062c <scols_init_debug@@SMARTCOLS_2.25+0x1755c>
   30588:	bl	8240 <__errno_location@plt>
   3058c:	str	wzr, [x0]
   30590:	ldur	w0, [x29, #-8]
   30594:	ldr	x1, [sp, #16]
   30598:	ldr	x2, [sp, #8]
   3059c:	bl	7c30 <write@plt>
   305a0:	str	x0, [sp]
   305a4:	ldr	x8, [sp]
   305a8:	cmp	x8, #0x0
   305ac:	cset	w9, le
   305b0:	tbnz	w9, #0, 305e0 <scols_init_debug@@SMARTCOLS_2.25+0x17510>
   305b4:	ldr	x8, [sp]
   305b8:	ldr	x9, [sp, #8]
   305bc:	subs	x8, x9, x8
   305c0:	str	x8, [sp, #8]
   305c4:	ldr	x8, [sp, #8]
   305c8:	cbz	x8, 305dc <scols_init_debug@@SMARTCOLS_2.25+0x1750c>
   305cc:	ldr	x8, [sp, #16]
   305d0:	ldr	x9, [sp]
   305d4:	add	x8, x8, x9
   305d8:	str	x8, [sp, #16]
   305dc:	b	3060c <scols_init_debug@@SMARTCOLS_2.25+0x1753c>
   305e0:	bl	8240 <__errno_location@plt>
   305e4:	ldr	w8, [x0]
   305e8:	cmp	w8, #0x4
   305ec:	b.eq	3060c <scols_init_debug@@SMARTCOLS_2.25+0x1753c>  // b.none
   305f0:	bl	8240 <__errno_location@plt>
   305f4:	ldr	w8, [x0]
   305f8:	cmp	w8, #0xb
   305fc:	b.eq	3060c <scols_init_debug@@SMARTCOLS_2.25+0x1753c>  // b.none
   30600:	mov	w8, #0xffffffff            	// #-1
   30604:	stur	w8, [x29, #-4]
   30608:	b	30630 <scols_init_debug@@SMARTCOLS_2.25+0x17560>
   3060c:	bl	8240 <__errno_location@plt>
   30610:	ldr	w8, [x0]
   30614:	cmp	w8, #0xb
   30618:	b.ne	30628 <scols_init_debug@@SMARTCOLS_2.25+0x17558>  // b.any
   3061c:	mov	w0, #0xd090                	// #53392
   30620:	movk	w0, #0x3, lsl #16
   30624:	bl	30828 <scols_init_debug@@SMARTCOLS_2.25+0x17758>
   30628:	b	30580 <scols_init_debug@@SMARTCOLS_2.25+0x174b0>
   3062c:	stur	wzr, [x29, #-4]
   30630:	ldur	w0, [x29, #-4]
   30634:	ldp	x29, x30, [sp, #32]
   30638:	add	sp, sp, #0x30
   3063c:	ret
   30640:	sub	sp, sp, #0x40
   30644:	stp	x29, x30, [sp, #48]
   30648:	add	x29, sp, #0x30
   3064c:	mov	w8, #0x3                   	// #3
   30650:	mov	w9, #0x0                   	// #0
   30654:	add	x10, sp, #0x18
   30658:	stur	w0, [x29, #-4]
   3065c:	stur	x1, [x29, #-16]
   30660:	ldur	w11, [x29, #-4]
   30664:	str	w11, [sp, #24]
   30668:	strh	w8, [x10, #4]
   3066c:	strh	w9, [x10, #6]
   30670:	ldur	x8, [x29, #-16]
   30674:	add	x0, sp, #0x18
   30678:	mov	x1, #0x1                   	// #1
   3067c:	mov	w2, w8
   30680:	bl	7990 <poll@plt>
   30684:	str	w0, [sp, #20]
   30688:	ldr	w8, [sp, #20]
   3068c:	cmp	w8, #0x0
   30690:	cset	w8, ge  // ge = tcont
   30694:	mov	w9, #0x0                   	// #0
   30698:	str	w9, [sp, #16]
   3069c:	tbnz	w8, #0, 306b4 <scols_init_debug@@SMARTCOLS_2.25+0x175e4>
   306a0:	bl	8240 <__errno_location@plt>
   306a4:	ldr	w8, [x0]
   306a8:	cmp	w8, #0x4
   306ac:	cset	w8, eq  // eq = none
   306b0:	str	w8, [sp, #16]
   306b4:	ldr	w8, [sp, #16]
   306b8:	tbnz	w8, #0, 30670 <scols_init_debug@@SMARTCOLS_2.25+0x175a0>
   306bc:	ldr	w8, [sp, #20]
   306c0:	mov	w9, #0x0                   	// #0
   306c4:	cmp	w8, #0x1
   306c8:	str	w9, [sp, #12]
   306cc:	b.ne	306e0 <scols_init_debug@@SMARTCOLS_2.25+0x17610>  // b.any
   306d0:	ldrsh	w8, [sp, #30]
   306d4:	tst	w8, #0x3
   306d8:	cset	w8, ne  // ne = any
   306dc:	str	w8, [sp, #12]
   306e0:	ldr	w8, [sp, #12]
   306e4:	and	w0, w8, #0x1
   306e8:	ldp	x29, x30, [sp, #48]
   306ec:	add	sp, sp, #0x40
   306f0:	ret
   306f4:	sub	sp, sp, #0x50
   306f8:	stp	x29, x30, [sp, #64]
   306fc:	add	x29, sp, #0x40
   30700:	mov	w8, wzr
   30704:	stur	w0, [x29, #-12]
   30708:	stur	x1, [x29, #-24]
   3070c:	str	x2, [sp, #32]
   30710:	str	xzr, [sp, #16]
   30714:	str	wzr, [sp, #12]
   30718:	ldur	x0, [x29, #-24]
   3071c:	ldr	x2, [sp, #32]
   30720:	mov	w1, w8
   30724:	bl	7a40 <memset@plt>
   30728:	ldr	x8, [sp, #32]
   3072c:	cmp	x8, #0x0
   30730:	cset	w9, ls  // ls = plast
   30734:	tbnz	w9, #0, 30810 <scols_init_debug@@SMARTCOLS_2.25+0x17740>
   30738:	ldur	w0, [x29, #-12]
   3073c:	ldur	x1, [x29, #-24]
   30740:	ldr	x2, [sp, #32]
   30744:	bl	7ff0 <read@plt>
   30748:	str	x0, [sp, #24]
   3074c:	ldr	x8, [sp, #24]
   30750:	cmp	x8, #0x0
   30754:	cset	w9, gt
   30758:	tbnz	w9, #0, 307d8 <scols_init_debug@@SMARTCOLS_2.25+0x17708>
   3075c:	ldr	x8, [sp, #24]
   30760:	cmp	x8, #0x0
   30764:	cset	w9, ge  // ge = tcont
   30768:	tbnz	w9, #0, 307b0 <scols_init_debug@@SMARTCOLS_2.25+0x176e0>
   3076c:	bl	8240 <__errno_location@plt>
   30770:	ldr	w8, [x0]
   30774:	cmp	w8, #0xb
   30778:	b.eq	3078c <scols_init_debug@@SMARTCOLS_2.25+0x176bc>  // b.none
   3077c:	bl	8240 <__errno_location@plt>
   30780:	ldr	w8, [x0]
   30784:	cmp	w8, #0x4
   30788:	b.ne	307b0 <scols_init_debug@@SMARTCOLS_2.25+0x176e0>  // b.any
   3078c:	ldr	w8, [sp, #12]
   30790:	add	w9, w8, #0x1
   30794:	str	w9, [sp, #12]
   30798:	cmp	w8, #0x5
   3079c:	b.ge	307b0 <scols_init_debug@@SMARTCOLS_2.25+0x176e0>  // b.tcont
   307a0:	mov	w0, #0xd090                	// #53392
   307a4:	movk	w0, #0x3, lsl #16
   307a8:	bl	30828 <scols_init_debug@@SMARTCOLS_2.25+0x17758>
   307ac:	b	30728 <scols_init_debug@@SMARTCOLS_2.25+0x17658>
   307b0:	ldr	x8, [sp, #16]
   307b4:	cbz	x8, 307c4 <scols_init_debug@@SMARTCOLS_2.25+0x176f4>
   307b8:	ldr	x8, [sp, #16]
   307bc:	str	x8, [sp]
   307c0:	b	307cc <scols_init_debug@@SMARTCOLS_2.25+0x176fc>
   307c4:	mov	x8, #0xffffffffffffffff    	// #-1
   307c8:	str	x8, [sp]
   307cc:	ldr	x8, [sp]
   307d0:	stur	x8, [x29, #-8]
   307d4:	b	30818 <scols_init_debug@@SMARTCOLS_2.25+0x17748>
   307d8:	str	wzr, [sp, #12]
   307dc:	ldr	x8, [sp, #24]
   307e0:	ldr	x9, [sp, #32]
   307e4:	subs	x8, x9, x8
   307e8:	str	x8, [sp, #32]
   307ec:	ldr	x8, [sp, #24]
   307f0:	ldur	x9, [x29, #-24]
   307f4:	add	x8, x9, x8
   307f8:	stur	x8, [x29, #-24]
   307fc:	ldr	x8, [sp, #24]
   30800:	ldr	x9, [sp, #16]
   30804:	add	x8, x9, x8
   30808:	str	x8, [sp, #16]
   3080c:	b	30728 <scols_init_debug@@SMARTCOLS_2.25+0x17658>
   30810:	ldr	x8, [sp, #16]
   30814:	stur	x8, [x29, #-8]
   30818:	ldur	x0, [x29, #-8]
   3081c:	ldp	x29, x30, [sp, #64]
   30820:	add	sp, sp, #0x50
   30824:	ret
   30828:	sub	sp, sp, #0x30
   3082c:	stp	x29, x30, [sp, #32]
   30830:	add	x29, sp, #0x20
   30834:	mov	x8, #0x4240                	// #16960
   30838:	movk	x8, #0xf, lsl #16
   3083c:	mov	x9, #0x3e8                 	// #1000
   30840:	mov	x10, xzr
   30844:	add	x11, sp, #0x8
   30848:	stur	w0, [x29, #-4]
   3084c:	ldur	w12, [x29, #-4]
   30850:	mov	w13, w12
   30854:	sdiv	x13, x13, x8
   30858:	str	x13, [sp, #8]
   3085c:	ldur	w12, [x29, #-4]
   30860:	mov	w13, w12
   30864:	sdiv	x14, x13, x8
   30868:	mul	x8, x14, x8
   3086c:	subs	x8, x13, x8
   30870:	mul	x8, x8, x9
   30874:	str	x8, [sp, #16]
   30878:	mov	x0, x11
   3087c:	mov	x1, x10
   30880:	bl	7e40 <nanosleep@plt>
   30884:	ldp	x29, x30, [sp, #32]
   30888:	add	sp, sp, #0x30
   3088c:	ret
   30890:	sub	sp, sp, #0x30
   30894:	stp	x29, x30, [sp, #32]
   30898:	add	x29, sp, #0x20
   3089c:	mov	w8, #0x800                 	// #2048
   308a0:	mov	x9, xzr
   308a4:	add	x1, sp, #0x8
   308a8:	stur	w8, [x29, #-12]
   308ac:	ldur	w0, [x29, #-12]
   308b0:	mov	x2, x9
   308b4:	bl	3099c <scols_init_debug@@SMARTCOLS_2.25+0x178cc>
   308b8:	str	x0, [sp]
   308bc:	ldr	x9, [sp]
   308c0:	cbnz	x9, 308d0 <scols_init_debug@@SMARTCOLS_2.25+0x17800>
   308c4:	mov	w8, #0xffffffff            	// #-1
   308c8:	stur	w8, [x29, #-4]
   308cc:	b	3098c <scols_init_debug@@SMARTCOLS_2.25+0x178bc>
   308d0:	ldr	x0, [sp]
   308d4:	ldr	x2, [sp, #8]
   308d8:	mov	w8, wzr
   308dc:	mov	w1, w8
   308e0:	bl	7a40 <memset@plt>
   308e4:	ldr	x2, [sp, #8]
   308e8:	ldr	x3, [sp]
   308ec:	mov	x0, #0x7b                  	// #123
   308f0:	mov	w8, wzr
   308f4:	mov	w1, w8
   308f8:	bl	8300 <syscall@plt>
   308fc:	stur	w0, [x29, #-8]
   30900:	ldur	w8, [x29, #-8]
   30904:	cmp	w8, #0x0
   30908:	cset	w8, ge  // ge = tcont
   3090c:	tbnz	w8, #0, 30974 <scols_init_debug@@SMARTCOLS_2.25+0x178a4>
   30910:	bl	8240 <__errno_location@plt>
   30914:	ldr	w8, [x0]
   30918:	cmp	w8, #0x16
   3091c:	b.ne	30974 <scols_init_debug@@SMARTCOLS_2.25+0x178a4>  // b.any
   30920:	ldur	w8, [x29, #-12]
   30924:	cmp	w8, #0x100, lsl #12
   30928:	b.ge	30974 <scols_init_debug@@SMARTCOLS_2.25+0x178a4>  // b.tcont
   3092c:	ldr	x0, [sp]
   30930:	bl	30a48 <scols_init_debug@@SMARTCOLS_2.25+0x17978>
   30934:	ldur	w8, [x29, #-12]
   30938:	mov	w9, #0x2                   	// #2
   3093c:	mul	w8, w8, w9
   30940:	stur	w8, [x29, #-12]
   30944:	ldur	w0, [x29, #-12]
   30948:	add	x1, sp, #0x8
   3094c:	mov	x10, xzr
   30950:	mov	x2, x10
   30954:	bl	3099c <scols_init_debug@@SMARTCOLS_2.25+0x178cc>
   30958:	str	x0, [sp]
   3095c:	ldr	x10, [sp]
   30960:	cbnz	x10, 30970 <scols_init_debug@@SMARTCOLS_2.25+0x178a0>
   30964:	mov	w8, #0xffffffff            	// #-1
   30968:	stur	w8, [x29, #-4]
   3096c:	b	3098c <scols_init_debug@@SMARTCOLS_2.25+0x178bc>
   30970:	b	308d0 <scols_init_debug@@SMARTCOLS_2.25+0x17800>
   30974:	ldr	x0, [sp]
   30978:	bl	30a48 <scols_init_debug@@SMARTCOLS_2.25+0x17978>
   3097c:	ldur	w8, [x29, #-8]
   30980:	mov	w9, #0x8                   	// #8
   30984:	mul	w8, w8, w9
   30988:	stur	w8, [x29, #-4]
   3098c:	ldur	w0, [x29, #-4]
   30990:	ldp	x29, x30, [sp, #32]
   30994:	add	sp, sp, #0x30
   30998:	ret
   3099c:	sub	sp, sp, #0x40
   309a0:	stp	x29, x30, [sp, #48]
   309a4:	add	x29, sp, #0x30
   309a8:	stur	w0, [x29, #-12]
   309ac:	str	x1, [sp, #24]
   309b0:	str	x2, [sp, #16]
   309b4:	ldursw	x0, [x29, #-12]
   309b8:	bl	7be0 <__sched_cpualloc@plt>
   309bc:	str	x0, [sp, #8]
   309c0:	ldr	x8, [sp, #8]
   309c4:	cbnz	x8, 309d4 <scols_init_debug@@SMARTCOLS_2.25+0x17904>
   309c8:	mov	x8, xzr
   309cc:	stur	x8, [x29, #-8]
   309d0:	b	30a38 <scols_init_debug@@SMARTCOLS_2.25+0x17968>
   309d4:	ldr	x8, [sp, #24]
   309d8:	cbz	x8, 30a00 <scols_init_debug@@SMARTCOLS_2.25+0x17930>
   309dc:	ldursw	x8, [x29, #-12]
   309e0:	mov	x9, #0x40                  	// #64
   309e4:	add	x8, x8, #0x40
   309e8:	subs	x8, x8, #0x1
   309ec:	udiv	x8, x8, x9
   309f0:	mov	x9, #0x8                   	// #8
   309f4:	mul	x8, x8, x9
   309f8:	ldr	x9, [sp, #24]
   309fc:	str	x8, [x9]
   30a00:	ldr	x8, [sp, #16]
   30a04:	cbz	x8, 30a30 <scols_init_debug@@SMARTCOLS_2.25+0x17960>
   30a08:	ldursw	x8, [x29, #-12]
   30a0c:	mov	x9, #0x40                  	// #64
   30a10:	add	x8, x8, #0x40
   30a14:	subs	x8, x8, #0x1
   30a18:	udiv	x8, x8, x9
   30a1c:	mov	x9, #0x8                   	// #8
   30a20:	mul	x8, x8, x9
   30a24:	mul	x8, x9, x8
   30a28:	ldr	x9, [sp, #16]
   30a2c:	str	x8, [x9]
   30a30:	ldr	x8, [sp, #8]
   30a34:	stur	x8, [x29, #-8]
   30a38:	ldur	x0, [x29, #-8]
   30a3c:	ldp	x29, x30, [sp, #48]
   30a40:	add	sp, sp, #0x40
   30a44:	ret
   30a48:	sub	sp, sp, #0x20
   30a4c:	stp	x29, x30, [sp, #16]
   30a50:	add	x29, sp, #0x10
   30a54:	str	x0, [sp, #8]
   30a58:	ldr	x0, [sp, #8]
   30a5c:	bl	7510 <__sched_cpufree@plt>
   30a60:	ldp	x29, x30, [sp, #16]
   30a64:	add	sp, sp, #0x20
   30a68:	ret
   30a6c:	sub	sp, sp, #0x90
   30a70:	stp	x29, x30, [sp, #128]
   30a74:	add	x29, sp, #0x80
   30a78:	mov	x8, #0x8                   	// #8
   30a7c:	stur	x0, [x29, #-16]
   30a80:	stur	x1, [x29, #-24]
   30a84:	stur	x2, [x29, #-32]
   30a88:	stur	x3, [x29, #-40]
   30a8c:	ldur	x9, [x29, #-16]
   30a90:	stur	x9, [x29, #-56]
   30a94:	stur	wzr, [x29, #-60]
   30a98:	ldur	x9, [x29, #-40]
   30a9c:	mul	x8, x8, x9
   30aa0:	str	x8, [sp, #56]
   30aa4:	stur	xzr, [x29, #-48]
   30aa8:	ldur	x8, [x29, #-48]
   30aac:	ldr	x9, [sp, #56]
   30ab0:	cmp	x8, x9
   30ab4:	b.cs	30cf0 <scols_init_debug@@SMARTCOLS_2.25+0x17c20>  // b.hs, b.nlast
   30ab8:	ldur	x8, [x29, #-48]
   30abc:	str	x8, [sp, #48]
   30ac0:	ldr	x8, [sp, #48]
   30ac4:	mov	x9, #0x8                   	// #8
   30ac8:	udiv	x8, x8, x9
   30acc:	ldur	x9, [x29, #-40]
   30ad0:	cmp	x8, x9
   30ad4:	b.cs	30b18 <scols_init_debug@@SMARTCOLS_2.25+0x17a48>  // b.hs, b.nlast
   30ad8:	ldur	x8, [x29, #-32]
   30adc:	ldr	x9, [sp, #48]
   30ae0:	mov	x10, #0x40                  	// #64
   30ae4:	udiv	x9, x9, x10
   30ae8:	ldr	x8, [x8, x9, lsl #3]
   30aec:	ldr	x9, [sp, #48]
   30af0:	udiv	x11, x9, x10
   30af4:	mul	x10, x11, x10
   30af8:	subs	x9, x9, x10
   30afc:	mov	x10, #0x1                   	// #1
   30b00:	lsl	x9, x10, x9
   30b04:	tst	x8, x9
   30b08:	cset	w12, ne  // ne = any
   30b0c:	and	w12, w12, #0x1
   30b10:	str	w12, [sp, #8]
   30b14:	b	30b20 <scols_init_debug@@SMARTCOLS_2.25+0x17a50>
   30b18:	mov	w8, wzr
   30b1c:	str	w8, [sp, #8]
   30b20:	ldr	w8, [sp, #8]
   30b24:	str	w8, [sp, #44]
   30b28:	ldr	w8, [sp, #44]
   30b2c:	cbz	w8, 30ce0 <scols_init_debug@@SMARTCOLS_2.25+0x17c10>
   30b30:	str	xzr, [sp, #24]
   30b34:	mov	w8, #0x1                   	// #1
   30b38:	stur	w8, [x29, #-60]
   30b3c:	ldur	x9, [x29, #-48]
   30b40:	add	x9, x9, #0x1
   30b44:	str	x9, [sp, #32]
   30b48:	ldr	x8, [sp, #32]
   30b4c:	ldr	x9, [sp, #56]
   30b50:	cmp	x8, x9
   30b54:	b.cs	30bf4 <scols_init_debug@@SMARTCOLS_2.25+0x17b24>  // b.hs, b.nlast
   30b58:	ldr	x8, [sp, #32]
   30b5c:	str	x8, [sp, #16]
   30b60:	ldr	x8, [sp, #16]
   30b64:	mov	x9, #0x8                   	// #8
   30b68:	udiv	x8, x8, x9
   30b6c:	ldur	x9, [x29, #-40]
   30b70:	cmp	x8, x9
   30b74:	b.cs	30bb8 <scols_init_debug@@SMARTCOLS_2.25+0x17ae8>  // b.hs, b.nlast
   30b78:	ldur	x8, [x29, #-32]
   30b7c:	ldr	x9, [sp, #16]
   30b80:	mov	x10, #0x40                  	// #64
   30b84:	udiv	x9, x9, x10
   30b88:	ldr	x8, [x8, x9, lsl #3]
   30b8c:	ldr	x9, [sp, #16]
   30b90:	udiv	x11, x9, x10
   30b94:	mul	x10, x11, x10
   30b98:	subs	x9, x9, x10
   30b9c:	mov	x10, #0x1                   	// #1
   30ba0:	lsl	x9, x10, x9
   30ba4:	tst	x8, x9
   30ba8:	cset	w12, ne  // ne = any
   30bac:	and	w12, w12, #0x1
   30bb0:	str	w12, [sp, #4]
   30bb4:	b	30bc0 <scols_init_debug@@SMARTCOLS_2.25+0x17af0>
   30bb8:	mov	w8, wzr
   30bbc:	str	w8, [sp, #4]
   30bc0:	ldr	w8, [sp, #4]
   30bc4:	str	w8, [sp, #12]
   30bc8:	ldr	w8, [sp, #12]
   30bcc:	cbz	w8, 30be0 <scols_init_debug@@SMARTCOLS_2.25+0x17b10>
   30bd0:	ldr	x8, [sp, #24]
   30bd4:	add	x8, x8, #0x1
   30bd8:	str	x8, [sp, #24]
   30bdc:	b	30be4 <scols_init_debug@@SMARTCOLS_2.25+0x17b14>
   30be0:	b	30bf4 <scols_init_debug@@SMARTCOLS_2.25+0x17b24>
   30be4:	ldr	x8, [sp, #32]
   30be8:	add	x8, x8, #0x1
   30bec:	str	x8, [sp, #32]
   30bf0:	b	30b48 <scols_init_debug@@SMARTCOLS_2.25+0x17a78>
   30bf4:	ldr	x8, [sp, #24]
   30bf8:	cbnz	x8, 30c1c <scols_init_debug@@SMARTCOLS_2.25+0x17b4c>
   30bfc:	ldur	x0, [x29, #-56]
   30c00:	ldur	x1, [x29, #-24]
   30c04:	ldur	x3, [x29, #-48]
   30c08:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   30c0c:	add	x2, x2, #0x996
   30c10:	bl	77c0 <snprintf@plt>
   30c14:	str	w0, [sp, #40]
   30c18:	b	30c94 <scols_init_debug@@SMARTCOLS_2.25+0x17bc4>
   30c1c:	ldr	x8, [sp, #24]
   30c20:	cmp	x8, #0x1
   30c24:	b.ne	30c5c <scols_init_debug@@SMARTCOLS_2.25+0x17b8c>  // b.any
   30c28:	ldur	x0, [x29, #-56]
   30c2c:	ldur	x1, [x29, #-24]
   30c30:	ldur	x3, [x29, #-48]
   30c34:	ldur	x8, [x29, #-48]
   30c38:	add	x4, x8, #0x1
   30c3c:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   30c40:	add	x2, x2, #0x992
   30c44:	bl	77c0 <snprintf@plt>
   30c48:	str	w0, [sp, #40]
   30c4c:	ldur	x8, [x29, #-48]
   30c50:	add	x8, x8, #0x1
   30c54:	stur	x8, [x29, #-48]
   30c58:	b	30c94 <scols_init_debug@@SMARTCOLS_2.25+0x17bc4>
   30c5c:	ldur	x0, [x29, #-56]
   30c60:	ldur	x1, [x29, #-24]
   30c64:	ldur	x3, [x29, #-48]
   30c68:	ldur	x8, [x29, #-48]
   30c6c:	ldr	x9, [sp, #24]
   30c70:	add	x4, x8, x9
   30c74:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   30c78:	add	x2, x2, #0x99b
   30c7c:	bl	77c0 <snprintf@plt>
   30c80:	str	w0, [sp, #40]
   30c84:	ldr	x8, [sp, #24]
   30c88:	ldur	x9, [x29, #-48]
   30c8c:	add	x8, x9, x8
   30c90:	stur	x8, [x29, #-48]
   30c94:	ldr	w8, [sp, #40]
   30c98:	cmp	w8, #0x0
   30c9c:	cset	w8, lt  // lt = tstop
   30ca0:	tbnz	w8, #0, 30cb4 <scols_init_debug@@SMARTCOLS_2.25+0x17be4>
   30ca4:	ldrsw	x8, [sp, #40]
   30ca8:	ldur	x9, [x29, #-24]
   30cac:	cmp	x8, x9
   30cb0:	b.cc	30cc0 <scols_init_debug@@SMARTCOLS_2.25+0x17bf0>  // b.lo, b.ul, b.last
   30cb4:	mov	x8, xzr
   30cb8:	stur	x8, [x29, #-8]
   30cbc:	b	30d1c <scols_init_debug@@SMARTCOLS_2.25+0x17c4c>
   30cc0:	ldrsw	x8, [sp, #40]
   30cc4:	ldur	x9, [x29, #-56]
   30cc8:	add	x8, x9, x8
   30ccc:	stur	x8, [x29, #-56]
   30cd0:	ldrsw	x8, [sp, #40]
   30cd4:	ldur	x9, [x29, #-24]
   30cd8:	subs	x8, x9, x8
   30cdc:	stur	x8, [x29, #-24]
   30ce0:	ldur	x8, [x29, #-48]
   30ce4:	add	x8, x8, #0x1
   30ce8:	stur	x8, [x29, #-48]
   30cec:	b	30aa8 <scols_init_debug@@SMARTCOLS_2.25+0x179d8>
   30cf0:	ldursw	x8, [x29, #-60]
   30cf4:	ldur	x9, [x29, #-56]
   30cf8:	mov	x10, xzr
   30cfc:	subs	x8, x10, x8
   30d00:	add	x8, x9, x8
   30d04:	stur	x8, [x29, #-56]
   30d08:	ldur	x8, [x29, #-56]
   30d0c:	mov	w11, #0x0                   	// #0
   30d10:	strb	w11, [x8]
   30d14:	ldur	x8, [x29, #-16]
   30d18:	stur	x8, [x29, #-8]
   30d1c:	ldur	x0, [x29, #-8]
   30d20:	ldp	x29, x30, [sp, #128]
   30d24:	add	sp, sp, #0x90
   30d28:	ret
   30d2c:	sub	sp, sp, #0xa0
   30d30:	stp	x29, x30, [sp, #144]
   30d34:	add	x29, sp, #0x90
   30d38:	mov	x8, xzr
   30d3c:	mov	x9, #0x8                   	// #8
   30d40:	stur	x0, [x29, #-8]
   30d44:	stur	x1, [x29, #-16]
   30d48:	stur	x2, [x29, #-24]
   30d4c:	stur	x3, [x29, #-32]
   30d50:	ldur	x10, [x29, #-8]
   30d54:	stur	x10, [x29, #-40]
   30d58:	stur	x8, [x29, #-48]
   30d5c:	ldur	x8, [x29, #-32]
   30d60:	mul	x8, x9, x8
   30d64:	subs	x8, x8, #0x4
   30d68:	stur	w8, [x29, #-52]
   30d6c:	ldur	w8, [x29, #-52]
   30d70:	cmp	w8, #0x0
   30d74:	cset	w8, lt  // lt = tstop
   30d78:	tbnz	w8, #0, 31014 <scols_init_debug@@SMARTCOLS_2.25+0x17f44>
   30d7c:	mov	w8, #0x0                   	// #0
   30d80:	sturb	w8, [x29, #-53]
   30d84:	ldur	x9, [x29, #-16]
   30d88:	ldur	x10, [x29, #-40]
   30d8c:	ldur	x11, [x29, #-8]
   30d90:	subs	x10, x10, x11
   30d94:	cmp	x9, x10
   30d98:	b.ne	30da0 <scols_init_debug@@SMARTCOLS_2.25+0x17cd0>  // b.any
   30d9c:	b	31014 <scols_init_debug@@SMARTCOLS_2.25+0x17f44>
   30da0:	ldursw	x8, [x29, #-52]
   30da4:	stur	x8, [x29, #-64]
   30da8:	ldur	x8, [x29, #-64]
   30dac:	mov	x9, #0x8                   	// #8
   30db0:	udiv	x8, x8, x9
   30db4:	ldur	x9, [x29, #-32]
   30db8:	cmp	x8, x9
   30dbc:	b.cs	30e00 <scols_init_debug@@SMARTCOLS_2.25+0x17d30>  // b.hs, b.nlast
   30dc0:	ldur	x8, [x29, #-24]
   30dc4:	ldur	x9, [x29, #-64]
   30dc8:	mov	x10, #0x40                  	// #64
   30dcc:	udiv	x9, x9, x10
   30dd0:	ldr	x8, [x8, x9, lsl #3]
   30dd4:	ldur	x9, [x29, #-64]
   30dd8:	udiv	x11, x9, x10
   30ddc:	mul	x10, x11, x10
   30de0:	subs	x9, x9, x10
   30de4:	mov	x10, #0x1                   	// #1
   30de8:	lsl	x9, x10, x9
   30dec:	tst	x8, x9
   30df0:	cset	w12, ne  // ne = any
   30df4:	and	w12, w12, #0x1
   30df8:	str	w12, [sp, #24]
   30dfc:	b	30e08 <scols_init_debug@@SMARTCOLS_2.25+0x17d38>
   30e00:	mov	w8, wzr
   30e04:	str	w8, [sp, #24]
   30e08:	ldr	w8, [sp, #24]
   30e0c:	stur	w8, [x29, #-68]
   30e10:	ldur	w8, [x29, #-68]
   30e14:	cbz	w8, 30e24 <scols_init_debug@@SMARTCOLS_2.25+0x17d54>
   30e18:	ldursb	w8, [x29, #-53]
   30e1c:	orr	w8, w8, #0x1
   30e20:	sturb	w8, [x29, #-53]
   30e24:	ldur	w8, [x29, #-52]
   30e28:	add	w8, w8, #0x1
   30e2c:	mov	w0, w8
   30e30:	sxtw	x9, w0
   30e34:	str	x9, [sp, #64]
   30e38:	ldr	x9, [sp, #64]
   30e3c:	mov	x10, #0x8                   	// #8
   30e40:	udiv	x9, x9, x10
   30e44:	ldur	x10, [x29, #-32]
   30e48:	cmp	x9, x10
   30e4c:	b.cs	30e90 <scols_init_debug@@SMARTCOLS_2.25+0x17dc0>  // b.hs, b.nlast
   30e50:	ldur	x8, [x29, #-24]
   30e54:	ldr	x9, [sp, #64]
   30e58:	mov	x10, #0x40                  	// #64
   30e5c:	udiv	x9, x9, x10
   30e60:	ldr	x8, [x8, x9, lsl #3]
   30e64:	ldr	x9, [sp, #64]
   30e68:	udiv	x11, x9, x10
   30e6c:	mul	x10, x11, x10
   30e70:	subs	x9, x9, x10
   30e74:	mov	x10, #0x1                   	// #1
   30e78:	lsl	x9, x10, x9
   30e7c:	tst	x8, x9
   30e80:	cset	w12, ne  // ne = any
   30e84:	and	w12, w12, #0x1
   30e88:	str	w12, [sp, #20]
   30e8c:	b	30e98 <scols_init_debug@@SMARTCOLS_2.25+0x17dc8>
   30e90:	mov	w8, wzr
   30e94:	str	w8, [sp, #20]
   30e98:	ldr	w8, [sp, #20]
   30e9c:	str	w8, [sp, #60]
   30ea0:	ldr	w8, [sp, #60]
   30ea4:	cbz	w8, 30eb4 <scols_init_debug@@SMARTCOLS_2.25+0x17de4>
   30ea8:	ldursb	w8, [x29, #-53]
   30eac:	orr	w8, w8, #0x2
   30eb0:	sturb	w8, [x29, #-53]
   30eb4:	ldur	w8, [x29, #-52]
   30eb8:	add	w8, w8, #0x2
   30ebc:	mov	w0, w8
   30ec0:	sxtw	x9, w0
   30ec4:	str	x9, [sp, #48]
   30ec8:	ldr	x9, [sp, #48]
   30ecc:	mov	x10, #0x8                   	// #8
   30ed0:	udiv	x9, x9, x10
   30ed4:	ldur	x10, [x29, #-32]
   30ed8:	cmp	x9, x10
   30edc:	b.cs	30f20 <scols_init_debug@@SMARTCOLS_2.25+0x17e50>  // b.hs, b.nlast
   30ee0:	ldur	x8, [x29, #-24]
   30ee4:	ldr	x9, [sp, #48]
   30ee8:	mov	x10, #0x40                  	// #64
   30eec:	udiv	x9, x9, x10
   30ef0:	ldr	x8, [x8, x9, lsl #3]
   30ef4:	ldr	x9, [sp, #48]
   30ef8:	udiv	x11, x9, x10
   30efc:	mul	x10, x11, x10
   30f00:	subs	x9, x9, x10
   30f04:	mov	x10, #0x1                   	// #1
   30f08:	lsl	x9, x10, x9
   30f0c:	tst	x8, x9
   30f10:	cset	w12, ne  // ne = any
   30f14:	and	w12, w12, #0x1
   30f18:	str	w12, [sp, #16]
   30f1c:	b	30f28 <scols_init_debug@@SMARTCOLS_2.25+0x17e58>
   30f20:	mov	w8, wzr
   30f24:	str	w8, [sp, #16]
   30f28:	ldr	w8, [sp, #16]
   30f2c:	str	w8, [sp, #44]
   30f30:	ldr	w8, [sp, #44]
   30f34:	cbz	w8, 30f44 <scols_init_debug@@SMARTCOLS_2.25+0x17e74>
   30f38:	ldursb	w8, [x29, #-53]
   30f3c:	orr	w8, w8, #0x4
   30f40:	sturb	w8, [x29, #-53]
   30f44:	ldur	w8, [x29, #-52]
   30f48:	add	w8, w8, #0x3
   30f4c:	mov	w0, w8
   30f50:	sxtw	x9, w0
   30f54:	str	x9, [sp, #32]
   30f58:	ldr	x9, [sp, #32]
   30f5c:	mov	x10, #0x8                   	// #8
   30f60:	udiv	x9, x9, x10
   30f64:	ldur	x10, [x29, #-32]
   30f68:	cmp	x9, x10
   30f6c:	b.cs	30fb0 <scols_init_debug@@SMARTCOLS_2.25+0x17ee0>  // b.hs, b.nlast
   30f70:	ldur	x8, [x29, #-24]
   30f74:	ldr	x9, [sp, #32]
   30f78:	mov	x10, #0x40                  	// #64
   30f7c:	udiv	x9, x9, x10
   30f80:	ldr	x8, [x8, x9, lsl #3]
   30f84:	ldr	x9, [sp, #32]
   30f88:	udiv	x11, x9, x10
   30f8c:	mul	x10, x11, x10
   30f90:	subs	x9, x9, x10
   30f94:	mov	x10, #0x1                   	// #1
   30f98:	lsl	x9, x10, x9
   30f9c:	tst	x8, x9
   30fa0:	cset	w12, ne  // ne = any
   30fa4:	and	w12, w12, #0x1
   30fa8:	str	w12, [sp, #12]
   30fac:	b	30fb8 <scols_init_debug@@SMARTCOLS_2.25+0x17ee8>
   30fb0:	mov	w8, wzr
   30fb4:	str	w8, [sp, #12]
   30fb8:	ldr	w8, [sp, #12]
   30fbc:	str	w8, [sp, #28]
   30fc0:	ldr	w8, [sp, #28]
   30fc4:	cbz	w8, 30fd4 <scols_init_debug@@SMARTCOLS_2.25+0x17f04>
   30fc8:	ldursb	w8, [x29, #-53]
   30fcc:	orr	w8, w8, #0x8
   30fd0:	sturb	w8, [x29, #-53]
   30fd4:	ldur	x8, [x29, #-48]
   30fd8:	cbnz	x8, 30fec <scols_init_debug@@SMARTCOLS_2.25+0x17f1c>
   30fdc:	ldursb	w8, [x29, #-53]
   30fe0:	cbz	w8, 30fec <scols_init_debug@@SMARTCOLS_2.25+0x17f1c>
   30fe4:	ldur	x8, [x29, #-40]
   30fe8:	stur	x8, [x29, #-48]
   30fec:	ldursb	w0, [x29, #-53]
   30ff0:	bl	31058 <scols_init_debug@@SMARTCOLS_2.25+0x17f88>
   30ff4:	ldur	x8, [x29, #-40]
   30ff8:	add	x9, x8, #0x1
   30ffc:	stur	x9, [x29, #-40]
   31000:	strb	w0, [x8]
   31004:	ldur	w8, [x29, #-52]
   31008:	subs	w8, w8, #0x4
   3100c:	stur	w8, [x29, #-52]
   31010:	b	30d6c <scols_init_debug@@SMARTCOLS_2.25+0x17c9c>
   31014:	ldur	x8, [x29, #-40]
   31018:	mov	w9, #0x0                   	// #0
   3101c:	strb	w9, [x8]
   31020:	ldur	x8, [x29, #-48]
   31024:	cbz	x8, 31034 <scols_init_debug@@SMARTCOLS_2.25+0x17f64>
   31028:	ldur	x8, [x29, #-48]
   3102c:	str	x8, [sp]
   31030:	b	31044 <scols_init_debug@@SMARTCOLS_2.25+0x17f74>
   31034:	ldur	x8, [x29, #-40]
   31038:	mov	x9, #0xffffffffffffffff    	// #-1
   3103c:	add	x8, x8, x9
   31040:	str	x8, [sp]
   31044:	ldr	x8, [sp]
   31048:	mov	x0, x8
   3104c:	ldp	x29, x30, [sp, #144]
   31050:	add	sp, sp, #0xa0
   31054:	ret
   31058:	sub	sp, sp, #0x10
   3105c:	str	w0, [sp, #8]
   31060:	ldr	w8, [sp, #8]
   31064:	cmp	w8, #0x0
   31068:	cset	w8, lt  // lt = tstop
   3106c:	tbnz	w8, #0, 3108c <scols_init_debug@@SMARTCOLS_2.25+0x17fbc>
   31070:	ldr	w8, [sp, #8]
   31074:	cmp	w8, #0xa
   31078:	b.ge	3108c <scols_init_debug@@SMARTCOLS_2.25+0x17fbc>  // b.tcont
   3107c:	ldr	w8, [sp, #8]
   31080:	add	w8, w8, #0x30
   31084:	str	w8, [sp, #12]
   31088:	b	310bc <scols_init_debug@@SMARTCOLS_2.25+0x17fec>
   3108c:	ldr	w8, [sp, #8]
   31090:	cmp	w8, #0xa
   31094:	b.lt	310b4 <scols_init_debug@@SMARTCOLS_2.25+0x17fe4>  // b.tstop
   31098:	ldr	w8, [sp, #8]
   3109c:	cmp	w8, #0x10
   310a0:	b.ge	310b4 <scols_init_debug@@SMARTCOLS_2.25+0x17fe4>  // b.tcont
   310a4:	ldr	w8, [sp, #8]
   310a8:	add	w8, w8, #0x57
   310ac:	str	w8, [sp, #12]
   310b0:	b	310bc <scols_init_debug@@SMARTCOLS_2.25+0x17fec>
   310b4:	mov	w8, #0xffffffff            	// #-1
   310b8:	str	w8, [sp, #12]
   310bc:	ldr	w0, [sp, #12]
   310c0:	add	sp, sp, #0x10
   310c4:	ret
   310c8:	sub	sp, sp, #0xb0
   310cc:	stp	x29, x30, [sp, #160]
   310d0:	add	x29, sp, #0xa0
   310d4:	stur	x0, [x29, #-16]
   310d8:	stur	x1, [x29, #-24]
   310dc:	stur	x2, [x29, #-32]
   310e0:	ldur	x0, [x29, #-16]
   310e4:	bl	74f0 <strlen@plt>
   310e8:	stur	w0, [x29, #-36]
   310ec:	ldur	x8, [x29, #-16]
   310f0:	ldursw	x9, [x29, #-36]
   310f4:	add	x8, x8, x9
   310f8:	mov	x9, #0xffffffffffffffff    	// #-1
   310fc:	add	x8, x8, x9
   31100:	stur	x8, [x29, #-48]
   31104:	stur	wzr, [x29, #-52]
   31108:	ldur	w10, [x29, #-36]
   3110c:	cmp	w10, #0x1
   31110:	b.le	31138 <scols_init_debug@@SMARTCOLS_2.25+0x18068>
   31114:	ldur	x0, [x29, #-16]
   31118:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   3111c:	add	x1, x1, #0x9a4
   31120:	mov	x2, #0x2                   	// #2
   31124:	bl	7d00 <memcmp@plt>
   31128:	cbnz	w0, 31138 <scols_init_debug@@SMARTCOLS_2.25+0x18068>
   3112c:	ldur	x8, [x29, #-16]
   31130:	add	x8, x8, #0x2
   31134:	stur	x8, [x29, #-16]
   31138:	ldur	x0, [x29, #-24]
   3113c:	ldur	x2, [x29, #-32]
   31140:	mov	w8, wzr
   31144:	mov	w1, w8
   31148:	bl	7a40 <memset@plt>
   3114c:	ldur	x8, [x29, #-48]
   31150:	ldur	x9, [x29, #-16]
   31154:	cmp	x8, x9
   31158:	b.cc	313fc <scols_init_debug@@SMARTCOLS_2.25+0x1832c>  // b.lo, b.ul, b.last
   3115c:	ldur	x8, [x29, #-48]
   31160:	ldrsb	w9, [x8]
   31164:	cmp	w9, #0x2c
   31168:	b.ne	3117c <scols_init_debug@@SMARTCOLS_2.25+0x180ac>  // b.any
   3116c:	ldur	x8, [x29, #-48]
   31170:	mov	x9, #0xffffffffffffffff    	// #-1
   31174:	add	x8, x8, x9
   31178:	stur	x8, [x29, #-48]
   3117c:	ldur	x8, [x29, #-48]
   31180:	ldrsb	w0, [x8]
   31184:	bl	31410 <scols_init_debug@@SMARTCOLS_2.25+0x18340>
   31188:	sturb	w0, [x29, #-53]
   3118c:	ldursb	w9, [x29, #-53]
   31190:	mov	w10, #0xffffffff            	// #-1
   31194:	cmp	w9, w10
   31198:	b.ne	311a8 <scols_init_debug@@SMARTCOLS_2.25+0x180d8>  // b.any
   3119c:	mov	w8, #0xffffffff            	// #-1
   311a0:	stur	w8, [x29, #-4]
   311a4:	b	31400 <scols_init_debug@@SMARTCOLS_2.25+0x18330>
   311a8:	ldursb	w8, [x29, #-53]
   311ac:	and	w8, w8, #0x1
   311b0:	cbz	w8, 3122c <scols_init_debug@@SMARTCOLS_2.25+0x1815c>
   311b4:	ldursw	x8, [x29, #-52]
   311b8:	stur	x8, [x29, #-64]
   311bc:	ldur	x8, [x29, #-64]
   311c0:	mov	x9, #0x8                   	// #8
   311c4:	udiv	x8, x8, x9
   311c8:	ldur	x9, [x29, #-32]
   311cc:	cmp	x8, x9
   311d0:	b.cs	3121c <scols_init_debug@@SMARTCOLS_2.25+0x1814c>  // b.hs, b.nlast
   311d4:	ldur	x8, [x29, #-64]
   311d8:	mov	x9, #0x40                  	// #64
   311dc:	udiv	x10, x8, x9
   311e0:	mul	x10, x10, x9
   311e4:	subs	x8, x8, x10
   311e8:	mov	x10, #0x1                   	// #1
   311ec:	lsl	x8, x10, x8
   311f0:	ldur	x10, [x29, #-24]
   311f4:	ldur	x11, [x29, #-64]
   311f8:	udiv	x9, x11, x9
   311fc:	mov	x11, #0x8                   	// #8
   31200:	mul	x9, x11, x9
   31204:	add	x9, x10, x9
   31208:	ldr	x10, [x9]
   3120c:	orr	x8, x10, x8
   31210:	str	x8, [x9]
   31214:	str	x8, [sp, #32]
   31218:	b	31224 <scols_init_debug@@SMARTCOLS_2.25+0x18154>
   3121c:	mov	x8, xzr
   31220:	str	x8, [sp, #32]
   31224:	ldr	x8, [sp, #32]
   31228:	stur	x8, [x29, #-72]
   3122c:	ldursb	w8, [x29, #-53]
   31230:	and	w8, w8, #0x2
   31234:	cbz	w8, 312bc <scols_init_debug@@SMARTCOLS_2.25+0x181ec>
   31238:	ldur	w8, [x29, #-52]
   3123c:	add	w8, w8, #0x1
   31240:	mov	w0, w8
   31244:	sxtw	x9, w0
   31248:	str	x9, [sp, #80]
   3124c:	ldr	x9, [sp, #80]
   31250:	mov	x10, #0x8                   	// #8
   31254:	udiv	x9, x9, x10
   31258:	ldur	x10, [x29, #-32]
   3125c:	cmp	x9, x10
   31260:	b.cs	312ac <scols_init_debug@@SMARTCOLS_2.25+0x181dc>  // b.hs, b.nlast
   31264:	ldr	x8, [sp, #80]
   31268:	mov	x9, #0x40                  	// #64
   3126c:	udiv	x10, x8, x9
   31270:	mul	x10, x10, x9
   31274:	subs	x8, x8, x10
   31278:	mov	x10, #0x1                   	// #1
   3127c:	lsl	x8, x10, x8
   31280:	ldur	x10, [x29, #-24]
   31284:	ldr	x11, [sp, #80]
   31288:	udiv	x9, x11, x9
   3128c:	mov	x11, #0x8                   	// #8
   31290:	mul	x9, x11, x9
   31294:	add	x9, x10, x9
   31298:	ldr	x10, [x9]
   3129c:	orr	x8, x10, x8
   312a0:	str	x8, [x9]
   312a4:	str	x8, [sp, #24]
   312a8:	b	312b4 <scols_init_debug@@SMARTCOLS_2.25+0x181e4>
   312ac:	mov	x8, xzr
   312b0:	str	x8, [sp, #24]
   312b4:	ldr	x8, [sp, #24]
   312b8:	str	x8, [sp, #72]
   312bc:	ldursb	w8, [x29, #-53]
   312c0:	and	w8, w8, #0x4
   312c4:	cbz	w8, 3134c <scols_init_debug@@SMARTCOLS_2.25+0x1827c>
   312c8:	ldur	w8, [x29, #-52]
   312cc:	add	w8, w8, #0x2
   312d0:	mov	w0, w8
   312d4:	sxtw	x9, w0
   312d8:	str	x9, [sp, #64]
   312dc:	ldr	x9, [sp, #64]
   312e0:	mov	x10, #0x8                   	// #8
   312e4:	udiv	x9, x9, x10
   312e8:	ldur	x10, [x29, #-32]
   312ec:	cmp	x9, x10
   312f0:	b.cs	3133c <scols_init_debug@@SMARTCOLS_2.25+0x1826c>  // b.hs, b.nlast
   312f4:	ldr	x8, [sp, #64]
   312f8:	mov	x9, #0x40                  	// #64
   312fc:	udiv	x10, x8, x9
   31300:	mul	x10, x10, x9
   31304:	subs	x8, x8, x10
   31308:	mov	x10, #0x1                   	// #1
   3130c:	lsl	x8, x10, x8
   31310:	ldur	x10, [x29, #-24]
   31314:	ldr	x11, [sp, #64]
   31318:	udiv	x9, x11, x9
   3131c:	mov	x11, #0x8                   	// #8
   31320:	mul	x9, x11, x9
   31324:	add	x9, x10, x9
   31328:	ldr	x10, [x9]
   3132c:	orr	x8, x10, x8
   31330:	str	x8, [x9]
   31334:	str	x8, [sp, #16]
   31338:	b	31344 <scols_init_debug@@SMARTCOLS_2.25+0x18274>
   3133c:	mov	x8, xzr
   31340:	str	x8, [sp, #16]
   31344:	ldr	x8, [sp, #16]
   31348:	str	x8, [sp, #56]
   3134c:	ldursb	w8, [x29, #-53]
   31350:	and	w8, w8, #0x8
   31354:	cbz	w8, 313dc <scols_init_debug@@SMARTCOLS_2.25+0x1830c>
   31358:	ldur	w8, [x29, #-52]
   3135c:	add	w8, w8, #0x3
   31360:	mov	w0, w8
   31364:	sxtw	x9, w0
   31368:	str	x9, [sp, #48]
   3136c:	ldr	x9, [sp, #48]
   31370:	mov	x10, #0x8                   	// #8
   31374:	udiv	x9, x9, x10
   31378:	ldur	x10, [x29, #-32]
   3137c:	cmp	x9, x10
   31380:	b.cs	313cc <scols_init_debug@@SMARTCOLS_2.25+0x182fc>  // b.hs, b.nlast
   31384:	ldr	x8, [sp, #48]
   31388:	mov	x9, #0x40                  	// #64
   3138c:	udiv	x10, x8, x9
   31390:	mul	x10, x10, x9
   31394:	subs	x8, x8, x10
   31398:	mov	x10, #0x1                   	// #1
   3139c:	lsl	x8, x10, x8
   313a0:	ldur	x10, [x29, #-24]
   313a4:	ldr	x11, [sp, #48]
   313a8:	udiv	x9, x11, x9
   313ac:	mov	x11, #0x8                   	// #8
   313b0:	mul	x9, x11, x9
   313b4:	add	x9, x10, x9
   313b8:	ldr	x10, [x9]
   313bc:	orr	x8, x10, x8
   313c0:	str	x8, [x9]
   313c4:	str	x8, [sp, #8]
   313c8:	b	313d4 <scols_init_debug@@SMARTCOLS_2.25+0x18304>
   313cc:	mov	x8, xzr
   313d0:	str	x8, [sp, #8]
   313d4:	ldr	x8, [sp, #8]
   313d8:	str	x8, [sp, #40]
   313dc:	ldur	x8, [x29, #-48]
   313e0:	mov	x9, #0xffffffffffffffff    	// #-1
   313e4:	add	x8, x8, x9
   313e8:	stur	x8, [x29, #-48]
   313ec:	ldur	w10, [x29, #-52]
   313f0:	add	w10, w10, #0x4
   313f4:	stur	w10, [x29, #-52]
   313f8:	b	3114c <scols_init_debug@@SMARTCOLS_2.25+0x1807c>
   313fc:	stur	wzr, [x29, #-4]
   31400:	ldur	w0, [x29, #-4]
   31404:	ldp	x29, x30, [sp, #160]
   31408:	add	sp, sp, #0xb0
   3140c:	ret
   31410:	sub	sp, sp, #0x20
   31414:	stp	x29, x30, [sp, #16]
   31418:	add	x29, sp, #0x10
   3141c:	str	w0, [sp, #8]
   31420:	ldr	w8, [sp, #8]
   31424:	cmp	w8, #0x30
   31428:	b.lt	31448 <scols_init_debug@@SMARTCOLS_2.25+0x18378>  // b.tstop
   3142c:	ldr	w8, [sp, #8]
   31430:	cmp	w8, #0x39
   31434:	b.gt	31448 <scols_init_debug@@SMARTCOLS_2.25+0x18378>
   31438:	ldr	w8, [sp, #8]
   3143c:	subs	w8, w8, #0x30
   31440:	stur	w8, [x29, #-4]
   31444:	b	31484 <scols_init_debug@@SMARTCOLS_2.25+0x183b4>
   31448:	ldr	w0, [sp, #8]
   3144c:	bl	8250 <tolower@plt>
   31450:	str	w0, [sp, #4]
   31454:	ldr	w8, [sp, #4]
   31458:	cmp	w8, #0x61
   3145c:	b.lt	3147c <scols_init_debug@@SMARTCOLS_2.25+0x183ac>  // b.tstop
   31460:	ldr	w8, [sp, #4]
   31464:	cmp	w8, #0x66
   31468:	b.gt	3147c <scols_init_debug@@SMARTCOLS_2.25+0x183ac>
   3146c:	ldr	w8, [sp, #4]
   31470:	subs	w8, w8, #0x57
   31474:	stur	w8, [x29, #-4]
   31478:	b	31484 <scols_init_debug@@SMARTCOLS_2.25+0x183b4>
   3147c:	mov	w8, #0xffffffff            	// #-1
   31480:	stur	w8, [x29, #-4]
   31484:	ldur	w0, [x29, #-4]
   31488:	ldp	x29, x30, [sp, #16]
   3148c:	add	sp, sp, #0x20
   31490:	ret
   31494:	sub	sp, sp, #0xa0
   31498:	stp	x29, x30, [sp, #144]
   3149c:	add	x29, sp, #0x90
   314a0:	mov	x8, #0x8                   	// #8
   314a4:	mov	x9, xzr
   314a8:	stur	x0, [x29, #-16]
   314ac:	stur	x1, [x29, #-24]
   314b0:	stur	x2, [x29, #-32]
   314b4:	stur	w3, [x29, #-36]
   314b8:	ldur	x10, [x29, #-32]
   314bc:	mul	x8, x8, x10
   314c0:	stur	x8, [x29, #-48]
   314c4:	str	x9, [sp, #72]
   314c8:	ldur	x8, [x29, #-16]
   314cc:	stur	x8, [x29, #-64]
   314d0:	ldur	x0, [x29, #-24]
   314d4:	ldur	x2, [x29, #-32]
   314d8:	mov	w8, wzr
   314dc:	mov	w1, w8
   314e0:	bl	7a40 <memset@plt>
   314e4:	ldur	x8, [x29, #-64]
   314e8:	stur	x8, [x29, #-56]
   314ec:	ldur	x0, [x29, #-64]
   314f0:	mov	w1, #0x2c                  	// #44
   314f4:	bl	31744 <scols_init_debug@@SMARTCOLS_2.25+0x18674>
   314f8:	stur	x0, [x29, #-64]
   314fc:	ldur	x8, [x29, #-56]
   31500:	cbz	x8, 31710 <scols_init_debug@@SMARTCOLS_2.25+0x18640>
   31504:	ldur	x0, [x29, #-56]
   31508:	add	x1, sp, #0x48
   3150c:	add	x2, sp, #0x44
   31510:	bl	31794 <scols_init_debug@@SMARTCOLS_2.25+0x186c4>
   31514:	cbz	w0, 31524 <scols_init_debug@@SMARTCOLS_2.25+0x18454>
   31518:	mov	w8, #0x1                   	// #1
   3151c:	stur	w8, [x29, #-4]
   31520:	b	31734 <scols_init_debug@@SMARTCOLS_2.25+0x18664>
   31524:	ldr	w8, [sp, #68]
   31528:	str	w8, [sp, #64]
   3152c:	mov	w8, #0x1                   	// #1
   31530:	str	w8, [sp, #60]
   31534:	ldr	x9, [sp, #72]
   31538:	stur	x9, [x29, #-56]
   3153c:	ldur	x0, [x29, #-56]
   31540:	mov	w1, #0x2d                  	// #45
   31544:	bl	31744 <scols_init_debug@@SMARTCOLS_2.25+0x18674>
   31548:	str	x0, [sp, #48]
   3154c:	ldur	x0, [x29, #-56]
   31550:	mov	w1, #0x2c                  	// #44
   31554:	bl	31744 <scols_init_debug@@SMARTCOLS_2.25+0x18674>
   31558:	str	x0, [sp, #40]
   3155c:	ldr	x9, [sp, #48]
   31560:	cbz	x9, 31628 <scols_init_debug@@SMARTCOLS_2.25+0x18558>
   31564:	ldr	x8, [sp, #40]
   31568:	cbz	x8, 3157c <scols_init_debug@@SMARTCOLS_2.25+0x184ac>
   3156c:	ldr	x8, [sp, #48]
   31570:	ldr	x9, [sp, #40]
   31574:	cmp	x8, x9
   31578:	b.cs	31628 <scols_init_debug@@SMARTCOLS_2.25+0x18558>  // b.hs, b.nlast
   3157c:	ldr	x0, [sp, #48]
   31580:	add	x1, sp, #0x48
   31584:	add	x2, sp, #0x40
   31588:	bl	31794 <scols_init_debug@@SMARTCOLS_2.25+0x186c4>
   3158c:	cbz	w0, 3159c <scols_init_debug@@SMARTCOLS_2.25+0x184cc>
   31590:	mov	w8, #0x1                   	// #1
   31594:	stur	w8, [x29, #-4]
   31598:	b	31734 <scols_init_debug@@SMARTCOLS_2.25+0x18664>
   3159c:	ldr	x8, [sp, #72]
   315a0:	cbz	x8, 315c4 <scols_init_debug@@SMARTCOLS_2.25+0x184f4>
   315a4:	ldr	x8, [sp, #72]
   315a8:	ldrsb	w9, [x8]
   315ac:	cbz	w9, 315c4 <scols_init_debug@@SMARTCOLS_2.25+0x184f4>
   315b0:	ldr	x0, [sp, #72]
   315b4:	mov	w1, #0x3a                  	// #58
   315b8:	bl	31744 <scols_init_debug@@SMARTCOLS_2.25+0x18674>
   315bc:	str	x0, [sp, #16]
   315c0:	b	315cc <scols_init_debug@@SMARTCOLS_2.25+0x184fc>
   315c4:	mov	x8, xzr
   315c8:	str	x8, [sp, #16]
   315cc:	ldr	x8, [sp, #16]
   315d0:	str	x8, [sp, #48]
   315d4:	ldr	x8, [sp, #48]
   315d8:	cbz	x8, 31628 <scols_init_debug@@SMARTCOLS_2.25+0x18558>
   315dc:	ldr	x8, [sp, #40]
   315e0:	cbz	x8, 315f4 <scols_init_debug@@SMARTCOLS_2.25+0x18524>
   315e4:	ldr	x8, [sp, #48]
   315e8:	ldr	x9, [sp, #40]
   315ec:	cmp	x8, x9
   315f0:	b.cs	31628 <scols_init_debug@@SMARTCOLS_2.25+0x18558>  // b.hs, b.nlast
   315f4:	ldr	x0, [sp, #48]
   315f8:	add	x1, sp, #0x48
   315fc:	add	x2, sp, #0x3c
   31600:	bl	31794 <scols_init_debug@@SMARTCOLS_2.25+0x186c4>
   31604:	cbz	w0, 31614 <scols_init_debug@@SMARTCOLS_2.25+0x18544>
   31608:	mov	w8, #0x1                   	// #1
   3160c:	stur	w8, [x29, #-4]
   31610:	b	31734 <scols_init_debug@@SMARTCOLS_2.25+0x18664>
   31614:	ldr	w8, [sp, #60]
   31618:	cbnz	w8, 31628 <scols_init_debug@@SMARTCOLS_2.25+0x18558>
   3161c:	mov	w8, #0x1                   	// #1
   31620:	stur	w8, [x29, #-4]
   31624:	b	31734 <scols_init_debug@@SMARTCOLS_2.25+0x18664>
   31628:	ldr	w8, [sp, #68]
   3162c:	ldr	w9, [sp, #64]
   31630:	cmp	w8, w9
   31634:	b.ls	31644 <scols_init_debug@@SMARTCOLS_2.25+0x18574>  // b.plast
   31638:	mov	w8, #0x1                   	// #1
   3163c:	stur	w8, [x29, #-4]
   31640:	b	31734 <scols_init_debug@@SMARTCOLS_2.25+0x18664>
   31644:	ldr	w8, [sp, #68]
   31648:	ldr	w9, [sp, #64]
   3164c:	cmp	w8, w9
   31650:	b.hi	3170c <scols_init_debug@@SMARTCOLS_2.25+0x1863c>  // b.pmore
   31654:	ldur	w8, [x29, #-36]
   31658:	cbz	w8, 3167c <scols_init_debug@@SMARTCOLS_2.25+0x185ac>
   3165c:	ldr	w8, [sp, #68]
   31660:	mov	w9, w8
   31664:	ldur	x10, [x29, #-48]
   31668:	cmp	x9, x10
   3166c:	b.cc	3167c <scols_init_debug@@SMARTCOLS_2.25+0x185ac>  // b.lo, b.ul, b.last
   31670:	mov	w8, #0x2                   	// #2
   31674:	stur	w8, [x29, #-4]
   31678:	b	31734 <scols_init_debug@@SMARTCOLS_2.25+0x18664>
   3167c:	ldr	w8, [sp, #68]
   31680:	mov	w9, w8
   31684:	str	x9, [sp, #32]
   31688:	ldr	x9, [sp, #32]
   3168c:	mov	x10, #0x8                   	// #8
   31690:	udiv	x9, x9, x10
   31694:	ldur	x10, [x29, #-32]
   31698:	cmp	x9, x10
   3169c:	b.cs	316e8 <scols_init_debug@@SMARTCOLS_2.25+0x18618>  // b.hs, b.nlast
   316a0:	ldr	x8, [sp, #32]
   316a4:	mov	x9, #0x40                  	// #64
   316a8:	udiv	x10, x8, x9
   316ac:	mul	x10, x10, x9
   316b0:	subs	x8, x8, x10
   316b4:	mov	x10, #0x1                   	// #1
   316b8:	lsl	x8, x10, x8
   316bc:	ldur	x10, [x29, #-24]
   316c0:	ldr	x11, [sp, #32]
   316c4:	udiv	x9, x11, x9
   316c8:	mov	x11, #0x8                   	// #8
   316cc:	mul	x9, x11, x9
   316d0:	add	x9, x10, x9
   316d4:	ldr	x10, [x9]
   316d8:	orr	x8, x10, x8
   316dc:	str	x8, [x9]
   316e0:	str	x8, [sp, #8]
   316e4:	b	316f0 <scols_init_debug@@SMARTCOLS_2.25+0x18620>
   316e8:	mov	x8, xzr
   316ec:	str	x8, [sp, #8]
   316f0:	ldr	x8, [sp, #8]
   316f4:	str	x8, [sp, #24]
   316f8:	ldr	w9, [sp, #60]
   316fc:	ldr	w10, [sp, #68]
   31700:	add	w9, w10, w9
   31704:	str	w9, [sp, #68]
   31708:	b	31644 <scols_init_debug@@SMARTCOLS_2.25+0x18574>
   3170c:	b	314e4 <scols_init_debug@@SMARTCOLS_2.25+0x18414>
   31710:	ldr	x8, [sp, #72]
   31714:	cbz	x8, 31730 <scols_init_debug@@SMARTCOLS_2.25+0x18660>
   31718:	ldr	x8, [sp, #72]
   3171c:	ldrsb	w9, [x8]
   31720:	cbz	w9, 31730 <scols_init_debug@@SMARTCOLS_2.25+0x18660>
   31724:	mov	w8, #0x1                   	// #1
   31728:	stur	w8, [x29, #-4]
   3172c:	b	31734 <scols_init_debug@@SMARTCOLS_2.25+0x18664>
   31730:	stur	wzr, [x29, #-4]
   31734:	ldur	w0, [x29, #-4]
   31738:	ldp	x29, x30, [sp, #144]
   3173c:	add	sp, sp, #0xa0
   31740:	ret
   31744:	sub	sp, sp, #0x20
   31748:	stp	x29, x30, [sp, #16]
   3174c:	add	x29, sp, #0x10
   31750:	str	x0, [sp, #8]
   31754:	str	w1, [sp, #4]
   31758:	ldr	x8, [sp, #8]
   3175c:	cbz	x8, 31770 <scols_init_debug@@SMARTCOLS_2.25+0x186a0>
   31760:	ldr	x0, [sp, #8]
   31764:	ldr	w1, [sp, #4]
   31768:	bl	7ed0 <strchr@plt>
   3176c:	str	x0, [sp, #8]
   31770:	ldr	x8, [sp, #8]
   31774:	cbz	x8, 31784 <scols_init_debug@@SMARTCOLS_2.25+0x186b4>
   31778:	ldr	x8, [sp, #8]
   3177c:	add	x8, x8, #0x1
   31780:	str	x8, [sp, #8]
   31784:	ldr	x0, [sp, #8]
   31788:	ldp	x29, x30, [sp, #16]
   3178c:	add	sp, sp, #0x20
   31790:	ret
   31794:	sub	sp, sp, #0x30
   31798:	stp	x29, x30, [sp, #32]
   3179c:	add	x29, sp, #0x20
   317a0:	str	x0, [sp, #16]
   317a4:	str	x1, [sp, #8]
   317a8:	str	x2, [sp]
   317ac:	bl	8240 <__errno_location@plt>
   317b0:	str	wzr, [x0]
   317b4:	ldr	x8, [sp, #16]
   317b8:	cbz	x8, 317e4 <scols_init_debug@@SMARTCOLS_2.25+0x18714>
   317bc:	ldr	x8, [sp, #16]
   317c0:	ldrsb	w9, [x8]
   317c4:	cbz	w9, 317e4 <scols_init_debug@@SMARTCOLS_2.25+0x18714>
   317c8:	bl	7d60 <__ctype_b_loc@plt>
   317cc:	ldr	x8, [x0]
   317d0:	ldr	x9, [sp, #16]
   317d4:	ldrsb	x9, [x9]
   317d8:	ldrh	w10, [x8, x9, lsl #1]
   317dc:	and	w10, w10, #0x800
   317e0:	cbnz	w10, 317f0 <scols_init_debug@@SMARTCOLS_2.25+0x18720>
   317e4:	mov	w8, #0xffffffea            	// #-22
   317e8:	stur	w8, [x29, #-4]
   317ec:	b	31850 <scols_init_debug@@SMARTCOLS_2.25+0x18780>
   317f0:	ldr	x0, [sp, #16]
   317f4:	ldr	x1, [sp, #8]
   317f8:	mov	w2, #0xa                   	// #10
   317fc:	bl	74e0 <strtoul@plt>
   31800:	ldr	x8, [sp]
   31804:	str	w0, [x8]
   31808:	bl	8240 <__errno_location@plt>
   3180c:	ldr	w9, [x0]
   31810:	cbz	w9, 3182c <scols_init_debug@@SMARTCOLS_2.25+0x1875c>
   31814:	bl	8240 <__errno_location@plt>
   31818:	ldr	w8, [x0]
   3181c:	mov	w9, wzr
   31820:	subs	w8, w9, w8
   31824:	stur	w8, [x29, #-4]
   31828:	b	31850 <scols_init_debug@@SMARTCOLS_2.25+0x18780>
   3182c:	ldr	x8, [sp, #16]
   31830:	ldr	x9, [sp, #8]
   31834:	ldr	x9, [x9]
   31838:	cmp	x8, x9
   3183c:	b.ne	3184c <scols_init_debug@@SMARTCOLS_2.25+0x1877c>  // b.any
   31840:	mov	w8, #0xffffffea            	// #-22
   31844:	stur	w8, [x29, #-4]
   31848:	b	31850 <scols_init_debug@@SMARTCOLS_2.25+0x18780>
   3184c:	stur	wzr, [x29, #-4]
   31850:	ldur	w0, [x29, #-4]
   31854:	ldp	x29, x30, [sp, #32]
   31858:	add	sp, sp, #0x30
   3185c:	ret
   31860:	sub	sp, sp, #0x40
   31864:	stp	x29, x30, [sp, #48]
   31868:	add	x29, sp, #0x30
   3186c:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   31870:	add	x8, x8, #0xbdc
   31874:	ldr	w9, [x8]
   31878:	stur	x8, [x29, #-16]
   3187c:	cbz	w9, 31884 <scols_init_debug@@SMARTCOLS_2.25+0x187b4>
   31880:	b	31968 <scols_init_debug@@SMARTCOLS_2.25+0x18898>
   31884:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   31888:	add	x0, x0, #0x9a7
   3188c:	bl	8270 <getenv@plt>
   31890:	stur	x0, [x29, #-8]
   31894:	ldur	x8, [x29, #-16]
   31898:	ldr	w9, [x8]
   3189c:	and	w9, w9, #0x2
   318a0:	cbz	w9, 318a8 <scols_init_debug@@SMARTCOLS_2.25+0x187d8>
   318a4:	b	318d4 <scols_init_debug@@SMARTCOLS_2.25+0x18804>
   318a8:	ldur	x8, [x29, #-8]
   318ac:	cbz	x8, 318cc <scols_init_debug@@SMARTCOLS_2.25+0x187fc>
   318b0:	ldur	x1, [x29, #-8]
   318b4:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   318b8:	add	x0, x0, #0xba0
   318bc:	bl	31974 <scols_init_debug@@SMARTCOLS_2.25+0x188a4>
   318c0:	ldur	x8, [x29, #-16]
   318c4:	str	w0, [x8]
   318c8:	b	318d4 <scols_init_debug@@SMARTCOLS_2.25+0x18804>
   318cc:	ldur	x8, [x29, #-16]
   318d0:	str	wzr, [x8]
   318d4:	ldur	x8, [x29, #-16]
   318d8:	ldr	w9, [x8]
   318dc:	cbz	w9, 31958 <scols_init_debug@@SMARTCOLS_2.25+0x18888>
   318e0:	bl	76d0 <getuid@plt>
   318e4:	stur	w0, [x29, #-20]
   318e8:	bl	7640 <geteuid@plt>
   318ec:	ldur	w8, [x29, #-20]
   318f0:	cmp	w8, w0
   318f4:	b.ne	31910 <scols_init_debug@@SMARTCOLS_2.25+0x18840>  // b.any
   318f8:	bl	7e00 <getgid@plt>
   318fc:	str	w0, [sp, #24]
   31900:	bl	7600 <getegid@plt>
   31904:	ldr	w8, [sp, #24]
   31908:	cmp	w8, w0
   3190c:	b.eq	31958 <scols_init_debug@@SMARTCOLS_2.25+0x18888>  // b.none
   31910:	ldur	x8, [x29, #-16]
   31914:	ldr	w9, [x8]
   31918:	orr	w9, w9, #0x1000000
   3191c:	str	w9, [x8]
   31920:	adrp	x10, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   31924:	ldr	x10, [x10, #4016]
   31928:	ldr	x0, [x10]
   3192c:	str	x0, [sp, #16]
   31930:	bl	7880 <getpid@plt>
   31934:	ldr	x8, [sp, #16]
   31938:	str	w0, [sp, #12]
   3193c:	mov	x0, x8
   31940:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   31944:	add	x1, x1, #0xd11
   31948:	ldr	w2, [sp, #12]
   3194c:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   31950:	add	x3, x3, #0x9b4
   31954:	bl	8380 <fprintf@plt>
   31958:	ldur	x8, [x29, #-16]
   3195c:	ldr	w9, [x8]
   31960:	orr	w9, w9, #0x2
   31964:	str	w9, [x8]
   31968:	ldp	x29, x30, [sp, #48]
   3196c:	add	sp, sp, #0x40
   31970:	ret
   31974:	sub	sp, sp, #0x60
   31978:	stp	x29, x30, [sp, #80]
   3197c:	add	x29, sp, #0x50
   31980:	mov	w8, wzr
   31984:	add	x9, sp, #0x28
   31988:	stur	x0, [x29, #-16]
   3198c:	stur	x1, [x29, #-24]
   31990:	ldur	x0, [x29, #-24]
   31994:	mov	x1, x9
   31998:	mov	w2, w8
   3199c:	bl	74e0 <strtoul@plt>
   319a0:	stur	w0, [x29, #-28]
   319a4:	ldr	x9, [sp, #40]
   319a8:	cbz	x9, 31ab0 <scols_init_debug@@SMARTCOLS_2.25+0x189e0>
   319ac:	ldr	x8, [sp, #40]
   319b0:	ldrsb	w9, [x8]
   319b4:	cbz	w9, 31ab0 <scols_init_debug@@SMARTCOLS_2.25+0x189e0>
   319b8:	ldur	x8, [x29, #-16]
   319bc:	cbz	x8, 31ab0 <scols_init_debug@@SMARTCOLS_2.25+0x189e0>
   319c0:	ldur	x8, [x29, #-16]
   319c4:	ldr	x8, [x8]
   319c8:	cbz	x8, 31ab0 <scols_init_debug@@SMARTCOLS_2.25+0x189e0>
   319cc:	stur	wzr, [x29, #-28]
   319d0:	ldur	x0, [x29, #-24]
   319d4:	bl	7b80 <strdup@plt>
   319d8:	str	x0, [sp, #32]
   319dc:	str	x0, [sp, #24]
   319e0:	ldr	x8, [sp, #24]
   319e4:	cbnz	x8, 319f4 <scols_init_debug@@SMARTCOLS_2.25+0x18924>
   319e8:	ldur	w8, [x29, #-28]
   319ec:	stur	w8, [x29, #-4]
   319f0:	b	31adc <scols_init_debug@@SMARTCOLS_2.25+0x18a0c>
   319f4:	ldr	x0, [sp, #24]
   319f8:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   319fc:	add	x1, x1, #0x999
   31a00:	add	x2, sp, #0x28
   31a04:	bl	78a0 <strtok_r@plt>
   31a08:	str	x0, [sp, #16]
   31a0c:	cbz	x0, 31aa4 <scols_init_debug@@SMARTCOLS_2.25+0x189d4>
   31a10:	ldr	x8, [sp, #40]
   31a14:	str	x8, [sp, #24]
   31a18:	ldur	x8, [x29, #-16]
   31a1c:	str	x8, [sp, #8]
   31a20:	ldr	x8, [sp, #8]
   31a24:	mov	w9, #0x0                   	// #0
   31a28:	str	w9, [sp, #4]
   31a2c:	cbz	x8, 31a44 <scols_init_debug@@SMARTCOLS_2.25+0x18974>
   31a30:	ldr	x8, [sp, #8]
   31a34:	ldr	x8, [x8]
   31a38:	cmp	x8, #0x0
   31a3c:	cset	w9, ne  // ne = any
   31a40:	str	w9, [sp, #4]
   31a44:	ldr	w8, [sp, #4]
   31a48:	tbnz	w8, #0, 31a50 <scols_init_debug@@SMARTCOLS_2.25+0x18980>
   31a4c:	b	31a8c <scols_init_debug@@SMARTCOLS_2.25+0x189bc>
   31a50:	ldr	x0, [sp, #16]
   31a54:	ldr	x8, [sp, #8]
   31a58:	ldr	x1, [x8]
   31a5c:	bl	7d30 <strcmp@plt>
   31a60:	cbnz	w0, 31a7c <scols_init_debug@@SMARTCOLS_2.25+0x189ac>
   31a64:	ldr	x8, [sp, #8]
   31a68:	ldr	w9, [x8, #8]
   31a6c:	ldur	w10, [x29, #-28]
   31a70:	orr	w9, w10, w9
   31a74:	stur	w9, [x29, #-28]
   31a78:	b	31a8c <scols_init_debug@@SMARTCOLS_2.25+0x189bc>
   31a7c:	ldr	x8, [sp, #8]
   31a80:	add	x8, x8, #0x18
   31a84:	str	x8, [sp, #8]
   31a88:	b	31a20 <scols_init_debug@@SMARTCOLS_2.25+0x18950>
   31a8c:	ldur	w8, [x29, #-28]
   31a90:	mov	w9, #0xffff                	// #65535
   31a94:	cmp	w8, w9
   31a98:	b.ne	31aa0 <scols_init_debug@@SMARTCOLS_2.25+0x189d0>  // b.any
   31a9c:	b	31aa4 <scols_init_debug@@SMARTCOLS_2.25+0x189d4>
   31aa0:	b	319f4 <scols_init_debug@@SMARTCOLS_2.25+0x18924>
   31aa4:	ldr	x0, [sp, #32]
   31aa8:	bl	7dd0 <free@plt>
   31aac:	b	31ad4 <scols_init_debug@@SMARTCOLS_2.25+0x18a04>
   31ab0:	ldr	x8, [sp, #40]
   31ab4:	cbz	x8, 31ad4 <scols_init_debug@@SMARTCOLS_2.25+0x18a04>
   31ab8:	ldr	x0, [sp, #40]
   31abc:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   31ac0:	add	x1, x1, #0xd79
   31ac4:	bl	7d30 <strcmp@plt>
   31ac8:	cbnz	w0, 31ad4 <scols_init_debug@@SMARTCOLS_2.25+0x18a04>
   31acc:	mov	w8, #0xffff                	// #65535
   31ad0:	stur	w8, [x29, #-28]
   31ad4:	ldur	w8, [x29, #-28]
   31ad8:	stur	w8, [x29, #-4]
   31adc:	ldur	w0, [x29, #-4]
   31ae0:	ldp	x29, x30, [sp, #80]
   31ae4:	add	sp, sp, #0x60
   31ae8:	ret
   31aec:	sub	sp, sp, #0x150
   31af0:	stp	x29, x30, [sp, #304]
   31af4:	str	x28, [sp, #320]
   31af8:	add	x29, sp, #0x130
   31afc:	str	q7, [sp, #128]
   31b00:	str	q6, [sp, #112]
   31b04:	str	q5, [sp, #96]
   31b08:	str	q4, [sp, #80]
   31b0c:	str	q3, [sp, #64]
   31b10:	str	q2, [sp, #48]
   31b14:	str	q1, [sp, #32]
   31b18:	str	q0, [sp, #16]
   31b1c:	str	x7, [sp, #200]
   31b20:	str	x6, [sp, #192]
   31b24:	str	x5, [sp, #184]
   31b28:	str	x4, [sp, #176]
   31b2c:	str	x3, [sp, #168]
   31b30:	str	x2, [sp, #160]
   31b34:	str	x1, [sp, #152]
   31b38:	stur	x0, [x29, #-16]
   31b3c:	mov	w8, #0x1                   	// #1
   31b40:	mov	w0, w8
   31b44:	mov	w8, #0x1038                	// #4152
   31b48:	mov	w1, w8
   31b4c:	bl	7ac0 <calloc@plt>
   31b50:	stur	x0, [x29, #-24]
   31b54:	ldur	x9, [x29, #-24]
   31b58:	cbnz	x9, 31b6c <scols_init_debug@@SMARTCOLS_2.25+0x18a9c>
   31b5c:	b	31b60 <scols_init_debug@@SMARTCOLS_2.25+0x18a90>
   31b60:	mov	x8, xzr
   31b64:	stur	x8, [x29, #-8]
   31b68:	b	31ca0 <scols_init_debug@@SMARTCOLS_2.25+0x18bd0>
   31b6c:	b	31b70 <scols_init_debug@@SMARTCOLS_2.25+0x18aa0>
   31b70:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   31b74:	ldrb	w9, [x8, #3036]
   31b78:	tbz	w9, #2, 31bdc <scols_init_debug@@SMARTCOLS_2.25+0x18b0c>
   31b7c:	b	31b80 <scols_init_debug@@SMARTCOLS_2.25+0x18ab0>
   31b80:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   31b84:	ldr	x8, [x8, #4016]
   31b88:	ldr	x0, [x8]
   31b8c:	str	x0, [sp, #8]
   31b90:	bl	7880 <getpid@plt>
   31b94:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   31b98:	add	x1, x1, #0x933
   31b9c:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   31ba0:	add	x3, x3, #0x9b4
   31ba4:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   31ba8:	add	x4, x4, #0x5e
   31bac:	ldr	x8, [sp, #8]
   31bb0:	str	w0, [sp, #4]
   31bb4:	mov	x0, x8
   31bb8:	ldr	w2, [sp, #4]
   31bbc:	bl	8380 <fprintf@plt>
   31bc0:	ldur	x8, [x29, #-24]
   31bc4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   31bc8:	add	x1, x1, #0x965
   31bcc:	str	w0, [sp]
   31bd0:	mov	x0, x8
   31bd4:	bl	31cb4 <scols_init_debug@@SMARTCOLS_2.25+0x18be4>
   31bd8:	b	31bdc <scols_init_debug@@SMARTCOLS_2.25+0x18b0c>
   31bdc:	b	31be0 <scols_init_debug@@SMARTCOLS_2.25+0x18b10>
   31be0:	ldur	x8, [x29, #-24]
   31be4:	mov	w9, #0x1                   	// #1
   31be8:	str	w9, [x8, #16]
   31bec:	ldur	x8, [x29, #-24]
   31bf0:	mov	w9, #0xffffffff            	// #-1
   31bf4:	str	w9, [x8]
   31bf8:	ldur	x8, [x29, #-16]
   31bfc:	cbz	x8, 31c80 <scols_init_debug@@SMARTCOLS_2.25+0x18bb0>
   31c00:	b	31c04 <scols_init_debug@@SMARTCOLS_2.25+0x18b34>
   31c04:	mov	w8, #0xffffff80            	// #-128
   31c08:	stur	w8, [x29, #-36]
   31c0c:	mov	w8, #0xffffffc8            	// #-56
   31c10:	stur	w8, [x29, #-40]
   31c14:	add	x9, x29, #0x20
   31c18:	stur	x9, [x29, #-64]
   31c1c:	add	x9, sp, #0x10
   31c20:	add	x9, x9, #0x80
   31c24:	stur	x9, [x29, #-48]
   31c28:	add	x9, sp, #0x98
   31c2c:	add	x9, x9, #0x38
   31c30:	stur	x9, [x29, #-56]
   31c34:	ldur	x9, [x29, #-24]
   31c38:	add	x0, x9, #0x8
   31c3c:	ldur	x1, [x29, #-16]
   31c40:	ldur	q0, [x29, #-64]
   31c44:	ldur	q1, [x29, #-48]
   31c48:	stur	q1, [x29, #-80]
   31c4c:	stur	q0, [x29, #-96]
   31c50:	sub	x2, x29, #0x60
   31c54:	bl	7e50 <vasprintf@plt>
   31c58:	stur	w0, [x29, #-28]
   31c5c:	ldur	w8, [x29, #-28]
   31c60:	tbnz	w8, #31, 31c78 <scols_init_debug@@SMARTCOLS_2.25+0x18ba8>
   31c64:	b	31c68 <scols_init_debug@@SMARTCOLS_2.25+0x18b98>
   31c68:	ldur	x8, [x29, #-24]
   31c6c:	ldr	x8, [x8, #8]
   31c70:	cbnz	x8, 31c7c <scols_init_debug@@SMARTCOLS_2.25+0x18bac>
   31c74:	b	31c78 <scols_init_debug@@SMARTCOLS_2.25+0x18ba8>
   31c78:	b	31c8c <scols_init_debug@@SMARTCOLS_2.25+0x18bbc>
   31c7c:	b	31c80 <scols_init_debug@@SMARTCOLS_2.25+0x18bb0>
   31c80:	ldur	x8, [x29, #-24]
   31c84:	stur	x8, [x29, #-8]
   31c88:	b	31ca0 <scols_init_debug@@SMARTCOLS_2.25+0x18bd0>
   31c8c:	ldur	x0, [x29, #-24]
   31c90:	bl	31dc4 <scols_init_debug@@SMARTCOLS_2.25+0x18cf4>
   31c94:	mov	x8, xzr
   31c98:	stur	x8, [x29, #-8]
   31c9c:	b	31ca0 <scols_init_debug@@SMARTCOLS_2.25+0x18bd0>
   31ca0:	ldur	x0, [x29, #-8]
   31ca4:	ldr	x28, [sp, #320]
   31ca8:	ldp	x29, x30, [sp, #304]
   31cac:	add	sp, sp, #0x150
   31cb0:	ret
   31cb4:	sub	sp, sp, #0x130
   31cb8:	stp	x29, x30, [sp, #272]
   31cbc:	str	x28, [sp, #288]
   31cc0:	add	x29, sp, #0x110
   31cc4:	str	q7, [sp, #128]
   31cc8:	str	q6, [sp, #112]
   31ccc:	str	q5, [sp, #96]
   31cd0:	str	q4, [sp, #80]
   31cd4:	str	q3, [sp, #64]
   31cd8:	str	q2, [sp, #48]
   31cdc:	str	q1, [sp, #32]
   31ce0:	str	q0, [sp, #16]
   31ce4:	stur	x7, [x29, #-88]
   31ce8:	stur	x6, [x29, #-96]
   31cec:	stur	x5, [x29, #-104]
   31cf0:	stur	x4, [x29, #-112]
   31cf4:	stur	x3, [x29, #-120]
   31cf8:	stur	x2, [x29, #-128]
   31cfc:	stur	x0, [x29, #-8]
   31d00:	stur	x1, [x29, #-16]
   31d04:	ldur	x8, [x29, #-8]
   31d08:	cbz	x8, 31d40 <scols_init_debug@@SMARTCOLS_2.25+0x18c70>
   31d0c:	b	31d10 <scols_init_debug@@SMARTCOLS_2.25+0x18c40>
   31d10:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   31d14:	ldrb	w9, [x8, #3039]
   31d18:	tbnz	w9, #0, 31d40 <scols_init_debug@@SMARTCOLS_2.25+0x18c70>
   31d1c:	b	31d20 <scols_init_debug@@SMARTCOLS_2.25+0x18c50>
   31d20:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   31d24:	ldr	x8, [x8, #4016]
   31d28:	ldr	x0, [x8]
   31d2c:	ldur	x2, [x29, #-8]
   31d30:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   31d34:	add	x1, x1, #0x958
   31d38:	bl	8380 <fprintf@plt>
   31d3c:	b	31d40 <scols_init_debug@@SMARTCOLS_2.25+0x18c70>
   31d40:	mov	w8, #0xffffff80            	// #-128
   31d44:	stur	w8, [x29, #-20]
   31d48:	mov	w8, #0xffffffd0            	// #-48
   31d4c:	stur	w8, [x29, #-24]
   31d50:	add	x9, x29, #0x20
   31d54:	stur	x9, [x29, #-48]
   31d58:	add	x9, sp, #0x10
   31d5c:	add	x9, x9, #0x80
   31d60:	stur	x9, [x29, #-32]
   31d64:	sub	x9, x29, #0x80
   31d68:	add	x9, x9, #0x30
   31d6c:	stur	x9, [x29, #-40]
   31d70:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   31d74:	ldr	x9, [x9, #4016]
   31d78:	ldr	x0, [x9]
   31d7c:	ldur	x1, [x29, #-16]
   31d80:	ldur	q0, [x29, #-48]
   31d84:	ldur	q1, [x29, #-32]
   31d88:	stur	q1, [x29, #-64]
   31d8c:	stur	q0, [x29, #-80]
   31d90:	sub	x2, x29, #0x50
   31d94:	str	x9, [sp, #8]
   31d98:	bl	8210 <vfprintf@plt>
   31d9c:	ldr	x9, [sp, #8]
   31da0:	ldr	x1, [x9]
   31da4:	mov	w8, #0xa                   	// #10
   31da8:	str	w0, [sp, #4]
   31dac:	mov	w0, w8
   31db0:	bl	7720 <fputc@plt>
   31db4:	ldr	x28, [sp, #288]
   31db8:	ldp	x29, x30, [sp, #272]
   31dbc:	add	sp, sp, #0x130
   31dc0:	ret
   31dc4:	sub	sp, sp, #0x30
   31dc8:	stp	x29, x30, [sp, #32]
   31dcc:	add	x29, sp, #0x20
   31dd0:	stur	x0, [x29, #-8]
   31dd4:	ldur	x8, [x29, #-8]
   31dd8:	cbnz	x8, 31de0 <scols_init_debug@@SMARTCOLS_2.25+0x18d10>
   31ddc:	b	31eb4 <scols_init_debug@@SMARTCOLS_2.25+0x18de4>
   31de0:	ldur	x8, [x29, #-8]
   31de4:	ldr	w9, [x8, #16]
   31de8:	subs	w9, w9, #0x1
   31dec:	str	w9, [x8, #16]
   31df0:	ldur	x8, [x29, #-8]
   31df4:	ldr	w9, [x8, #16]
   31df8:	cmp	w9, #0x0
   31dfc:	cset	w9, gt
   31e00:	tbnz	w9, #0, 31eb4 <scols_init_debug@@SMARTCOLS_2.25+0x18de4>
   31e04:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   31e08:	add	x8, x8, #0xbdc
   31e0c:	ldr	w9, [x8]
   31e10:	mov	w10, #0x4                   	// #4
   31e14:	and	w9, w10, w9
   31e18:	cbz	w9, 31e70 <scols_init_debug@@SMARTCOLS_2.25+0x18da0>
   31e1c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   31e20:	ldr	x8, [x8, #4016]
   31e24:	ldr	x0, [x8]
   31e28:	str	x0, [sp, #16]
   31e2c:	bl	7880 <getpid@plt>
   31e30:	ldr	x8, [sp, #16]
   31e34:	str	w0, [sp, #12]
   31e38:	mov	x0, x8
   31e3c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   31e40:	add	x1, x1, #0x933
   31e44:	ldr	w2, [sp, #12]
   31e48:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   31e4c:	add	x3, x3, #0x9b4
   31e50:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   31e54:	add	x4, x4, #0x5e
   31e58:	bl	8380 <fprintf@plt>
   31e5c:	ldur	x8, [x29, #-8]
   31e60:	mov	x0, x8
   31e64:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   31e68:	add	x1, x1, #0x963
   31e6c:	bl	31cb4 <scols_init_debug@@SMARTCOLS_2.25+0x18be4>
   31e70:	ldur	x8, [x29, #-8]
   31e74:	ldr	x8, [x8, #4128]
   31e78:	cbz	x8, 31e8c <scols_init_debug@@SMARTCOLS_2.25+0x18dbc>
   31e7c:	ldur	x8, [x29, #-8]
   31e80:	ldr	x8, [x8, #4136]
   31e84:	ldur	x0, [x29, #-8]
   31e88:	blr	x8
   31e8c:	ldur	x0, [x29, #-8]
   31e90:	bl	31ee8 <scols_init_debug@@SMARTCOLS_2.25+0x18e18>
   31e94:	ldur	x8, [x29, #-8]
   31e98:	ldr	x0, [x8, #8]
   31e9c:	bl	7dd0 <free@plt>
   31ea0:	ldur	x8, [x29, #-8]
   31ea4:	ldr	x0, [x8, #24]
   31ea8:	bl	7dd0 <free@plt>
   31eac:	ldur	x0, [x29, #-8]
   31eb0:	bl	7dd0 <free@plt>
   31eb4:	ldp	x29, x30, [sp, #32]
   31eb8:	add	sp, sp, #0x30
   31ebc:	ret
   31ec0:	sub	sp, sp, #0x10
   31ec4:	str	x0, [sp, #8]
   31ec8:	ldr	x8, [sp, #8]
   31ecc:	cbz	x8, 31ee0 <scols_init_debug@@SMARTCOLS_2.25+0x18e10>
   31ed0:	ldr	x8, [sp, #8]
   31ed4:	ldr	w9, [x8, #16]
   31ed8:	add	w9, w9, #0x1
   31edc:	str	w9, [x8, #16]
   31ee0:	add	sp, sp, #0x10
   31ee4:	ret
   31ee8:	sub	sp, sp, #0x30
   31eec:	stp	x29, x30, [sp, #32]
   31ef0:	add	x29, sp, #0x20
   31ef4:	stur	x0, [x29, #-8]
   31ef8:	ldur	x8, [x29, #-8]
   31efc:	cbz	x8, 31f04 <scols_init_debug@@SMARTCOLS_2.25+0x18e34>
   31f00:	b	31f24 <scols_init_debug@@SMARTCOLS_2.25+0x18e54>
   31f04:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   31f08:	add	x0, x0, #0xa3c
   31f0c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   31f10:	add	x1, x1, #0x9ca
   31f14:	mov	w2, #0xda                  	// #218
   31f18:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   31f1c:	add	x3, x3, #0xa87
   31f20:	bl	8230 <__assert_fail@plt>
   31f24:	ldur	x8, [x29, #-8]
   31f28:	ldr	w9, [x8]
   31f2c:	cmp	w9, #0x0
   31f30:	cset	w9, lt  // lt = tstop
   31f34:	tbnz	w9, #0, 31fbc <scols_init_debug@@SMARTCOLS_2.25+0x18eec>
   31f38:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   31f3c:	add	x8, x8, #0xbdc
   31f40:	ldr	w9, [x8]
   31f44:	mov	w10, #0x4                   	// #4
   31f48:	and	w9, w10, w9
   31f4c:	cbz	w9, 31fa4 <scols_init_debug@@SMARTCOLS_2.25+0x18ed4>
   31f50:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   31f54:	ldr	x8, [x8, #4016]
   31f58:	ldr	x0, [x8]
   31f5c:	str	x0, [sp, #16]
   31f60:	bl	7880 <getpid@plt>
   31f64:	ldr	x8, [sp, #16]
   31f68:	str	w0, [sp, #12]
   31f6c:	mov	x0, x8
   31f70:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   31f74:	add	x1, x1, #0x933
   31f78:	ldr	w2, [sp, #12]
   31f7c:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   31f80:	add	x3, x3, #0x9b4
   31f84:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   31f88:	add	x4, x4, #0x5e
   31f8c:	bl	8380 <fprintf@plt>
   31f90:	ldur	x8, [x29, #-8]
   31f94:	mov	x0, x8
   31f98:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   31f9c:	add	x1, x1, #0xab3
   31fa0:	bl	31cb4 <scols_init_debug@@SMARTCOLS_2.25+0x18be4>
   31fa4:	ldur	x8, [x29, #-8]
   31fa8:	ldr	w0, [x8]
   31fac:	bl	7bc0 <close@plt>
   31fb0:	ldur	x8, [x29, #-8]
   31fb4:	mov	w9, #0xffffffff            	// #-1
   31fb8:	str	w9, [x8]
   31fbc:	ldp	x29, x30, [sp, #32]
   31fc0:	add	sp, sp, #0x30
   31fc4:	ret
   31fc8:	sub	sp, sp, #0x40
   31fcc:	stp	x29, x30, [sp, #48]
   31fd0:	add	x29, sp, #0x30
   31fd4:	mov	x8, xzr
   31fd8:	stur	x0, [x29, #-16]
   31fdc:	str	x1, [sp, #24]
   31fe0:	str	x8, [sp, #16]
   31fe4:	ldur	x8, [x29, #-16]
   31fe8:	ldr	w9, [x8]
   31fec:	cmp	w9, #0x0
   31ff0:	cset	w9, ge  // ge = tcont
   31ff4:	tbnz	w9, #0, 31ffc <scols_init_debug@@SMARTCOLS_2.25+0x18f2c>
   31ff8:	b	3201c <scols_init_debug@@SMARTCOLS_2.25+0x18f4c>
   31ffc:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32000:	add	x0, x0, #0x9bb
   32004:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32008:	add	x1, x1, #0x9ca
   3200c:	mov	w2, #0x6d                  	// #109
   32010:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32014:	add	x3, x3, #0x9d5
   32018:	bl	8230 <__assert_fail@plt>
   3201c:	ldr	x8, [sp, #24]
   32020:	cbz	x8, 32044 <scols_init_debug@@SMARTCOLS_2.25+0x18f74>
   32024:	ldr	x0, [sp, #24]
   32028:	bl	7b80 <strdup@plt>
   3202c:	str	x0, [sp, #16]
   32030:	ldr	x8, [sp, #16]
   32034:	cbnz	x8, 32044 <scols_init_debug@@SMARTCOLS_2.25+0x18f74>
   32038:	mov	w8, #0xfffffff4            	// #-12
   3203c:	stur	w8, [x29, #-4]
   32040:	b	320d0 <scols_init_debug@@SMARTCOLS_2.25+0x19000>
   32044:	ldur	x8, [x29, #-16]
   32048:	ldr	x0, [x8, #24]
   3204c:	bl	7dd0 <free@plt>
   32050:	ldr	x8, [sp, #16]
   32054:	ldur	x9, [x29, #-16]
   32058:	str	x8, [x9, #24]
   3205c:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   32060:	add	x8, x8, #0xbdc
   32064:	ldr	w9, [x8]
   32068:	mov	w10, #0x4                   	// #4
   3206c:	and	w9, w10, w9
   32070:	cbz	w9, 320cc <scols_init_debug@@SMARTCOLS_2.25+0x18ffc>
   32074:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   32078:	ldr	x8, [x8, #4016]
   3207c:	ldr	x0, [x8]
   32080:	str	x0, [sp, #8]
   32084:	bl	7880 <getpid@plt>
   32088:	ldr	x8, [sp, #8]
   3208c:	str	w0, [sp, #4]
   32090:	mov	x0, x8
   32094:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   32098:	add	x1, x1, #0x933
   3209c:	ldr	w2, [sp, #4]
   320a0:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   320a4:	add	x3, x3, #0x9b4
   320a8:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   320ac:	add	x4, x4, #0x5e
   320b0:	bl	8380 <fprintf@plt>
   320b4:	ldur	x8, [x29, #-16]
   320b8:	ldr	x2, [sp, #16]
   320bc:	mov	x0, x8
   320c0:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   320c4:	add	x1, x1, #0xa0d
   320c8:	bl	31cb4 <scols_init_debug@@SMARTCOLS_2.25+0x18be4>
   320cc:	stur	wzr, [x29, #-4]
   320d0:	ldur	w0, [x29, #-4]
   320d4:	ldp	x29, x30, [sp, #48]
   320d8:	add	sp, sp, #0x40
   320dc:	ret
   320e0:	sub	sp, sp, #0x10
   320e4:	str	x0, [sp, #8]
   320e8:	ldr	x8, [sp, #8]
   320ec:	cbz	x8, 32100 <scols_init_debug@@SMARTCOLS_2.25+0x19030>
   320f0:	ldr	x8, [sp, #8]
   320f4:	ldr	x8, [x8, #24]
   320f8:	str	x8, [sp]
   320fc:	b	32108 <scols_init_debug@@SMARTCOLS_2.25+0x19038>
   32100:	mov	x8, xzr
   32104:	str	x8, [sp]
   32108:	ldr	x8, [sp]
   3210c:	mov	x0, x8
   32110:	add	sp, sp, #0x10
   32114:	ret
   32118:	sub	sp, sp, #0x40
   3211c:	stp	x29, x30, [sp, #48]
   32120:	add	x29, sp, #0x30
   32124:	mov	x8, xzr
   32128:	stur	x0, [x29, #-16]
   3212c:	str	x1, [sp, #24]
   32130:	str	x8, [sp, #16]
   32134:	ldr	x8, [sp, #24]
   32138:	cbz	x8, 3215c <scols_init_debug@@SMARTCOLS_2.25+0x1908c>
   3213c:	ldr	x0, [sp, #24]
   32140:	bl	7b80 <strdup@plt>
   32144:	str	x0, [sp, #16]
   32148:	ldr	x8, [sp, #16]
   3214c:	cbnz	x8, 3215c <scols_init_debug@@SMARTCOLS_2.25+0x1908c>
   32150:	mov	w8, #0xfffffff4            	// #-12
   32154:	stur	w8, [x29, #-4]
   32158:	b	32214 <scols_init_debug@@SMARTCOLS_2.25+0x19144>
   3215c:	ldur	x8, [x29, #-16]
   32160:	ldr	w9, [x8]
   32164:	cmp	w9, #0x0
   32168:	cset	w9, lt  // lt = tstop
   3216c:	tbnz	w9, #0, 32188 <scols_init_debug@@SMARTCOLS_2.25+0x190b8>
   32170:	ldur	x8, [x29, #-16]
   32174:	ldr	w0, [x8]
   32178:	bl	7bc0 <close@plt>
   3217c:	ldur	x8, [x29, #-16]
   32180:	mov	w9, #0xffffffff            	// #-1
   32184:	str	w9, [x8]
   32188:	ldur	x8, [x29, #-16]
   3218c:	ldr	x0, [x8, #8]
   32190:	bl	7dd0 <free@plt>
   32194:	ldr	x8, [sp, #16]
   32198:	ldur	x9, [x29, #-16]
   3219c:	str	x8, [x9, #8]
   321a0:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   321a4:	add	x8, x8, #0xbdc
   321a8:	ldr	w9, [x8]
   321ac:	mov	w10, #0x4                   	// #4
   321b0:	and	w9, w10, w9
   321b4:	cbz	w9, 32210 <scols_init_debug@@SMARTCOLS_2.25+0x19140>
   321b8:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   321bc:	ldr	x8, [x8, #4016]
   321c0:	ldr	x0, [x8]
   321c4:	str	x0, [sp, #8]
   321c8:	bl	7880 <getpid@plt>
   321cc:	ldr	x8, [sp, #8]
   321d0:	str	w0, [sp, #4]
   321d4:	mov	x0, x8
   321d8:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   321dc:	add	x1, x1, #0x933
   321e0:	ldr	w2, [sp, #4]
   321e4:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   321e8:	add	x3, x3, #0x9b4
   321ec:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   321f0:	add	x4, x4, #0x5e
   321f4:	bl	8380 <fprintf@plt>
   321f8:	ldur	x8, [x29, #-16]
   321fc:	ldr	x2, [sp, #16]
   32200:	mov	x0, x8
   32204:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32208:	add	x1, x1, #0xa1e
   3220c:	bl	31cb4 <scols_init_debug@@SMARTCOLS_2.25+0x18be4>
   32210:	stur	wzr, [x29, #-4]
   32214:	ldur	w0, [x29, #-4]
   32218:	ldp	x29, x30, [sp, #48]
   3221c:	add	sp, sp, #0x40
   32220:	ret
   32224:	sub	sp, sp, #0x10
   32228:	str	x0, [sp, #8]
   3222c:	ldr	x8, [sp, #8]
   32230:	cbz	x8, 32244 <scols_init_debug@@SMARTCOLS_2.25+0x19174>
   32234:	ldr	x8, [sp, #8]
   32238:	ldr	x8, [x8, #8]
   3223c:	str	x8, [sp]
   32240:	b	3224c <scols_init_debug@@SMARTCOLS_2.25+0x1917c>
   32244:	mov	x8, xzr
   32248:	str	x8, [sp]
   3224c:	ldr	x8, [sp]
   32250:	mov	x0, x8
   32254:	add	sp, sp, #0x10
   32258:	ret
   3225c:	sub	sp, sp, #0x40
   32260:	stp	x29, x30, [sp, #48]
   32264:	add	x29, sp, #0x30
   32268:	stur	x0, [x29, #-8]
   3226c:	stur	x1, [x29, #-16]
   32270:	str	x2, [sp, #24]
   32274:	ldur	x8, [x29, #-16]
   32278:	ldur	x9, [x29, #-8]
   3227c:	str	x8, [x9, #4128]
   32280:	ldr	x8, [sp, #24]
   32284:	ldur	x9, [x29, #-8]
   32288:	str	x8, [x9, #4136]
   3228c:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   32290:	add	x8, x8, #0xbdc
   32294:	ldr	w9, [x8]
   32298:	mov	w10, #0x4                   	// #4
   3229c:	and	w9, w10, w9
   322a0:	cbz	w9, 322f8 <scols_init_debug@@SMARTCOLS_2.25+0x19228>
   322a4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   322a8:	ldr	x8, [x8, #4016]
   322ac:	ldr	x0, [x8]
   322b0:	str	x0, [sp, #16]
   322b4:	bl	7880 <getpid@plt>
   322b8:	ldr	x8, [sp, #16]
   322bc:	str	w0, [sp, #12]
   322c0:	mov	x0, x8
   322c4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   322c8:	add	x1, x1, #0x933
   322cc:	ldr	w2, [sp, #12]
   322d0:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   322d4:	add	x3, x3, #0x9b4
   322d8:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   322dc:	add	x4, x4, #0x5e
   322e0:	bl	8380 <fprintf@plt>
   322e4:	ldur	x8, [x29, #-8]
   322e8:	mov	x0, x8
   322ec:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   322f0:	add	x1, x1, #0xa2c
   322f4:	bl	31cb4 <scols_init_debug@@SMARTCOLS_2.25+0x18be4>
   322f8:	mov	w8, wzr
   322fc:	mov	w0, w8
   32300:	ldp	x29, x30, [sp, #48]
   32304:	add	sp, sp, #0x40
   32308:	ret
   3230c:	sub	sp, sp, #0x10
   32310:	str	x0, [sp, #8]
   32314:	ldr	x8, [sp, #8]
   32318:	cbz	x8, 3232c <scols_init_debug@@SMARTCOLS_2.25+0x1925c>
   3231c:	ldr	x8, [sp, #8]
   32320:	ldr	x8, [x8, #4128]
   32324:	str	x8, [sp]
   32328:	b	32334 <scols_init_debug@@SMARTCOLS_2.25+0x19264>
   3232c:	mov	x8, xzr
   32330:	str	x8, [sp]
   32334:	ldr	x8, [sp]
   32338:	mov	x0, x8
   3233c:	add	sp, sp, #0x10
   32340:	ret
   32344:	sub	sp, sp, #0x10
   32348:	mov	w8, wzr
   3234c:	str	x0, [sp, #8]
   32350:	str	x1, [sp]
   32354:	ldr	x9, [sp]
   32358:	ldr	x10, [sp, #8]
   3235c:	str	x9, [x10, #4144]
   32360:	mov	w0, w8
   32364:	add	sp, sp, #0x10
   32368:	ret
   3236c:	sub	sp, sp, #0x40
   32370:	stp	x29, x30, [sp, #48]
   32374:	add	x29, sp, #0x30
   32378:	stur	x0, [x29, #-16]
   3237c:	ldur	x8, [x29, #-16]
   32380:	cbz	x8, 32388 <scols_init_debug@@SMARTCOLS_2.25+0x192b8>
   32384:	b	323a8 <scols_init_debug@@SMARTCOLS_2.25+0x192d8>
   32388:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   3238c:	add	x0, x0, #0xa3c
   32390:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32394:	add	x1, x1, #0x9ca
   32398:	mov	w2, #0xc8                  	// #200
   3239c:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   323a0:	add	x3, x3, #0xa3f
   323a4:	bl	8230 <__assert_fail@plt>
   323a8:	ldur	x8, [x29, #-16]
   323ac:	ldr	x8, [x8, #8]
   323b0:	cbz	x8, 323b8 <scols_init_debug@@SMARTCOLS_2.25+0x192e8>
   323b4:	b	323d8 <scols_init_debug@@SMARTCOLS_2.25+0x19308>
   323b8:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   323bc:	add	x0, x0, #0xa68
   323c0:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   323c4:	add	x1, x1, #0x9ca
   323c8:	mov	w2, #0xc9                  	// #201
   323cc:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   323d0:	add	x3, x3, #0xa3f
   323d4:	bl	8230 <__assert_fail@plt>
   323d8:	ldur	x8, [x29, #-16]
   323dc:	ldr	w9, [x8]
   323e0:	cmp	w9, #0x0
   323e4:	cset	w9, ge  // ge = tcont
   323e8:	tbnz	w9, #0, 3249c <scols_init_debug@@SMARTCOLS_2.25+0x193cc>
   323ec:	ldur	x0, [x29, #-16]
   323f0:	bl	324b8 <scols_init_debug@@SMARTCOLS_2.25+0x193e8>
   323f4:	str	x0, [sp, #24]
   323f8:	ldr	x8, [sp, #24]
   323fc:	cbnz	x8, 32418 <scols_init_debug@@SMARTCOLS_2.25+0x19348>
   32400:	bl	8240 <__errno_location@plt>
   32404:	ldr	w8, [x0]
   32408:	mov	w9, wzr
   3240c:	subs	w8, w9, w8
   32410:	stur	w8, [x29, #-4]
   32414:	b	324a8 <scols_init_debug@@SMARTCOLS_2.25+0x193d8>
   32418:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   3241c:	add	x8, x8, #0xbdc
   32420:	ldr	w9, [x8]
   32424:	mov	w10, #0x4                   	// #4
   32428:	and	w9, w10, w9
   3242c:	cbz	w9, 32488 <scols_init_debug@@SMARTCOLS_2.25+0x193b8>
   32430:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   32434:	ldr	x8, [x8, #4016]
   32438:	ldr	x0, [x8]
   3243c:	str	x0, [sp, #16]
   32440:	bl	7880 <getpid@plt>
   32444:	ldr	x8, [sp, #16]
   32448:	str	w0, [sp, #12]
   3244c:	mov	x0, x8
   32450:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   32454:	add	x1, x1, #0x933
   32458:	ldr	w2, [sp, #12]
   3245c:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32460:	add	x3, x3, #0x9b4
   32464:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32468:	add	x4, x4, #0x5e
   3246c:	bl	8380 <fprintf@plt>
   32470:	ldur	x8, [x29, #-16]
   32474:	ldr	x2, [sp, #24]
   32478:	mov	x0, x8
   3247c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32480:	add	x1, x1, #0xa75
   32484:	bl	31cb4 <scols_init_debug@@SMARTCOLS_2.25+0x18be4>
   32488:	ldr	x0, [sp, #24]
   3248c:	mov	w1, #0x80000               	// #524288
   32490:	bl	7970 <open@plt>
   32494:	ldur	x8, [x29, #-16]
   32498:	str	w0, [x8]
   3249c:	ldur	x8, [x29, #-16]
   324a0:	ldr	w9, [x8]
   324a4:	stur	w9, [x29, #-4]
   324a8:	ldur	w0, [x29, #-4]
   324ac:	ldp	x29, x30, [sp, #48]
   324b0:	add	sp, sp, #0x40
   324b4:	ret
   324b8:	sub	sp, sp, #0x30
   324bc:	stp	x29, x30, [sp, #32]
   324c0:	add	x29, sp, #0x20
   324c4:	str	x0, [sp, #16]
   324c8:	ldr	x8, [sp, #16]
   324cc:	ldr	x8, [x8, #24]
   324d0:	cbnz	x8, 324e4 <scols_init_debug@@SMARTCOLS_2.25+0x19414>
   324d4:	ldr	x8, [sp, #16]
   324d8:	ldr	x8, [x8, #8]
   324dc:	stur	x8, [x29, #-8]
   324e0:	b	32598 <scols_init_debug@@SMARTCOLS_2.25+0x194c8>
   324e4:	ldr	x8, [sp, #16]
   324e8:	ldr	x8, [x8, #8]
   324ec:	str	x8, [sp]
   324f0:	ldr	x8, [sp]
   324f4:	cbnz	x8, 32508 <scols_init_debug@@SMARTCOLS_2.25+0x19438>
   324f8:	ldr	x8, [sp, #16]
   324fc:	ldr	x8, [x8, #24]
   32500:	stur	x8, [x29, #-8]
   32504:	b	32598 <scols_init_debug@@SMARTCOLS_2.25+0x194c8>
   32508:	ldr	x8, [sp]
   3250c:	ldrsb	w9, [x8]
   32510:	cmp	w9, #0x2f
   32514:	b.ne	32524 <scols_init_debug@@SMARTCOLS_2.25+0x19454>  // b.any
   32518:	ldr	x8, [sp]
   3251c:	add	x8, x8, #0x1
   32520:	str	x8, [sp]
   32524:	ldr	x8, [sp, #16]
   32528:	add	x0, x8, #0x20
   3252c:	ldr	x8, [sp, #16]
   32530:	ldr	x3, [x8, #24]
   32534:	ldr	x4, [sp]
   32538:	mov	x1, #0x1000                	// #4096
   3253c:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32540:	add	x2, x2, #0xac2
   32544:	bl	77c0 <snprintf@plt>
   32548:	str	w0, [sp, #12]
   3254c:	ldr	w9, [sp, #12]
   32550:	cmp	w9, #0x0
   32554:	cset	w9, ge  // ge = tcont
   32558:	tbnz	w9, #0, 32568 <scols_init_debug@@SMARTCOLS_2.25+0x19498>
   3255c:	mov	x8, xzr
   32560:	stur	x8, [x29, #-8]
   32564:	b	32598 <scols_init_debug@@SMARTCOLS_2.25+0x194c8>
   32568:	ldrsw	x8, [sp, #12]
   3256c:	cmp	x8, #0x1, lsl #12
   32570:	b.cc	3258c <scols_init_debug@@SMARTCOLS_2.25+0x194bc>  // b.lo, b.ul, b.last
   32574:	bl	8240 <__errno_location@plt>
   32578:	mov	w8, #0x24                  	// #36
   3257c:	str	w8, [x0]
   32580:	mov	x9, xzr
   32584:	stur	x9, [x29, #-8]
   32588:	b	32598 <scols_init_debug@@SMARTCOLS_2.25+0x194c8>
   3258c:	ldr	x8, [sp, #16]
   32590:	add	x8, x8, #0x20
   32594:	stur	x8, [x29, #-8]
   32598:	ldur	x0, [x29, #-8]
   3259c:	ldp	x29, x30, [sp, #32]
   325a0:	add	sp, sp, #0x30
   325a4:	ret
   325a8:	sub	sp, sp, #0x10
   325ac:	str	x0, [sp, #8]
   325b0:	ldr	x8, [sp, #8]
   325b4:	mov	w9, #0x0                   	// #0
   325b8:	str	w9, [sp, #4]
   325bc:	cbz	x8, 325d4 <scols_init_debug@@SMARTCOLS_2.25+0x19504>
   325c0:	ldr	x8, [sp, #8]
   325c4:	ldr	w9, [x8]
   325c8:	cmp	w9, #0x0
   325cc:	cset	w9, ge  // ge = tcont
   325d0:	str	w9, [sp, #4]
   325d4:	ldr	w8, [sp, #4]
   325d8:	and	w0, w8, #0x1
   325dc:	add	sp, sp, #0x10
   325e0:	ret
   325e4:	sub	sp, sp, #0x190
   325e8:	stp	x29, x30, [sp, #368]
   325ec:	str	x28, [sp, #384]
   325f0:	add	x29, sp, #0x170
   325f4:	str	q7, [sp, #176]
   325f8:	str	q6, [sp, #160]
   325fc:	str	q5, [sp, #144]
   32600:	str	q4, [sp, #128]
   32604:	str	q3, [sp, #112]
   32608:	str	q2, [sp, #96]
   3260c:	str	q1, [sp, #80]
   32610:	str	q0, [sp, #64]
   32614:	stur	x7, [x29, #-144]
   32618:	stur	x6, [x29, #-152]
   3261c:	stur	x5, [x29, #-160]
   32620:	stur	x4, [x29, #-168]
   32624:	stur	x0, [x29, #-16]
   32628:	stur	x1, [x29, #-24]
   3262c:	stur	x2, [x29, #-32]
   32630:	stur	x3, [x29, #-40]
   32634:	ldur	x8, [x29, #-40]
   32638:	cbz	x8, 32808 <scols_init_debug@@SMARTCOLS_2.25+0x19738>
   3263c:	b	32640 <scols_init_debug@@SMARTCOLS_2.25+0x19570>
   32640:	mov	x8, xzr
   32644:	stur	x8, [x29, #-88]
   32648:	ldur	x8, [x29, #-16]
   3264c:	ldr	x8, [x8, #8]
   32650:	stur	x8, [x29, #-96]
   32654:	mov	w9, #0xffffff80            	// #-128
   32658:	stur	w9, [x29, #-52]
   3265c:	mov	w9, #0xffffffe0            	// #-32
   32660:	stur	w9, [x29, #-56]
   32664:	add	x8, sp, #0x40
   32668:	add	x8, x8, #0x80
   3266c:	stur	x8, [x29, #-64]
   32670:	sub	x8, x29, #0xa8
   32674:	add	x8, x8, #0x20
   32678:	stur	x8, [x29, #-72]
   3267c:	add	x8, x29, #0x20
   32680:	stur	x8, [x29, #-80]
   32684:	ldur	x0, [x29, #-16]
   32688:	ldur	x1, [x29, #-40]
   3268c:	ldur	q0, [x29, #-80]
   32690:	ldur	q1, [x29, #-64]
   32694:	stur	q1, [x29, #-112]
   32698:	stur	q0, [x29, #-128]
   3269c:	sub	x2, x29, #0x80
   326a0:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   326a4:	stur	x0, [x29, #-88]
   326a8:	ldur	x8, [x29, #-96]
   326ac:	cbz	x8, 326d8 <scols_init_debug@@SMARTCOLS_2.25+0x19608>
   326b0:	b	326b4 <scols_init_debug@@SMARTCOLS_2.25+0x195e4>
   326b4:	ldur	x8, [x29, #-96]
   326b8:	ldrsb	w9, [x8]
   326bc:	subs	w9, w9, #0x2f
   326c0:	b.ne	326d8 <scols_init_debug@@SMARTCOLS_2.25+0x19608>  // b.any
   326c4:	b	326c8 <scols_init_debug@@SMARTCOLS_2.25+0x195f8>
   326c8:	ldur	x8, [x29, #-96]
   326cc:	add	x8, x8, #0x1
   326d0:	stur	x8, [x29, #-96]
   326d4:	b	326d8 <scols_init_debug@@SMARTCOLS_2.25+0x19608>
   326d8:	ldur	x8, [x29, #-88]
   326dc:	cbz	x8, 32708 <scols_init_debug@@SMARTCOLS_2.25+0x19638>
   326e0:	b	326e4 <scols_init_debug@@SMARTCOLS_2.25+0x19614>
   326e4:	ldur	x8, [x29, #-88]
   326e8:	ldrsb	w9, [x8]
   326ec:	subs	w9, w9, #0x2f
   326f0:	b.ne	32708 <scols_init_debug@@SMARTCOLS_2.25+0x19638>  // b.any
   326f4:	b	326f8 <scols_init_debug@@SMARTCOLS_2.25+0x19628>
   326f8:	ldur	x8, [x29, #-88]
   326fc:	add	x8, x8, #0x1
   32700:	stur	x8, [x29, #-88]
   32704:	b	32708 <scols_init_debug@@SMARTCOLS_2.25+0x19638>
   32708:	ldur	x8, [x29, #-24]
   3270c:	ldur	x9, [x29, #-32]
   32710:	ldur	x10, [x29, #-16]
   32714:	ldr	x10, [x10, #24]
   32718:	str	x8, [sp, #56]
   3271c:	str	x9, [sp, #48]
   32720:	cbz	x10, 32738 <scols_init_debug@@SMARTCOLS_2.25+0x19668>
   32724:	b	32728 <scols_init_debug@@SMARTCOLS_2.25+0x19658>
   32728:	ldur	x8, [x29, #-16]
   3272c:	ldr	x8, [x8, #24]
   32730:	str	x8, [sp, #40]
   32734:	b	32748 <scols_init_debug@@SMARTCOLS_2.25+0x19678>
   32738:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   3273c:	add	x8, x8, #0x9a5
   32740:	str	x8, [sp, #40]
   32744:	b	32748 <scols_init_debug@@SMARTCOLS_2.25+0x19678>
   32748:	ldr	x0, [sp, #40]
   3274c:	ldur	x8, [x29, #-96]
   32750:	str	x0, [sp, #32]
   32754:	cbz	x8, 32768 <scols_init_debug@@SMARTCOLS_2.25+0x19698>
   32758:	b	3275c <scols_init_debug@@SMARTCOLS_2.25+0x1968c>
   3275c:	ldur	x8, [x29, #-96]
   32760:	str	x8, [sp, #24]
   32764:	b	32778 <scols_init_debug@@SMARTCOLS_2.25+0x196a8>
   32768:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   3276c:	add	x8, x8, #0x9a5
   32770:	str	x8, [sp, #24]
   32774:	b	32778 <scols_init_debug@@SMARTCOLS_2.25+0x196a8>
   32778:	ldr	x0, [sp, #24]
   3277c:	ldur	x8, [x29, #-88]
   32780:	str	x0, [sp, #16]
   32784:	cbz	x8, 32798 <scols_init_debug@@SMARTCOLS_2.25+0x196c8>
   32788:	b	3278c <scols_init_debug@@SMARTCOLS_2.25+0x196bc>
   3278c:	ldur	x8, [x29, #-88]
   32790:	str	x8, [sp, #8]
   32794:	b	327a8 <scols_init_debug@@SMARTCOLS_2.25+0x196d8>
   32798:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   3279c:	add	x8, x8, #0x9a5
   327a0:	str	x8, [sp, #8]
   327a4:	b	327a8 <scols_init_debug@@SMARTCOLS_2.25+0x196d8>
   327a8:	ldr	x0, [sp, #8]
   327ac:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   327b0:	add	x2, x2, #0xabf
   327b4:	ldr	x1, [sp, #56]
   327b8:	str	x0, [sp]
   327bc:	mov	x0, x1
   327c0:	ldr	x1, [sp, #48]
   327c4:	ldr	x3, [sp, #32]
   327c8:	ldr	x4, [sp, #16]
   327cc:	ldr	x5, [sp]
   327d0:	bl	77c0 <snprintf@plt>
   327d4:	stur	w0, [x29, #-44]
   327d8:	ldursw	x8, [x29, #-44]
   327dc:	ldur	x9, [x29, #-32]
   327e0:	subs	x8, x8, x9
   327e4:	b.cc	32804 <scols_init_debug@@SMARTCOLS_2.25+0x19734>  // b.lo, b.ul, b.last
   327e8:	b	327ec <scols_init_debug@@SMARTCOLS_2.25+0x1971c>
   327ec:	bl	8240 <__errno_location@plt>
   327f0:	mov	w8, #0x24                  	// #36
   327f4:	str	w8, [x0]
   327f8:	mov	x9, xzr
   327fc:	stur	x9, [x29, #-8]
   32800:	b	3284c <scols_init_debug@@SMARTCOLS_2.25+0x1977c>
   32804:	b	32840 <scols_init_debug@@SMARTCOLS_2.25+0x19770>
   32808:	ldur	x0, [x29, #-16]
   3280c:	bl	324b8 <scols_init_debug@@SMARTCOLS_2.25+0x193e8>
   32810:	stur	x0, [x29, #-136]
   32814:	ldur	x8, [x29, #-136]
   32818:	cbnz	x8, 3282c <scols_init_debug@@SMARTCOLS_2.25+0x1975c>
   3281c:	b	32820 <scols_init_debug@@SMARTCOLS_2.25+0x19750>
   32820:	mov	x8, xzr
   32824:	stur	x8, [x29, #-8]
   32828:	b	3284c <scols_init_debug@@SMARTCOLS_2.25+0x1977c>
   3282c:	ldur	x0, [x29, #-24]
   32830:	ldur	x1, [x29, #-136]
   32834:	ldur	x2, [x29, #-32]
   32838:	bl	32934 <scols_init_debug@@SMARTCOLS_2.25+0x19864>
   3283c:	b	32840 <scols_init_debug@@SMARTCOLS_2.25+0x19770>
   32840:	ldur	x8, [x29, #-24]
   32844:	stur	x8, [x29, #-8]
   32848:	b	3284c <scols_init_debug@@SMARTCOLS_2.25+0x1977c>
   3284c:	ldur	x0, [x29, #-8]
   32850:	ldr	x28, [sp, #384]
   32854:	ldp	x29, x30, [sp, #368]
   32858:	add	sp, sp, #0x190
   3285c:	ret
   32860:	sub	sp, sp, #0x70
   32864:	stp	x29, x30, [sp, #96]
   32868:	add	x29, sp, #0x60
   3286c:	mov	x8, #0x1000                	// #4096
   32870:	add	x3, sp, #0x20
   32874:	stur	x0, [x29, #-16]
   32878:	stur	x1, [x29, #-24]
   3287c:	str	x2, [sp, #24]
   32880:	str	x8, [sp, #16]
   32884:	str	x3, [sp, #8]
   32888:	bl	8240 <__errno_location@plt>
   3288c:	str	wzr, [x0]
   32890:	ldur	x8, [x29, #-16]
   32894:	add	x0, x8, #0x20
   32898:	ldur	x2, [x29, #-24]
   3289c:	ldr	x8, [sp, #24]
   328a0:	ldr	q0, [x8]
   328a4:	str	q0, [sp, #32]
   328a8:	ldr	q0, [x8, #16]
   328ac:	str	q0, [sp, #48]
   328b0:	ldr	x1, [sp, #16]
   328b4:	ldr	x3, [sp, #8]
   328b8:	bl	8100 <vsnprintf@plt>
   328bc:	stur	w0, [x29, #-28]
   328c0:	ldur	w9, [x29, #-28]
   328c4:	cmp	w9, #0x0
   328c8:	cset	w9, ge  // ge = tcont
   328cc:	tbnz	w9, #0, 328f4 <scols_init_debug@@SMARTCOLS_2.25+0x19824>
   328d0:	bl	8240 <__errno_location@plt>
   328d4:	ldr	w8, [x0]
   328d8:	cbnz	w8, 328e8 <scols_init_debug@@SMARTCOLS_2.25+0x19818>
   328dc:	bl	8240 <__errno_location@plt>
   328e0:	mov	w8, #0x16                  	// #22
   328e4:	str	w8, [x0]
   328e8:	mov	x8, xzr
   328ec:	stur	x8, [x29, #-8]
   328f0:	b	32924 <scols_init_debug@@SMARTCOLS_2.25+0x19854>
   328f4:	ldursw	x8, [x29, #-28]
   328f8:	cmp	x8, #0x1, lsl #12
   328fc:	b.cc	32918 <scols_init_debug@@SMARTCOLS_2.25+0x19848>  // b.lo, b.ul, b.last
   32900:	bl	8240 <__errno_location@plt>
   32904:	mov	w8, #0x24                  	// #36
   32908:	str	w8, [x0]
   3290c:	mov	x9, xzr
   32910:	stur	x9, [x29, #-8]
   32914:	b	32924 <scols_init_debug@@SMARTCOLS_2.25+0x19854>
   32918:	ldur	x8, [x29, #-16]
   3291c:	add	x8, x8, #0x20
   32920:	stur	x8, [x29, #-8]
   32924:	ldur	x0, [x29, #-8]
   32928:	ldp	x29, x30, [sp, #96]
   3292c:	add	sp, sp, #0x70
   32930:	ret
   32934:	sub	sp, sp, #0x30
   32938:	stp	x29, x30, [sp, #32]
   3293c:	add	x29, sp, #0x20
   32940:	mov	w8, #0x0                   	// #0
   32944:	stur	x0, [x29, #-8]
   32948:	str	x1, [sp, #16]
   3294c:	str	x2, [sp, #8]
   32950:	ldur	x0, [x29, #-8]
   32954:	ldr	x1, [sp, #16]
   32958:	ldr	x9, [sp, #8]
   3295c:	subs	x2, x9, #0x1
   32960:	str	w8, [sp, #4]
   32964:	bl	8180 <strncpy@plt>
   32968:	ldur	x9, [x29, #-8]
   3296c:	ldr	x10, [sp, #8]
   32970:	subs	x10, x10, #0x1
   32974:	add	x9, x9, x10
   32978:	ldr	w8, [sp, #4]
   3297c:	strb	w8, [x9]
   32980:	ldp	x29, x30, [sp, #32]
   32984:	add	sp, sp, #0x30
   32988:	ret
   3298c:	sub	sp, sp, #0x60
   32990:	stp	x29, x30, [sp, #80]
   32994:	add	x29, sp, #0x50
   32998:	stur	x0, [x29, #-16]
   3299c:	stur	w1, [x29, #-20]
   329a0:	stur	x2, [x29, #-32]
   329a4:	ldur	x8, [x29, #-16]
   329a8:	cbnz	x8, 32a30 <scols_init_debug@@SMARTCOLS_2.25+0x19960>
   329ac:	ldur	x0, [x29, #-32]
   329b0:	ldur	w1, [x29, #-20]
   329b4:	bl	7c90 <access@plt>
   329b8:	stur	w0, [x29, #-36]
   329bc:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   329c0:	add	x8, x8, #0xbdc
   329c4:	ldr	w9, [x8]
   329c8:	mov	w10, #0x4                   	// #4
   329cc:	and	w9, w10, w9
   329d0:	cbz	w9, 32a2c <scols_init_debug@@SMARTCOLS_2.25+0x1995c>
   329d4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   329d8:	ldr	x8, [x8, #4016]
   329dc:	ldr	x0, [x8]
   329e0:	str	x0, [sp, #32]
   329e4:	bl	7880 <getpid@plt>
   329e8:	ldr	x8, [sp, #32]
   329ec:	str	w0, [sp, #28]
   329f0:	mov	x0, x8
   329f4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   329f8:	add	x1, x1, #0x933
   329fc:	ldr	w2, [sp, #28]
   32a00:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32a04:	add	x3, x3, #0x9b4
   32a08:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32a0c:	add	x4, x4, #0x5e
   32a10:	bl	8380 <fprintf@plt>
   32a14:	ldur	x1, [x29, #-32]
   32a18:	ldur	w2, [x29, #-36]
   32a1c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32a20:	add	x8, x8, #0xac8
   32a24:	mov	x0, x8
   32a28:	bl	32b78 <scols_init_debug@@SMARTCOLS_2.25+0x19aa8>
   32a2c:	b	32b60 <scols_init_debug@@SMARTCOLS_2.25+0x19a90>
   32a30:	ldur	x0, [x29, #-16]
   32a34:	bl	3236c <scols_init_debug@@SMARTCOLS_2.25+0x1929c>
   32a38:	str	w0, [sp, #40]
   32a3c:	ldr	w8, [sp, #40]
   32a40:	cmp	w8, #0x0
   32a44:	cset	w8, ge  // ge = tcont
   32a48:	tbnz	w8, #0, 32a58 <scols_init_debug@@SMARTCOLS_2.25+0x19988>
   32a4c:	ldr	w8, [sp, #40]
   32a50:	stur	w8, [x29, #-4]
   32a54:	b	32b68 <scols_init_debug@@SMARTCOLS_2.25+0x19a98>
   32a58:	ldur	x8, [x29, #-32]
   32a5c:	ldrsb	w9, [x8]
   32a60:	cmp	w9, #0x2f
   32a64:	b.ne	32a74 <scols_init_debug@@SMARTCOLS_2.25+0x199a4>  // b.any
   32a68:	ldur	x8, [x29, #-32]
   32a6c:	add	x8, x8, #0x1
   32a70:	stur	x8, [x29, #-32]
   32a74:	ldr	w0, [sp, #40]
   32a78:	ldur	x1, [x29, #-32]
   32a7c:	ldur	w2, [x29, #-20]
   32a80:	mov	w8, wzr
   32a84:	mov	w3, w8
   32a88:	bl	8200 <faccessat@plt>
   32a8c:	stur	w0, [x29, #-36]
   32a90:	ldur	w8, [x29, #-36]
   32a94:	cbz	w8, 32aec <scols_init_debug@@SMARTCOLS_2.25+0x19a1c>
   32a98:	bl	8240 <__errno_location@plt>
   32a9c:	ldr	w8, [x0]
   32aa0:	cmp	w8, #0x2
   32aa4:	b.ne	32aec <scols_init_debug@@SMARTCOLS_2.25+0x19a1c>  // b.any
   32aa8:	ldur	x8, [x29, #-16]
   32aac:	ldr	x8, [x8, #4144]
   32ab0:	cbz	x8, 32aec <scols_init_debug@@SMARTCOLS_2.25+0x19a1c>
   32ab4:	ldur	x8, [x29, #-16]
   32ab8:	ldr	x8, [x8, #4144]
   32abc:	ldur	x0, [x29, #-16]
   32ac0:	ldur	x1, [x29, #-32]
   32ac4:	add	x2, sp, #0x28
   32ac8:	blr	x8
   32acc:	cbnz	w0, 32aec <scols_init_debug@@SMARTCOLS_2.25+0x19a1c>
   32ad0:	ldr	w0, [sp, #40]
   32ad4:	ldur	x1, [x29, #-32]
   32ad8:	ldur	w2, [x29, #-20]
   32adc:	mov	w8, wzr
   32ae0:	mov	w3, w8
   32ae4:	bl	8200 <faccessat@plt>
   32ae8:	stur	w0, [x29, #-36]
   32aec:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   32af0:	add	x8, x8, #0xbdc
   32af4:	ldr	w9, [x8]
   32af8:	mov	w10, #0x4                   	// #4
   32afc:	and	w9, w10, w9
   32b00:	cbz	w9, 32b60 <scols_init_debug@@SMARTCOLS_2.25+0x19a90>
   32b04:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   32b08:	ldr	x8, [x8, #4016]
   32b0c:	ldr	x0, [x8]
   32b10:	str	x0, [sp, #16]
   32b14:	bl	7880 <getpid@plt>
   32b18:	ldr	x8, [sp, #16]
   32b1c:	str	w0, [sp, #12]
   32b20:	mov	x0, x8
   32b24:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   32b28:	add	x1, x1, #0x933
   32b2c:	ldr	w2, [sp, #12]
   32b30:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32b34:	add	x3, x3, #0x9b4
   32b38:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32b3c:	add	x4, x4, #0x5e
   32b40:	bl	8380 <fprintf@plt>
   32b44:	ldur	x8, [x29, #-16]
   32b48:	ldur	x2, [x29, #-32]
   32b4c:	ldur	w3, [x29, #-36]
   32b50:	mov	x0, x8
   32b54:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32b58:	add	x1, x1, #0xae8
   32b5c:	bl	31cb4 <scols_init_debug@@SMARTCOLS_2.25+0x18be4>
   32b60:	ldur	w8, [x29, #-36]
   32b64:	stur	w8, [x29, #-4]
   32b68:	ldur	w0, [x29, #-4]
   32b6c:	ldp	x29, x30, [sp, #80]
   32b70:	add	sp, sp, #0x60
   32b74:	ret
   32b78:	sub	sp, sp, #0x140
   32b7c:	stp	x29, x30, [sp, #288]
   32b80:	str	x28, [sp, #304]
   32b84:	add	x29, sp, #0x120
   32b88:	sub	x8, x29, #0x28
   32b8c:	str	q7, [sp, #128]
   32b90:	str	q6, [sp, #112]
   32b94:	str	q5, [sp, #96]
   32b98:	str	q4, [sp, #80]
   32b9c:	str	q3, [sp, #64]
   32ba0:	str	q2, [sp, #48]
   32ba4:	str	q1, [sp, #32]
   32ba8:	str	q0, [sp, #16]
   32bac:	stur	x7, [x29, #-88]
   32bb0:	stur	x6, [x29, #-96]
   32bb4:	stur	x5, [x29, #-104]
   32bb8:	stur	x4, [x29, #-112]
   32bbc:	stur	x3, [x29, #-120]
   32bc0:	stur	x2, [x29, #-128]
   32bc4:	stur	x1, [x29, #-136]
   32bc8:	stur	x0, [x29, #-8]
   32bcc:	mov	w9, #0xffffff80            	// #-128
   32bd0:	stur	w9, [x29, #-12]
   32bd4:	mov	w9, #0xffffffc8            	// #-56
   32bd8:	stur	w9, [x29, #-16]
   32bdc:	add	x10, sp, #0x10
   32be0:	add	x10, x10, #0x80
   32be4:	stur	x10, [x29, #-24]
   32be8:	sub	x10, x29, #0x88
   32bec:	add	x10, x10, #0x38
   32bf0:	stur	x10, [x29, #-32]
   32bf4:	add	x10, x29, #0x20
   32bf8:	stur	x10, [x29, #-40]
   32bfc:	adrp	x10, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   32c00:	ldr	x10, [x10, #4016]
   32c04:	ldr	x0, [x10]
   32c08:	ldur	x1, [x29, #-8]
   32c0c:	ldr	q0, [x8]
   32c10:	ldr	q1, [x8, #16]
   32c14:	stur	q1, [x29, #-64]
   32c18:	stur	q0, [x29, #-80]
   32c1c:	sub	x2, x29, #0x50
   32c20:	str	x10, [sp, #8]
   32c24:	bl	8210 <vfprintf@plt>
   32c28:	ldr	x8, [sp, #8]
   32c2c:	ldr	x1, [x8]
   32c30:	mov	w9, #0xa                   	// #10
   32c34:	str	w0, [sp, #4]
   32c38:	mov	w0, w9
   32c3c:	bl	7720 <fputc@plt>
   32c40:	ldr	x28, [sp, #304]
   32c44:	ldp	x29, x30, [sp, #288]
   32c48:	add	sp, sp, #0x140
   32c4c:	ret
   32c50:	sub	sp, sp, #0x140
   32c54:	stp	x29, x30, [sp, #288]
   32c58:	str	x28, [sp, #304]
   32c5c:	add	x29, sp, #0x120
   32c60:	sub	x8, x29, #0x38
   32c64:	str	q7, [sp, #128]
   32c68:	str	q6, [sp, #112]
   32c6c:	str	q5, [sp, #96]
   32c70:	str	q4, [sp, #80]
   32c74:	str	q3, [sp, #64]
   32c78:	str	q2, [sp, #48]
   32c7c:	str	q1, [sp, #32]
   32c80:	str	q0, [sp, #16]
   32c84:	stur	x7, [x29, #-104]
   32c88:	stur	x6, [x29, #-112]
   32c8c:	stur	x5, [x29, #-120]
   32c90:	stur	x4, [x29, #-128]
   32c94:	stur	x3, [x29, #-136]
   32c98:	stur	x0, [x29, #-8]
   32c9c:	stur	w1, [x29, #-12]
   32ca0:	stur	x2, [x29, #-24]
   32ca4:	mov	w9, #0xffffff80            	// #-128
   32ca8:	stur	w9, [x29, #-28]
   32cac:	mov	w9, #0xffffffd8            	// #-40
   32cb0:	stur	w9, [x29, #-32]
   32cb4:	add	x10, sp, #0x10
   32cb8:	add	x10, x10, #0x80
   32cbc:	stur	x10, [x29, #-40]
   32cc0:	sub	x10, x29, #0x88
   32cc4:	add	x10, x10, #0x28
   32cc8:	stur	x10, [x29, #-48]
   32ccc:	add	x10, x29, #0x20
   32cd0:	stur	x10, [x29, #-56]
   32cd4:	ldur	x0, [x29, #-8]
   32cd8:	ldur	x1, [x29, #-24]
   32cdc:	ldr	q0, [x8]
   32ce0:	ldr	q1, [x8, #16]
   32ce4:	stur	q1, [x29, #-80]
   32ce8:	stur	q0, [x29, #-96]
   32cec:	sub	x2, x29, #0x60
   32cf0:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   32cf4:	stur	x0, [x29, #-64]
   32cf8:	ldur	x8, [x29, #-64]
   32cfc:	cbnz	x8, 32d1c <scols_init_debug@@SMARTCOLS_2.25+0x19c4c>
   32d00:	b	32d04 <scols_init_debug@@SMARTCOLS_2.25+0x19c34>
   32d04:	bl	8240 <__errno_location@plt>
   32d08:	ldr	w8, [x0]
   32d0c:	mov	w9, wzr
   32d10:	subs	w8, w9, w8
   32d14:	str	w8, [sp, #12]
   32d18:	b	32d34 <scols_init_debug@@SMARTCOLS_2.25+0x19c64>
   32d1c:	ldur	x0, [x29, #-8]
   32d20:	ldur	w1, [x29, #-12]
   32d24:	ldur	x2, [x29, #-64]
   32d28:	bl	3298c <scols_init_debug@@SMARTCOLS_2.25+0x198bc>
   32d2c:	str	w0, [sp, #12]
   32d30:	b	32d34 <scols_init_debug@@SMARTCOLS_2.25+0x19c64>
   32d34:	ldr	w0, [sp, #12]
   32d38:	ldr	x28, [sp, #304]
   32d3c:	ldp	x29, x30, [sp, #288]
   32d40:	add	sp, sp, #0x140
   32d44:	ret
   32d48:	sub	sp, sp, #0x60
   32d4c:	stp	x29, x30, [sp, #80]
   32d50:	add	x29, sp, #0x50
   32d54:	stur	x0, [x29, #-16]
   32d58:	stur	x1, [x29, #-24]
   32d5c:	stur	x2, [x29, #-32]
   32d60:	ldur	x8, [x29, #-16]
   32d64:	cbnz	x8, 32dec <scols_init_debug@@SMARTCOLS_2.25+0x19d1c>
   32d68:	ldur	x0, [x29, #-32]
   32d6c:	ldur	x1, [x29, #-24]
   32d70:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   32d74:	stur	w0, [x29, #-36]
   32d78:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   32d7c:	add	x8, x8, #0xbdc
   32d80:	ldr	w9, [x8]
   32d84:	mov	w10, #0x4                   	// #4
   32d88:	and	w9, w10, w9
   32d8c:	cbz	w9, 32de8 <scols_init_debug@@SMARTCOLS_2.25+0x19d18>
   32d90:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   32d94:	ldr	x8, [x8, #4016]
   32d98:	ldr	x0, [x8]
   32d9c:	str	x0, [sp, #32]
   32da0:	bl	7880 <getpid@plt>
   32da4:	ldr	x8, [sp, #32]
   32da8:	str	w0, [sp, #28]
   32dac:	mov	x0, x8
   32db0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   32db4:	add	x1, x1, #0x933
   32db8:	ldr	w2, [sp, #28]
   32dbc:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32dc0:	add	x3, x3, #0x9b4
   32dc4:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32dc8:	add	x4, x4, #0x5e
   32dcc:	bl	8380 <fprintf@plt>
   32dd0:	ldur	x1, [x29, #-32]
   32dd4:	ldur	w2, [x29, #-36]
   32dd8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32ddc:	add	x8, x8, #0xafd
   32de0:	mov	x0, x8
   32de4:	bl	32b78 <scols_init_debug@@SMARTCOLS_2.25+0x19aa8>
   32de8:	b	32f1c <scols_init_debug@@SMARTCOLS_2.25+0x19e4c>
   32dec:	ldur	x0, [x29, #-16]
   32df0:	bl	3236c <scols_init_debug@@SMARTCOLS_2.25+0x1929c>
   32df4:	str	w0, [sp, #40]
   32df8:	ldr	w8, [sp, #40]
   32dfc:	cmp	w8, #0x0
   32e00:	cset	w8, ge  // ge = tcont
   32e04:	tbnz	w8, #0, 32e14 <scols_init_debug@@SMARTCOLS_2.25+0x19d44>
   32e08:	ldr	w8, [sp, #40]
   32e0c:	stur	w8, [x29, #-4]
   32e10:	b	32f24 <scols_init_debug@@SMARTCOLS_2.25+0x19e54>
   32e14:	ldur	x8, [x29, #-32]
   32e18:	ldrsb	w9, [x8]
   32e1c:	cmp	w9, #0x2f
   32e20:	b.ne	32e30 <scols_init_debug@@SMARTCOLS_2.25+0x19d60>  // b.any
   32e24:	ldur	x8, [x29, #-32]
   32e28:	add	x8, x8, #0x1
   32e2c:	stur	x8, [x29, #-32]
   32e30:	ldr	w0, [sp, #40]
   32e34:	ldur	x1, [x29, #-32]
   32e38:	ldur	x2, [x29, #-24]
   32e3c:	mov	w8, wzr
   32e40:	mov	w3, w8
   32e44:	bl	38898 <scols_init_debug@@SMARTCOLS_2.25+0x1f7c8>
   32e48:	stur	w0, [x29, #-36]
   32e4c:	ldur	w8, [x29, #-36]
   32e50:	cbz	w8, 32ea8 <scols_init_debug@@SMARTCOLS_2.25+0x19dd8>
   32e54:	bl	8240 <__errno_location@plt>
   32e58:	ldr	w8, [x0]
   32e5c:	cmp	w8, #0x2
   32e60:	b.ne	32ea8 <scols_init_debug@@SMARTCOLS_2.25+0x19dd8>  // b.any
   32e64:	ldur	x8, [x29, #-16]
   32e68:	ldr	x8, [x8, #4144]
   32e6c:	cbz	x8, 32ea8 <scols_init_debug@@SMARTCOLS_2.25+0x19dd8>
   32e70:	ldur	x8, [x29, #-16]
   32e74:	ldr	x8, [x8, #4144]
   32e78:	ldur	x0, [x29, #-16]
   32e7c:	ldur	x1, [x29, #-32]
   32e80:	add	x2, sp, #0x28
   32e84:	blr	x8
   32e88:	cbnz	w0, 32ea8 <scols_init_debug@@SMARTCOLS_2.25+0x19dd8>
   32e8c:	ldr	w0, [sp, #40]
   32e90:	ldur	x1, [x29, #-32]
   32e94:	ldur	x2, [x29, #-24]
   32e98:	mov	w8, wzr
   32e9c:	mov	w3, w8
   32ea0:	bl	38898 <scols_init_debug@@SMARTCOLS_2.25+0x1f7c8>
   32ea4:	stur	w0, [x29, #-36]
   32ea8:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   32eac:	add	x8, x8, #0xbdc
   32eb0:	ldr	w9, [x8]
   32eb4:	mov	w10, #0x4                   	// #4
   32eb8:	and	w9, w10, w9
   32ebc:	cbz	w9, 32f1c <scols_init_debug@@SMARTCOLS_2.25+0x19e4c>
   32ec0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   32ec4:	ldr	x8, [x8, #4016]
   32ec8:	ldr	x0, [x8]
   32ecc:	str	x0, [sp, #16]
   32ed0:	bl	7880 <getpid@plt>
   32ed4:	ldr	x8, [sp, #16]
   32ed8:	str	w0, [sp, #12]
   32edc:	mov	x0, x8
   32ee0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   32ee4:	add	x1, x1, #0x933
   32ee8:	ldr	w2, [sp, #12]
   32eec:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32ef0:	add	x3, x3, #0x9b4
   32ef4:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32ef8:	add	x4, x4, #0x5e
   32efc:	bl	8380 <fprintf@plt>
   32f00:	ldur	x8, [x29, #-16]
   32f04:	ldur	x2, [x29, #-32]
   32f08:	ldur	w3, [x29, #-36]
   32f0c:	mov	x0, x8
   32f10:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32f14:	add	x1, x1, #0xb1b
   32f18:	bl	31cb4 <scols_init_debug@@SMARTCOLS_2.25+0x18be4>
   32f1c:	ldur	w8, [x29, #-36]
   32f20:	stur	w8, [x29, #-4]
   32f24:	ldur	w0, [x29, #-4]
   32f28:	ldp	x29, x30, [sp, #80]
   32f2c:	add	sp, sp, #0x60
   32f30:	ret
   32f34:	sub	sp, sp, #0x60
   32f38:	stp	x29, x30, [sp, #80]
   32f3c:	add	x29, sp, #0x50
   32f40:	stur	x0, [x29, #-16]
   32f44:	stur	w1, [x29, #-20]
   32f48:	stur	x2, [x29, #-32]
   32f4c:	ldur	x8, [x29, #-16]
   32f50:	cbnz	x8, 32fd4 <scols_init_debug@@SMARTCOLS_2.25+0x19f04>
   32f54:	ldur	x0, [x29, #-32]
   32f58:	ldur	w1, [x29, #-20]
   32f5c:	bl	7970 <open@plt>
   32f60:	stur	w0, [x29, #-36]
   32f64:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   32f68:	add	x8, x8, #0xbdc
   32f6c:	ldr	w9, [x8]
   32f70:	mov	w10, #0x4                   	// #4
   32f74:	and	w9, w10, w9
   32f78:	cbz	w9, 32fd0 <scols_init_debug@@SMARTCOLS_2.25+0x19f00>
   32f7c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   32f80:	ldr	x8, [x8, #4016]
   32f84:	ldr	x0, [x8]
   32f88:	str	x0, [sp, #24]
   32f8c:	bl	7880 <getpid@plt>
   32f90:	ldr	x8, [sp, #24]
   32f94:	str	w0, [sp, #20]
   32f98:	mov	x0, x8
   32f9c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   32fa0:	add	x1, x1, #0x933
   32fa4:	ldr	w2, [sp, #20]
   32fa8:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32fac:	add	x3, x3, #0x9b4
   32fb0:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32fb4:	add	x4, x4, #0x5e
   32fb8:	bl	8380 <fprintf@plt>
   32fbc:	ldur	x1, [x29, #-32]
   32fc0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   32fc4:	add	x8, x8, #0xb2d
   32fc8:	mov	x0, x8
   32fcc:	bl	32b78 <scols_init_debug@@SMARTCOLS_2.25+0x19aa8>
   32fd0:	b	3311c <scols_init_debug@@SMARTCOLS_2.25+0x1a04c>
   32fd4:	ldur	x0, [x29, #-16]
   32fd8:	bl	3236c <scols_init_debug@@SMARTCOLS_2.25+0x1929c>
   32fdc:	str	w0, [sp, #36]
   32fe0:	ldr	w8, [sp, #36]
   32fe4:	cmp	w8, #0x0
   32fe8:	cset	w8, ge  // ge = tcont
   32fec:	tbnz	w8, #0, 32ffc <scols_init_debug@@SMARTCOLS_2.25+0x19f2c>
   32ff0:	ldr	w8, [sp, #36]
   32ff4:	stur	w8, [x29, #-4]
   32ff8:	b	33124 <scols_init_debug@@SMARTCOLS_2.25+0x1a054>
   32ffc:	ldur	x8, [x29, #-32]
   33000:	ldrsb	w9, [x8]
   33004:	cmp	w9, #0x2f
   33008:	b.ne	33018 <scols_init_debug@@SMARTCOLS_2.25+0x19f48>  // b.any
   3300c:	ldur	x8, [x29, #-32]
   33010:	add	x8, x8, #0x1
   33014:	stur	x8, [x29, #-32]
   33018:	ldr	w0, [sp, #36]
   3301c:	ldur	x1, [x29, #-32]
   33020:	ldur	w2, [x29, #-20]
   33024:	bl	8220 <openat@plt>
   33028:	stur	w0, [x29, #-36]
   3302c:	str	w0, [sp, #40]
   33030:	ldur	w8, [x29, #-36]
   33034:	cmp	w8, #0x0
   33038:	cset	w8, ge  // ge = tcont
   3303c:	tbnz	w8, #0, 3308c <scols_init_debug@@SMARTCOLS_2.25+0x19fbc>
   33040:	bl	8240 <__errno_location@plt>
   33044:	ldr	w8, [x0]
   33048:	cmp	w8, #0x2
   3304c:	b.ne	3308c <scols_init_debug@@SMARTCOLS_2.25+0x19fbc>  // b.any
   33050:	ldur	x8, [x29, #-16]
   33054:	ldr	x8, [x8, #4144]
   33058:	cbz	x8, 3308c <scols_init_debug@@SMARTCOLS_2.25+0x19fbc>
   3305c:	ldur	x8, [x29, #-16]
   33060:	ldr	x8, [x8, #4144]
   33064:	ldur	x0, [x29, #-16]
   33068:	ldur	x1, [x29, #-32]
   3306c:	add	x2, sp, #0x24
   33070:	blr	x8
   33074:	cbnz	w0, 3308c <scols_init_debug@@SMARTCOLS_2.25+0x19fbc>
   33078:	ldr	w0, [sp, #36]
   3307c:	ldur	x1, [x29, #-32]
   33080:	ldur	w2, [x29, #-20]
   33084:	bl	8220 <openat@plt>
   33088:	stur	w0, [x29, #-36]
   3308c:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   33090:	add	x8, x8, #0xbdc
   33094:	ldr	w9, [x8]
   33098:	mov	w10, #0x4                   	// #4
   3309c:	and	w9, w10, w9
   330a0:	cbz	w9, 3311c <scols_init_debug@@SMARTCOLS_2.25+0x1a04c>
   330a4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   330a8:	ldr	x8, [x8, #4016]
   330ac:	ldr	x0, [x8]
   330b0:	str	x0, [sp, #8]
   330b4:	bl	7880 <getpid@plt>
   330b8:	ldr	x8, [sp, #8]
   330bc:	str	w0, [sp, #4]
   330c0:	mov	x0, x8
   330c4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   330c8:	add	x1, x1, #0x933
   330cc:	ldr	w2, [sp, #4]
   330d0:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   330d4:	add	x3, x3, #0x9b4
   330d8:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   330dc:	add	x4, x4, #0x5e
   330e0:	bl	8380 <fprintf@plt>
   330e4:	ldur	x8, [x29, #-16]
   330e8:	ldur	x2, [x29, #-32]
   330ec:	ldr	w9, [sp, #40]
   330f0:	ldur	w10, [x29, #-36]
   330f4:	adrp	x11, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   330f8:	add	x11, x11, #0x9a5
   330fc:	adrp	x12, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   33100:	add	x12, x12, #0xb56
   33104:	cmp	w9, w10
   33108:	csel	x3, x12, x11, ne  // ne = any
   3310c:	mov	x0, x8
   33110:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   33114:	add	x1, x1, #0xb47
   33118:	bl	31cb4 <scols_init_debug@@SMARTCOLS_2.25+0x18be4>
   3311c:	ldur	w8, [x29, #-36]
   33120:	stur	w8, [x29, #-4]
   33124:	ldur	w0, [x29, #-4]
   33128:	ldp	x29, x30, [sp, #80]
   3312c:	add	sp, sp, #0x60
   33130:	ret
   33134:	sub	sp, sp, #0x60
   33138:	stp	x29, x30, [sp, #80]
   3313c:	add	x29, sp, #0x50
   33140:	add	x8, sp, #0x10
   33144:	stur	x0, [x29, #-8]
   33148:	stur	w1, [x29, #-12]
   3314c:	stur	x2, [x29, #-24]
   33150:	ldur	x0, [x29, #-8]
   33154:	ldur	x1, [x29, #-24]
   33158:	ldr	q0, [x3]
   3315c:	str	q0, [sp, #16]
   33160:	ldr	q0, [x3, #16]
   33164:	str	q0, [sp, #32]
   33168:	mov	x2, x8
   3316c:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   33170:	stur	x0, [x29, #-32]
   33174:	ldur	x8, [x29, #-32]
   33178:	cbnz	x8, 33194 <scols_init_debug@@SMARTCOLS_2.25+0x1a0c4>
   3317c:	bl	8240 <__errno_location@plt>
   33180:	ldr	w8, [x0]
   33184:	mov	w9, wzr
   33188:	subs	w8, w9, w8
   3318c:	str	w8, [sp, #12]
   33190:	b	331a8 <scols_init_debug@@SMARTCOLS_2.25+0x1a0d8>
   33194:	ldur	x0, [x29, #-8]
   33198:	ldur	w1, [x29, #-12]
   3319c:	ldur	x2, [x29, #-32]
   331a0:	bl	32f34 <scols_init_debug@@SMARTCOLS_2.25+0x19e64>
   331a4:	str	w0, [sp, #12]
   331a8:	ldr	w8, [sp, #12]
   331ac:	mov	w0, w8
   331b0:	ldp	x29, x30, [sp, #80]
   331b4:	add	sp, sp, #0x60
   331b8:	ret
   331bc:	sub	sp, sp, #0x130
   331c0:	stp	x29, x30, [sp, #272]
   331c4:	str	x28, [sp, #288]
   331c8:	add	x29, sp, #0x110
   331cc:	sub	x8, x29, #0x38
   331d0:	str	q7, [sp, #112]
   331d4:	str	q6, [sp, #96]
   331d8:	str	q5, [sp, #80]
   331dc:	str	q4, [sp, #64]
   331e0:	str	q3, [sp, #48]
   331e4:	str	q2, [sp, #32]
   331e8:	str	q1, [sp, #16]
   331ec:	str	q0, [sp]
   331f0:	str	x7, [sp, #168]
   331f4:	str	x6, [sp, #160]
   331f8:	str	x5, [sp, #152]
   331fc:	str	x4, [sp, #144]
   33200:	str	x3, [sp, #136]
   33204:	stur	x0, [x29, #-8]
   33208:	stur	w1, [x29, #-12]
   3320c:	stur	x2, [x29, #-24]
   33210:	mov	w9, #0xffffff80            	// #-128
   33214:	stur	w9, [x29, #-28]
   33218:	mov	w9, #0xffffffd8            	// #-40
   3321c:	stur	w9, [x29, #-32]
   33220:	mov	x10, sp
   33224:	add	x10, x10, #0x80
   33228:	stur	x10, [x29, #-40]
   3322c:	add	x10, sp, #0x88
   33230:	add	x10, x10, #0x28
   33234:	stur	x10, [x29, #-48]
   33238:	add	x10, x29, #0x20
   3323c:	stur	x10, [x29, #-56]
   33240:	ldur	x0, [x29, #-8]
   33244:	ldur	w1, [x29, #-12]
   33248:	ldur	x2, [x29, #-24]
   3324c:	ldr	q0, [x8]
   33250:	ldr	q1, [x8, #16]
   33254:	stur	q1, [x29, #-80]
   33258:	stur	q0, [x29, #-96]
   3325c:	sub	x3, x29, #0x60
   33260:	bl	33134 <scols_init_debug@@SMARTCOLS_2.25+0x1a064>
   33264:	stur	w0, [x29, #-60]
   33268:	ldur	w0, [x29, #-60]
   3326c:	ldr	x28, [sp, #288]
   33270:	ldp	x29, x30, [sp, #272]
   33274:	add	sp, sp, #0x130
   33278:	ret
   3327c:	sub	sp, sp, #0x40
   33280:	stp	x29, x30, [sp, #48]
   33284:	add	x29, sp, #0x30
   33288:	stur	x0, [x29, #-16]
   3328c:	str	x1, [sp, #24]
   33290:	str	x2, [sp, #16]
   33294:	ldr	x0, [sp, #24]
   33298:	bl	332f0 <scols_init_debug@@SMARTCOLS_2.25+0x1a220>
   3329c:	str	w0, [sp, #12]
   332a0:	ldur	x0, [x29, #-16]
   332a4:	ldr	w1, [sp, #12]
   332a8:	ldr	x2, [sp, #16]
   332ac:	bl	32f34 <scols_init_debug@@SMARTCOLS_2.25+0x19e64>
   332b0:	str	w0, [sp, #8]
   332b4:	ldr	w8, [sp, #8]
   332b8:	cmp	w8, #0x0
   332bc:	cset	w8, ge  // ge = tcont
   332c0:	tbnz	w8, #0, 332d0 <scols_init_debug@@SMARTCOLS_2.25+0x1a200>
   332c4:	mov	x8, xzr
   332c8:	stur	x8, [x29, #-8]
   332cc:	b	332e0 <scols_init_debug@@SMARTCOLS_2.25+0x1a210>
   332d0:	ldr	w0, [sp, #8]
   332d4:	ldr	x1, [sp, #24]
   332d8:	bl	7a50 <fdopen@plt>
   332dc:	stur	x0, [x29, #-8]
   332e0:	ldur	x0, [x29, #-8]
   332e4:	ldp	x29, x30, [sp, #48]
   332e8:	add	sp, sp, #0x40
   332ec:	ret
   332f0:	sub	sp, sp, #0x20
   332f4:	str	x0, [sp, #24]
   332f8:	str	wzr, [sp, #20]
   332fc:	ldr	x8, [sp, #24]
   33300:	str	x8, [sp, #8]
   33304:	ldr	x8, [sp, #8]
   33308:	mov	w9, #0x0                   	// #0
   3330c:	str	w9, [sp, #4]
   33310:	cbz	x8, 33328 <scols_init_debug@@SMARTCOLS_2.25+0x1a258>
   33314:	ldr	x8, [sp, #8]
   33318:	ldrsb	w9, [x8]
   3331c:	cmp	w9, #0x0
   33320:	cset	w9, ne  // ne = any
   33324:	str	w9, [sp, #4]
   33328:	ldr	w8, [sp, #4]
   3332c:	tbnz	w8, #0, 33334 <scols_init_debug@@SMARTCOLS_2.25+0x1a264>
   33330:	b	33468 <scols_init_debug@@SMARTCOLS_2.25+0x1a398>
   33334:	ldr	x8, [sp, #8]
   33338:	ldrsb	w9, [x8]
   3333c:	cmp	w9, #0x72
   33340:	b.ne	33364 <scols_init_debug@@SMARTCOLS_2.25+0x1a294>  // b.any
   33344:	ldr	x8, [sp, #8]
   33348:	ldrsb	w9, [x8, #1]
   3334c:	cmp	w9, #0x2b
   33350:	b.ne	33364 <scols_init_debug@@SMARTCOLS_2.25+0x1a294>  // b.any
   33354:	ldr	w8, [sp, #20]
   33358:	orr	w8, w8, #0x2
   3335c:	str	w8, [sp, #20]
   33360:	b	33458 <scols_init_debug@@SMARTCOLS_2.25+0x1a388>
   33364:	ldr	x8, [sp, #8]
   33368:	ldrsb	w9, [x8]
   3336c:	cmp	w9, #0x72
   33370:	b.ne	33380 <scols_init_debug@@SMARTCOLS_2.25+0x1a2b0>  // b.any
   33374:	ldr	w8, [sp, #20]
   33378:	str	w8, [sp, #20]
   3337c:	b	33458 <scols_init_debug@@SMARTCOLS_2.25+0x1a388>
   33380:	ldr	x8, [sp, #8]
   33384:	ldrsb	w9, [x8]
   33388:	cmp	w9, #0x77
   3338c:	b.ne	333b4 <scols_init_debug@@SMARTCOLS_2.25+0x1a2e4>  // b.any
   33390:	ldr	x8, [sp, #8]
   33394:	ldrsb	w9, [x8, #1]
   33398:	cmp	w9, #0x2b
   3339c:	b.ne	333b4 <scols_init_debug@@SMARTCOLS_2.25+0x1a2e4>  // b.any
   333a0:	ldr	w8, [sp, #20]
   333a4:	mov	w9, #0x202                 	// #514
   333a8:	orr	w8, w8, w9
   333ac:	str	w8, [sp, #20]
   333b0:	b	33458 <scols_init_debug@@SMARTCOLS_2.25+0x1a388>
   333b4:	ldr	x8, [sp, #8]
   333b8:	ldrsb	w9, [x8]
   333bc:	cmp	w9, #0x77
   333c0:	b.ne	333d8 <scols_init_debug@@SMARTCOLS_2.25+0x1a308>  // b.any
   333c4:	ldr	w8, [sp, #20]
   333c8:	mov	w9, #0x201                 	// #513
   333cc:	orr	w8, w8, w9
   333d0:	str	w8, [sp, #20]
   333d4:	b	33458 <scols_init_debug@@SMARTCOLS_2.25+0x1a388>
   333d8:	ldr	x8, [sp, #8]
   333dc:	ldrsb	w9, [x8]
   333e0:	cmp	w9, #0x61
   333e4:	b.ne	3340c <scols_init_debug@@SMARTCOLS_2.25+0x1a33c>  // b.any
   333e8:	ldr	x8, [sp, #8]
   333ec:	ldrsb	w9, [x8, #1]
   333f0:	cmp	w9, #0x2b
   333f4:	b.ne	3340c <scols_init_debug@@SMARTCOLS_2.25+0x1a33c>  // b.any
   333f8:	ldr	w8, [sp, #20]
   333fc:	mov	w9, #0x402                 	// #1026
   33400:	orr	w8, w8, w9
   33404:	str	w8, [sp, #20]
   33408:	b	33458 <scols_init_debug@@SMARTCOLS_2.25+0x1a388>
   3340c:	ldr	x8, [sp, #8]
   33410:	ldrsb	w9, [x8]
   33414:	cmp	w9, #0x61
   33418:	b.ne	33430 <scols_init_debug@@SMARTCOLS_2.25+0x1a360>  // b.any
   3341c:	ldr	w8, [sp, #20]
   33420:	mov	w9, #0x401                 	// #1025
   33424:	orr	w8, w8, w9
   33428:	str	w8, [sp, #20]
   3342c:	b	33458 <scols_init_debug@@SMARTCOLS_2.25+0x1a388>
   33430:	ldr	x8, [sp, #8]
   33434:	ldrsb	w9, [x8]
   33438:	adrp	x8, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   3343c:	add	x8, x8, #0xb61
   33440:	ldrsb	w10, [x8]
   33444:	cmp	w9, w10
   33448:	b.ne	33458 <scols_init_debug@@SMARTCOLS_2.25+0x1a388>  // b.any
   3344c:	ldr	w8, [sp, #20]
   33450:	orr	w8, w8, #0x80000
   33454:	str	w8, [sp, #20]
   33458:	ldr	x8, [sp, #8]
   3345c:	add	x8, x8, #0x1
   33460:	str	x8, [sp, #8]
   33464:	b	33304 <scols_init_debug@@SMARTCOLS_2.25+0x1a234>
   33468:	ldr	w0, [sp, #20]
   3346c:	add	sp, sp, #0x20
   33470:	ret
   33474:	sub	sp, sp, #0x60
   33478:	stp	x29, x30, [sp, #80]
   3347c:	add	x29, sp, #0x50
   33480:	add	x8, sp, #0x10
   33484:	stur	x0, [x29, #-8]
   33488:	stur	x1, [x29, #-16]
   3348c:	stur	x2, [x29, #-24]
   33490:	ldur	x0, [x29, #-8]
   33494:	ldur	x1, [x29, #-24]
   33498:	ldr	q0, [x3]
   3349c:	str	q0, [sp, #16]
   334a0:	ldr	q0, [x3, #16]
   334a4:	str	q0, [sp, #32]
   334a8:	mov	x2, x8
   334ac:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   334b0:	stur	x0, [x29, #-32]
   334b4:	ldur	x8, [x29, #-32]
   334b8:	cbnz	x8, 334c8 <scols_init_debug@@SMARTCOLS_2.25+0x1a3f8>
   334bc:	mov	x8, xzr
   334c0:	str	x8, [sp, #8]
   334c4:	b	334dc <scols_init_debug@@SMARTCOLS_2.25+0x1a40c>
   334c8:	ldur	x0, [x29, #-8]
   334cc:	ldur	x1, [x29, #-16]
   334d0:	ldur	x2, [x29, #-32]
   334d4:	bl	3327c <scols_init_debug@@SMARTCOLS_2.25+0x1a1ac>
   334d8:	str	x0, [sp, #8]
   334dc:	ldr	x8, [sp, #8]
   334e0:	mov	x0, x8
   334e4:	ldp	x29, x30, [sp, #80]
   334e8:	add	sp, sp, #0x60
   334ec:	ret
   334f0:	sub	sp, sp, #0x130
   334f4:	stp	x29, x30, [sp, #272]
   334f8:	str	x28, [sp, #288]
   334fc:	add	x29, sp, #0x110
   33500:	str	q7, [sp, #112]
   33504:	str	q6, [sp, #96]
   33508:	str	q5, [sp, #80]
   3350c:	str	q4, [sp, #64]
   33510:	str	q3, [sp, #48]
   33514:	str	q2, [sp, #32]
   33518:	str	q1, [sp, #16]
   3351c:	str	q0, [sp]
   33520:	str	x7, [sp, #168]
   33524:	str	x6, [sp, #160]
   33528:	str	x5, [sp, #152]
   3352c:	str	x4, [sp, #144]
   33530:	str	x3, [sp, #136]
   33534:	stur	x0, [x29, #-8]
   33538:	stur	x1, [x29, #-16]
   3353c:	stur	x2, [x29, #-24]
   33540:	mov	w8, #0xffffff80            	// #-128
   33544:	stur	w8, [x29, #-36]
   33548:	mov	w8, #0xffffffd8            	// #-40
   3354c:	stur	w8, [x29, #-40]
   33550:	mov	x9, sp
   33554:	add	x9, x9, #0x80
   33558:	stur	x9, [x29, #-48]
   3355c:	add	x9, sp, #0x88
   33560:	add	x9, x9, #0x28
   33564:	stur	x9, [x29, #-56]
   33568:	add	x9, x29, #0x20
   3356c:	stur	x9, [x29, #-64]
   33570:	ldur	x0, [x29, #-8]
   33574:	ldur	x1, [x29, #-16]
   33578:	ldur	x2, [x29, #-24]
   3357c:	ldur	q0, [x29, #-64]
   33580:	ldur	q1, [x29, #-48]
   33584:	stur	q1, [x29, #-80]
   33588:	stur	q0, [x29, #-96]
   3358c:	sub	x3, x29, #0x60
   33590:	bl	33474 <scols_init_debug@@SMARTCOLS_2.25+0x1a3a4>
   33594:	stur	x0, [x29, #-32]
   33598:	ldur	x0, [x29, #-32]
   3359c:	ldr	x28, [sp, #288]
   335a0:	ldp	x29, x30, [sp, #272]
   335a4:	add	sp, sp, #0x130
   335a8:	ret
   335ac:	sub	sp, sp, #0x50
   335b0:	stp	x29, x30, [sp, #64]
   335b4:	add	x29, sp, #0x40
   335b8:	mov	w8, #0xffffffff            	// #-1
   335bc:	stur	x0, [x29, #-16]
   335c0:	stur	x1, [x29, #-24]
   335c4:	str	w8, [sp, #28]
   335c8:	ldur	x9, [x29, #-24]
   335cc:	cbz	x9, 335e8 <scols_init_debug@@SMARTCOLS_2.25+0x1a518>
   335d0:	ldur	x0, [x29, #-16]
   335d4:	ldur	x2, [x29, #-24]
   335d8:	mov	w1, #0x80000               	// #524288
   335dc:	bl	32f34 <scols_init_debug@@SMARTCOLS_2.25+0x19e64>
   335e0:	str	w0, [sp, #28]
   335e4:	b	3368c <scols_init_debug@@SMARTCOLS_2.25+0x1a5bc>
   335e8:	ldur	x8, [x29, #-16]
   335ec:	ldr	x8, [x8, #8]
   335f0:	cbz	x8, 3368c <scols_init_debug@@SMARTCOLS_2.25+0x1a5bc>
   335f4:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   335f8:	add	x8, x8, #0xbdc
   335fc:	ldr	w9, [x8]
   33600:	mov	w10, #0x4                   	// #4
   33604:	and	w9, w10, w9
   33608:	cbz	w9, 33660 <scols_init_debug@@SMARTCOLS_2.25+0x1a590>
   3360c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   33610:	ldr	x8, [x8, #4016]
   33614:	ldr	x0, [x8]
   33618:	str	x0, [sp, #16]
   3361c:	bl	7880 <getpid@plt>
   33620:	ldr	x8, [sp, #16]
   33624:	str	w0, [sp, #12]
   33628:	mov	x0, x8
   3362c:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   33630:	add	x1, x1, #0x933
   33634:	ldr	w2, [sp, #12]
   33638:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   3363c:	add	x3, x3, #0x9b4
   33640:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   33644:	add	x4, x4, #0x5e
   33648:	bl	8380 <fprintf@plt>
   3364c:	ldur	x8, [x29, #-16]
   33650:	mov	x0, x8
   33654:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   33658:	add	x1, x1, #0xb64
   3365c:	bl	31cb4 <scols_init_debug@@SMARTCOLS_2.25+0x18be4>
   33660:	ldur	x0, [x29, #-16]
   33664:	bl	3236c <scols_init_debug@@SMARTCOLS_2.25+0x1929c>
   33668:	str	w0, [sp, #24]
   3366c:	ldr	w8, [sp, #24]
   33670:	cmp	w8, #0x0
   33674:	cset	w8, lt  // lt = tstop
   33678:	tbnz	w8, #0, 3368c <scols_init_debug@@SMARTCOLS_2.25+0x1a5bc>
   3367c:	ldr	w0, [sp, #24]
   33680:	mov	w1, #0x3                   	// #3
   33684:	bl	1b218 <scols_init_debug@@SMARTCOLS_2.25+0x2148>
   33688:	str	w0, [sp, #28]
   3368c:	ldr	w8, [sp, #28]
   33690:	cmp	w8, #0x0
   33694:	cset	w8, ge  // ge = tcont
   33698:	tbnz	w8, #0, 336a8 <scols_init_debug@@SMARTCOLS_2.25+0x1a5d8>
   3369c:	mov	x8, xzr
   336a0:	stur	x8, [x29, #-8]
   336a4:	b	336e8 <scols_init_debug@@SMARTCOLS_2.25+0x1a618>
   336a8:	ldr	w0, [sp, #28]
   336ac:	bl	7c20 <fdopendir@plt>
   336b0:	str	x0, [sp, #32]
   336b4:	ldr	x8, [sp, #32]
   336b8:	cbnz	x8, 336d0 <scols_init_debug@@SMARTCOLS_2.25+0x1a600>
   336bc:	ldr	w0, [sp, #28]
   336c0:	bl	7bc0 <close@plt>
   336c4:	mov	x8, xzr
   336c8:	stur	x8, [x29, #-8]
   336cc:	b	336e8 <scols_init_debug@@SMARTCOLS_2.25+0x1a618>
   336d0:	ldur	x8, [x29, #-24]
   336d4:	cbnz	x8, 336e0 <scols_init_debug@@SMARTCOLS_2.25+0x1a610>
   336d8:	ldr	x0, [sp, #32]
   336dc:	bl	7d70 <rewinddir@plt>
   336e0:	ldr	x8, [sp, #32]
   336e4:	stur	x8, [x29, #-8]
   336e8:	ldur	x0, [x29, #-8]
   336ec:	ldp	x29, x30, [sp, #64]
   336f0:	add	sp, sp, #0x50
   336f4:	ret
   336f8:	sub	sp, sp, #0x60
   336fc:	stp	x29, x30, [sp, #80]
   33700:	add	x29, sp, #0x50
   33704:	add	x8, sp, #0x10
   33708:	stur	x0, [x29, #-8]
   3370c:	stur	x1, [x29, #-16]
   33710:	ldur	x0, [x29, #-8]
   33714:	ldur	x1, [x29, #-16]
   33718:	ldr	q0, [x2]
   3371c:	str	q0, [sp, #16]
   33720:	ldr	q0, [x2, #16]
   33724:	str	q0, [sp, #32]
   33728:	mov	x2, x8
   3372c:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   33730:	stur	x0, [x29, #-24]
   33734:	ldur	x8, [x29, #-24]
   33738:	cbnz	x8, 33748 <scols_init_debug@@SMARTCOLS_2.25+0x1a678>
   3373c:	mov	x8, xzr
   33740:	str	x8, [sp, #8]
   33744:	b	33758 <scols_init_debug@@SMARTCOLS_2.25+0x1a688>
   33748:	ldur	x0, [x29, #-8]
   3374c:	ldur	x1, [x29, #-24]
   33750:	bl	335ac <scols_init_debug@@SMARTCOLS_2.25+0x1a4dc>
   33754:	str	x0, [sp, #8]
   33758:	ldr	x8, [sp, #8]
   3375c:	mov	x0, x8
   33760:	ldp	x29, x30, [sp, #80]
   33764:	add	sp, sp, #0x60
   33768:	ret
   3376c:	sub	sp, sp, #0x130
   33770:	stp	x29, x30, [sp, #272]
   33774:	str	x28, [sp, #288]
   33778:	add	x29, sp, #0x110
   3377c:	str	q7, [sp, #112]
   33780:	str	q6, [sp, #96]
   33784:	str	q5, [sp, #80]
   33788:	str	q4, [sp, #64]
   3378c:	str	q3, [sp, #48]
   33790:	str	q2, [sp, #32]
   33794:	str	q1, [sp, #16]
   33798:	str	q0, [sp]
   3379c:	str	x7, [sp, #168]
   337a0:	str	x6, [sp, #160]
   337a4:	str	x5, [sp, #152]
   337a8:	str	x4, [sp, #144]
   337ac:	str	x3, [sp, #136]
   337b0:	str	x2, [sp, #128]
   337b4:	stur	x0, [x29, #-8]
   337b8:	stur	x1, [x29, #-16]
   337bc:	mov	w8, #0xffffff80            	// #-128
   337c0:	stur	w8, [x29, #-20]
   337c4:	mov	w8, #0xffffffd0            	// #-48
   337c8:	stur	w8, [x29, #-24]
   337cc:	mov	x9, sp
   337d0:	add	x9, x9, #0x80
   337d4:	stur	x9, [x29, #-32]
   337d8:	add	x9, sp, #0x80
   337dc:	add	x9, x9, #0x30
   337e0:	stur	x9, [x29, #-40]
   337e4:	add	x9, x29, #0x20
   337e8:	stur	x9, [x29, #-48]
   337ec:	ldur	x0, [x29, #-8]
   337f0:	ldur	x1, [x29, #-16]
   337f4:	ldur	q0, [x29, #-48]
   337f8:	ldur	q1, [x29, #-32]
   337fc:	stur	q1, [x29, #-80]
   33800:	stur	q0, [x29, #-96]
   33804:	sub	x2, x29, #0x60
   33808:	bl	336f8 <scols_init_debug@@SMARTCOLS_2.25+0x1a628>
   3380c:	stur	x0, [x29, #-56]
   33810:	ldur	x0, [x29, #-56]
   33814:	ldr	x28, [sp, #288]
   33818:	ldp	x29, x30, [sp, #272]
   3381c:	add	sp, sp, #0x130
   33820:	ret
   33824:	sub	sp, sp, #0x50
   33828:	stp	x29, x30, [sp, #64]
   3382c:	add	x29, sp, #0x40
   33830:	stur	x0, [x29, #-16]
   33834:	stur	x1, [x29, #-24]
   33838:	str	x2, [sp, #32]
   3383c:	str	x3, [sp, #24]
   33840:	ldr	x8, [sp, #24]
   33844:	cbnz	x8, 33894 <scols_init_debug@@SMARTCOLS_2.25+0x1a7c4>
   33848:	ldur	x0, [x29, #-16]
   3384c:	bl	324b8 <scols_init_debug@@SMARTCOLS_2.25+0x193e8>
   33850:	str	x0, [sp, #8]
   33854:	ldr	x8, [sp, #8]
   33858:	cbnz	x8, 3387c <scols_init_debug@@SMARTCOLS_2.25+0x1a7ac>
   3385c:	bl	8240 <__errno_location@plt>
   33860:	ldr	w8, [x0]
   33864:	mov	w9, wzr
   33868:	subs	w8, w9, w8
   3386c:	mov	w0, w8
   33870:	sxtw	x10, w0
   33874:	stur	x10, [x29, #-8]
   33878:	b	338f0 <scols_init_debug@@SMARTCOLS_2.25+0x1a820>
   3387c:	ldr	x0, [sp, #8]
   33880:	ldur	x1, [x29, #-24]
   33884:	ldr	x2, [sp, #32]
   33888:	bl	76a0 <readlink@plt>
   3388c:	stur	x0, [x29, #-8]
   33890:	b	338f0 <scols_init_debug@@SMARTCOLS_2.25+0x1a820>
   33894:	ldur	x0, [x29, #-16]
   33898:	bl	3236c <scols_init_debug@@SMARTCOLS_2.25+0x1929c>
   3389c:	str	w0, [sp, #20]
   338a0:	ldr	w8, [sp, #20]
   338a4:	cmp	w8, #0x0
   338a8:	cset	w8, ge  // ge = tcont
   338ac:	tbnz	w8, #0, 338bc <scols_init_debug@@SMARTCOLS_2.25+0x1a7ec>
   338b0:	ldrsw	x8, [sp, #20]
   338b4:	stur	x8, [x29, #-8]
   338b8:	b	338f0 <scols_init_debug@@SMARTCOLS_2.25+0x1a820>
   338bc:	ldr	x8, [sp, #24]
   338c0:	ldrsb	w9, [x8]
   338c4:	cmp	w9, #0x2f
   338c8:	b.ne	338d8 <scols_init_debug@@SMARTCOLS_2.25+0x1a808>  // b.any
   338cc:	ldr	x8, [sp, #24]
   338d0:	add	x8, x8, #0x1
   338d4:	str	x8, [sp, #24]
   338d8:	ldr	w0, [sp, #20]
   338dc:	ldr	x1, [sp, #24]
   338e0:	ldur	x2, [x29, #-24]
   338e4:	ldr	x3, [sp, #32]
   338e8:	bl	8400 <readlinkat@plt>
   338ec:	stur	x0, [x29, #-8]
   338f0:	ldur	x0, [x29, #-8]
   338f4:	ldp	x29, x30, [sp, #64]
   338f8:	add	sp, sp, #0x50
   338fc:	ret
   33900:	sub	sp, sp, #0x140
   33904:	stp	x29, x30, [sp, #288]
   33908:	str	x28, [sp, #304]
   3390c:	add	x29, sp, #0x120
   33910:	sub	x8, x29, #0x48
   33914:	str	q7, [sp, #128]
   33918:	str	q6, [sp, #112]
   3391c:	str	q5, [sp, #96]
   33920:	str	q4, [sp, #80]
   33924:	str	q3, [sp, #64]
   33928:	str	q2, [sp, #48]
   3392c:	str	q1, [sp, #32]
   33930:	str	q0, [sp, #16]
   33934:	str	x7, [sp, #168]
   33938:	str	x6, [sp, #160]
   3393c:	str	x5, [sp, #152]
   33940:	str	x4, [sp, #144]
   33944:	stur	x0, [x29, #-8]
   33948:	stur	x1, [x29, #-16]
   3394c:	stur	x2, [x29, #-24]
   33950:	stur	x3, [x29, #-32]
   33954:	mov	w9, #0xffffff80            	// #-128
   33958:	stur	w9, [x29, #-44]
   3395c:	mov	w9, #0xffffffe0            	// #-32
   33960:	stur	w9, [x29, #-48]
   33964:	add	x10, sp, #0x10
   33968:	add	x10, x10, #0x80
   3396c:	stur	x10, [x29, #-56]
   33970:	add	x10, sp, #0x90
   33974:	add	x10, x10, #0x20
   33978:	stur	x10, [x29, #-64]
   3397c:	add	x10, x29, #0x20
   33980:	stur	x10, [x29, #-72]
   33984:	ldur	x0, [x29, #-8]
   33988:	ldur	x1, [x29, #-32]
   3398c:	ldr	q0, [x8]
   33990:	ldr	q1, [x8, #16]
   33994:	stur	q1, [x29, #-96]
   33998:	stur	q0, [x29, #-112]
   3399c:	sub	x2, x29, #0x70
   339a0:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   339a4:	stur	x0, [x29, #-40]
   339a8:	ldur	x8, [x29, #-40]
   339ac:	cbnz	x8, 339d4 <scols_init_debug@@SMARTCOLS_2.25+0x1a904>
   339b0:	b	339b4 <scols_init_debug@@SMARTCOLS_2.25+0x1a8e4>
   339b4:	bl	8240 <__errno_location@plt>
   339b8:	ldr	w8, [x0]
   339bc:	mov	w9, wzr
   339c0:	subs	w8, w9, w8
   339c4:	mov	w0, w8
   339c8:	sxtw	x10, w0
   339cc:	str	x10, [sp, #8]
   339d0:	b	339f0 <scols_init_debug@@SMARTCOLS_2.25+0x1a920>
   339d4:	ldur	x0, [x29, #-8]
   339d8:	ldur	x1, [x29, #-16]
   339dc:	ldur	x2, [x29, #-24]
   339e0:	ldur	x3, [x29, #-40]
   339e4:	bl	33824 <scols_init_debug@@SMARTCOLS_2.25+0x1a754>
   339e8:	str	x0, [sp, #8]
   339ec:	b	339f0 <scols_init_debug@@SMARTCOLS_2.25+0x1a920>
   339f0:	ldr	x0, [sp, #8]
   339f4:	ldr	x28, [sp, #304]
   339f8:	ldp	x29, x30, [sp, #288]
   339fc:	add	sp, sp, #0x140
   33a00:	ret
   33a04:	sub	sp, sp, #0x60
   33a08:	stp	x29, x30, [sp, #80]
   33a0c:	add	x29, sp, #0x50
   33a10:	mov	w8, #0x80000               	// #524288
   33a14:	stur	x0, [x29, #-16]
   33a18:	stur	x1, [x29, #-24]
   33a1c:	stur	x2, [x29, #-32]
   33a20:	str	x3, [sp, #40]
   33a24:	ldur	x0, [x29, #-16]
   33a28:	ldr	x2, [sp, #40]
   33a2c:	mov	w1, w8
   33a30:	bl	32f34 <scols_init_debug@@SMARTCOLS_2.25+0x19e64>
   33a34:	str	w0, [sp, #28]
   33a38:	ldr	w8, [sp, #28]
   33a3c:	cmp	w8, #0x0
   33a40:	cset	w8, ge  // ge = tcont
   33a44:	tbnz	w8, #0, 33a60 <scols_init_debug@@SMARTCOLS_2.25+0x1a990>
   33a48:	bl	8240 <__errno_location@plt>
   33a4c:	ldr	w8, [x0]
   33a50:	mov	w9, wzr
   33a54:	subs	w8, w9, w8
   33a58:	stur	w8, [x29, #-4]
   33a5c:	b	33b10 <scols_init_debug@@SMARTCOLS_2.25+0x1aa40>
   33a60:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   33a64:	add	x8, x8, #0xbdc
   33a68:	ldr	w9, [x8]
   33a6c:	mov	w10, #0x4                   	// #4
   33a70:	and	w9, w10, w9
   33a74:	cbz	w9, 33acc <scols_init_debug@@SMARTCOLS_2.25+0x1a9fc>
   33a78:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   33a7c:	ldr	x8, [x8, #4016]
   33a80:	ldr	x0, [x8]
   33a84:	str	x0, [sp, #16]
   33a88:	bl	7880 <getpid@plt>
   33a8c:	ldr	x8, [sp, #16]
   33a90:	str	w0, [sp, #12]
   33a94:	mov	x0, x8
   33a98:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   33a9c:	add	x1, x1, #0x933
   33aa0:	ldr	w2, [sp, #12]
   33aa4:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   33aa8:	add	x3, x3, #0x9b4
   33aac:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   33ab0:	add	x4, x4, #0x5e
   33ab4:	bl	8380 <fprintf@plt>
   33ab8:	ldr	x1, [sp, #40]
   33abc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   33ac0:	add	x8, x8, #0xb77
   33ac4:	mov	x0, x8
   33ac8:	bl	32b78 <scols_init_debug@@SMARTCOLS_2.25+0x19aa8>
   33acc:	ldr	w0, [sp, #28]
   33ad0:	ldur	x1, [x29, #-24]
   33ad4:	ldur	x2, [x29, #-32]
   33ad8:	bl	33b20 <scols_init_debug@@SMARTCOLS_2.25+0x1aa50>
   33adc:	str	w0, [sp, #36]
   33ae0:	bl	8240 <__errno_location@plt>
   33ae4:	ldr	w8, [x0]
   33ae8:	str	w8, [sp, #32]
   33aec:	ldr	w0, [sp, #28]
   33af0:	bl	7bc0 <close@plt>
   33af4:	ldr	w8, [sp, #32]
   33af8:	str	w8, [sp, #8]
   33afc:	bl	8240 <__errno_location@plt>
   33b00:	ldr	w8, [sp, #8]
   33b04:	str	w8, [x0]
   33b08:	ldr	w9, [sp, #36]
   33b0c:	stur	w9, [x29, #-4]
   33b10:	ldur	w0, [x29, #-4]
   33b14:	ldp	x29, x30, [sp, #80]
   33b18:	add	sp, sp, #0x60
   33b1c:	ret
   33b20:	sub	sp, sp, #0x50
   33b24:	stp	x29, x30, [sp, #64]
   33b28:	add	x29, sp, #0x40
   33b2c:	mov	w8, wzr
   33b30:	stur	w0, [x29, #-12]
   33b34:	stur	x1, [x29, #-24]
   33b38:	str	x2, [sp, #32]
   33b3c:	str	xzr, [sp, #16]
   33b40:	str	wzr, [sp, #12]
   33b44:	ldur	x0, [x29, #-24]
   33b48:	ldr	x2, [sp, #32]
   33b4c:	mov	w1, w8
   33b50:	bl	7a40 <memset@plt>
   33b54:	ldr	x8, [sp, #32]
   33b58:	cmp	x8, #0x0
   33b5c:	cset	w9, ls  // ls = plast
   33b60:	tbnz	w9, #0, 33c3c <scols_init_debug@@SMARTCOLS_2.25+0x1ab6c>
   33b64:	ldur	w0, [x29, #-12]
   33b68:	ldur	x1, [x29, #-24]
   33b6c:	ldr	x2, [sp, #32]
   33b70:	bl	7ff0 <read@plt>
   33b74:	str	x0, [sp, #24]
   33b78:	ldr	x8, [sp, #24]
   33b7c:	cmp	x8, #0x0
   33b80:	cset	w9, gt
   33b84:	tbnz	w9, #0, 33c04 <scols_init_debug@@SMARTCOLS_2.25+0x1ab34>
   33b88:	ldr	x8, [sp, #24]
   33b8c:	cmp	x8, #0x0
   33b90:	cset	w9, ge  // ge = tcont
   33b94:	tbnz	w9, #0, 33bdc <scols_init_debug@@SMARTCOLS_2.25+0x1ab0c>
   33b98:	bl	8240 <__errno_location@plt>
   33b9c:	ldr	w8, [x0]
   33ba0:	cmp	w8, #0xb
   33ba4:	b.eq	33bb8 <scols_init_debug@@SMARTCOLS_2.25+0x1aae8>  // b.none
   33ba8:	bl	8240 <__errno_location@plt>
   33bac:	ldr	w8, [x0]
   33bb0:	cmp	w8, #0x4
   33bb4:	b.ne	33bdc <scols_init_debug@@SMARTCOLS_2.25+0x1ab0c>  // b.any
   33bb8:	ldr	w8, [sp, #12]
   33bbc:	add	w9, w8, #0x1
   33bc0:	str	w9, [sp, #12]
   33bc4:	cmp	w8, #0x5
   33bc8:	b.ge	33bdc <scols_init_debug@@SMARTCOLS_2.25+0x1ab0c>  // b.tcont
   33bcc:	mov	w0, #0xd090                	// #53392
   33bd0:	movk	w0, #0x3, lsl #16
   33bd4:	bl	357a0 <scols_init_debug@@SMARTCOLS_2.25+0x1c6d0>
   33bd8:	b	33b54 <scols_init_debug@@SMARTCOLS_2.25+0x1aa84>
   33bdc:	ldr	x8, [sp, #16]
   33be0:	cbz	x8, 33bf0 <scols_init_debug@@SMARTCOLS_2.25+0x1ab20>
   33be4:	ldr	x8, [sp, #16]
   33be8:	str	x8, [sp]
   33bec:	b	33bf8 <scols_init_debug@@SMARTCOLS_2.25+0x1ab28>
   33bf0:	mov	x8, #0xffffffffffffffff    	// #-1
   33bf4:	str	x8, [sp]
   33bf8:	ldr	x8, [sp]
   33bfc:	stur	x8, [x29, #-8]
   33c00:	b	33c44 <scols_init_debug@@SMARTCOLS_2.25+0x1ab74>
   33c04:	str	wzr, [sp, #12]
   33c08:	ldr	x8, [sp, #24]
   33c0c:	ldr	x9, [sp, #32]
   33c10:	subs	x8, x9, x8
   33c14:	str	x8, [sp, #32]
   33c18:	ldr	x8, [sp, #24]
   33c1c:	ldur	x9, [x29, #-24]
   33c20:	add	x8, x9, x8
   33c24:	stur	x8, [x29, #-24]
   33c28:	ldr	x8, [sp, #24]
   33c2c:	ldr	x9, [sp, #16]
   33c30:	add	x8, x9, x8
   33c34:	str	x8, [sp, #16]
   33c38:	b	33b54 <scols_init_debug@@SMARTCOLS_2.25+0x1aa84>
   33c3c:	ldr	x8, [sp, #16]
   33c40:	stur	x8, [x29, #-8]
   33c44:	ldur	x0, [x29, #-8]
   33c48:	ldp	x29, x30, [sp, #64]
   33c4c:	add	sp, sp, #0x50
   33c50:	ret
   33c54:	sub	sp, sp, #0x70
   33c58:	stp	x29, x30, [sp, #96]
   33c5c:	add	x29, sp, #0x60
   33c60:	add	x8, sp, #0x10
   33c64:	stur	x0, [x29, #-8]
   33c68:	stur	x1, [x29, #-16]
   33c6c:	stur	x2, [x29, #-24]
   33c70:	stur	x3, [x29, #-32]
   33c74:	ldur	x0, [x29, #-8]
   33c78:	ldur	x1, [x29, #-32]
   33c7c:	ldr	q0, [x4]
   33c80:	str	q0, [sp, #16]
   33c84:	ldr	q0, [x4, #16]
   33c88:	str	q0, [sp, #32]
   33c8c:	mov	x2, x8
   33c90:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   33c94:	stur	x0, [x29, #-40]
   33c98:	ldur	x8, [x29, #-40]
   33c9c:	cbnz	x8, 33cb8 <scols_init_debug@@SMARTCOLS_2.25+0x1abe8>
   33ca0:	bl	8240 <__errno_location@plt>
   33ca4:	ldr	w8, [x0]
   33ca8:	mov	w9, wzr
   33cac:	subs	w8, w9, w8
   33cb0:	str	w8, [sp, #12]
   33cb4:	b	33cd0 <scols_init_debug@@SMARTCOLS_2.25+0x1ac00>
   33cb8:	ldur	x0, [x29, #-8]
   33cbc:	ldur	x1, [x29, #-16]
   33cc0:	ldur	x2, [x29, #-24]
   33cc4:	ldur	x3, [x29, #-40]
   33cc8:	bl	33a04 <scols_init_debug@@SMARTCOLS_2.25+0x1a934>
   33ccc:	str	w0, [sp, #12]
   33cd0:	ldr	w8, [sp, #12]
   33cd4:	mov	w0, w8
   33cd8:	ldp	x29, x30, [sp, #96]
   33cdc:	add	sp, sp, #0x70
   33ce0:	ret
   33ce4:	sub	sp, sp, #0x130
   33ce8:	stp	x29, x30, [sp, #272]
   33cec:	str	x28, [sp, #288]
   33cf0:	add	x29, sp, #0x110
   33cf4:	str	q7, [sp, #112]
   33cf8:	str	q6, [sp, #96]
   33cfc:	str	q5, [sp, #80]
   33d00:	str	q4, [sp, #64]
   33d04:	str	q3, [sp, #48]
   33d08:	str	q2, [sp, #32]
   33d0c:	str	q1, [sp, #16]
   33d10:	str	q0, [sp]
   33d14:	str	x7, [sp, #152]
   33d18:	str	x6, [sp, #144]
   33d1c:	str	x5, [sp, #136]
   33d20:	str	x4, [sp, #128]
   33d24:	stur	x0, [x29, #-8]
   33d28:	stur	x1, [x29, #-16]
   33d2c:	stur	x2, [x29, #-24]
   33d30:	stur	x3, [x29, #-32]
   33d34:	mov	w8, #0xffffff80            	// #-128
   33d38:	stur	w8, [x29, #-36]
   33d3c:	mov	w8, #0xffffffe0            	// #-32
   33d40:	stur	w8, [x29, #-40]
   33d44:	mov	x9, sp
   33d48:	add	x9, x9, #0x80
   33d4c:	stur	x9, [x29, #-48]
   33d50:	add	x9, sp, #0x80
   33d54:	add	x9, x9, #0x20
   33d58:	stur	x9, [x29, #-56]
   33d5c:	add	x9, x29, #0x20
   33d60:	stur	x9, [x29, #-64]
   33d64:	ldur	x0, [x29, #-8]
   33d68:	ldur	x1, [x29, #-16]
   33d6c:	ldur	x2, [x29, #-24]
   33d70:	ldur	x3, [x29, #-32]
   33d74:	ldur	q0, [x29, #-64]
   33d78:	ldur	q1, [x29, #-48]
   33d7c:	stur	q1, [x29, #-96]
   33d80:	stur	q0, [x29, #-112]
   33d84:	sub	x4, x29, #0x70
   33d88:	bl	33c54 <scols_init_debug@@SMARTCOLS_2.25+0x1ab84>
   33d8c:	stur	w0, [x29, #-68]
   33d90:	ldur	w0, [x29, #-68]
   33d94:	ldr	x28, [sp, #288]
   33d98:	ldp	x29, x30, [sp, #272]
   33d9c:	add	sp, sp, #0x130
   33da0:	ret
   33da4:	stp	x29, x30, [sp, #-32]!
   33da8:	str	x28, [sp, #16]
   33dac:	mov	x29, sp
   33db0:	sub	sp, sp, #0x2, lsl #12
   33db4:	sub	sp, sp, #0x30
   33db8:	sub	x8, x29, #0x20
   33dbc:	str	x0, [x8, #16]
   33dc0:	str	x1, [x8, #8]
   33dc4:	str	x2, [x8]
   33dc8:	ldr	x9, [x8, #8]
   33dcc:	str	x8, [sp]
   33dd0:	cbnz	x9, 33de0 <scols_init_debug@@SMARTCOLS_2.25+0x1ad10>
   33dd4:	mov	w8, #0xffffffea            	// #-22
   33dd8:	stur	w8, [x29, #-4]
   33ddc:	b	33e9c <scols_init_debug@@SMARTCOLS_2.25+0x1adcc>
   33de0:	ldr	x8, [sp]
   33de4:	ldr	x9, [x8, #8]
   33de8:	mov	x10, xzr
   33dec:	str	x10, [x9]
   33df0:	ldr	x0, [x8, #16]
   33df4:	ldr	x3, [x8]
   33df8:	add	x1, sp, #0x10
   33dfc:	mov	x2, #0x1fff                	// #8191
   33e00:	bl	33a04 <scols_init_debug@@SMARTCOLS_2.25+0x1a934>
   33e04:	str	w0, [sp, #12]
   33e08:	ldr	w11, [sp, #12]
   33e0c:	cmp	w11, #0x0
   33e10:	cset	w11, ge  // ge = tcont
   33e14:	tbnz	w11, #0, 33e24 <scols_init_debug@@SMARTCOLS_2.25+0x1ad54>
   33e18:	ldr	w8, [sp, #12]
   33e1c:	stur	w8, [x29, #-4]
   33e20:	b	33e9c <scols_init_debug@@SMARTCOLS_2.25+0x1adcc>
   33e24:	ldr	w8, [sp, #12]
   33e28:	cmp	w8, #0x0
   33e2c:	cset	w8, le
   33e30:	tbnz	w8, #0, 33e58 <scols_init_debug@@SMARTCOLS_2.25+0x1ad88>
   33e34:	ldrsw	x8, [sp, #12]
   33e38:	add	x9, sp, #0x10
   33e3c:	add	x8, x9, x8
   33e40:	ldursb	w10, [x8, #-1]
   33e44:	cmp	w10, #0xa
   33e48:	b.ne	33e58 <scols_init_debug@@SMARTCOLS_2.25+0x1ad88>  // b.any
   33e4c:	ldr	w8, [sp, #12]
   33e50:	subs	w8, w8, #0x1
   33e54:	str	w8, [sp, #12]
   33e58:	ldrsw	x8, [sp, #12]
   33e5c:	add	x9, sp, #0x10
   33e60:	add	x8, x9, x8
   33e64:	mov	w10, #0x0                   	// #0
   33e68:	strb	w10, [x8]
   33e6c:	mov	x0, x9
   33e70:	bl	7b80 <strdup@plt>
   33e74:	ldr	x8, [sp]
   33e78:	ldr	x9, [x8, #8]
   33e7c:	str	x0, [x9]
   33e80:	ldr	x9, [x8, #8]
   33e84:	ldr	x9, [x9]
   33e88:	cbnz	x9, 33e94 <scols_init_debug@@SMARTCOLS_2.25+0x1adc4>
   33e8c:	mov	w8, #0xfffffff4            	// #-12
   33e90:	str	w8, [sp, #12]
   33e94:	ldr	w8, [sp, #12]
   33e98:	stur	w8, [x29, #-4]
   33e9c:	ldur	w0, [x29, #-4]
   33ea0:	add	sp, sp, #0x2, lsl #12
   33ea4:	add	sp, sp, #0x30
   33ea8:	ldr	x28, [sp, #16]
   33eac:	ldp	x29, x30, [sp], #32
   33eb0:	ret
   33eb4:	sub	sp, sp, #0x140
   33eb8:	stp	x29, x30, [sp, #288]
   33ebc:	str	x28, [sp, #304]
   33ec0:	add	x29, sp, #0x120
   33ec4:	str	q7, [sp, #128]
   33ec8:	str	q6, [sp, #112]
   33ecc:	str	q5, [sp, #96]
   33ed0:	str	q4, [sp, #80]
   33ed4:	str	q3, [sp, #64]
   33ed8:	str	q2, [sp, #48]
   33edc:	str	q1, [sp, #32]
   33ee0:	str	q0, [sp, #16]
   33ee4:	stur	x7, [x29, #-104]
   33ee8:	stur	x6, [x29, #-112]
   33eec:	stur	x5, [x29, #-120]
   33ef0:	stur	x4, [x29, #-128]
   33ef4:	stur	x3, [x29, #-136]
   33ef8:	stur	x0, [x29, #-8]
   33efc:	stur	x1, [x29, #-16]
   33f00:	stur	x2, [x29, #-24]
   33f04:	mov	w8, #0xffffff80            	// #-128
   33f08:	stur	w8, [x29, #-36]
   33f0c:	mov	w8, #0xffffffd8            	// #-40
   33f10:	stur	w8, [x29, #-40]
   33f14:	add	x9, sp, #0x10
   33f18:	add	x9, x9, #0x80
   33f1c:	stur	x9, [x29, #-48]
   33f20:	sub	x9, x29, #0x88
   33f24:	add	x9, x9, #0x28
   33f28:	stur	x9, [x29, #-56]
   33f2c:	add	x9, x29, #0x20
   33f30:	stur	x9, [x29, #-64]
   33f34:	ldur	x0, [x29, #-8]
   33f38:	ldur	x1, [x29, #-24]
   33f3c:	ldur	q0, [x29, #-64]
   33f40:	ldur	q1, [x29, #-48]
   33f44:	stur	q1, [x29, #-80]
   33f48:	stur	q0, [x29, #-96]
   33f4c:	sub	x2, x29, #0x60
   33f50:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   33f54:	stur	x0, [x29, #-32]
   33f58:	ldur	x9, [x29, #-32]
   33f5c:	cbnz	x9, 33f7c <scols_init_debug@@SMARTCOLS_2.25+0x1aeac>
   33f60:	b	33f64 <scols_init_debug@@SMARTCOLS_2.25+0x1ae94>
   33f64:	bl	8240 <__errno_location@plt>
   33f68:	ldr	w8, [x0]
   33f6c:	mov	w9, wzr
   33f70:	subs	w8, w9, w8
   33f74:	str	w8, [sp, #12]
   33f78:	b	33f94 <scols_init_debug@@SMARTCOLS_2.25+0x1aec4>
   33f7c:	ldur	x0, [x29, #-8]
   33f80:	ldur	x1, [x29, #-16]
   33f84:	ldur	x2, [x29, #-32]
   33f88:	bl	33da4 <scols_init_debug@@SMARTCOLS_2.25+0x1acd4>
   33f8c:	str	w0, [sp, #12]
   33f90:	b	33f94 <scols_init_debug@@SMARTCOLS_2.25+0x1aec4>
   33f94:	ldr	w0, [sp, #12]
   33f98:	ldr	x28, [sp, #304]
   33f9c:	ldp	x29, x30, [sp, #288]
   33fa0:	add	sp, sp, #0x140
   33fa4:	ret
   33fa8:	sub	sp, sp, #0x40
   33fac:	stp	x29, x30, [sp, #48]
   33fb0:	add	x29, sp, #0x30
   33fb4:	stur	x0, [x29, #-16]
   33fb8:	str	x1, [sp, #24]
   33fbc:	str	x2, [sp, #16]
   33fc0:	str	x3, [sp, #8]
   33fc4:	ldur	x0, [x29, #-16]
   33fc8:	ldr	x1, [sp, #24]
   33fcc:	ldr	x8, [sp, #16]
   33fd0:	subs	x2, x8, #0x1
   33fd4:	ldr	x3, [sp, #8]
   33fd8:	bl	33a04 <scols_init_debug@@SMARTCOLS_2.25+0x1a934>
   33fdc:	str	w0, [sp, #4]
   33fe0:	ldr	w9, [sp, #4]
   33fe4:	cmp	w9, #0x0
   33fe8:	cset	w9, ge  // ge = tcont
   33fec:	tbnz	w9, #0, 33ffc <scols_init_debug@@SMARTCOLS_2.25+0x1af2c>
   33ff0:	ldr	w8, [sp, #4]
   33ff4:	stur	w8, [x29, #-4]
   33ff8:	b	34074 <scols_init_debug@@SMARTCOLS_2.25+0x1afa4>
   33ffc:	ldr	w8, [sp, #4]
   34000:	cmp	w8, #0x0
   34004:	cset	w8, le
   34008:	tbnz	w8, #0, 3404c <scols_init_debug@@SMARTCOLS_2.25+0x1af7c>
   3400c:	ldr	x8, [sp, #24]
   34010:	ldrsw	x9, [sp, #4]
   34014:	add	x8, x8, x9
   34018:	ldursb	w10, [x8, #-1]
   3401c:	cmp	w10, #0xa
   34020:	b.ne	3404c <scols_init_debug@@SMARTCOLS_2.25+0x1af7c>  // b.any
   34024:	ldr	x8, [sp, #24]
   34028:	ldr	w9, [sp, #4]
   3402c:	subs	w9, w9, #0x1
   34030:	str	w9, [sp, #4]
   34034:	mov	w0, w9
   34038:	sxtw	x10, w0
   3403c:	add	x8, x8, x10
   34040:	mov	w9, #0x0                   	// #0
   34044:	strb	w9, [x8]
   34048:	b	3406c <scols_init_debug@@SMARTCOLS_2.25+0x1af9c>
   3404c:	ldr	x8, [sp, #24]
   34050:	ldr	w9, [sp, #4]
   34054:	subs	w9, w9, #0x1
   34058:	mov	w0, w9
   3405c:	sxtw	x10, w0
   34060:	add	x8, x8, x10
   34064:	mov	w9, #0x0                   	// #0
   34068:	strb	w9, [x8]
   3406c:	ldr	w8, [sp, #4]
   34070:	stur	w8, [x29, #-4]
   34074:	ldur	w0, [x29, #-4]
   34078:	ldp	x29, x30, [sp, #48]
   3407c:	add	sp, sp, #0x40
   34080:	ret
   34084:	sub	sp, sp, #0x140
   34088:	stp	x29, x30, [sp, #288]
   3408c:	str	x28, [sp, #304]
   34090:	add	x29, sp, #0x120
   34094:	sub	x8, x29, #0x48
   34098:	str	q7, [sp, #128]
   3409c:	str	q6, [sp, #112]
   340a0:	str	q5, [sp, #96]
   340a4:	str	q4, [sp, #80]
   340a8:	str	q3, [sp, #64]
   340ac:	str	q2, [sp, #48]
   340b0:	str	q1, [sp, #32]
   340b4:	str	q0, [sp, #16]
   340b8:	str	x7, [sp, #168]
   340bc:	str	x6, [sp, #160]
   340c0:	str	x5, [sp, #152]
   340c4:	str	x4, [sp, #144]
   340c8:	stur	x0, [x29, #-8]
   340cc:	stur	x1, [x29, #-16]
   340d0:	stur	x2, [x29, #-24]
   340d4:	stur	x3, [x29, #-32]
   340d8:	mov	w9, #0xffffff80            	// #-128
   340dc:	stur	w9, [x29, #-44]
   340e0:	mov	w9, #0xffffffe0            	// #-32
   340e4:	stur	w9, [x29, #-48]
   340e8:	add	x10, sp, #0x10
   340ec:	add	x10, x10, #0x80
   340f0:	stur	x10, [x29, #-56]
   340f4:	add	x10, sp, #0x90
   340f8:	add	x10, x10, #0x20
   340fc:	stur	x10, [x29, #-64]
   34100:	add	x10, x29, #0x20
   34104:	stur	x10, [x29, #-72]
   34108:	ldur	x0, [x29, #-8]
   3410c:	ldur	x1, [x29, #-32]
   34110:	ldr	q0, [x8]
   34114:	ldr	q1, [x8, #16]
   34118:	stur	q1, [x29, #-96]
   3411c:	stur	q0, [x29, #-112]
   34120:	sub	x2, x29, #0x70
   34124:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   34128:	stur	x0, [x29, #-40]
   3412c:	ldur	x8, [x29, #-40]
   34130:	cbnz	x8, 34150 <scols_init_debug@@SMARTCOLS_2.25+0x1b080>
   34134:	b	34138 <scols_init_debug@@SMARTCOLS_2.25+0x1b068>
   34138:	bl	8240 <__errno_location@plt>
   3413c:	ldr	w8, [x0]
   34140:	mov	w9, wzr
   34144:	subs	w8, w9, w8
   34148:	str	w8, [sp, #12]
   3414c:	b	3416c <scols_init_debug@@SMARTCOLS_2.25+0x1b09c>
   34150:	ldur	x0, [x29, #-8]
   34154:	ldur	x1, [x29, #-16]
   34158:	ldur	x2, [x29, #-24]
   3415c:	ldur	x3, [x29, #-40]
   34160:	bl	33fa8 <scols_init_debug@@SMARTCOLS_2.25+0x1aed8>
   34164:	str	w0, [sp, #12]
   34168:	b	3416c <scols_init_debug@@SMARTCOLS_2.25+0x1b09c>
   3416c:	ldr	w0, [sp, #12]
   34170:	ldr	x28, [sp, #304]
   34174:	ldp	x29, x30, [sp, #288]
   34178:	add	sp, sp, #0x140
   3417c:	ret
   34180:	sub	sp, sp, #0x160
   34184:	stp	x29, x30, [sp, #320]
   34188:	str	x28, [sp, #336]
   3418c:	add	x29, sp, #0x140
   34190:	sub	x8, x29, #0x48
   34194:	str	q7, [sp, #144]
   34198:	str	q6, [sp, #128]
   3419c:	str	q5, [sp, #112]
   341a0:	str	q4, [sp, #96]
   341a4:	str	q3, [sp, #80]
   341a8:	str	q2, [sp, #64]
   341ac:	str	q1, [sp, #48]
   341b0:	str	q0, [sp, #32]
   341b4:	stur	x7, [x29, #-120]
   341b8:	stur	x6, [x29, #-128]
   341bc:	stur	x5, [x29, #-136]
   341c0:	stur	x4, [x29, #-144]
   341c4:	stur	x3, [x29, #-152]
   341c8:	stur	x0, [x29, #-16]
   341cc:	stur	x1, [x29, #-24]
   341d0:	stur	x2, [x29, #-32]
   341d4:	ldur	x0, [x29, #-16]
   341d8:	ldur	x2, [x29, #-24]
   341dc:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   341e0:	add	x1, x1, #0xf23
   341e4:	str	x8, [sp, #24]
   341e8:	bl	3327c <scols_init_debug@@SMARTCOLS_2.25+0x1a1ac>
   341ec:	stur	x0, [x29, #-40]
   341f0:	ldur	x8, [x29, #-40]
   341f4:	cbnz	x8, 34208 <scols_init_debug@@SMARTCOLS_2.25+0x1b138>
   341f8:	b	341fc <scols_init_debug@@SMARTCOLS_2.25+0x1b12c>
   341fc:	mov	w8, #0xffffffea            	// #-22
   34200:	stur	w8, [x29, #-4]
   34204:	b	342ec <scols_init_debug@@SMARTCOLS_2.25+0x1b21c>
   34208:	b	3420c <scols_init_debug@@SMARTCOLS_2.25+0x1b13c>
   3420c:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   34210:	ldrb	w9, [x8, #3036]
   34214:	tbz	w9, #2, 3427c <scols_init_debug@@SMARTCOLS_2.25+0x1b1ac>
   34218:	b	3421c <scols_init_debug@@SMARTCOLS_2.25+0x1b14c>
   3421c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   34220:	ldr	x8, [x8, #4016]
   34224:	ldr	x0, [x8]
   34228:	str	x0, [sp, #16]
   3422c:	bl	7880 <getpid@plt>
   34230:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   34234:	add	x1, x1, #0x933
   34238:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   3423c:	add	x3, x3, #0x9b4
   34240:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   34244:	add	x4, x4, #0x5e
   34248:	ldr	x8, [sp, #16]
   3424c:	str	w0, [sp, #12]
   34250:	mov	x0, x8
   34254:	ldr	w2, [sp, #12]
   34258:	bl	8380 <fprintf@plt>
   3425c:	ldur	x1, [x29, #-32]
   34260:	ldur	x2, [x29, #-24]
   34264:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   34268:	add	x8, x8, #0xb85
   3426c:	str	w0, [sp, #8]
   34270:	mov	x0, x8
   34274:	bl	32b78 <scols_init_debug@@SMARTCOLS_2.25+0x19aa8>
   34278:	b	3427c <scols_init_debug@@SMARTCOLS_2.25+0x1b1ac>
   3427c:	b	34280 <scols_init_debug@@SMARTCOLS_2.25+0x1b1b0>
   34280:	mov	w8, #0xffffff80            	// #-128
   34284:	stur	w8, [x29, #-44]
   34288:	mov	w8, #0xffffffd8            	// #-40
   3428c:	stur	w8, [x29, #-48]
   34290:	add	x9, x29, #0x20
   34294:	stur	x9, [x29, #-72]
   34298:	add	x9, sp, #0x20
   3429c:	add	x9, x9, #0x80
   342a0:	stur	x9, [x29, #-56]
   342a4:	sub	x9, x29, #0x98
   342a8:	add	x9, x9, #0x28
   342ac:	stur	x9, [x29, #-64]
   342b0:	ldur	x0, [x29, #-40]
   342b4:	ldur	x1, [x29, #-32]
   342b8:	ldr	x9, [sp, #24]
   342bc:	ldr	q0, [x9]
   342c0:	ldr	q1, [x9, #16]
   342c4:	stur	q1, [x29, #-96]
   342c8:	stur	q0, [x29, #-112]
   342cc:	sub	x2, x29, #0x70
   342d0:	bl	7f00 <__isoc99_vfscanf@plt>
   342d4:	stur	w0, [x29, #-76]
   342d8:	ldur	x0, [x29, #-40]
   342dc:	bl	7860 <fclose@plt>
   342e0:	ldur	w8, [x29, #-76]
   342e4:	stur	w8, [x29, #-4]
   342e8:	b	342ec <scols_init_debug@@SMARTCOLS_2.25+0x1b21c>
   342ec:	ldur	w0, [x29, #-4]
   342f0:	ldr	x28, [sp, #336]
   342f4:	ldp	x29, x30, [sp, #320]
   342f8:	add	sp, sp, #0x160
   342fc:	ret
   34300:	sub	sp, sp, #0x160
   34304:	stp	x29, x30, [sp, #320]
   34308:	str	x28, [sp, #336]
   3430c:	add	x29, sp, #0x140
   34310:	sub	x8, x29, #0x48
   34314:	str	q7, [sp, #128]
   34318:	str	q6, [sp, #112]
   3431c:	str	q5, [sp, #96]
   34320:	str	q4, [sp, #80]
   34324:	str	q3, [sp, #64]
   34328:	str	q2, [sp, #48]
   3432c:	str	q1, [sp, #32]
   34330:	str	q0, [sp, #16]
   34334:	str	x7, [sp, #168]
   34338:	str	x6, [sp, #160]
   3433c:	str	x5, [sp, #152]
   34340:	str	x4, [sp, #144]
   34344:	stur	x0, [x29, #-16]
   34348:	stur	x1, [x29, #-24]
   3434c:	stur	x3, [x29, #-32]
   34350:	ldur	x0, [x29, #-16]
   34354:	ldur	x9, [x29, #-24]
   34358:	ldr	q0, [x2]
   3435c:	ldr	q1, [x2, #16]
   34360:	stur	q1, [x29, #-96]
   34364:	stur	q0, [x29, #-112]
   34368:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   3436c:	add	x1, x1, #0xf23
   34370:	sub	x3, x29, #0x70
   34374:	mov	x2, x9
   34378:	str	x8, [sp, #8]
   3437c:	bl	33474 <scols_init_debug@@SMARTCOLS_2.25+0x1a3a4>
   34380:	stur	x0, [x29, #-40]
   34384:	ldur	x8, [x29, #-40]
   34388:	cbnz	x8, 3439c <scols_init_debug@@SMARTCOLS_2.25+0x1b2cc>
   3438c:	b	34390 <scols_init_debug@@SMARTCOLS_2.25+0x1b2c0>
   34390:	mov	w8, #0xffffffea            	// #-22
   34394:	stur	w8, [x29, #-4]
   34398:	b	34408 <scols_init_debug@@SMARTCOLS_2.25+0x1b338>
   3439c:	mov	w8, #0xffffff80            	// #-128
   343a0:	stur	w8, [x29, #-44]
   343a4:	mov	w8, #0xffffffe0            	// #-32
   343a8:	stur	w8, [x29, #-48]
   343ac:	add	x9, x29, #0x20
   343b0:	stur	x9, [x29, #-72]
   343b4:	add	x9, sp, #0x10
   343b8:	add	x9, x9, #0x80
   343bc:	stur	x9, [x29, #-56]
   343c0:	add	x9, sp, #0x90
   343c4:	add	x9, x9, #0x20
   343c8:	stur	x9, [x29, #-64]
   343cc:	ldur	x0, [x29, #-40]
   343d0:	ldur	x1, [x29, #-32]
   343d4:	ldr	x9, [sp, #8]
   343d8:	ldr	q0, [x9]
   343dc:	ldr	q1, [x9, #16]
   343e0:	stur	q1, [x29, #-128]
   343e4:	stur	q0, [x29, #-144]
   343e8:	sub	x2, x29, #0x90
   343ec:	bl	7f00 <__isoc99_vfscanf@plt>
   343f0:	stur	w0, [x29, #-76]
   343f4:	ldur	x0, [x29, #-40]
   343f8:	bl	7860 <fclose@plt>
   343fc:	ldur	w8, [x29, #-76]
   34400:	stur	w8, [x29, #-4]
   34404:	b	34408 <scols_init_debug@@SMARTCOLS_2.25+0x1b338>
   34408:	ldur	w0, [x29, #-4]
   3440c:	ldr	x28, [sp, #336]
   34410:	ldp	x29, x30, [sp, #320]
   34414:	add	sp, sp, #0x160
   34418:	ret
   3441c:	sub	sp, sp, #0x40
   34420:	stp	x29, x30, [sp, #48]
   34424:	add	x29, sp, #0x30
   34428:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   3442c:	add	x8, x8, #0xb97
   34430:	add	x3, sp, #0x8
   34434:	stur	x0, [x29, #-16]
   34438:	str	x1, [sp, #24]
   3443c:	str	x2, [sp, #16]
   34440:	str	xzr, [sp, #8]
   34444:	ldur	x0, [x29, #-16]
   34448:	ldr	x1, [sp, #16]
   3444c:	mov	x2, x8
   34450:	bl	34180 <scols_init_debug@@SMARTCOLS_2.25+0x1b0b0>
   34454:	str	w0, [sp, #4]
   34458:	ldr	w9, [sp, #4]
   3445c:	cmp	w9, #0x1
   34460:	b.eq	34470 <scols_init_debug@@SMARTCOLS_2.25+0x1b3a0>  // b.none
   34464:	mov	w8, #0xffffffff            	// #-1
   34468:	stur	w8, [x29, #-4]
   3446c:	b	34488 <scols_init_debug@@SMARTCOLS_2.25+0x1b3b8>
   34470:	ldr	x8, [sp, #24]
   34474:	cbz	x8, 34484 <scols_init_debug@@SMARTCOLS_2.25+0x1b3b4>
   34478:	ldr	x8, [sp, #8]
   3447c:	ldr	x9, [sp, #24]
   34480:	str	x8, [x9]
   34484:	stur	wzr, [x29, #-4]
   34488:	ldur	w0, [x29, #-4]
   3448c:	ldp	x29, x30, [sp, #48]
   34490:	add	sp, sp, #0x40
   34494:	ret
   34498:	sub	sp, sp, #0x140
   3449c:	stp	x29, x30, [sp, #288]
   344a0:	str	x28, [sp, #304]
   344a4:	add	x29, sp, #0x120
   344a8:	str	q7, [sp, #128]
   344ac:	str	q6, [sp, #112]
   344b0:	str	q5, [sp, #96]
   344b4:	str	q4, [sp, #80]
   344b8:	str	q3, [sp, #64]
   344bc:	str	q2, [sp, #48]
   344c0:	str	q1, [sp, #32]
   344c4:	str	q0, [sp, #16]
   344c8:	stur	x7, [x29, #-104]
   344cc:	stur	x6, [x29, #-112]
   344d0:	stur	x5, [x29, #-120]
   344d4:	stur	x4, [x29, #-128]
   344d8:	stur	x3, [x29, #-136]
   344dc:	stur	x0, [x29, #-8]
   344e0:	stur	x1, [x29, #-16]
   344e4:	stur	x2, [x29, #-24]
   344e8:	mov	w8, #0xffffff80            	// #-128
   344ec:	stur	w8, [x29, #-36]
   344f0:	mov	w8, #0xffffffd8            	// #-40
   344f4:	stur	w8, [x29, #-40]
   344f8:	add	x9, sp, #0x10
   344fc:	add	x9, x9, #0x80
   34500:	stur	x9, [x29, #-48]
   34504:	sub	x9, x29, #0x88
   34508:	add	x9, x9, #0x28
   3450c:	stur	x9, [x29, #-56]
   34510:	add	x9, x29, #0x20
   34514:	stur	x9, [x29, #-64]
   34518:	ldur	x0, [x29, #-8]
   3451c:	ldur	x1, [x29, #-24]
   34520:	ldur	q0, [x29, #-64]
   34524:	ldur	q1, [x29, #-48]
   34528:	stur	q1, [x29, #-80]
   3452c:	stur	q0, [x29, #-96]
   34530:	sub	x2, x29, #0x60
   34534:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   34538:	stur	x0, [x29, #-32]
   3453c:	ldur	x9, [x29, #-32]
   34540:	cbnz	x9, 34560 <scols_init_debug@@SMARTCOLS_2.25+0x1b490>
   34544:	b	34548 <scols_init_debug@@SMARTCOLS_2.25+0x1b478>
   34548:	bl	8240 <__errno_location@plt>
   3454c:	ldr	w8, [x0]
   34550:	mov	w9, wzr
   34554:	subs	w8, w9, w8
   34558:	str	w8, [sp, #12]
   3455c:	b	34578 <scols_init_debug@@SMARTCOLS_2.25+0x1b4a8>
   34560:	ldur	x0, [x29, #-8]
   34564:	ldur	x1, [x29, #-16]
   34568:	ldur	x2, [x29, #-32]
   3456c:	bl	3441c <scols_init_debug@@SMARTCOLS_2.25+0x1b34c>
   34570:	str	w0, [sp, #12]
   34574:	b	34578 <scols_init_debug@@SMARTCOLS_2.25+0x1b4a8>
   34578:	ldr	w0, [sp, #12]
   3457c:	ldr	x28, [sp, #304]
   34580:	ldp	x29, x30, [sp, #288]
   34584:	add	sp, sp, #0x140
   34588:	ret
   3458c:	sub	sp, sp, #0x40
   34590:	stp	x29, x30, [sp, #48]
   34594:	add	x29, sp, #0x30
   34598:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   3459c:	add	x8, x8, #0x95a
   345a0:	add	x3, sp, #0x8
   345a4:	stur	x0, [x29, #-16]
   345a8:	str	x1, [sp, #24]
   345ac:	str	x2, [sp, #16]
   345b0:	str	xzr, [sp, #8]
   345b4:	ldur	x0, [x29, #-16]
   345b8:	ldr	x1, [sp, #16]
   345bc:	mov	x2, x8
   345c0:	bl	34180 <scols_init_debug@@SMARTCOLS_2.25+0x1b0b0>
   345c4:	str	w0, [sp, #4]
   345c8:	ldr	w9, [sp, #4]
   345cc:	cmp	w9, #0x1
   345d0:	b.eq	345e0 <scols_init_debug@@SMARTCOLS_2.25+0x1b510>  // b.none
   345d4:	mov	w8, #0xffffffff            	// #-1
   345d8:	stur	w8, [x29, #-4]
   345dc:	b	345f8 <scols_init_debug@@SMARTCOLS_2.25+0x1b528>
   345e0:	ldr	x8, [sp, #24]
   345e4:	cbz	x8, 345f4 <scols_init_debug@@SMARTCOLS_2.25+0x1b524>
   345e8:	ldr	x8, [sp, #8]
   345ec:	ldr	x9, [sp, #24]
   345f0:	str	x8, [x9]
   345f4:	stur	wzr, [x29, #-4]
   345f8:	ldur	w0, [x29, #-4]
   345fc:	ldp	x29, x30, [sp, #48]
   34600:	add	sp, sp, #0x40
   34604:	ret
   34608:	sub	sp, sp, #0x140
   3460c:	stp	x29, x30, [sp, #288]
   34610:	str	x28, [sp, #304]
   34614:	add	x29, sp, #0x120
   34618:	str	q7, [sp, #128]
   3461c:	str	q6, [sp, #112]
   34620:	str	q5, [sp, #96]
   34624:	str	q4, [sp, #80]
   34628:	str	q3, [sp, #64]
   3462c:	str	q2, [sp, #48]
   34630:	str	q1, [sp, #32]
   34634:	str	q0, [sp, #16]
   34638:	stur	x7, [x29, #-104]
   3463c:	stur	x6, [x29, #-112]
   34640:	stur	x5, [x29, #-120]
   34644:	stur	x4, [x29, #-128]
   34648:	stur	x3, [x29, #-136]
   3464c:	stur	x0, [x29, #-8]
   34650:	stur	x1, [x29, #-16]
   34654:	stur	x2, [x29, #-24]
   34658:	mov	w8, #0xffffff80            	// #-128
   3465c:	stur	w8, [x29, #-36]
   34660:	mov	w8, #0xffffffd8            	// #-40
   34664:	stur	w8, [x29, #-40]
   34668:	add	x9, sp, #0x10
   3466c:	add	x9, x9, #0x80
   34670:	stur	x9, [x29, #-48]
   34674:	sub	x9, x29, #0x88
   34678:	add	x9, x9, #0x28
   3467c:	stur	x9, [x29, #-56]
   34680:	add	x9, x29, #0x20
   34684:	stur	x9, [x29, #-64]
   34688:	ldur	x0, [x29, #-8]
   3468c:	ldur	x1, [x29, #-24]
   34690:	ldur	q0, [x29, #-64]
   34694:	ldur	q1, [x29, #-48]
   34698:	stur	q1, [x29, #-80]
   3469c:	stur	q0, [x29, #-96]
   346a0:	sub	x2, x29, #0x60
   346a4:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   346a8:	stur	x0, [x29, #-32]
   346ac:	ldur	x9, [x29, #-32]
   346b0:	cbnz	x9, 346d0 <scols_init_debug@@SMARTCOLS_2.25+0x1b600>
   346b4:	b	346b8 <scols_init_debug@@SMARTCOLS_2.25+0x1b5e8>
   346b8:	bl	8240 <__errno_location@plt>
   346bc:	ldr	w8, [x0]
   346c0:	mov	w9, wzr
   346c4:	subs	w8, w9, w8
   346c8:	str	w8, [sp, #12]
   346cc:	b	346e8 <scols_init_debug@@SMARTCOLS_2.25+0x1b618>
   346d0:	ldur	x0, [x29, #-8]
   346d4:	ldur	x1, [x29, #-16]
   346d8:	ldur	x2, [x29, #-32]
   346dc:	bl	3458c <scols_init_debug@@SMARTCOLS_2.25+0x1b4bc>
   346e0:	str	w0, [sp, #12]
   346e4:	b	346e8 <scols_init_debug@@SMARTCOLS_2.25+0x1b618>
   346e8:	ldr	w0, [sp, #12]
   346ec:	ldr	x28, [sp, #304]
   346f0:	ldp	x29, x30, [sp, #288]
   346f4:	add	sp, sp, #0x140
   346f8:	ret
   346fc:	sub	sp, sp, #0x40
   34700:	stp	x29, x30, [sp, #48]
   34704:	add	x29, sp, #0x30
   34708:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   3470c:	add	x8, x8, #0x501
   34710:	add	x3, sp, #0x8
   34714:	stur	x0, [x29, #-16]
   34718:	str	x1, [sp, #24]
   3471c:	str	x2, [sp, #16]
   34720:	str	wzr, [sp, #8]
   34724:	ldur	x0, [x29, #-16]
   34728:	ldr	x1, [sp, #16]
   3472c:	mov	x2, x8
   34730:	bl	34180 <scols_init_debug@@SMARTCOLS_2.25+0x1b0b0>
   34734:	str	w0, [sp, #12]
   34738:	ldr	w9, [sp, #12]
   3473c:	cmp	w9, #0x1
   34740:	b.eq	34750 <scols_init_debug@@SMARTCOLS_2.25+0x1b680>  // b.none
   34744:	mov	w8, #0xffffffff            	// #-1
   34748:	stur	w8, [x29, #-4]
   3474c:	b	34768 <scols_init_debug@@SMARTCOLS_2.25+0x1b698>
   34750:	ldr	x8, [sp, #24]
   34754:	cbz	x8, 34764 <scols_init_debug@@SMARTCOLS_2.25+0x1b694>
   34758:	ldr	w8, [sp, #8]
   3475c:	ldr	x9, [sp, #24]
   34760:	str	w8, [x9]
   34764:	stur	wzr, [x29, #-4]
   34768:	ldur	w0, [x29, #-4]
   3476c:	ldp	x29, x30, [sp, #48]
   34770:	add	sp, sp, #0x40
   34774:	ret
   34778:	sub	sp, sp, #0x140
   3477c:	stp	x29, x30, [sp, #288]
   34780:	str	x28, [sp, #304]
   34784:	add	x29, sp, #0x120
   34788:	str	q7, [sp, #128]
   3478c:	str	q6, [sp, #112]
   34790:	str	q5, [sp, #96]
   34794:	str	q4, [sp, #80]
   34798:	str	q3, [sp, #64]
   3479c:	str	q2, [sp, #48]
   347a0:	str	q1, [sp, #32]
   347a4:	str	q0, [sp, #16]
   347a8:	stur	x7, [x29, #-104]
   347ac:	stur	x6, [x29, #-112]
   347b0:	stur	x5, [x29, #-120]
   347b4:	stur	x4, [x29, #-128]
   347b8:	stur	x3, [x29, #-136]
   347bc:	stur	x0, [x29, #-8]
   347c0:	stur	x1, [x29, #-16]
   347c4:	stur	x2, [x29, #-24]
   347c8:	mov	w8, #0xffffff80            	// #-128
   347cc:	stur	w8, [x29, #-36]
   347d0:	mov	w8, #0xffffffd8            	// #-40
   347d4:	stur	w8, [x29, #-40]
   347d8:	add	x9, sp, #0x10
   347dc:	add	x9, x9, #0x80
   347e0:	stur	x9, [x29, #-48]
   347e4:	sub	x9, x29, #0x88
   347e8:	add	x9, x9, #0x28
   347ec:	stur	x9, [x29, #-56]
   347f0:	add	x9, x29, #0x20
   347f4:	stur	x9, [x29, #-64]
   347f8:	ldur	x0, [x29, #-8]
   347fc:	ldur	x1, [x29, #-24]
   34800:	ldur	q0, [x29, #-64]
   34804:	ldur	q1, [x29, #-48]
   34808:	stur	q1, [x29, #-80]
   3480c:	stur	q0, [x29, #-96]
   34810:	sub	x2, x29, #0x60
   34814:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   34818:	stur	x0, [x29, #-32]
   3481c:	ldur	x9, [x29, #-32]
   34820:	cbnz	x9, 34840 <scols_init_debug@@SMARTCOLS_2.25+0x1b770>
   34824:	b	34828 <scols_init_debug@@SMARTCOLS_2.25+0x1b758>
   34828:	bl	8240 <__errno_location@plt>
   3482c:	ldr	w8, [x0]
   34830:	mov	w9, wzr
   34834:	subs	w8, w9, w8
   34838:	str	w8, [sp, #12]
   3483c:	b	34858 <scols_init_debug@@SMARTCOLS_2.25+0x1b788>
   34840:	ldur	x0, [x29, #-8]
   34844:	ldur	x1, [x29, #-16]
   34848:	ldur	x2, [x29, #-32]
   3484c:	bl	346fc <scols_init_debug@@SMARTCOLS_2.25+0x1b62c>
   34850:	str	w0, [sp, #12]
   34854:	b	34858 <scols_init_debug@@SMARTCOLS_2.25+0x1b788>
   34858:	ldr	w0, [sp, #12]
   3485c:	ldr	x28, [sp, #304]
   34860:	ldp	x29, x30, [sp, #288]
   34864:	add	sp, sp, #0x140
   34868:	ret
   3486c:	sub	sp, sp, #0x40
   34870:	stp	x29, x30, [sp, #48]
   34874:	add	x29, sp, #0x30
   34878:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   3487c:	add	x8, x8, #0xcd0
   34880:	add	x3, sp, #0x8
   34884:	stur	x0, [x29, #-16]
   34888:	str	x1, [sp, #24]
   3488c:	str	x2, [sp, #16]
   34890:	ldur	x0, [x29, #-16]
   34894:	ldr	x1, [sp, #16]
   34898:	mov	x2, x8
   3489c:	bl	34180 <scols_init_debug@@SMARTCOLS_2.25+0x1b0b0>
   348a0:	str	w0, [sp, #12]
   348a4:	ldr	w9, [sp, #12]
   348a8:	cmp	w9, #0x1
   348ac:	b.eq	348bc <scols_init_debug@@SMARTCOLS_2.25+0x1b7ec>  // b.none
   348b0:	mov	w8, #0xffffffff            	// #-1
   348b4:	stur	w8, [x29, #-4]
   348b8:	b	348d4 <scols_init_debug@@SMARTCOLS_2.25+0x1b804>
   348bc:	ldr	x8, [sp, #24]
   348c0:	cbz	x8, 348d0 <scols_init_debug@@SMARTCOLS_2.25+0x1b800>
   348c4:	ldr	w8, [sp, #8]
   348c8:	ldr	x9, [sp, #24]
   348cc:	str	w8, [x9]
   348d0:	stur	wzr, [x29, #-4]
   348d4:	ldur	w0, [x29, #-4]
   348d8:	ldp	x29, x30, [sp, #48]
   348dc:	add	sp, sp, #0x40
   348e0:	ret
   348e4:	sub	sp, sp, #0x140
   348e8:	stp	x29, x30, [sp, #288]
   348ec:	str	x28, [sp, #304]
   348f0:	add	x29, sp, #0x120
   348f4:	str	q7, [sp, #128]
   348f8:	str	q6, [sp, #112]
   348fc:	str	q5, [sp, #96]
   34900:	str	q4, [sp, #80]
   34904:	str	q3, [sp, #64]
   34908:	str	q2, [sp, #48]
   3490c:	str	q1, [sp, #32]
   34910:	str	q0, [sp, #16]
   34914:	stur	x7, [x29, #-104]
   34918:	stur	x6, [x29, #-112]
   3491c:	stur	x5, [x29, #-120]
   34920:	stur	x4, [x29, #-128]
   34924:	stur	x3, [x29, #-136]
   34928:	stur	x0, [x29, #-8]
   3492c:	stur	x1, [x29, #-16]
   34930:	stur	x2, [x29, #-24]
   34934:	mov	w8, #0xffffff80            	// #-128
   34938:	stur	w8, [x29, #-36]
   3493c:	mov	w8, #0xffffffd8            	// #-40
   34940:	stur	w8, [x29, #-40]
   34944:	add	x9, sp, #0x10
   34948:	add	x9, x9, #0x80
   3494c:	stur	x9, [x29, #-48]
   34950:	sub	x9, x29, #0x88
   34954:	add	x9, x9, #0x28
   34958:	stur	x9, [x29, #-56]
   3495c:	add	x9, x29, #0x20
   34960:	stur	x9, [x29, #-64]
   34964:	ldur	x0, [x29, #-8]
   34968:	ldur	x1, [x29, #-24]
   3496c:	ldur	q0, [x29, #-64]
   34970:	ldur	q1, [x29, #-48]
   34974:	stur	q1, [x29, #-80]
   34978:	stur	q0, [x29, #-96]
   3497c:	sub	x2, x29, #0x60
   34980:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   34984:	stur	x0, [x29, #-32]
   34988:	ldur	x9, [x29, #-32]
   3498c:	cbnz	x9, 349ac <scols_init_debug@@SMARTCOLS_2.25+0x1b8dc>
   34990:	b	34994 <scols_init_debug@@SMARTCOLS_2.25+0x1b8c4>
   34994:	bl	8240 <__errno_location@plt>
   34998:	ldr	w8, [x0]
   3499c:	mov	w9, wzr
   349a0:	subs	w8, w9, w8
   349a4:	str	w8, [sp, #12]
   349a8:	b	349c4 <scols_init_debug@@SMARTCOLS_2.25+0x1b8f4>
   349ac:	ldur	x0, [x29, #-8]
   349b0:	ldur	x1, [x29, #-16]
   349b4:	ldur	x2, [x29, #-32]
   349b8:	bl	3486c <scols_init_debug@@SMARTCOLS_2.25+0x1b79c>
   349bc:	str	w0, [sp, #12]
   349c0:	b	349c4 <scols_init_debug@@SMARTCOLS_2.25+0x1b8f4>
   349c4:	ldr	w0, [sp, #12]
   349c8:	ldr	x28, [sp, #304]
   349cc:	ldp	x29, x30, [sp, #288]
   349d0:	add	sp, sp, #0x140
   349d4:	ret
   349d8:	sub	sp, sp, #0x40
   349dc:	stp	x29, x30, [sp, #48]
   349e0:	add	x29, sp, #0x30
   349e4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   349e8:	add	x8, x8, #0xc1d
   349ec:	add	x3, sp, #0x8
   349f0:	add	x4, sp, #0x4
   349f4:	stur	x0, [x29, #-16]
   349f8:	str	x1, [sp, #24]
   349fc:	str	x2, [sp, #16]
   34a00:	ldur	x0, [x29, #-16]
   34a04:	ldr	x1, [sp, #16]
   34a08:	mov	x2, x8
   34a0c:	bl	34180 <scols_init_debug@@SMARTCOLS_2.25+0x1b0b0>
   34a10:	str	w0, [sp, #12]
   34a14:	ldr	w9, [sp, #12]
   34a18:	cmp	w9, #0x2
   34a1c:	b.eq	34a2c <scols_init_debug@@SMARTCOLS_2.25+0x1b95c>  // b.none
   34a20:	mov	w8, #0xffffffff            	// #-1
   34a24:	stur	w8, [x29, #-4]
   34a28:	b	34a4c <scols_init_debug@@SMARTCOLS_2.25+0x1b97c>
   34a2c:	ldr	x8, [sp, #24]
   34a30:	cbz	x8, 34a48 <scols_init_debug@@SMARTCOLS_2.25+0x1b978>
   34a34:	ldr	w0, [sp, #8]
   34a38:	ldr	w1, [sp, #4]
   34a3c:	bl	77e0 <gnu_dev_makedev@plt>
   34a40:	ldr	x8, [sp, #24]
   34a44:	str	x0, [x8]
   34a48:	stur	wzr, [x29, #-4]
   34a4c:	ldur	w0, [x29, #-4]
   34a50:	ldp	x29, x30, [sp, #48]
   34a54:	add	sp, sp, #0x40
   34a58:	ret
   34a5c:	sub	sp, sp, #0x140
   34a60:	stp	x29, x30, [sp, #288]
   34a64:	str	x28, [sp, #304]
   34a68:	add	x29, sp, #0x120
   34a6c:	str	q7, [sp, #128]
   34a70:	str	q6, [sp, #112]
   34a74:	str	q5, [sp, #96]
   34a78:	str	q4, [sp, #80]
   34a7c:	str	q3, [sp, #64]
   34a80:	str	q2, [sp, #48]
   34a84:	str	q1, [sp, #32]
   34a88:	str	q0, [sp, #16]
   34a8c:	stur	x7, [x29, #-104]
   34a90:	stur	x6, [x29, #-112]
   34a94:	stur	x5, [x29, #-120]
   34a98:	stur	x4, [x29, #-128]
   34a9c:	stur	x3, [x29, #-136]
   34aa0:	stur	x0, [x29, #-8]
   34aa4:	stur	x1, [x29, #-16]
   34aa8:	stur	x2, [x29, #-24]
   34aac:	mov	w8, #0xffffff80            	// #-128
   34ab0:	stur	w8, [x29, #-36]
   34ab4:	mov	w8, #0xffffffd8            	// #-40
   34ab8:	stur	w8, [x29, #-40]
   34abc:	add	x9, sp, #0x10
   34ac0:	add	x9, x9, #0x80
   34ac4:	stur	x9, [x29, #-48]
   34ac8:	sub	x9, x29, #0x88
   34acc:	add	x9, x9, #0x28
   34ad0:	stur	x9, [x29, #-56]
   34ad4:	add	x9, x29, #0x20
   34ad8:	stur	x9, [x29, #-64]
   34adc:	ldur	x0, [x29, #-8]
   34ae0:	ldur	x1, [x29, #-24]
   34ae4:	ldur	q0, [x29, #-64]
   34ae8:	ldur	q1, [x29, #-48]
   34aec:	stur	q1, [x29, #-80]
   34af0:	stur	q0, [x29, #-96]
   34af4:	sub	x2, x29, #0x60
   34af8:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   34afc:	stur	x0, [x29, #-32]
   34b00:	ldur	x9, [x29, #-32]
   34b04:	cbnz	x9, 34b24 <scols_init_debug@@SMARTCOLS_2.25+0x1ba54>
   34b08:	b	34b0c <scols_init_debug@@SMARTCOLS_2.25+0x1ba3c>
   34b0c:	bl	8240 <__errno_location@plt>
   34b10:	ldr	w8, [x0]
   34b14:	mov	w9, wzr
   34b18:	subs	w8, w9, w8
   34b1c:	str	w8, [sp, #12]
   34b20:	b	34b3c <scols_init_debug@@SMARTCOLS_2.25+0x1ba6c>
   34b24:	ldur	x0, [x29, #-8]
   34b28:	ldur	x1, [x29, #-16]
   34b2c:	ldur	x2, [x29, #-32]
   34b30:	bl	349d8 <scols_init_debug@@SMARTCOLS_2.25+0x1b908>
   34b34:	str	w0, [sp, #12]
   34b38:	b	34b3c <scols_init_debug@@SMARTCOLS_2.25+0x1ba6c>
   34b3c:	ldr	w0, [sp, #12]
   34b40:	ldr	x28, [sp, #304]
   34b44:	ldp	x29, x30, [sp, #288]
   34b48:	add	sp, sp, #0x140
   34b4c:	ret
   34b50:	sub	sp, sp, #0x60
   34b54:	stp	x29, x30, [sp, #80]
   34b58:	add	x29, sp, #0x50
   34b5c:	mov	w8, #0x1                   	// #1
   34b60:	movk	w8, #0x8, lsl #16
   34b64:	stur	x0, [x29, #-16]
   34b68:	stur	x1, [x29, #-24]
   34b6c:	stur	x2, [x29, #-32]
   34b70:	ldur	x0, [x29, #-16]
   34b74:	ldur	x2, [x29, #-32]
   34b78:	mov	w1, w8
   34b7c:	bl	32f34 <scols_init_debug@@SMARTCOLS_2.25+0x19e64>
   34b80:	str	w0, [sp, #36]
   34b84:	ldr	w8, [sp, #36]
   34b88:	cmp	w8, #0x0
   34b8c:	cset	w8, ge  // ge = tcont
   34b90:	tbnz	w8, #0, 34bac <scols_init_debug@@SMARTCOLS_2.25+0x1badc>
   34b94:	bl	8240 <__errno_location@plt>
   34b98:	ldr	w8, [x0]
   34b9c:	mov	w9, wzr
   34ba0:	subs	w8, w9, w8
   34ba4:	stur	w8, [x29, #-4]
   34ba8:	b	34c14 <scols_init_debug@@SMARTCOLS_2.25+0x1bb44>
   34bac:	ldr	w0, [sp, #36]
   34bb0:	ldur	x1, [x29, #-24]
   34bb4:	ldur	x8, [x29, #-24]
   34bb8:	str	w0, [sp, #32]
   34bbc:	mov	x0, x8
   34bc0:	str	x1, [sp, #24]
   34bc4:	bl	74f0 <strlen@plt>
   34bc8:	ldr	w9, [sp, #32]
   34bcc:	str	x0, [sp, #16]
   34bd0:	mov	w0, w9
   34bd4:	ldr	x1, [sp, #24]
   34bd8:	ldr	x2, [sp, #16]
   34bdc:	bl	34c24 <scols_init_debug@@SMARTCOLS_2.25+0x1bb54>
   34be0:	stur	w0, [x29, #-36]
   34be4:	bl	8240 <__errno_location@plt>
   34be8:	ldr	w9, [x0]
   34bec:	str	w9, [sp, #40]
   34bf0:	ldr	w0, [sp, #36]
   34bf4:	bl	7bc0 <close@plt>
   34bf8:	ldr	w9, [sp, #40]
   34bfc:	str	w9, [sp, #12]
   34c00:	bl	8240 <__errno_location@plt>
   34c04:	ldr	w9, [sp, #12]
   34c08:	str	w9, [x0]
   34c0c:	ldur	w10, [x29, #-36]
   34c10:	stur	w10, [x29, #-4]
   34c14:	ldur	w0, [x29, #-4]
   34c18:	ldp	x29, x30, [sp, #80]
   34c1c:	add	sp, sp, #0x60
   34c20:	ret
   34c24:	sub	sp, sp, #0x30
   34c28:	stp	x29, x30, [sp, #32]
   34c2c:	add	x29, sp, #0x20
   34c30:	stur	w0, [x29, #-8]
   34c34:	str	x1, [sp, #16]
   34c38:	str	x2, [sp, #8]
   34c3c:	ldr	x8, [sp, #8]
   34c40:	cbz	x8, 34ce8 <scols_init_debug@@SMARTCOLS_2.25+0x1bc18>
   34c44:	bl	8240 <__errno_location@plt>
   34c48:	str	wzr, [x0]
   34c4c:	ldur	w0, [x29, #-8]
   34c50:	ldr	x1, [sp, #16]
   34c54:	ldr	x2, [sp, #8]
   34c58:	bl	7c30 <write@plt>
   34c5c:	str	x0, [sp]
   34c60:	ldr	x8, [sp]
   34c64:	cmp	x8, #0x0
   34c68:	cset	w9, le
   34c6c:	tbnz	w9, #0, 34c9c <scols_init_debug@@SMARTCOLS_2.25+0x1bbcc>
   34c70:	ldr	x8, [sp]
   34c74:	ldr	x9, [sp, #8]
   34c78:	subs	x8, x9, x8
   34c7c:	str	x8, [sp, #8]
   34c80:	ldr	x8, [sp, #8]
   34c84:	cbz	x8, 34c98 <scols_init_debug@@SMARTCOLS_2.25+0x1bbc8>
   34c88:	ldr	x8, [sp, #16]
   34c8c:	ldr	x9, [sp]
   34c90:	add	x8, x8, x9
   34c94:	str	x8, [sp, #16]
   34c98:	b	34cc8 <scols_init_debug@@SMARTCOLS_2.25+0x1bbf8>
   34c9c:	bl	8240 <__errno_location@plt>
   34ca0:	ldr	w8, [x0]
   34ca4:	cmp	w8, #0x4
   34ca8:	b.eq	34cc8 <scols_init_debug@@SMARTCOLS_2.25+0x1bbf8>  // b.none
   34cac:	bl	8240 <__errno_location@plt>
   34cb0:	ldr	w8, [x0]
   34cb4:	cmp	w8, #0xb
   34cb8:	b.eq	34cc8 <scols_init_debug@@SMARTCOLS_2.25+0x1bbf8>  // b.none
   34cbc:	mov	w8, #0xffffffff            	// #-1
   34cc0:	stur	w8, [x29, #-4]
   34cc4:	b	34cec <scols_init_debug@@SMARTCOLS_2.25+0x1bc1c>
   34cc8:	bl	8240 <__errno_location@plt>
   34ccc:	ldr	w8, [x0]
   34cd0:	cmp	w8, #0xb
   34cd4:	b.ne	34ce4 <scols_init_debug@@SMARTCOLS_2.25+0x1bc14>  // b.any
   34cd8:	mov	w0, #0xd090                	// #53392
   34cdc:	movk	w0, #0x3, lsl #16
   34ce0:	bl	357a0 <scols_init_debug@@SMARTCOLS_2.25+0x1c6d0>
   34ce4:	b	34c3c <scols_init_debug@@SMARTCOLS_2.25+0x1bb6c>
   34ce8:	stur	wzr, [x29, #-4]
   34cec:	ldur	w0, [x29, #-4]
   34cf0:	ldp	x29, x30, [sp, #32]
   34cf4:	add	sp, sp, #0x30
   34cf8:	ret
   34cfc:	sub	sp, sp, #0x140
   34d00:	stp	x29, x30, [sp, #288]
   34d04:	str	x28, [sp, #304]
   34d08:	add	x29, sp, #0x120
   34d0c:	str	q7, [sp, #128]
   34d10:	str	q6, [sp, #112]
   34d14:	str	q5, [sp, #96]
   34d18:	str	q4, [sp, #80]
   34d1c:	str	q3, [sp, #64]
   34d20:	str	q2, [sp, #48]
   34d24:	str	q1, [sp, #32]
   34d28:	str	q0, [sp, #16]
   34d2c:	stur	x7, [x29, #-104]
   34d30:	stur	x6, [x29, #-112]
   34d34:	stur	x5, [x29, #-120]
   34d38:	stur	x4, [x29, #-128]
   34d3c:	stur	x3, [x29, #-136]
   34d40:	stur	x0, [x29, #-8]
   34d44:	stur	x1, [x29, #-16]
   34d48:	stur	x2, [x29, #-24]
   34d4c:	mov	w8, #0xffffff80            	// #-128
   34d50:	stur	w8, [x29, #-36]
   34d54:	mov	w8, #0xffffffd8            	// #-40
   34d58:	stur	w8, [x29, #-40]
   34d5c:	add	x9, sp, #0x10
   34d60:	add	x9, x9, #0x80
   34d64:	stur	x9, [x29, #-48]
   34d68:	sub	x9, x29, #0x88
   34d6c:	add	x9, x9, #0x28
   34d70:	stur	x9, [x29, #-56]
   34d74:	add	x9, x29, #0x20
   34d78:	stur	x9, [x29, #-64]
   34d7c:	ldur	x0, [x29, #-8]
   34d80:	ldur	x1, [x29, #-24]
   34d84:	ldur	q0, [x29, #-64]
   34d88:	ldur	q1, [x29, #-48]
   34d8c:	stur	q1, [x29, #-80]
   34d90:	stur	q0, [x29, #-96]
   34d94:	sub	x2, x29, #0x60
   34d98:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   34d9c:	stur	x0, [x29, #-32]
   34da0:	ldur	x9, [x29, #-32]
   34da4:	cbnz	x9, 34dc4 <scols_init_debug@@SMARTCOLS_2.25+0x1bcf4>
   34da8:	b	34dac <scols_init_debug@@SMARTCOLS_2.25+0x1bcdc>
   34dac:	bl	8240 <__errno_location@plt>
   34db0:	ldr	w8, [x0]
   34db4:	mov	w9, wzr
   34db8:	subs	w8, w9, w8
   34dbc:	str	w8, [sp, #12]
   34dc0:	b	34ddc <scols_init_debug@@SMARTCOLS_2.25+0x1bd0c>
   34dc4:	ldur	x0, [x29, #-8]
   34dc8:	ldur	x1, [x29, #-16]
   34dcc:	ldur	x2, [x29, #-32]
   34dd0:	bl	34b50 <scols_init_debug@@SMARTCOLS_2.25+0x1ba80>
   34dd4:	str	w0, [sp, #12]
   34dd8:	b	34ddc <scols_init_debug@@SMARTCOLS_2.25+0x1bd0c>
   34ddc:	ldr	w0, [sp, #12]
   34de0:	ldr	x28, [sp, #304]
   34de4:	ldp	x29, x30, [sp, #288]
   34de8:	add	sp, sp, #0x140
   34dec:	ret
   34df0:	sub	sp, sp, #0x60
   34df4:	stp	x29, x30, [sp, #80]
   34df8:	add	x29, sp, #0x50
   34dfc:	mov	w8, #0x1                   	// #1
   34e00:	movk	w8, #0x8, lsl #16
   34e04:	stur	x0, [x29, #-16]
   34e08:	stur	x1, [x29, #-24]
   34e0c:	stur	x2, [x29, #-32]
   34e10:	ldur	x0, [x29, #-16]
   34e14:	ldur	x2, [x29, #-32]
   34e18:	mov	w1, w8
   34e1c:	bl	32f34 <scols_init_debug@@SMARTCOLS_2.25+0x19e64>
   34e20:	str	w0, [sp, #12]
   34e24:	ldr	w8, [sp, #12]
   34e28:	cmp	w8, #0x0
   34e2c:	cset	w8, ge  // ge = tcont
   34e30:	tbnz	w8, #0, 34e4c <scols_init_debug@@SMARTCOLS_2.25+0x1bd7c>
   34e34:	bl	8240 <__errno_location@plt>
   34e38:	ldr	w8, [x0]
   34e3c:	mov	w9, wzr
   34e40:	subs	w8, w9, w8
   34e44:	stur	w8, [x29, #-4]
   34e48:	b	34f04 <scols_init_debug@@SMARTCOLS_2.25+0x1be34>
   34e4c:	ldur	x3, [x29, #-24]
   34e50:	add	x0, sp, #0x1a
   34e54:	mov	x1, #0x16                  	// #22
   34e58:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   34e5c:	add	x2, x2, #0xb97
   34e60:	bl	77c0 <snprintf@plt>
   34e64:	str	w0, [sp, #8]
   34e68:	ldr	w8, [sp, #8]
   34e6c:	cmp	w8, #0x0
   34e70:	cset	w8, lt  // lt = tstop
   34e74:	tbnz	w8, #0, 34e84 <scols_init_debug@@SMARTCOLS_2.25+0x1bdb4>
   34e78:	ldrsw	x8, [sp, #8]
   34e7c:	cmp	x8, #0x16
   34e80:	b.cc	34ec0 <scols_init_debug@@SMARTCOLS_2.25+0x1bdf0>  // b.lo, b.ul, b.last
   34e84:	ldr	w8, [sp, #8]
   34e88:	cmp	w8, #0x0
   34e8c:	cset	w8, ge  // ge = tcont
   34e90:	tbnz	w8, #0, 34eac <scols_init_debug@@SMARTCOLS_2.25+0x1bddc>
   34e94:	bl	8240 <__errno_location@plt>
   34e98:	ldr	w8, [x0]
   34e9c:	mov	w9, wzr
   34ea0:	subs	w8, w9, w8
   34ea4:	str	w8, [sp, #4]
   34ea8:	b	34eb4 <scols_init_debug@@SMARTCOLS_2.25+0x1bde4>
   34eac:	mov	w8, #0xfffffff9            	// #-7
   34eb0:	str	w8, [sp, #4]
   34eb4:	ldr	w8, [sp, #4]
   34eb8:	str	w8, [sp, #20]
   34ebc:	b	34ed4 <scols_init_debug@@SMARTCOLS_2.25+0x1be04>
   34ec0:	ldr	w0, [sp, #12]
   34ec4:	ldrsw	x2, [sp, #8]
   34ec8:	add	x1, sp, #0x1a
   34ecc:	bl	34c24 <scols_init_debug@@SMARTCOLS_2.25+0x1bb54>
   34ed0:	str	w0, [sp, #20]
   34ed4:	bl	8240 <__errno_location@plt>
   34ed8:	ldr	w8, [x0]
   34edc:	str	w8, [sp, #16]
   34ee0:	ldr	w0, [sp, #12]
   34ee4:	bl	7bc0 <close@plt>
   34ee8:	ldr	w8, [sp, #16]
   34eec:	str	w8, [sp]
   34ef0:	bl	8240 <__errno_location@plt>
   34ef4:	ldr	w8, [sp]
   34ef8:	str	w8, [x0]
   34efc:	ldr	w9, [sp, #20]
   34f00:	stur	w9, [x29, #-4]
   34f04:	ldur	w0, [x29, #-4]
   34f08:	ldp	x29, x30, [sp, #80]
   34f0c:	add	sp, sp, #0x60
   34f10:	ret
   34f14:	sub	sp, sp, #0x70
   34f18:	stp	x29, x30, [sp, #96]
   34f1c:	add	x29, sp, #0x60
   34f20:	mov	w8, #0x1                   	// #1
   34f24:	movk	w8, #0x8, lsl #16
   34f28:	stur	x0, [x29, #-16]
   34f2c:	stur	x1, [x29, #-24]
   34f30:	stur	x2, [x29, #-32]
   34f34:	ldur	x0, [x29, #-16]
   34f38:	ldur	x2, [x29, #-32]
   34f3c:	mov	w1, w8
   34f40:	bl	32f34 <scols_init_debug@@SMARTCOLS_2.25+0x19e64>
   34f44:	str	w0, [sp, #16]
   34f48:	ldr	w8, [sp, #16]
   34f4c:	cmp	w8, #0x0
   34f50:	cset	w8, ge  // ge = tcont
   34f54:	tbnz	w8, #0, 34f70 <scols_init_debug@@SMARTCOLS_2.25+0x1bea0>
   34f58:	bl	8240 <__errno_location@plt>
   34f5c:	ldr	w8, [x0]
   34f60:	mov	w9, wzr
   34f64:	subs	w8, w9, w8
   34f68:	stur	w8, [x29, #-4]
   34f6c:	b	35028 <scols_init_debug@@SMARTCOLS_2.25+0x1bf58>
   34f70:	ldur	x3, [x29, #-24]
   34f74:	add	x0, sp, #0x1e
   34f78:	mov	x1, #0x22                  	// #34
   34f7c:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   34f80:	add	x2, x2, #0x95a
   34f84:	bl	77c0 <snprintf@plt>
   34f88:	str	w0, [sp, #12]
   34f8c:	ldr	w8, [sp, #12]
   34f90:	cmp	w8, #0x0
   34f94:	cset	w8, lt  // lt = tstop
   34f98:	tbnz	w8, #0, 34fa8 <scols_init_debug@@SMARTCOLS_2.25+0x1bed8>
   34f9c:	ldrsw	x8, [sp, #12]
   34fa0:	cmp	x8, #0x22
   34fa4:	b.cc	34fe4 <scols_init_debug@@SMARTCOLS_2.25+0x1bf14>  // b.lo, b.ul, b.last
   34fa8:	ldr	w8, [sp, #12]
   34fac:	cmp	w8, #0x0
   34fb0:	cset	w8, ge  // ge = tcont
   34fb4:	tbnz	w8, #0, 34fd0 <scols_init_debug@@SMARTCOLS_2.25+0x1bf00>
   34fb8:	bl	8240 <__errno_location@plt>
   34fbc:	ldr	w8, [x0]
   34fc0:	mov	w9, wzr
   34fc4:	subs	w8, w9, w8
   34fc8:	str	w8, [sp, #8]
   34fcc:	b	34fd8 <scols_init_debug@@SMARTCOLS_2.25+0x1bf08>
   34fd0:	mov	w8, #0xfffffff9            	// #-7
   34fd4:	str	w8, [sp, #8]
   34fd8:	ldr	w8, [sp, #8]
   34fdc:	str	w8, [sp, #24]
   34fe0:	b	34ff8 <scols_init_debug@@SMARTCOLS_2.25+0x1bf28>
   34fe4:	ldr	w0, [sp, #16]
   34fe8:	ldrsw	x2, [sp, #12]
   34fec:	add	x1, sp, #0x1e
   34ff0:	bl	34c24 <scols_init_debug@@SMARTCOLS_2.25+0x1bb54>
   34ff4:	str	w0, [sp, #24]
   34ff8:	bl	8240 <__errno_location@plt>
   34ffc:	ldr	w8, [x0]
   35000:	str	w8, [sp, #20]
   35004:	ldr	w0, [sp, #16]
   35008:	bl	7bc0 <close@plt>
   3500c:	ldr	w8, [sp, #20]
   35010:	str	w8, [sp, #4]
   35014:	bl	8240 <__errno_location@plt>
   35018:	ldr	w8, [sp, #4]
   3501c:	str	w8, [x0]
   35020:	ldr	w9, [sp, #24]
   35024:	stur	w9, [x29, #-4]
   35028:	ldur	w0, [x29, #-4]
   3502c:	ldp	x29, x30, [sp, #96]
   35030:	add	sp, sp, #0x70
   35034:	ret
   35038:	sub	sp, sp, #0x140
   3503c:	stp	x29, x30, [sp, #288]
   35040:	str	x28, [sp, #304]
   35044:	add	x29, sp, #0x120
   35048:	str	q7, [sp, #128]
   3504c:	str	q6, [sp, #112]
   35050:	str	q5, [sp, #96]
   35054:	str	q4, [sp, #80]
   35058:	str	q3, [sp, #64]
   3505c:	str	q2, [sp, #48]
   35060:	str	q1, [sp, #32]
   35064:	str	q0, [sp, #16]
   35068:	stur	x7, [x29, #-104]
   3506c:	stur	x6, [x29, #-112]
   35070:	stur	x5, [x29, #-120]
   35074:	stur	x4, [x29, #-128]
   35078:	stur	x3, [x29, #-136]
   3507c:	stur	x0, [x29, #-8]
   35080:	stur	x1, [x29, #-16]
   35084:	stur	x2, [x29, #-24]
   35088:	mov	w8, #0xffffff80            	// #-128
   3508c:	stur	w8, [x29, #-36]
   35090:	mov	w8, #0xffffffd8            	// #-40
   35094:	stur	w8, [x29, #-40]
   35098:	add	x9, sp, #0x10
   3509c:	add	x9, x9, #0x80
   350a0:	stur	x9, [x29, #-48]
   350a4:	sub	x9, x29, #0x88
   350a8:	add	x9, x9, #0x28
   350ac:	stur	x9, [x29, #-56]
   350b0:	add	x9, x29, #0x20
   350b4:	stur	x9, [x29, #-64]
   350b8:	ldur	x0, [x29, #-8]
   350bc:	ldur	x1, [x29, #-24]
   350c0:	ldur	q0, [x29, #-64]
   350c4:	ldur	q1, [x29, #-48]
   350c8:	stur	q1, [x29, #-80]
   350cc:	stur	q0, [x29, #-96]
   350d0:	sub	x2, x29, #0x60
   350d4:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   350d8:	stur	x0, [x29, #-32]
   350dc:	ldur	x9, [x29, #-32]
   350e0:	cbnz	x9, 35100 <scols_init_debug@@SMARTCOLS_2.25+0x1c030>
   350e4:	b	350e8 <scols_init_debug@@SMARTCOLS_2.25+0x1c018>
   350e8:	bl	8240 <__errno_location@plt>
   350ec:	ldr	w8, [x0]
   350f0:	mov	w9, wzr
   350f4:	subs	w8, w9, w8
   350f8:	str	w8, [sp, #12]
   350fc:	b	35118 <scols_init_debug@@SMARTCOLS_2.25+0x1c048>
   35100:	ldur	x0, [x29, #-8]
   35104:	ldur	x1, [x29, #-16]
   35108:	ldur	x2, [x29, #-32]
   3510c:	bl	34f14 <scols_init_debug@@SMARTCOLS_2.25+0x1be44>
   35110:	str	w0, [sp, #12]
   35114:	b	35118 <scols_init_debug@@SMARTCOLS_2.25+0x1c048>
   35118:	ldr	w0, [sp, #12]
   3511c:	ldr	x28, [sp, #304]
   35120:	ldp	x29, x30, [sp, #288]
   35124:	add	sp, sp, #0x140
   35128:	ret
   3512c:	sub	sp, sp, #0x40
   35130:	stp	x29, x30, [sp, #48]
   35134:	add	x29, sp, #0x30
   35138:	stur	x0, [x29, #-16]
   3513c:	str	x1, [sp, #24]
   35140:	str	wzr, [sp, #12]
   35144:	ldur	x0, [x29, #-16]
   35148:	ldr	x1, [sp, #24]
   3514c:	bl	335ac <scols_init_debug@@SMARTCOLS_2.25+0x1a4dc>
   35150:	str	x0, [sp, #16]
   35154:	ldr	x8, [sp, #16]
   35158:	cbnz	x8, 35164 <scols_init_debug@@SMARTCOLS_2.25+0x1c094>
   3515c:	stur	wzr, [x29, #-4]
   35160:	b	35190 <scols_init_debug@@SMARTCOLS_2.25+0x1c0c0>
   35164:	ldr	x0, [sp, #16]
   35168:	bl	351a0 <scols_init_debug@@SMARTCOLS_2.25+0x1c0d0>
   3516c:	cbz	x0, 35180 <scols_init_debug@@SMARTCOLS_2.25+0x1c0b0>
   35170:	ldr	w8, [sp, #12]
   35174:	add	w8, w8, #0x1
   35178:	str	w8, [sp, #12]
   3517c:	b	35164 <scols_init_debug@@SMARTCOLS_2.25+0x1c094>
   35180:	ldr	x0, [sp, #16]
   35184:	bl	7b90 <closedir@plt>
   35188:	ldr	w8, [sp, #12]
   3518c:	stur	w8, [x29, #-4]
   35190:	ldur	w0, [x29, #-4]
   35194:	ldp	x29, x30, [sp, #48]
   35198:	add	sp, sp, #0x40
   3519c:	ret
   351a0:	sub	sp, sp, #0x20
   351a4:	stp	x29, x30, [sp, #16]
   351a8:	add	x29, sp, #0x10
   351ac:	str	x0, [sp, #8]
   351b0:	ldr	x0, [sp, #8]
   351b4:	bl	7b40 <readdir@plt>
   351b8:	str	x0, [sp]
   351bc:	cbz	x0, 351f4 <scols_init_debug@@SMARTCOLS_2.25+0x1c124>
   351c0:	ldr	x8, [sp]
   351c4:	add	x0, x8, #0x13
   351c8:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   351cc:	add	x1, x1, #0x987
   351d0:	bl	7d30 <strcmp@plt>
   351d4:	cbz	w0, 351f0 <scols_init_debug@@SMARTCOLS_2.25+0x1c120>
   351d8:	ldr	x8, [sp]
   351dc:	add	x0, x8, #0x13
   351e0:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   351e4:	add	x1, x1, #0x986
   351e8:	bl	7d30 <strcmp@plt>
   351ec:	cbnz	w0, 351f4 <scols_init_debug@@SMARTCOLS_2.25+0x1c124>
   351f0:	b	351b0 <scols_init_debug@@SMARTCOLS_2.25+0x1c0e0>
   351f4:	ldr	x0, [sp]
   351f8:	ldp	x29, x30, [sp, #16]
   351fc:	add	sp, sp, #0x20
   35200:	ret
   35204:	sub	sp, sp, #0x140
   35208:	stp	x29, x30, [sp, #288]
   3520c:	str	x28, [sp, #304]
   35210:	add	x29, sp, #0x120
   35214:	sub	x8, x29, #0x38
   35218:	str	q7, [sp, #128]
   3521c:	str	q6, [sp, #112]
   35220:	str	q5, [sp, #96]
   35224:	str	q4, [sp, #80]
   35228:	str	q3, [sp, #64]
   3522c:	str	q2, [sp, #48]
   35230:	str	q1, [sp, #32]
   35234:	str	q0, [sp, #16]
   35238:	str	x7, [sp, #184]
   3523c:	str	x6, [sp, #176]
   35240:	str	x5, [sp, #168]
   35244:	str	x4, [sp, #160]
   35248:	str	x3, [sp, #152]
   3524c:	str	x2, [sp, #144]
   35250:	stur	x0, [x29, #-8]
   35254:	stur	x1, [x29, #-16]
   35258:	mov	w9, #0xffffff80            	// #-128
   3525c:	stur	w9, [x29, #-28]
   35260:	mov	w9, #0xffffffd0            	// #-48
   35264:	stur	w9, [x29, #-32]
   35268:	add	x10, sp, #0x10
   3526c:	add	x10, x10, #0x80
   35270:	stur	x10, [x29, #-40]
   35274:	add	x10, sp, #0x90
   35278:	add	x10, x10, #0x30
   3527c:	stur	x10, [x29, #-48]
   35280:	add	x10, x29, #0x20
   35284:	stur	x10, [x29, #-56]
   35288:	ldur	x0, [x29, #-8]
   3528c:	ldur	x1, [x29, #-16]
   35290:	ldr	q0, [x8]
   35294:	ldr	q1, [x8, #16]
   35298:	stur	q1, [x29, #-80]
   3529c:	stur	q0, [x29, #-96]
   352a0:	sub	x2, x29, #0x60
   352a4:	bl	32860 <scols_init_debug@@SMARTCOLS_2.25+0x19790>
   352a8:	stur	x0, [x29, #-24]
   352ac:	ldur	x8, [x29, #-24]
   352b0:	cbnz	x8, 352d0 <scols_init_debug@@SMARTCOLS_2.25+0x1c200>
   352b4:	b	352b8 <scols_init_debug@@SMARTCOLS_2.25+0x1c1e8>
   352b8:	bl	8240 <__errno_location@plt>
   352bc:	ldr	w8, [x0]
   352c0:	mov	w9, wzr
   352c4:	subs	w8, w9, w8
   352c8:	str	w8, [sp, #12]
   352cc:	b	352e4 <scols_init_debug@@SMARTCOLS_2.25+0x1c214>
   352d0:	ldur	x0, [x29, #-8]
   352d4:	ldur	x1, [x29, #-24]
   352d8:	bl	3512c <scols_init_debug@@SMARTCOLS_2.25+0x1c05c>
   352dc:	str	w0, [sp, #12]
   352e0:	b	352e4 <scols_init_debug@@SMARTCOLS_2.25+0x1c214>
   352e4:	ldr	w0, [sp, #12]
   352e8:	ldr	x28, [sp, #304]
   352ec:	ldp	x29, x30, [sp, #288]
   352f0:	add	sp, sp, #0x140
   352f4:	ret
   352f8:	stp	x29, x30, [sp, #-32]!
   352fc:	str	x28, [sp, #16]
   35300:	mov	x29, sp
   35304:	sub	sp, sp, #0x1, lsl #12
   35308:	sub	sp, sp, #0x30
   3530c:	stur	x0, [x29, #-16]
   35310:	stur	x1, [x29, #-24]
   35314:	stur	x2, [x29, #-32]
   35318:	ldur	x8, [x29, #-24]
   3531c:	cbnz	x8, 3532c <scols_init_debug@@SMARTCOLS_2.25+0x1c25c>
   35320:	mov	x8, xzr
   35324:	stur	x8, [x29, #-8]
   35328:	b	3539c <scols_init_debug@@SMARTCOLS_2.25+0x1c2cc>
   3532c:	ldur	x8, [x29, #-16]
   35330:	cbnz	x8, 35348 <scols_init_debug@@SMARTCOLS_2.25+0x1c278>
   35334:	ldur	x0, [x29, #-24]
   35338:	ldur	x1, [x29, #-32]
   3533c:	bl	78b0 <fopen@plt>
   35340:	stur	x0, [x29, #-8]
   35344:	b	3539c <scols_init_debug@@SMARTCOLS_2.25+0x1c2cc>
   35348:	ldur	x8, [x29, #-24]
   3534c:	ldrsb	w9, [x8]
   35350:	cmp	w9, #0x2f
   35354:	b.ne	35364 <scols_init_debug@@SMARTCOLS_2.25+0x1c294>  // b.any
   35358:	ldur	x8, [x29, #-24]
   3535c:	add	x8, x8, #0x1
   35360:	stur	x8, [x29, #-24]
   35364:	ldur	x3, [x29, #-16]
   35368:	ldur	x4, [x29, #-24]
   3536c:	add	x8, sp, #0x10
   35370:	mov	x0, x8
   35374:	mov	x1, #0x1000                	// #4096
   35378:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   3537c:	add	x2, x2, #0xac2
   35380:	str	x8, [sp, #8]
   35384:	bl	77c0 <snprintf@plt>
   35388:	ldur	x1, [x29, #-32]
   3538c:	ldr	x8, [sp, #8]
   35390:	mov	x0, x8
   35394:	bl	78b0 <fopen@plt>
   35398:	stur	x0, [x29, #-8]
   3539c:	ldur	x0, [x29, #-8]
   353a0:	add	sp, sp, #0x1, lsl #12
   353a4:	add	sp, sp, #0x30
   353a8:	ldr	x28, [sp, #16]
   353ac:	ldp	x29, x30, [sp], #32
   353b0:	ret
   353b4:	sub	sp, sp, #0x130
   353b8:	stp	x29, x30, [sp, #272]
   353bc:	str	x28, [sp, #288]
   353c0:	add	x29, sp, #0x110
   353c4:	str	q7, [sp, #112]
   353c8:	str	q6, [sp, #96]
   353cc:	str	q5, [sp, #80]
   353d0:	str	q4, [sp, #64]
   353d4:	str	q3, [sp, #48]
   353d8:	str	q2, [sp, #32]
   353dc:	str	q1, [sp, #16]
   353e0:	str	q0, [sp]
   353e4:	str	x7, [sp, #152]
   353e8:	str	x6, [sp, #144]
   353ec:	str	x5, [sp, #136]
   353f0:	str	x4, [sp, #128]
   353f4:	stur	x0, [x29, #-8]
   353f8:	stur	x1, [x29, #-16]
   353fc:	stur	w2, [x29, #-20]
   35400:	stur	x3, [x29, #-32]
   35404:	mov	w8, wzr
   35408:	stur	w8, [x29, #-68]
   3540c:	mov	w9, #0xffffff80            	// #-128
   35410:	stur	w9, [x29, #-36]
   35414:	mov	w9, #0xffffffe0            	// #-32
   35418:	stur	w9, [x29, #-40]
   3541c:	mov	x10, sp
   35420:	add	x10, x10, #0x80
   35424:	stur	x10, [x29, #-48]
   35428:	add	x10, sp, #0x80
   3542c:	add	x10, x10, #0x20
   35430:	stur	x10, [x29, #-56]
   35434:	add	x10, x29, #0x20
   35438:	stur	x10, [x29, #-64]
   3543c:	ldur	x0, [x29, #-8]
   35440:	ldur	x1, [x29, #-16]
   35444:	ldur	w2, [x29, #-20]
   35448:	ldur	x4, [x29, #-32]
   3544c:	ldur	q0, [x29, #-64]
   35450:	ldur	q1, [x29, #-48]
   35454:	stur	q1, [x29, #-96]
   35458:	stur	q0, [x29, #-112]
   3545c:	sub	x5, x29, #0x70
   35460:	mov	w3, w8
   35464:	bl	35480 <scols_init_debug@@SMARTCOLS_2.25+0x1c3b0>
   35468:	stur	w0, [x29, #-68]
   3546c:	ldur	w0, [x29, #-68]
   35470:	ldr	x28, [sp, #288]
   35474:	ldp	x29, x30, [sp, #272]
   35478:	add	sp, sp, #0x130
   3547c:	ret
   35480:	stp	x29, x30, [sp, #-16]!
   35484:	mov	x29, sp
   35488:	sub	sp, sp, #0xa0
   3548c:	mov	w8, #0x7                   	// #7
   35490:	mov	x9, #0x1                   	// #1
   35494:	mov	x10, xzr
   35498:	adrp	x11, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   3549c:	add	x11, x11, #0xf23
   354a0:	sub	x12, x29, #0x80
   354a4:	stur	x0, [x29, #-16]
   354a8:	stur	x1, [x29, #-24]
   354ac:	stur	w2, [x29, #-28]
   354b0:	stur	w3, [x29, #-32]
   354b4:	stur	x4, [x29, #-40]
   354b8:	ldur	w13, [x29, #-28]
   354bc:	mul	w8, w13, w8
   354c0:	mov	w0, w8
   354c4:	sxtw	x14, w0
   354c8:	stur	x14, [x29, #-64]
   354cc:	ldur	x14, [x29, #-64]
   354d0:	mov	x15, sp
   354d4:	stur	x15, [x29, #-72]
   354d8:	mul	x9, x14, x9
   354dc:	add	x9, x9, #0xf
   354e0:	and	x9, x9, #0xfffffffffffffff0
   354e4:	mov	x15, sp
   354e8:	subs	x9, x15, x9
   354ec:	mov	sp, x9
   354f0:	stur	x14, [x29, #-80]
   354f4:	ldur	x14, [x29, #-24]
   354f8:	str	x10, [x14]
   354fc:	ldur	x0, [x29, #-16]
   35500:	ldur	x2, [x29, #-40]
   35504:	ldr	q0, [x5]
   35508:	stur	q0, [x29, #-128]
   3550c:	ldr	q0, [x5, #16]
   35510:	stur	q0, [x29, #-112]
   35514:	mov	x1, x11
   35518:	mov	x3, x12
   3551c:	stur	x9, [x29, #-144]
   35520:	bl	33474 <scols_init_debug@@SMARTCOLS_2.25+0x1a3a4>
   35524:	stur	x0, [x29, #-48]
   35528:	ldur	x9, [x29, #-48]
   3552c:	cbnz	x9, 35550 <scols_init_debug@@SMARTCOLS_2.25+0x1c480>
   35530:	bl	8240 <__errno_location@plt>
   35534:	ldr	w8, [x0]
   35538:	mov	w9, wzr
   3553c:	subs	w8, w9, w8
   35540:	stur	w8, [x29, #-4]
   35544:	mov	w8, #0x1                   	// #1
   35548:	stur	w8, [x29, #-132]
   3554c:	b	356bc <scols_init_debug@@SMARTCOLS_2.25+0x1c5ec>
   35550:	ldur	x8, [x29, #-64]
   35554:	ldur	x2, [x29, #-48]
   35558:	ldur	x0, [x29, #-144]
   3555c:	mov	w1, w8
   35560:	bl	8390 <fgets@plt>
   35564:	cbnz	x0, 35580 <scols_init_debug@@SMARTCOLS_2.25+0x1c4b0>
   35568:	bl	8240 <__errno_location@plt>
   3556c:	ldr	w8, [x0]
   35570:	mov	w9, wzr
   35574:	subs	w8, w9, w8
   35578:	stur	w8, [x29, #-148]
   3557c:	b	35588 <scols_init_debug@@SMARTCOLS_2.25+0x1c4b8>
   35580:	mov	w8, wzr
   35584:	stur	w8, [x29, #-148]
   35588:	ldur	w8, [x29, #-148]
   3558c:	stur	w8, [x29, #-84]
   35590:	ldur	x0, [x29, #-48]
   35594:	bl	7860 <fclose@plt>
   35598:	ldur	w8, [x29, #-84]
   3559c:	cbz	w8, 355b4 <scols_init_debug@@SMARTCOLS_2.25+0x1c4e4>
   355a0:	ldur	w8, [x29, #-84]
   355a4:	stur	w8, [x29, #-4]
   355a8:	mov	w8, #0x1                   	// #1
   355ac:	stur	w8, [x29, #-132]
   355b0:	b	356bc <scols_init_debug@@SMARTCOLS_2.25+0x1c5ec>
   355b4:	ldur	x0, [x29, #-144]
   355b8:	bl	74f0 <strlen@plt>
   355bc:	stur	x0, [x29, #-64]
   355c0:	ldur	x8, [x29, #-64]
   355c4:	subs	x8, x8, #0x1
   355c8:	ldur	x9, [x29, #-144]
   355cc:	ldrsb	w10, [x9, x8]
   355d0:	cmp	w10, #0xa
   355d4:	b.ne	355f0 <scols_init_debug@@SMARTCOLS_2.25+0x1c520>  // b.any
   355d8:	ldur	x8, [x29, #-64]
   355dc:	subs	x8, x8, #0x1
   355e0:	ldur	x9, [x29, #-144]
   355e4:	add	x8, x9, x8
   355e8:	mov	w10, #0x0                   	// #0
   355ec:	strb	w10, [x8]
   355f0:	ldur	w0, [x29, #-28]
   355f4:	sub	x1, x29, #0x38
   355f8:	mov	x8, xzr
   355fc:	mov	x2, x8
   35600:	bl	3099c <scols_init_debug@@SMARTCOLS_2.25+0x178cc>
   35604:	ldur	x8, [x29, #-24]
   35608:	str	x0, [x8]
   3560c:	ldur	x8, [x29, #-24]
   35610:	ldr	x8, [x8]
   35614:	cbnz	x8, 3562c <scols_init_debug@@SMARTCOLS_2.25+0x1c55c>
   35618:	mov	w8, #0xfffffff4            	// #-12
   3561c:	stur	w8, [x29, #-4]
   35620:	mov	w8, #0x1                   	// #1
   35624:	stur	w8, [x29, #-132]
   35628:	b	356bc <scols_init_debug@@SMARTCOLS_2.25+0x1c5ec>
   3562c:	ldur	w8, [x29, #-32]
   35630:	cbz	w8, 35678 <scols_init_debug@@SMARTCOLS_2.25+0x1c5a8>
   35634:	ldur	x8, [x29, #-24]
   35638:	ldr	x1, [x8]
   3563c:	ldur	x2, [x29, #-56]
   35640:	ldur	x0, [x29, #-144]
   35644:	mov	w9, wzr
   35648:	mov	w3, w9
   3564c:	bl	31494 <scols_init_debug@@SMARTCOLS_2.25+0x183c4>
   35650:	cbz	w0, 35674 <scols_init_debug@@SMARTCOLS_2.25+0x1c5a4>
   35654:	ldur	x8, [x29, #-24]
   35658:	ldr	x0, [x8]
   3565c:	bl	30a48 <scols_init_debug@@SMARTCOLS_2.25+0x17978>
   35660:	mov	w9, #0xffffffea            	// #-22
   35664:	stur	w9, [x29, #-4]
   35668:	mov	w9, #0x1                   	// #1
   3566c:	stur	w9, [x29, #-132]
   35670:	b	356bc <scols_init_debug@@SMARTCOLS_2.25+0x1c5ec>
   35674:	b	356b0 <scols_init_debug@@SMARTCOLS_2.25+0x1c5e0>
   35678:	ldur	x8, [x29, #-24]
   3567c:	ldr	x1, [x8]
   35680:	ldur	x2, [x29, #-56]
   35684:	ldur	x0, [x29, #-144]
   35688:	bl	310c8 <scols_init_debug@@SMARTCOLS_2.25+0x17ff8>
   3568c:	cbz	w0, 356b0 <scols_init_debug@@SMARTCOLS_2.25+0x1c5e0>
   35690:	ldur	x8, [x29, #-24]
   35694:	ldr	x0, [x8]
   35698:	bl	30a48 <scols_init_debug@@SMARTCOLS_2.25+0x17978>
   3569c:	mov	w9, #0xffffffea            	// #-22
   356a0:	stur	w9, [x29, #-4]
   356a4:	mov	w9, #0x1                   	// #1
   356a8:	stur	w9, [x29, #-132]
   356ac:	b	356bc <scols_init_debug@@SMARTCOLS_2.25+0x1c5ec>
   356b0:	stur	wzr, [x29, #-4]
   356b4:	mov	w8, #0x1                   	// #1
   356b8:	stur	w8, [x29, #-132]
   356bc:	ldur	x8, [x29, #-72]
   356c0:	mov	sp, x8
   356c4:	ldur	w0, [x29, #-4]
   356c8:	mov	sp, x29
   356cc:	ldp	x29, x30, [sp], #16
   356d0:	ret
   356d4:	sub	sp, sp, #0x130
   356d8:	stp	x29, x30, [sp, #272]
   356dc:	str	x28, [sp, #288]
   356e0:	add	x29, sp, #0x110
   356e4:	str	q7, [sp, #112]
   356e8:	str	q6, [sp, #96]
   356ec:	str	q5, [sp, #80]
   356f0:	str	q4, [sp, #64]
   356f4:	str	q3, [sp, #48]
   356f8:	str	q2, [sp, #32]
   356fc:	str	q1, [sp, #16]
   35700:	str	q0, [sp]
   35704:	str	x7, [sp, #152]
   35708:	str	x6, [sp, #144]
   3570c:	str	x5, [sp, #136]
   35710:	str	x4, [sp, #128]
   35714:	stur	x0, [x29, #-8]
   35718:	stur	x1, [x29, #-16]
   3571c:	stur	w2, [x29, #-20]
   35720:	stur	x3, [x29, #-32]
   35724:	mov	w8, wzr
   35728:	stur	w8, [x29, #-68]
   3572c:	mov	w8, #0xffffff80            	// #-128
   35730:	stur	w8, [x29, #-36]
   35734:	mov	w8, #0xffffffe0            	// #-32
   35738:	stur	w8, [x29, #-40]
   3573c:	mov	x9, sp
   35740:	add	x9, x9, #0x80
   35744:	stur	x9, [x29, #-48]
   35748:	add	x9, sp, #0x80
   3574c:	add	x9, x9, #0x20
   35750:	stur	x9, [x29, #-56]
   35754:	add	x9, x29, #0x20
   35758:	stur	x9, [x29, #-64]
   3575c:	ldur	x0, [x29, #-8]
   35760:	ldur	x1, [x29, #-16]
   35764:	ldur	w2, [x29, #-20]
   35768:	ldur	x4, [x29, #-32]
   3576c:	ldur	q0, [x29, #-64]
   35770:	ldur	q1, [x29, #-48]
   35774:	stur	q1, [x29, #-96]
   35778:	stur	q0, [x29, #-112]
   3577c:	mov	w3, #0x1                   	// #1
   35780:	sub	x5, x29, #0x70
   35784:	bl	35480 <scols_init_debug@@SMARTCOLS_2.25+0x1c3b0>
   35788:	stur	w0, [x29, #-68]
   3578c:	ldur	w0, [x29, #-68]
   35790:	ldr	x28, [sp, #288]
   35794:	ldp	x29, x30, [sp, #272]
   35798:	add	sp, sp, #0x130
   3579c:	ret
   357a0:	sub	sp, sp, #0x30
   357a4:	stp	x29, x30, [sp, #32]
   357a8:	add	x29, sp, #0x20
   357ac:	mov	x8, #0x4240                	// #16960
   357b0:	movk	x8, #0xf, lsl #16
   357b4:	mov	x9, #0x3e8                 	// #1000
   357b8:	mov	x10, xzr
   357bc:	add	x11, sp, #0x8
   357c0:	stur	w0, [x29, #-4]
   357c4:	ldur	w12, [x29, #-4]
   357c8:	mov	w13, w12
   357cc:	sdiv	x13, x13, x8
   357d0:	str	x13, [sp, #8]
   357d4:	ldur	w12, [x29, #-4]
   357d8:	mov	w13, w12
   357dc:	sdiv	x14, x13, x8
   357e0:	mul	x8, x14, x8
   357e4:	subs	x8, x13, x8
   357e8:	mul	x8, x8, x9
   357ec:	str	x8, [sp, #16]
   357f0:	mov	x0, x11
   357f4:	mov	x1, x10
   357f8:	bl	7e40 <nanosleep@plt>
   357fc:	ldp	x29, x30, [sp, #32]
   35800:	add	sp, sp, #0x30
   35804:	ret
   35808:	stp	x29, x30, [sp, #-32]!
   3580c:	str	x28, [sp, #16]
   35810:	mov	x29, sp
   35814:	sub	sp, sp, #0x1, lsl #12
   35818:	sub	sp, sp, #0x20
   3581c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   35820:	add	x1, x1, #0xbb8
   35824:	mov	x8, #0x8                   	// #8
   35828:	add	x9, sp, #0x8
   3582c:	stur	w0, [x29, #-12]
   35830:	ldur	w2, [x29, #-12]
   35834:	mov	x0, x9
   35838:	str	x8, [sp]
   3583c:	bl	76c0 <sprintf@plt>
   35840:	ldr	x8, [sp]
   35844:	mov	x0, x8
   35848:	bl	78f0 <malloc@plt>
   3584c:	stur	x0, [x29, #-24]
   35850:	ldur	x8, [x29, #-24]
   35854:	cbz	x8, 35880 <scols_init_debug@@SMARTCOLS_2.25+0x1c7b0>
   35858:	add	x0, sp, #0x8
   3585c:	bl	76f0 <opendir@plt>
   35860:	ldur	x8, [x29, #-24]
   35864:	str	x0, [x8]
   35868:	ldur	x8, [x29, #-24]
   3586c:	ldr	x8, [x8]
   35870:	cbz	x8, 35880 <scols_init_debug@@SMARTCOLS_2.25+0x1c7b0>
   35874:	ldur	x8, [x29, #-24]
   35878:	stur	x8, [x29, #-8]
   3587c:	b	35890 <scols_init_debug@@SMARTCOLS_2.25+0x1c7c0>
   35880:	ldur	x0, [x29, #-24]
   35884:	bl	7dd0 <free@plt>
   35888:	mov	x8, xzr
   3588c:	stur	x8, [x29, #-8]
   35890:	ldur	x0, [x29, #-8]
   35894:	add	sp, sp, #0x1, lsl #12
   35898:	add	sp, sp, #0x20
   3589c:	ldr	x28, [sp, #16]
   358a0:	ldp	x29, x30, [sp], #32
   358a4:	ret
   358a8:	sub	sp, sp, #0x20
   358ac:	stp	x29, x30, [sp, #16]
   358b0:	add	x29, sp, #0x10
   358b4:	str	x0, [sp, #8]
   358b8:	ldr	x8, [sp, #8]
   358bc:	cbz	x8, 358d8 <scols_init_debug@@SMARTCOLS_2.25+0x1c808>
   358c0:	ldr	x8, [sp, #8]
   358c4:	ldr	x8, [x8]
   358c8:	cbz	x8, 358d8 <scols_init_debug@@SMARTCOLS_2.25+0x1c808>
   358cc:	ldr	x8, [sp, #8]
   358d0:	ldr	x0, [x8]
   358d4:	bl	7b90 <closedir@plt>
   358d8:	ldr	x0, [sp, #8]
   358dc:	bl	7dd0 <free@plt>
   358e0:	ldp	x29, x30, [sp, #16]
   358e4:	add	sp, sp, #0x20
   358e8:	ret
   358ec:	sub	sp, sp, #0x40
   358f0:	stp	x29, x30, [sp, #48]
   358f4:	add	x29, sp, #0x30
   358f8:	stur	x0, [x29, #-16]
   358fc:	str	x1, [sp, #24]
   35900:	ldur	x8, [x29, #-16]
   35904:	cbz	x8, 35910 <scols_init_debug@@SMARTCOLS_2.25+0x1c840>
   35908:	ldr	x8, [sp, #24]
   3590c:	cbnz	x8, 3591c <scols_init_debug@@SMARTCOLS_2.25+0x1c84c>
   35910:	mov	w8, #0xffffffea            	// #-22
   35914:	stur	w8, [x29, #-4]
   35918:	b	35a04 <scols_init_debug@@SMARTCOLS_2.25+0x1c934>
   3591c:	ldr	x8, [sp, #24]
   35920:	str	wzr, [x8]
   35924:	bl	8240 <__errno_location@plt>
   35928:	str	wzr, [x0]
   3592c:	ldur	x8, [x29, #-16]
   35930:	ldr	x0, [x8]
   35934:	bl	7b40 <readdir@plt>
   35938:	str	x0, [sp, #16]
   3593c:	ldr	x8, [sp, #16]
   35940:	cbnz	x8, 35964 <scols_init_debug@@SMARTCOLS_2.25+0x1c894>
   35944:	bl	8240 <__errno_location@plt>
   35948:	ldr	w8, [x0]
   3594c:	mov	w9, #0x1                   	// #1
   35950:	mov	w10, #0xffffffff            	// #-1
   35954:	cmp	w8, #0x0
   35958:	csel	w8, w10, w9, ne  // ne = any
   3595c:	stur	w8, [x29, #-4]
   35960:	b	35a04 <scols_init_debug@@SMARTCOLS_2.25+0x1c934>
   35964:	bl	7d60 <__ctype_b_loc@plt>
   35968:	ldr	x8, [x0]
   3596c:	ldr	x9, [sp, #16]
   35970:	ldrb	w10, [x9, #19]
   35974:	ldrh	w10, [x8, w10, sxtw #1]
   35978:	and	w10, w10, #0x800
   3597c:	cbnz	w10, 35984 <scols_init_debug@@SMARTCOLS_2.25+0x1c8b4>
   35980:	b	359e8 <scols_init_debug@@SMARTCOLS_2.25+0x1c918>
   35984:	bl	8240 <__errno_location@plt>
   35988:	str	wzr, [x0]
   3598c:	ldr	x8, [sp, #16]
   35990:	add	x0, x8, #0x13
   35994:	add	x1, sp, #0x8
   35998:	mov	w2, #0xa                   	// #10
   3599c:	bl	7d80 <strtol@plt>
   359a0:	ldr	x8, [sp, #24]
   359a4:	str	w0, [x8]
   359a8:	bl	8240 <__errno_location@plt>
   359ac:	ldr	w9, [x0]
   359b0:	cbnz	w9, 359dc <scols_init_debug@@SMARTCOLS_2.25+0x1c90c>
   359b4:	ldr	x8, [sp, #16]
   359b8:	add	x8, x8, #0x13
   359bc:	ldr	x9, [sp, #8]
   359c0:	cmp	x8, x9
   359c4:	b.eq	359dc <scols_init_debug@@SMARTCOLS_2.25+0x1c90c>  // b.none
   359c8:	ldr	x8, [sp, #8]
   359cc:	cbz	x8, 359e8 <scols_init_debug@@SMARTCOLS_2.25+0x1c918>
   359d0:	ldr	x8, [sp, #8]
   359d4:	ldrsb	w9, [x8]
   359d8:	cbz	w9, 359e8 <scols_init_debug@@SMARTCOLS_2.25+0x1c918>
   359dc:	mov	w8, #0xffffffff            	// #-1
   359e0:	stur	w8, [x29, #-4]
   359e4:	b	35a04 <scols_init_debug@@SMARTCOLS_2.25+0x1c934>
   359e8:	ldr	x8, [sp, #24]
   359ec:	ldr	w9, [x8]
   359f0:	cmp	w9, #0x0
   359f4:	cset	w9, ne  // ne = any
   359f8:	eor	w9, w9, #0x1
   359fc:	tbnz	w9, #0, 3592c <scols_init_debug@@SMARTCOLS_2.25+0x1c85c>
   35a00:	stur	wzr, [x29, #-4]
   35a04:	ldur	w0, [x29, #-4]
   35a08:	ldp	x29, x30, [sp, #48]
   35a0c:	add	sp, sp, #0x40
   35a10:	ret
   35a14:	sub	sp, sp, #0x20
   35a18:	stp	x29, x30, [sp, #16]
   35a1c:	add	x29, sp, #0x10
   35a20:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   35a24:	add	x1, x1, #0xbc7
   35a28:	stur	w0, [x29, #-4]
   35a2c:	ldur	w0, [x29, #-4]
   35a30:	bl	35a40 <scols_init_debug@@SMARTCOLS_2.25+0x1c970>
   35a34:	ldp	x29, x30, [sp, #16]
   35a38:	add	sp, sp, #0x20
   35a3c:	ret
   35a40:	stp	x29, x30, [sp, #-32]!
   35a44:	str	x28, [sp, #16]
   35a48:	mov	x29, sp
   35a4c:	sub	sp, sp, #0x2, lsl #12
   35a50:	sub	sp, sp, #0x40
   35a54:	sub	x8, x29, #0x10
   35a58:	mov	x9, xzr
   35a5c:	mov	x10, #0x2000                	// #8192
   35a60:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   35a64:	add	x2, x2, #0xbec
   35a68:	mov	w11, wzr
   35a6c:	add	x12, sp, #0x30
   35a70:	stur	w0, [x29, #-4]
   35a74:	str	x1, [x8]
   35a78:	str	x9, [sp, #40]
   35a7c:	str	xzr, [sp, #32]
   35a80:	ldur	w3, [x29, #-4]
   35a84:	ldr	x4, [x8]
   35a88:	mov	x0, x12
   35a8c:	mov	x1, x10
   35a90:	str	w11, [sp, #16]
   35a94:	str	x12, [sp, #8]
   35a98:	bl	77c0 <snprintf@plt>
   35a9c:	ldr	x8, [sp, #8]
   35aa0:	mov	x0, x8
   35aa4:	ldr	w1, [sp, #16]
   35aa8:	bl	7970 <open@plt>
   35aac:	str	w0, [sp, #20]
   35ab0:	ldr	w11, [sp, #20]
   35ab4:	cmp	w11, #0x0
   35ab8:	cset	w11, ge  // ge = tcont
   35abc:	tbnz	w11, #0, 35ac4 <scols_init_debug@@SMARTCOLS_2.25+0x1c9f4>
   35ac0:	b	35b58 <scols_init_debug@@SMARTCOLS_2.25+0x1ca88>
   35ac4:	ldr	w0, [sp, #20]
   35ac8:	add	x1, sp, #0x30
   35acc:	mov	x2, #0x2000                	// #8192
   35ad0:	bl	35ffc <scols_init_debug@@SMARTCOLS_2.25+0x1cf2c>
   35ad4:	str	x0, [sp, #32]
   35ad8:	ldr	x8, [sp, #32]
   35adc:	cmp	x8, #0x0
   35ae0:	cset	w9, gt
   35ae4:	tbnz	w9, #0, 35aec <scols_init_debug@@SMARTCOLS_2.25+0x1ca1c>
   35ae8:	b	35b58 <scols_init_debug@@SMARTCOLS_2.25+0x1ca88>
   35aec:	str	xzr, [sp, #24]
   35af0:	ldr	x8, [sp, #24]
   35af4:	ldr	x9, [sp, #32]
   35af8:	cmp	x8, x9
   35afc:	b.cs	35b34 <scols_init_debug@@SMARTCOLS_2.25+0x1ca64>  // b.hs, b.nlast
   35b00:	ldr	x8, [sp, #24]
   35b04:	add	x9, sp, #0x30
   35b08:	ldrsb	w10, [x9, x8]
   35b0c:	cbnz	w10, 35b24 <scols_init_debug@@SMARTCOLS_2.25+0x1ca54>
   35b10:	ldr	x8, [sp, #24]
   35b14:	add	x9, sp, #0x30
   35b18:	add	x8, x9, x8
   35b1c:	mov	w10, #0x20                  	// #32
   35b20:	strb	w10, [x8]
   35b24:	ldr	x8, [sp, #24]
   35b28:	add	x8, x8, #0x1
   35b2c:	str	x8, [sp, #24]
   35b30:	b	35af0 <scols_init_debug@@SMARTCOLS_2.25+0x1ca20>
   35b34:	ldr	x8, [sp, #32]
   35b38:	subs	x8, x8, #0x1
   35b3c:	add	x9, sp, #0x30
   35b40:	add	x8, x9, x8
   35b44:	mov	w10, #0x0                   	// #0
   35b48:	strb	w10, [x8]
   35b4c:	mov	x0, x9
   35b50:	bl	7b80 <strdup@plt>
   35b54:	str	x0, [sp, #40]
   35b58:	ldr	w8, [sp, #20]
   35b5c:	cmp	w8, #0x0
   35b60:	cset	w8, lt  // lt = tstop
   35b64:	tbnz	w8, #0, 35b70 <scols_init_debug@@SMARTCOLS_2.25+0x1caa0>
   35b68:	ldr	w0, [sp, #20]
   35b6c:	bl	7bc0 <close@plt>
   35b70:	ldr	x0, [sp, #40]
   35b74:	add	sp, sp, #0x2, lsl #12
   35b78:	add	sp, sp, #0x40
   35b7c:	ldr	x28, [sp, #16]
   35b80:	ldp	x29, x30, [sp], #32
   35b84:	ret
   35b88:	sub	sp, sp, #0x20
   35b8c:	stp	x29, x30, [sp, #16]
   35b90:	add	x29, sp, #0x10
   35b94:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   35b98:	add	x1, x1, #0xa6
   35b9c:	stur	w0, [x29, #-4]
   35ba0:	ldur	w0, [x29, #-4]
   35ba4:	bl	35a40 <scols_init_debug@@SMARTCOLS_2.25+0x1c970>
   35ba8:	ldp	x29, x30, [sp, #16]
   35bac:	add	sp, sp, #0x20
   35bb0:	ret
   35bb4:	sub	sp, sp, #0x20
   35bb8:	stp	x29, x30, [sp, #16]
   35bbc:	add	x29, sp, #0x10
   35bc0:	mov	x0, #0x1                   	// #1
   35bc4:	mov	x1, #0x18                  	// #24
   35bc8:	bl	7ac0 <calloc@plt>
   35bcc:	str	x0, [sp]
   35bd0:	ldr	x8, [sp]
   35bd4:	cbz	x8, 35c04 <scols_init_debug@@SMARTCOLS_2.25+0x1cb34>
   35bd8:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   35bdc:	add	x0, x0, #0xbcf
   35be0:	bl	76f0 <opendir@plt>
   35be4:	ldr	x8, [sp]
   35be8:	str	x0, [x8]
   35bec:	ldr	x8, [sp]
   35bf0:	ldr	x8, [x8]
   35bf4:	cbz	x8, 35c04 <scols_init_debug@@SMARTCOLS_2.25+0x1cb34>
   35bf8:	ldr	x8, [sp]
   35bfc:	str	x8, [sp, #8]
   35c00:	b	35c14 <scols_init_debug@@SMARTCOLS_2.25+0x1cb44>
   35c04:	ldr	x0, [sp]
   35c08:	bl	7dd0 <free@plt>
   35c0c:	mov	x8, xzr
   35c10:	str	x8, [sp, #8]
   35c14:	ldr	x0, [sp, #8]
   35c18:	ldp	x29, x30, [sp, #16]
   35c1c:	add	sp, sp, #0x20
   35c20:	ret
   35c24:	sub	sp, sp, #0x20
   35c28:	stp	x29, x30, [sp, #16]
   35c2c:	add	x29, sp, #0x10
   35c30:	str	x0, [sp, #8]
   35c34:	ldr	x8, [sp, #8]
   35c38:	cbz	x8, 35c54 <scols_init_debug@@SMARTCOLS_2.25+0x1cb84>
   35c3c:	ldr	x8, [sp, #8]
   35c40:	ldr	x8, [x8]
   35c44:	cbz	x8, 35c54 <scols_init_debug@@SMARTCOLS_2.25+0x1cb84>
   35c48:	ldr	x8, [sp, #8]
   35c4c:	ldr	x0, [x8]
   35c50:	bl	7b90 <closedir@plt>
   35c54:	ldr	x0, [sp, #8]
   35c58:	bl	7dd0 <free@plt>
   35c5c:	ldp	x29, x30, [sp, #16]
   35c60:	add	sp, sp, #0x20
   35c64:	ret
   35c68:	sub	sp, sp, #0x10
   35c6c:	mov	w8, #0x1                   	// #1
   35c70:	mov	w9, wzr
   35c74:	str	x0, [sp, #8]
   35c78:	str	x1, [sp]
   35c7c:	ldr	x10, [sp]
   35c80:	ldr	x11, [sp, #8]
   35c84:	str	x10, [x11, #8]
   35c88:	ldr	x10, [sp]
   35c8c:	cmp	x10, #0x0
   35c90:	csel	w9, w8, w9, ne  // ne = any
   35c94:	ldr	x10, [sp, #8]
   35c98:	ldrb	w12, [x10, #20]
   35c9c:	and	w8, w9, w8
   35ca0:	and	w9, w12, #0xfffffffe
   35ca4:	orr	w8, w9, w8
   35ca8:	strb	w8, [x10, #20]
   35cac:	add	sp, sp, #0x10
   35cb0:	ret
   35cb4:	sub	sp, sp, #0x10
   35cb8:	str	x0, [sp, #8]
   35cbc:	str	w1, [sp, #4]
   35cc0:	ldr	w8, [sp, #4]
   35cc4:	ldr	x9, [sp, #8]
   35cc8:	str	w8, [x9, #16]
   35ccc:	ldr	x9, [sp, #8]
   35cd0:	ldrb	w8, [x9, #20]
   35cd4:	and	w8, w8, #0xfffffffd
   35cd8:	orr	w8, w8, #0x2
   35cdc:	strb	w8, [x9, #20]
   35ce0:	add	sp, sp, #0x10
   35ce4:	ret
   35ce8:	stp	x29, x30, [sp, #-32]!
   35cec:	str	x28, [sp, #16]
   35cf0:	mov	x29, sp
   35cf4:	sub	sp, sp, #0x2, lsl #12
   35cf8:	sub	sp, sp, #0x1d0
   35cfc:	mov	w8, #0x1                   	// #1
   35d00:	stur	x0, [x29, #-16]
   35d04:	stur	x1, [x29, #-24]
   35d08:	ldur	x9, [x29, #-16]
   35d0c:	str	w8, [sp, #28]
   35d10:	cbz	x9, 35d1c <scols_init_debug@@SMARTCOLS_2.25+0x1cc4c>
   35d14:	ldur	x8, [x29, #-24]
   35d18:	cbnz	x8, 35d28 <scols_init_debug@@SMARTCOLS_2.25+0x1cc58>
   35d1c:	mov	w8, #0xffffffea            	// #-22
   35d20:	stur	w8, [x29, #-4]
   35d24:	b	35f78 <scols_init_debug@@SMARTCOLS_2.25+0x1cea8>
   35d28:	ldur	x8, [x29, #-24]
   35d2c:	str	wzr, [x8]
   35d30:	bl	8240 <__errno_location@plt>
   35d34:	str	wzr, [x0]
   35d38:	bl	8240 <__errno_location@plt>
   35d3c:	str	wzr, [x0]
   35d40:	ldur	x8, [x29, #-16]
   35d44:	ldr	x0, [x8]
   35d48:	bl	7b40 <readdir@plt>
   35d4c:	stur	x0, [x29, #-32]
   35d50:	ldur	x8, [x29, #-32]
   35d54:	cbnz	x8, 35d78 <scols_init_debug@@SMARTCOLS_2.25+0x1cca8>
   35d58:	bl	8240 <__errno_location@plt>
   35d5c:	ldr	w8, [x0]
   35d60:	mov	w9, #0x1                   	// #1
   35d64:	mov	w10, #0xffffffff            	// #-1
   35d68:	cmp	w8, #0x0
   35d6c:	csel	w8, w10, w9, ne  // ne = any
   35d70:	stur	w8, [x29, #-4]
   35d74:	b	35f78 <scols_init_debug@@SMARTCOLS_2.25+0x1cea8>
   35d78:	bl	7d60 <__ctype_b_loc@plt>
   35d7c:	ldr	x8, [x0]
   35d80:	ldur	x9, [x29, #-32]
   35d84:	ldrb	w10, [x9, #19]
   35d88:	ldrh	w10, [x8, w10, sxtw #1]
   35d8c:	and	w10, w10, #0x800
   35d90:	cbnz	w10, 35d98 <scols_init_debug@@SMARTCOLS_2.25+0x1ccc8>
   35d94:	b	35f6c <scols_init_debug@@SMARTCOLS_2.25+0x1ce9c>
   35d98:	ldur	x8, [x29, #-16]
   35d9c:	ldrb	w9, [x8, #20]
   35da0:	mov	w10, #0x1                   	// #1
   35da4:	lsr	w9, w9, w10
   35da8:	and	w9, w9, w10
   35dac:	and	w9, w9, #0xff
   35db0:	cbz	w9, 35df8 <scols_init_debug@@SMARTCOLS_2.25+0x1cd28>
   35db4:	ldur	x8, [x29, #-16]
   35db8:	ldr	x0, [x8]
   35dbc:	bl	7f80 <dirfd@plt>
   35dc0:	ldur	x8, [x29, #-32]
   35dc4:	add	x1, x8, #0x13
   35dc8:	add	x2, sp, #0x128
   35dcc:	mov	w9, wzr
   35dd0:	mov	w3, w9
   35dd4:	bl	38898 <scols_init_debug@@SMARTCOLS_2.25+0x1f7c8>
   35dd8:	cbz	w0, 35de0 <scols_init_debug@@SMARTCOLS_2.25+0x1cd10>
   35ddc:	b	35f6c <scols_init_debug@@SMARTCOLS_2.25+0x1ce9c>
   35de0:	ldur	x8, [x29, #-16]
   35de4:	ldr	w9, [x8, #16]
   35de8:	ldr	w10, [sp, #320]
   35dec:	cmp	w9, w10
   35df0:	b.eq	35df8 <scols_init_debug@@SMARTCOLS_2.25+0x1cd28>  // b.none
   35df4:	b	35f6c <scols_init_debug@@SMARTCOLS_2.25+0x1ce9c>
   35df8:	ldur	x8, [x29, #-16]
   35dfc:	ldrb	w9, [x8, #20]
   35e00:	and	w9, w9, #0x1
   35e04:	and	w9, w9, #0xff
   35e08:	cbz	w9, 35ec4 <scols_init_debug@@SMARTCOLS_2.25+0x1cdf4>
   35e0c:	ldur	x8, [x29, #-32]
   35e10:	add	x3, x8, #0x13
   35e14:	add	x8, sp, #0x1b0
   35e18:	mov	x0, x8
   35e1c:	mov	x1, #0x2000                	// #8192
   35e20:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   35e24:	add	x2, x2, #0xbd5
   35e28:	str	x8, [sp, #16]
   35e2c:	bl	77c0 <snprintf@plt>
   35e30:	ldur	x8, [x29, #-16]
   35e34:	ldr	x8, [x8]
   35e38:	mov	x0, x8
   35e3c:	bl	7f80 <dirfd@plt>
   35e40:	ldr	x1, [sp, #16]
   35e44:	mov	w2, #0x80000               	// #524288
   35e48:	adrp	x3, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   35e4c:	add	x3, x3, #0x228
   35e50:	bl	35f90 <scols_init_debug@@SMARTCOLS_2.25+0x1cec0>
   35e54:	str	x0, [sp, #32]
   35e58:	ldr	x8, [sp, #32]
   35e5c:	cbnz	x8, 35e64 <scols_init_debug@@SMARTCOLS_2.25+0x1cd94>
   35e60:	b	35f6c <scols_init_debug@@SMARTCOLS_2.25+0x1ce9c>
   35e64:	ldr	x2, [sp, #32]
   35e68:	add	x0, sp, #0x1b0
   35e6c:	mov	w1, #0x2000                	// #8192
   35e70:	bl	8390 <fgets@plt>
   35e74:	str	x0, [sp, #424]
   35e78:	ldr	x0, [sp, #32]
   35e7c:	bl	7860 <fclose@plt>
   35e80:	ldr	x8, [sp, #424]
   35e84:	cbnz	x8, 35e8c <scols_init_debug@@SMARTCOLS_2.25+0x1cdbc>
   35e88:	b	35f6c <scols_init_debug@@SMARTCOLS_2.25+0x1ce9c>
   35e8c:	add	x0, sp, #0x1b0
   35e90:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   35e94:	add	x1, x1, #0xbdd
   35e98:	add	x2, sp, #0x28
   35e9c:	bl	80f0 <__isoc99_sscanf@plt>
   35ea0:	cmp	w0, #0x1
   35ea4:	b.eq	35eac <scols_init_debug@@SMARTCOLS_2.25+0x1cddc>  // b.none
   35ea8:	b	35f6c <scols_init_debug@@SMARTCOLS_2.25+0x1ce9c>
   35eac:	ldur	x8, [x29, #-16]
   35eb0:	ldr	x1, [x8, #8]
   35eb4:	add	x0, sp, #0x28
   35eb8:	bl	7d30 <strcmp@plt>
   35ebc:	cbz	w0, 35ec4 <scols_init_debug@@SMARTCOLS_2.25+0x1cdf4>
   35ec0:	b	35f6c <scols_init_debug@@SMARTCOLS_2.25+0x1ce9c>
   35ec4:	add	x1, sp, #0x1a8
   35ec8:	mov	x8, xzr
   35ecc:	str	x8, [sp, #424]
   35ed0:	str	x1, [sp, #8]
   35ed4:	bl	8240 <__errno_location@plt>
   35ed8:	str	wzr, [x0]
   35edc:	ldur	x8, [x29, #-32]
   35ee0:	add	x0, x8, #0x13
   35ee4:	ldr	x1, [sp, #8]
   35ee8:	mov	w2, #0xa                   	// #10
   35eec:	bl	7d80 <strtol@plt>
   35ef0:	ldur	x8, [x29, #-24]
   35ef4:	str	w0, [x8]
   35ef8:	bl	8240 <__errno_location@plt>
   35efc:	ldr	w9, [x0]
   35f00:	cbnz	w9, 35f2c <scols_init_debug@@SMARTCOLS_2.25+0x1ce5c>
   35f04:	ldur	x8, [x29, #-32]
   35f08:	add	x8, x8, #0x13
   35f0c:	ldr	x9, [sp, #424]
   35f10:	cmp	x8, x9
   35f14:	b.eq	35f2c <scols_init_debug@@SMARTCOLS_2.25+0x1ce5c>  // b.none
   35f18:	ldr	x8, [sp, #424]
   35f1c:	cbz	x8, 35f64 <scols_init_debug@@SMARTCOLS_2.25+0x1ce94>
   35f20:	ldr	x8, [sp, #424]
   35f24:	ldrsb	w9, [x8]
   35f28:	cbz	w9, 35f64 <scols_init_debug@@SMARTCOLS_2.25+0x1ce94>
   35f2c:	bl	8240 <__errno_location@plt>
   35f30:	ldr	w8, [x0]
   35f34:	cbz	w8, 35f50 <scols_init_debug@@SMARTCOLS_2.25+0x1ce80>
   35f38:	bl	8240 <__errno_location@plt>
   35f3c:	ldr	w8, [x0]
   35f40:	mov	w9, wzr
   35f44:	subs	w8, w9, w8
   35f48:	str	w8, [sp, #4]
   35f4c:	b	35f58 <scols_init_debug@@SMARTCOLS_2.25+0x1ce88>
   35f50:	mov	w8, #0xffffffff            	// #-1
   35f54:	str	w8, [sp, #4]
   35f58:	ldr	w8, [sp, #4]
   35f5c:	stur	w8, [x29, #-4]
   35f60:	b	35f78 <scols_init_debug@@SMARTCOLS_2.25+0x1cea8>
   35f64:	stur	wzr, [x29, #-4]
   35f68:	b	35f78 <scols_init_debug@@SMARTCOLS_2.25+0x1cea8>
   35f6c:	ldr	w8, [sp, #28]
   35f70:	tbnz	w8, #0, 35d38 <scols_init_debug@@SMARTCOLS_2.25+0x1cc68>
   35f74:	stur	wzr, [x29, #-4]
   35f78:	ldur	w0, [x29, #-4]
   35f7c:	add	sp, sp, #0x2, lsl #12
   35f80:	add	sp, sp, #0x1d0
   35f84:	ldr	x28, [sp, #16]
   35f88:	ldp	x29, x30, [sp], #32
   35f8c:	ret
   35f90:	sub	sp, sp, #0x40
   35f94:	stp	x29, x30, [sp, #48]
   35f98:	add	x29, sp, #0x30
   35f9c:	stur	w0, [x29, #-12]
   35fa0:	str	x1, [sp, #24]
   35fa4:	str	w2, [sp, #20]
   35fa8:	str	x3, [sp, #8]
   35fac:	ldur	w0, [x29, #-12]
   35fb0:	ldr	x1, [sp, #24]
   35fb4:	ldr	w2, [sp, #20]
   35fb8:	bl	8220 <openat@plt>
   35fbc:	str	w0, [sp, #4]
   35fc0:	ldr	w8, [sp, #4]
   35fc4:	cmp	w8, #0x0
   35fc8:	cset	w8, ge  // ge = tcont
   35fcc:	tbnz	w8, #0, 35fdc <scols_init_debug@@SMARTCOLS_2.25+0x1cf0c>
   35fd0:	mov	x8, xzr
   35fd4:	stur	x8, [x29, #-8]
   35fd8:	b	35fec <scols_init_debug@@SMARTCOLS_2.25+0x1cf1c>
   35fdc:	ldr	w0, [sp, #4]
   35fe0:	ldr	x1, [sp, #8]
   35fe4:	bl	7a50 <fdopen@plt>
   35fe8:	stur	x0, [x29, #-8]
   35fec:	ldur	x0, [x29, #-8]
   35ff0:	ldp	x29, x30, [sp, #48]
   35ff4:	add	sp, sp, #0x40
   35ff8:	ret
   35ffc:	sub	sp, sp, #0x50
   36000:	stp	x29, x30, [sp, #64]
   36004:	add	x29, sp, #0x40
   36008:	mov	w8, wzr
   3600c:	stur	w0, [x29, #-12]
   36010:	stur	x1, [x29, #-24]
   36014:	str	x2, [sp, #32]
   36018:	str	xzr, [sp, #16]
   3601c:	str	wzr, [sp, #12]
   36020:	ldur	x0, [x29, #-24]
   36024:	ldr	x2, [sp, #32]
   36028:	mov	w1, w8
   3602c:	bl	7a40 <memset@plt>
   36030:	ldr	x8, [sp, #32]
   36034:	cmp	x8, #0x0
   36038:	cset	w9, ls  // ls = plast
   3603c:	tbnz	w9, #0, 36118 <scols_init_debug@@SMARTCOLS_2.25+0x1d048>
   36040:	ldur	w0, [x29, #-12]
   36044:	ldur	x1, [x29, #-24]
   36048:	ldr	x2, [sp, #32]
   3604c:	bl	7ff0 <read@plt>
   36050:	str	x0, [sp, #24]
   36054:	ldr	x8, [sp, #24]
   36058:	cmp	x8, #0x0
   3605c:	cset	w9, gt
   36060:	tbnz	w9, #0, 360e0 <scols_init_debug@@SMARTCOLS_2.25+0x1d010>
   36064:	ldr	x8, [sp, #24]
   36068:	cmp	x8, #0x0
   3606c:	cset	w9, ge  // ge = tcont
   36070:	tbnz	w9, #0, 360b8 <scols_init_debug@@SMARTCOLS_2.25+0x1cfe8>
   36074:	bl	8240 <__errno_location@plt>
   36078:	ldr	w8, [x0]
   3607c:	cmp	w8, #0xb
   36080:	b.eq	36094 <scols_init_debug@@SMARTCOLS_2.25+0x1cfc4>  // b.none
   36084:	bl	8240 <__errno_location@plt>
   36088:	ldr	w8, [x0]
   3608c:	cmp	w8, #0x4
   36090:	b.ne	360b8 <scols_init_debug@@SMARTCOLS_2.25+0x1cfe8>  // b.any
   36094:	ldr	w8, [sp, #12]
   36098:	add	w9, w8, #0x1
   3609c:	str	w9, [sp, #12]
   360a0:	cmp	w8, #0x5
   360a4:	b.ge	360b8 <scols_init_debug@@SMARTCOLS_2.25+0x1cfe8>  // b.tcont
   360a8:	mov	w0, #0xd090                	// #53392
   360ac:	movk	w0, #0x3, lsl #16
   360b0:	bl	36130 <scols_init_debug@@SMARTCOLS_2.25+0x1d060>
   360b4:	b	36030 <scols_init_debug@@SMARTCOLS_2.25+0x1cf60>
   360b8:	ldr	x8, [sp, #16]
   360bc:	cbz	x8, 360cc <scols_init_debug@@SMARTCOLS_2.25+0x1cffc>
   360c0:	ldr	x8, [sp, #16]
   360c4:	str	x8, [sp]
   360c8:	b	360d4 <scols_init_debug@@SMARTCOLS_2.25+0x1d004>
   360cc:	mov	x8, #0xffffffffffffffff    	// #-1
   360d0:	str	x8, [sp]
   360d4:	ldr	x8, [sp]
   360d8:	stur	x8, [x29, #-8]
   360dc:	b	36120 <scols_init_debug@@SMARTCOLS_2.25+0x1d050>
   360e0:	str	wzr, [sp, #12]
   360e4:	ldr	x8, [sp, #24]
   360e8:	ldr	x9, [sp, #32]
   360ec:	subs	x8, x9, x8
   360f0:	str	x8, [sp, #32]
   360f4:	ldr	x8, [sp, #24]
   360f8:	ldur	x9, [x29, #-24]
   360fc:	add	x8, x9, x8
   36100:	stur	x8, [x29, #-24]
   36104:	ldr	x8, [sp, #24]
   36108:	ldr	x9, [sp, #16]
   3610c:	add	x8, x9, x8
   36110:	str	x8, [sp, #16]
   36114:	b	36030 <scols_init_debug@@SMARTCOLS_2.25+0x1cf60>
   36118:	ldr	x8, [sp, #16]
   3611c:	stur	x8, [x29, #-8]
   36120:	ldur	x0, [x29, #-8]
   36124:	ldp	x29, x30, [sp, #64]
   36128:	add	sp, sp, #0x50
   3612c:	ret
   36130:	sub	sp, sp, #0x30
   36134:	stp	x29, x30, [sp, #32]
   36138:	add	x29, sp, #0x20
   3613c:	mov	x8, #0x4240                	// #16960
   36140:	movk	x8, #0xf, lsl #16
   36144:	mov	x9, #0x3e8                 	// #1000
   36148:	mov	x10, xzr
   3614c:	add	x11, sp, #0x8
   36150:	stur	w0, [x29, #-4]
   36154:	ldur	w12, [x29, #-4]
   36158:	mov	w13, w12
   3615c:	sdiv	x13, x13, x8
   36160:	str	x13, [sp, #8]
   36164:	ldur	w12, [x29, #-4]
   36168:	mov	w13, w12
   3616c:	sdiv	x14, x13, x8
   36170:	mul	x8, x14, x8
   36174:	subs	x8, x13, x8
   36178:	mul	x8, x8, x9
   3617c:	str	x8, [sp, #16]
   36180:	mov	x0, x11
   36184:	mov	x1, x10
   36188:	bl	7e40 <nanosleep@plt>
   3618c:	ldp	x29, x30, [sp, #32]
   36190:	add	sp, sp, #0x30
   36194:	ret
   36198:	sub	sp, sp, #0x40
   3619c:	stp	x29, x30, [sp, #48]
   361a0:	add	x29, sp, #0x30
   361a4:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   361a8:	add	x8, x8, #0xbe0
   361ac:	ldr	w9, [x8]
   361b0:	stur	x8, [x29, #-16]
   361b4:	cbz	w9, 361bc <scols_init_debug@@SMARTCOLS_2.25+0x1d0ec>
   361b8:	b	362a0 <scols_init_debug@@SMARTCOLS_2.25+0x1d1d0>
   361bc:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   361c0:	add	x0, x0, #0xbf8
   361c4:	bl	8270 <getenv@plt>
   361c8:	stur	x0, [x29, #-8]
   361cc:	ldur	x8, [x29, #-16]
   361d0:	ldr	w9, [x8]
   361d4:	and	w9, w9, #0x2
   361d8:	cbz	w9, 361e0 <scols_init_debug@@SMARTCOLS_2.25+0x1d110>
   361dc:	b	3620c <scols_init_debug@@SMARTCOLS_2.25+0x1d13c>
   361e0:	ldur	x8, [x29, #-8]
   361e4:	cbz	x8, 36204 <scols_init_debug@@SMARTCOLS_2.25+0x1d134>
   361e8:	ldur	x1, [x29, #-8]
   361ec:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   361f0:	add	x0, x0, #0xe40
   361f4:	bl	362ac <scols_init_debug@@SMARTCOLS_2.25+0x1d1dc>
   361f8:	ldur	x8, [x29, #-16]
   361fc:	str	w0, [x8]
   36200:	b	3620c <scols_init_debug@@SMARTCOLS_2.25+0x1d13c>
   36204:	ldur	x8, [x29, #-16]
   36208:	str	wzr, [x8]
   3620c:	ldur	x8, [x29, #-16]
   36210:	ldr	w9, [x8]
   36214:	cbz	w9, 36290 <scols_init_debug@@SMARTCOLS_2.25+0x1d1c0>
   36218:	bl	76d0 <getuid@plt>
   3621c:	stur	w0, [x29, #-20]
   36220:	bl	7640 <geteuid@plt>
   36224:	ldur	w8, [x29, #-20]
   36228:	cmp	w8, w0
   3622c:	b.ne	36248 <scols_init_debug@@SMARTCOLS_2.25+0x1d178>  // b.any
   36230:	bl	7e00 <getgid@plt>
   36234:	str	w0, [sp, #24]
   36238:	bl	7600 <getegid@plt>
   3623c:	ldr	w8, [sp, #24]
   36240:	cmp	w8, w0
   36244:	b.eq	36290 <scols_init_debug@@SMARTCOLS_2.25+0x1d1c0>  // b.none
   36248:	ldur	x8, [x29, #-16]
   3624c:	ldr	w9, [x8]
   36250:	orr	w9, w9, #0x1000000
   36254:	str	w9, [x8]
   36258:	adrp	x10, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   3625c:	ldr	x10, [x10, #4016]
   36260:	ldr	x0, [x10]
   36264:	str	x0, [sp, #16]
   36268:	bl	7880 <getpid@plt>
   3626c:	ldr	x8, [sp, #16]
   36270:	str	w0, [sp, #12]
   36274:	mov	x0, x8
   36278:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   3627c:	add	x1, x1, #0xd11
   36280:	ldr	w2, [sp, #12]
   36284:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   36288:	add	x3, x3, #0xc06
   3628c:	bl	8380 <fprintf@plt>
   36290:	ldur	x8, [x29, #-16]
   36294:	ldr	w9, [x8]
   36298:	orr	w9, w9, #0x2
   3629c:	str	w9, [x8]
   362a0:	ldp	x29, x30, [sp, #48]
   362a4:	add	sp, sp, #0x40
   362a8:	ret
   362ac:	sub	sp, sp, #0x60
   362b0:	stp	x29, x30, [sp, #80]
   362b4:	add	x29, sp, #0x50
   362b8:	mov	w8, wzr
   362bc:	add	x9, sp, #0x28
   362c0:	stur	x0, [x29, #-16]
   362c4:	stur	x1, [x29, #-24]
   362c8:	ldur	x0, [x29, #-24]
   362cc:	mov	x1, x9
   362d0:	mov	w2, w8
   362d4:	bl	74e0 <strtoul@plt>
   362d8:	stur	w0, [x29, #-28]
   362dc:	ldr	x9, [sp, #40]
   362e0:	cbz	x9, 363e8 <scols_init_debug@@SMARTCOLS_2.25+0x1d318>
   362e4:	ldr	x8, [sp, #40]
   362e8:	ldrsb	w9, [x8]
   362ec:	cbz	w9, 363e8 <scols_init_debug@@SMARTCOLS_2.25+0x1d318>
   362f0:	ldur	x8, [x29, #-16]
   362f4:	cbz	x8, 363e8 <scols_init_debug@@SMARTCOLS_2.25+0x1d318>
   362f8:	ldur	x8, [x29, #-16]
   362fc:	ldr	x8, [x8]
   36300:	cbz	x8, 363e8 <scols_init_debug@@SMARTCOLS_2.25+0x1d318>
   36304:	stur	wzr, [x29, #-28]
   36308:	ldur	x0, [x29, #-24]
   3630c:	bl	7b80 <strdup@plt>
   36310:	str	x0, [sp, #32]
   36314:	str	x0, [sp, #24]
   36318:	ldr	x8, [sp, #24]
   3631c:	cbnz	x8, 3632c <scols_init_debug@@SMARTCOLS_2.25+0x1d25c>
   36320:	ldur	w8, [x29, #-28]
   36324:	stur	w8, [x29, #-4]
   36328:	b	36414 <scols_init_debug@@SMARTCOLS_2.25+0x1d344>
   3632c:	ldr	x0, [sp, #24]
   36330:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   36334:	add	x1, x1, #0x999
   36338:	add	x2, sp, #0x28
   3633c:	bl	78a0 <strtok_r@plt>
   36340:	str	x0, [sp, #16]
   36344:	cbz	x0, 363dc <scols_init_debug@@SMARTCOLS_2.25+0x1d30c>
   36348:	ldr	x8, [sp, #40]
   3634c:	str	x8, [sp, #24]
   36350:	ldur	x8, [x29, #-16]
   36354:	str	x8, [sp, #8]
   36358:	ldr	x8, [sp, #8]
   3635c:	mov	w9, #0x0                   	// #0
   36360:	str	w9, [sp, #4]
   36364:	cbz	x8, 3637c <scols_init_debug@@SMARTCOLS_2.25+0x1d2ac>
   36368:	ldr	x8, [sp, #8]
   3636c:	ldr	x8, [x8]
   36370:	cmp	x8, #0x0
   36374:	cset	w9, ne  // ne = any
   36378:	str	w9, [sp, #4]
   3637c:	ldr	w8, [sp, #4]
   36380:	tbnz	w8, #0, 36388 <scols_init_debug@@SMARTCOLS_2.25+0x1d2b8>
   36384:	b	363c4 <scols_init_debug@@SMARTCOLS_2.25+0x1d2f4>
   36388:	ldr	x0, [sp, #16]
   3638c:	ldr	x8, [sp, #8]
   36390:	ldr	x1, [x8]
   36394:	bl	7d30 <strcmp@plt>
   36398:	cbnz	w0, 363b4 <scols_init_debug@@SMARTCOLS_2.25+0x1d2e4>
   3639c:	ldr	x8, [sp, #8]
   363a0:	ldr	w9, [x8, #8]
   363a4:	ldur	w10, [x29, #-28]
   363a8:	orr	w9, w10, w9
   363ac:	stur	w9, [x29, #-28]
   363b0:	b	363c4 <scols_init_debug@@SMARTCOLS_2.25+0x1d2f4>
   363b4:	ldr	x8, [sp, #8]
   363b8:	add	x8, x8, #0x18
   363bc:	str	x8, [sp, #8]
   363c0:	b	36358 <scols_init_debug@@SMARTCOLS_2.25+0x1d288>
   363c4:	ldur	w8, [x29, #-28]
   363c8:	mov	w9, #0xffff                	// #65535
   363cc:	cmp	w8, w9
   363d0:	b.ne	363d8 <scols_init_debug@@SMARTCOLS_2.25+0x1d308>  // b.any
   363d4:	b	363dc <scols_init_debug@@SMARTCOLS_2.25+0x1d30c>
   363d8:	b	3632c <scols_init_debug@@SMARTCOLS_2.25+0x1d25c>
   363dc:	ldr	x0, [sp, #32]
   363e0:	bl	7dd0 <free@plt>
   363e4:	b	3640c <scols_init_debug@@SMARTCOLS_2.25+0x1d33c>
   363e8:	ldr	x8, [sp, #40]
   363ec:	cbz	x8, 3640c <scols_init_debug@@SMARTCOLS_2.25+0x1d33c>
   363f0:	ldr	x0, [sp, #40]
   363f4:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   363f8:	add	x1, x1, #0xd79
   363fc:	bl	7d30 <strcmp@plt>
   36400:	cbnz	w0, 3640c <scols_init_debug@@SMARTCOLS_2.25+0x1d33c>
   36404:	mov	w8, #0xffff                	// #65535
   36408:	stur	w8, [x29, #-28]
   3640c:	ldur	w8, [x29, #-28]
   36410:	stur	w8, [x29, #-4]
   36414:	ldur	w0, [x29, #-4]
   36418:	ldp	x29, x30, [sp, #80]
   3641c:	add	sp, sp, #0x60
   36420:	ret
   36424:	sub	sp, sp, #0x50
   36428:	stp	x29, x30, [sp, #64]
   3642c:	add	x29, sp, #0x40
   36430:	mov	x8, xzr
   36434:	stur	x0, [x29, #-16]
   36438:	stur	x1, [x29, #-24]
   3643c:	str	x2, [sp, #32]
   36440:	mov	x0, x8
   36444:	bl	31aec <scols_init_debug@@SMARTCOLS_2.25+0x18a1c>
   36448:	str	x0, [sp, #24]
   3644c:	ldr	x8, [sp, #24]
   36450:	cbnz	x8, 36460 <scols_init_debug@@SMARTCOLS_2.25+0x1d390>
   36454:	mov	x8, xzr
   36458:	stur	x8, [x29, #-8]
   3645c:	b	36510 <scols_init_debug@@SMARTCOLS_2.25+0x1d440>
   36460:	ldr	x8, [sp, #32]
   36464:	cbz	x8, 36474 <scols_init_debug@@SMARTCOLS_2.25+0x1d3a4>
   36468:	ldr	x0, [sp, #24]
   3646c:	ldr	x1, [sp, #32]
   36470:	bl	31fc8 <scols_init_debug@@SMARTCOLS_2.25+0x18ef8>
   36474:	ldr	x0, [sp, #24]
   36478:	ldur	x1, [x29, #-16]
   3647c:	ldur	x2, [x29, #-24]
   36480:	bl	36520 <scols_init_debug@@SMARTCOLS_2.25+0x1d450>
   36484:	cbz	w0, 3649c <scols_init_debug@@SMARTCOLS_2.25+0x1d3cc>
   36488:	ldr	x0, [sp, #24]
   3648c:	bl	31dc4 <scols_init_debug@@SMARTCOLS_2.25+0x18cf4>
   36490:	mov	x8, xzr
   36494:	stur	x8, [x29, #-8]
   36498:	b	36510 <scols_init_debug@@SMARTCOLS_2.25+0x1d440>
   3649c:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   364a0:	add	x8, x8, #0xbe0
   364a4:	ldr	w9, [x8]
   364a8:	mov	w10, #0x4                   	// #4
   364ac:	and	w9, w10, w9
   364b0:	cbz	w9, 36508 <scols_init_debug@@SMARTCOLS_2.25+0x1d438>
   364b4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   364b8:	ldr	x8, [x8, #4016]
   364bc:	ldr	x0, [x8]
   364c0:	str	x0, [sp, #16]
   364c4:	bl	7880 <getpid@plt>
   364c8:	ldr	x8, [sp, #16]
   364cc:	str	w0, [sp, #12]
   364d0:	mov	x0, x8
   364d4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   364d8:	add	x1, x1, #0x933
   364dc:	ldr	w2, [sp, #12]
   364e0:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   364e4:	add	x3, x3, #0xc06
   364e8:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   364ec:	add	x4, x4, #0x5e
   364f0:	bl	8380 <fprintf@plt>
   364f4:	ldr	x8, [sp, #24]
   364f8:	mov	x0, x8
   364fc:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   36500:	add	x1, x1, #0x965
   36504:	bl	36740 <scols_init_debug@@SMARTCOLS_2.25+0x1d670>
   36508:	ldr	x8, [sp, #24]
   3650c:	stur	x8, [x29, #-8]
   36510:	ldur	x0, [x29, #-8]
   36514:	ldp	x29, x30, [sp, #64]
   36518:	add	sp, sp, #0x50
   3651c:	ret
   36520:	sub	sp, sp, #0xb0
   36524:	stp	x29, x30, [sp, #160]
   36528:	add	x29, sp, #0xa0
   3652c:	mov	x8, #0x2e                  	// #46
   36530:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   36534:	add	x9, x9, #0xc0e
   36538:	add	x10, sp, #0x46
   3653c:	stur	x0, [x29, #-16]
   36540:	stur	x1, [x29, #-24]
   36544:	stur	x2, [x29, #-32]
   36548:	ldur	x0, [x29, #-24]
   3654c:	str	x8, [sp, #56]
   36550:	str	x9, [sp, #48]
   36554:	str	x10, [sp, #40]
   36558:	bl	7cc0 <gnu_dev_major@plt>
   3655c:	ldur	x8, [x29, #-24]
   36560:	str	w0, [sp, #36]
   36564:	mov	x0, x8
   36568:	bl	7f60 <gnu_dev_minor@plt>
   3656c:	ldr	x8, [sp, #40]
   36570:	str	w0, [sp, #32]
   36574:	mov	x0, x8
   36578:	ldr	x1, [sp, #56]
   3657c:	ldr	x2, [sp, #48]
   36580:	ldr	w3, [sp, #36]
   36584:	ldr	w4, [sp, #32]
   36588:	bl	77c0 <snprintf@plt>
   3658c:	ldur	x8, [x29, #-16]
   36590:	mov	x0, x8
   36594:	ldr	x1, [sp, #40]
   36598:	bl	32118 <scols_init_debug@@SMARTCOLS_2.25+0x19048>
   3659c:	stur	w0, [x29, #-44]
   365a0:	ldur	w11, [x29, #-44]
   365a4:	cbz	w11, 365b4 <scols_init_debug@@SMARTCOLS_2.25+0x1d4e4>
   365a8:	ldur	w8, [x29, #-44]
   365ac:	stur	w8, [x29, #-4]
   365b0:	b	36730 <scols_init_debug@@SMARTCOLS_2.25+0x1d660>
   365b4:	ldur	x0, [x29, #-16]
   365b8:	bl	3236c <scols_init_debug@@SMARTCOLS_2.25+0x1929c>
   365bc:	stur	w0, [x29, #-44]
   365c0:	ldur	w8, [x29, #-44]
   365c4:	cmp	w8, #0x0
   365c8:	cset	w8, ge  // ge = tcont
   365cc:	tbnz	w8, #0, 365dc <scols_init_debug@@SMARTCOLS_2.25+0x1d50c>
   365d0:	ldur	w8, [x29, #-44]
   365d4:	stur	w8, [x29, #-4]
   365d8:	b	36730 <scols_init_debug@@SMARTCOLS_2.25+0x1d660>
   365dc:	ldur	x0, [x29, #-16]
   365e0:	bl	3230c <scols_init_debug@@SMARTCOLS_2.25+0x1923c>
   365e4:	stur	x0, [x29, #-40]
   365e8:	ldur	x8, [x29, #-40]
   365ec:	cbnz	x8, 366a8 <scols_init_debug@@SMARTCOLS_2.25+0x1d5d8>
   365f0:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   365f4:	add	x8, x8, #0xbe0
   365f8:	ldr	w9, [x8]
   365fc:	mov	w10, #0x4                   	// #4
   36600:	and	w9, w10, w9
   36604:	cbz	w9, 3665c <scols_init_debug@@SMARTCOLS_2.25+0x1d58c>
   36608:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   3660c:	ldr	x8, [x8, #4016]
   36610:	ldr	x0, [x8]
   36614:	str	x0, [sp, #24]
   36618:	bl	7880 <getpid@plt>
   3661c:	ldr	x8, [sp, #24]
   36620:	str	w0, [sp, #20]
   36624:	mov	x0, x8
   36628:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   3662c:	add	x1, x1, #0x933
   36630:	ldr	w2, [sp, #20]
   36634:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   36638:	add	x3, x3, #0xc06
   3663c:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   36640:	add	x4, x4, #0x5e
   36644:	bl	8380 <fprintf@plt>
   36648:	ldur	x8, [x29, #-16]
   3664c:	mov	x0, x8
   36650:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   36654:	add	x1, x1, #0xc23
   36658:	bl	36740 <scols_init_debug@@SMARTCOLS_2.25+0x1d670>
   3665c:	mov	x0, #0x1                   	// #1
   36660:	mov	x1, #0x28                  	// #40
   36664:	bl	7ac0 <calloc@plt>
   36668:	stur	x0, [x29, #-40]
   3666c:	ldur	x8, [x29, #-40]
   36670:	cbnz	x8, 36680 <scols_init_debug@@SMARTCOLS_2.25+0x1d5b0>
   36674:	mov	w8, #0xfffffff4            	// #-12
   36678:	stur	w8, [x29, #-4]
   3667c:	b	36730 <scols_init_debug@@SMARTCOLS_2.25+0x1d660>
   36680:	ldur	x0, [x29, #-16]
   36684:	ldur	x1, [x29, #-40]
   36688:	adrp	x2, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1cf30>
   3668c:	add	x2, x2, #0x850
   36690:	bl	3225c <scols_init_debug@@SMARTCOLS_2.25+0x1918c>
   36694:	ldur	x8, [x29, #-16]
   36698:	mov	x0, x8
   3669c:	adrp	x1, 36000 <scols_init_debug@@SMARTCOLS_2.25+0x1cf30>
   366a0:	add	x1, x1, #0x924
   366a4:	bl	32344 <scols_init_debug@@SMARTCOLS_2.25+0x19274>
   366a8:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   366ac:	add	x8, x8, #0xbe0
   366b0:	ldr	w9, [x8]
   366b4:	mov	w10, #0x4                   	// #4
   366b8:	and	w9, w10, w9
   366bc:	cbz	w9, 36714 <scols_init_debug@@SMARTCOLS_2.25+0x1d644>
   366c0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   366c4:	ldr	x8, [x8, #4016]
   366c8:	ldr	x0, [x8]
   366cc:	str	x0, [sp, #8]
   366d0:	bl	7880 <getpid@plt>
   366d4:	ldr	x8, [sp, #8]
   366d8:	str	w0, [sp, #4]
   366dc:	mov	x0, x8
   366e0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   366e4:	add	x1, x1, #0x933
   366e8:	ldr	w2, [sp, #4]
   366ec:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   366f0:	add	x3, x3, #0xc06
   366f4:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   366f8:	add	x4, x4, #0x5e
   366fc:	bl	8380 <fprintf@plt>
   36700:	ldur	x8, [x29, #-16]
   36704:	mov	x0, x8
   36708:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   3670c:	add	x1, x1, #0xc3b
   36710:	bl	36740 <scols_init_debug@@SMARTCOLS_2.25+0x1d670>
   36714:	ldur	x8, [x29, #-24]
   36718:	ldur	x9, [x29, #-40]
   3671c:	str	x8, [x9]
   36720:	ldur	x0, [x29, #-16]
   36724:	ldur	x1, [x29, #-32]
   36728:	bl	36a2c <scols_init_debug@@SMARTCOLS_2.25+0x1d95c>
   3672c:	stur	wzr, [x29, #-4]
   36730:	ldur	w0, [x29, #-4]
   36734:	ldp	x29, x30, [sp, #160]
   36738:	add	sp, sp, #0xb0
   3673c:	ret
   36740:	sub	sp, sp, #0x130
   36744:	stp	x29, x30, [sp, #272]
   36748:	str	x28, [sp, #288]
   3674c:	add	x29, sp, #0x110
   36750:	str	q7, [sp, #128]
   36754:	str	q6, [sp, #112]
   36758:	str	q5, [sp, #96]
   3675c:	str	q4, [sp, #80]
   36760:	str	q3, [sp, #64]
   36764:	str	q2, [sp, #48]
   36768:	str	q1, [sp, #32]
   3676c:	str	q0, [sp, #16]
   36770:	stur	x7, [x29, #-88]
   36774:	stur	x6, [x29, #-96]
   36778:	stur	x5, [x29, #-104]
   3677c:	stur	x4, [x29, #-112]
   36780:	stur	x3, [x29, #-120]
   36784:	stur	x2, [x29, #-128]
   36788:	stur	x0, [x29, #-8]
   3678c:	stur	x1, [x29, #-16]
   36790:	ldur	x8, [x29, #-8]
   36794:	cbz	x8, 367cc <scols_init_debug@@SMARTCOLS_2.25+0x1d6fc>
   36798:	b	3679c <scols_init_debug@@SMARTCOLS_2.25+0x1d6cc>
   3679c:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   367a0:	ldrb	w9, [x8, #3043]
   367a4:	tbnz	w9, #0, 367cc <scols_init_debug@@SMARTCOLS_2.25+0x1d6fc>
   367a8:	b	367ac <scols_init_debug@@SMARTCOLS_2.25+0x1d6dc>
   367ac:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   367b0:	ldr	x8, [x8, #4016]
   367b4:	ldr	x0, [x8]
   367b8:	ldur	x2, [x29, #-8]
   367bc:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   367c0:	add	x1, x1, #0x958
   367c4:	bl	8380 <fprintf@plt>
   367c8:	b	367cc <scols_init_debug@@SMARTCOLS_2.25+0x1d6fc>
   367cc:	mov	w8, #0xffffff80            	// #-128
   367d0:	stur	w8, [x29, #-20]
   367d4:	mov	w8, #0xffffffd0            	// #-48
   367d8:	stur	w8, [x29, #-24]
   367dc:	add	x9, x29, #0x20
   367e0:	stur	x9, [x29, #-48]
   367e4:	add	x9, sp, #0x10
   367e8:	add	x9, x9, #0x80
   367ec:	stur	x9, [x29, #-32]
   367f0:	sub	x9, x29, #0x80
   367f4:	add	x9, x9, #0x30
   367f8:	stur	x9, [x29, #-40]
   367fc:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   36800:	ldr	x9, [x9, #4016]
   36804:	ldr	x0, [x9]
   36808:	ldur	x1, [x29, #-16]
   3680c:	ldur	q0, [x29, #-48]
   36810:	ldur	q1, [x29, #-32]
   36814:	stur	q1, [x29, #-64]
   36818:	stur	q0, [x29, #-80]
   3681c:	sub	x2, x29, #0x50
   36820:	str	x9, [sp, #8]
   36824:	bl	8210 <vfprintf@plt>
   36828:	ldr	x9, [sp, #8]
   3682c:	ldr	x1, [x9]
   36830:	mov	w8, #0xa                   	// #10
   36834:	str	w0, [sp, #4]
   36838:	mov	w0, w8
   3683c:	bl	7720 <fputc@plt>
   36840:	ldr	x28, [sp, #288]
   36844:	ldp	x29, x30, [sp, #272]
   36848:	add	sp, sp, #0x130
   3684c:	ret
   36850:	sub	sp, sp, #0x30
   36854:	stp	x29, x30, [sp, #32]
   36858:	add	x29, sp, #0x20
   3685c:	stur	x0, [x29, #-8]
   36860:	ldur	x8, [x29, #-8]
   36864:	cbnz	x8, 3686c <scols_init_debug@@SMARTCOLS_2.25+0x1d79c>
   36868:	b	36918 <scols_init_debug@@SMARTCOLS_2.25+0x1d848>
   3686c:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   36870:	add	x8, x8, #0xbe0
   36874:	ldr	w9, [x8]
   36878:	mov	w10, #0x4                   	// #4
   3687c:	and	w9, w10, w9
   36880:	cbz	w9, 368d8 <scols_init_debug@@SMARTCOLS_2.25+0x1d808>
   36884:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   36888:	ldr	x8, [x8, #4016]
   3688c:	ldr	x0, [x8]
   36890:	str	x0, [sp, #8]
   36894:	bl	7880 <getpid@plt>
   36898:	ldr	x8, [sp, #8]
   3689c:	str	w0, [sp, #4]
   368a0:	mov	x0, x8
   368a4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   368a8:	add	x1, x1, #0x933
   368ac:	ldr	w2, [sp, #4]
   368b0:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   368b4:	add	x3, x3, #0xc06
   368b8:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   368bc:	add	x4, x4, #0x5e
   368c0:	bl	8380 <fprintf@plt>
   368c4:	ldur	x8, [x29, #-8]
   368c8:	mov	x0, x8
   368cc:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   368d0:	add	x1, x1, #0xd78
   368d4:	bl	36740 <scols_init_debug@@SMARTCOLS_2.25+0x1d670>
   368d8:	ldur	x0, [x29, #-8]
   368dc:	bl	3230c <scols_init_debug@@SMARTCOLS_2.25+0x1923c>
   368e0:	str	x0, [sp, #16]
   368e4:	ldr	x8, [sp, #16]
   368e8:	cbnz	x8, 368f0 <scols_init_debug@@SMARTCOLS_2.25+0x1d820>
   368ec:	b	36918 <scols_init_debug@@SMARTCOLS_2.25+0x1d848>
   368f0:	ldr	x8, [sp, #16]
   368f4:	ldr	x0, [x8, #8]
   368f8:	bl	31dc4 <scols_init_debug@@SMARTCOLS_2.25+0x18cf4>
   368fc:	ldr	x0, [sp, #16]
   36900:	bl	7dd0 <free@plt>
   36904:	ldur	x0, [x29, #-8]
   36908:	mov	x8, xzr
   3690c:	mov	x1, x8
   36910:	mov	x2, x8
   36914:	bl	3225c <scols_init_debug@@SMARTCOLS_2.25+0x1918c>
   36918:	ldp	x29, x30, [sp, #32]
   3691c:	add	sp, sp, #0x30
   36920:	ret
   36924:	sub	sp, sp, #0x50
   36928:	stp	x29, x30, [sp, #64]
   3692c:	add	x29, sp, #0x40
   36930:	stur	x0, [x29, #-16]
   36934:	stur	x1, [x29, #-24]
   36938:	str	x2, [sp, #32]
   3693c:	ldur	x0, [x29, #-16]
   36940:	bl	3230c <scols_init_debug@@SMARTCOLS_2.25+0x1923c>
   36944:	str	x0, [sp, #24]
   36948:	ldr	x8, [sp, #24]
   3694c:	cbz	x8, 36a14 <scols_init_debug@@SMARTCOLS_2.25+0x1d944>
   36950:	ldr	x8, [sp, #24]
   36954:	ldr	x8, [x8, #8]
   36958:	cbz	x8, 36a14 <scols_init_debug@@SMARTCOLS_2.25+0x1d944>
   3695c:	ldur	x0, [x29, #-24]
   36960:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   36964:	add	x1, x1, #0xd7f
   36968:	mov	x2, #0x6                   	// #6
   3696c:	bl	79e0 <strncmp@plt>
   36970:	cbnz	w0, 36a14 <scols_init_debug@@SMARTCOLS_2.25+0x1d944>
   36974:	ldr	x8, [sp, #24]
   36978:	ldr	x0, [x8, #8]
   3697c:	bl	3236c <scols_init_debug@@SMARTCOLS_2.25+0x1929c>
   36980:	ldr	x8, [sp, #32]
   36984:	str	w0, [x8]
   36988:	ldr	x8, [sp, #32]
   3698c:	ldr	w9, [x8]
   36990:	cmp	w9, #0x0
   36994:	cset	w9, lt  // lt = tstop
   36998:	tbnz	w9, #0, 36a14 <scols_init_debug@@SMARTCOLS_2.25+0x1d944>
   3699c:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   369a0:	add	x8, x8, #0xbe0
   369a4:	ldr	w9, [x8]
   369a8:	mov	w10, #0x4                   	// #4
   369ac:	and	w9, w10, w9
   369b0:	cbz	w9, 36a0c <scols_init_debug@@SMARTCOLS_2.25+0x1d93c>
   369b4:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   369b8:	ldr	x8, [x8, #4016]
   369bc:	ldr	x0, [x8]
   369c0:	str	x0, [sp, #16]
   369c4:	bl	7880 <getpid@plt>
   369c8:	ldr	x8, [sp, #16]
   369cc:	str	w0, [sp, #12]
   369d0:	mov	x0, x8
   369d4:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   369d8:	add	x1, x1, #0x933
   369dc:	ldr	w2, [sp, #12]
   369e0:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   369e4:	add	x3, x3, #0xc06
   369e8:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   369ec:	add	x4, x4, #0x5e
   369f0:	bl	8380 <fprintf@plt>
   369f4:	ldur	x8, [x29, #-16]
   369f8:	ldur	x2, [x29, #-24]
   369fc:	mov	x0, x8
   36a00:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   36a04:	add	x1, x1, #0xd86
   36a08:	bl	36740 <scols_init_debug@@SMARTCOLS_2.25+0x1d670>
   36a0c:	stur	wzr, [x29, #-4]
   36a10:	b	36a1c <scols_init_debug@@SMARTCOLS_2.25+0x1d94c>
   36a14:	mov	w8, #0x1                   	// #1
   36a18:	stur	w8, [x29, #-4]
   36a1c:	ldur	w0, [x29, #-4]
   36a20:	ldp	x29, x30, [sp, #64]
   36a24:	add	sp, sp, #0x50
   36a28:	ret
   36a2c:	sub	sp, sp, #0x40
   36a30:	stp	x29, x30, [sp, #48]
   36a34:	add	x29, sp, #0x30
   36a38:	stur	x0, [x29, #-16]
   36a3c:	str	x1, [sp, #24]
   36a40:	ldur	x0, [x29, #-16]
   36a44:	bl	3230c <scols_init_debug@@SMARTCOLS_2.25+0x1923c>
   36a48:	str	x0, [sp, #16]
   36a4c:	ldur	x8, [x29, #-16]
   36a50:	cbz	x8, 36a5c <scols_init_debug@@SMARTCOLS_2.25+0x1d98c>
   36a54:	ldr	x8, [sp, #16]
   36a58:	cbnz	x8, 36a68 <scols_init_debug@@SMARTCOLS_2.25+0x1d998>
   36a5c:	mov	w8, #0xffffffea            	// #-22
   36a60:	stur	w8, [x29, #-4]
   36a64:	b	36b28 <scols_init_debug@@SMARTCOLS_2.25+0x1da58>
   36a68:	ldr	x8, [sp, #16]
   36a6c:	ldr	x8, [x8, #8]
   36a70:	cbz	x8, 36a8c <scols_init_debug@@SMARTCOLS_2.25+0x1d9bc>
   36a74:	ldr	x8, [sp, #16]
   36a78:	ldr	x0, [x8, #8]
   36a7c:	bl	31dc4 <scols_init_debug@@SMARTCOLS_2.25+0x18cf4>
   36a80:	ldr	x8, [sp, #16]
   36a84:	mov	x9, xzr
   36a88:	str	x9, [x8, #8]
   36a8c:	ldr	x8, [sp, #24]
   36a90:	cbz	x8, 36aac <scols_init_debug@@SMARTCOLS_2.25+0x1d9dc>
   36a94:	ldr	x0, [sp, #24]
   36a98:	bl	31ec0 <scols_init_debug@@SMARTCOLS_2.25+0x18df0>
   36a9c:	ldr	x8, [sp, #24]
   36aa0:	ldr	x9, [sp, #16]
   36aa4:	str	x8, [x9, #8]
   36aa8:	b	36ab8 <scols_init_debug@@SMARTCOLS_2.25+0x1d9e8>
   36aac:	ldr	x8, [sp, #16]
   36ab0:	mov	x9, xzr
   36ab4:	str	x9, [x8, #8]
   36ab8:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   36abc:	add	x8, x8, #0xbe0
   36ac0:	ldr	w9, [x8]
   36ac4:	mov	w10, #0x4                   	// #4
   36ac8:	and	w9, w10, w9
   36acc:	cbz	w9, 36b24 <scols_init_debug@@SMARTCOLS_2.25+0x1da54>
   36ad0:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   36ad4:	ldr	x8, [x8, #4016]
   36ad8:	ldr	x0, [x8]
   36adc:	str	x0, [sp, #8]
   36ae0:	bl	7880 <getpid@plt>
   36ae4:	ldr	x8, [sp, #8]
   36ae8:	str	w0, [sp, #4]
   36aec:	mov	x0, x8
   36af0:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   36af4:	add	x1, x1, #0x933
   36af8:	ldr	w2, [sp, #4]
   36afc:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   36b00:	add	x3, x3, #0xc06
   36b04:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   36b08:	add	x4, x4, #0x5e
   36b0c:	bl	8380 <fprintf@plt>
   36b10:	ldur	x8, [x29, #-16]
   36b14:	mov	x0, x8
   36b18:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   36b1c:	add	x1, x1, #0xc4c
   36b20:	bl	36740 <scols_init_debug@@SMARTCOLS_2.25+0x1d670>
   36b24:	stur	wzr, [x29, #-4]
   36b28:	ldur	w0, [x29, #-4]
   36b2c:	ldp	x29, x30, [sp, #48]
   36b30:	add	sp, sp, #0x40
   36b34:	ret
   36b38:	sub	sp, sp, #0x30
   36b3c:	stp	x29, x30, [sp, #32]
   36b40:	add	x29, sp, #0x20
   36b44:	stur	x0, [x29, #-8]
   36b48:	ldur	x0, [x29, #-8]
   36b4c:	bl	3230c <scols_init_debug@@SMARTCOLS_2.25+0x1923c>
   36b50:	str	x0, [sp, #16]
   36b54:	ldr	x8, [sp, #16]
   36b58:	cbz	x8, 36b6c <scols_init_debug@@SMARTCOLS_2.25+0x1da9c>
   36b5c:	ldr	x8, [sp, #16]
   36b60:	ldr	x8, [x8, #8]
   36b64:	str	x8, [sp, #8]
   36b68:	b	36b74 <scols_init_debug@@SMARTCOLS_2.25+0x1daa4>
   36b6c:	mov	x8, xzr
   36b70:	str	x8, [sp, #8]
   36b74:	ldr	x8, [sp, #8]
   36b78:	mov	x0, x8
   36b7c:	ldp	x29, x30, [sp, #32]
   36b80:	add	sp, sp, #0x30
   36b84:	ret
   36b88:	stp	x29, x30, [sp, #-32]!
   36b8c:	str	x28, [sp, #16]
   36b90:	mov	x29, sp
   36b94:	sub	sp, sp, #0x1, lsl #12
   36b98:	sub	sp, sp, #0x30
   36b9c:	mov	x8, #0xfff                 	// #4095
   36ba0:	mov	x9, xzr
   36ba4:	add	x10, sp, #0x10
   36ba8:	stur	x0, [x29, #-16]
   36bac:	stur	x1, [x29, #-24]
   36bb0:	stur	x2, [x29, #-32]
   36bb4:	ldur	x0, [x29, #-16]
   36bb8:	mov	x1, x10
   36bbc:	mov	x2, x8
   36bc0:	mov	x3, x9
   36bc4:	bl	33824 <scols_init_debug@@SMARTCOLS_2.25+0x1a754>
   36bc8:	str	x0, [sp]
   36bcc:	ldr	x8, [sp]
   36bd0:	cmp	x8, #0x0
   36bd4:	cset	w11, ge  // ge = tcont
   36bd8:	tbnz	w11, #0, 36be8 <scols_init_debug@@SMARTCOLS_2.25+0x1db18>
   36bdc:	mov	x8, xzr
   36be0:	stur	x8, [x29, #-8]
   36be4:	b	36c7c <scols_init_debug@@SMARTCOLS_2.25+0x1dbac>
   36be8:	ldr	x8, [sp]
   36bec:	add	x9, sp, #0x10
   36bf0:	add	x8, x9, x8
   36bf4:	mov	w10, #0x0                   	// #0
   36bf8:	strb	w10, [x8]
   36bfc:	mov	x0, x9
   36c00:	mov	w1, #0x2f                  	// #47
   36c04:	bl	7bf0 <strrchr@plt>
   36c08:	str	x0, [sp, #8]
   36c0c:	ldr	x8, [sp, #8]
   36c10:	cbnz	x8, 36c20 <scols_init_debug@@SMARTCOLS_2.25+0x1db50>
   36c14:	mov	x8, xzr
   36c18:	stur	x8, [x29, #-8]
   36c1c:	b	36c7c <scols_init_debug@@SMARTCOLS_2.25+0x1dbac>
   36c20:	ldr	x8, [sp, #8]
   36c24:	add	x8, x8, #0x1
   36c28:	str	x8, [sp, #8]
   36c2c:	ldr	x0, [sp, #8]
   36c30:	bl	74f0 <strlen@plt>
   36c34:	str	x0, [sp]
   36c38:	ldr	x8, [sp]
   36c3c:	add	x8, x8, #0x1
   36c40:	ldur	x9, [x29, #-32]
   36c44:	cmp	x8, x9
   36c48:	b.ls	36c58 <scols_init_debug@@SMARTCOLS_2.25+0x1db88>  // b.plast
   36c4c:	mov	x8, xzr
   36c50:	stur	x8, [x29, #-8]
   36c54:	b	36c7c <scols_init_debug@@SMARTCOLS_2.25+0x1dbac>
   36c58:	ldur	x0, [x29, #-24]
   36c5c:	ldr	x1, [sp, #8]
   36c60:	ldr	x8, [sp]
   36c64:	add	x2, x8, #0x1
   36c68:	bl	7430 <memcpy@plt>
   36c6c:	ldur	x0, [x29, #-24]
   36c70:	bl	36c94 <scols_init_debug@@SMARTCOLS_2.25+0x1dbc4>
   36c74:	ldur	x8, [x29, #-24]
   36c78:	stur	x8, [x29, #-8]
   36c7c:	ldur	x0, [x29, #-8]
   36c80:	add	sp, sp, #0x1, lsl #12
   36c84:	add	sp, sp, #0x30
   36c88:	ldr	x28, [sp, #16]
   36c8c:	ldp	x29, x30, [sp], #32
   36c90:	ret
   36c94:	sub	sp, sp, #0x20
   36c98:	stp	x29, x30, [sp, #16]
   36c9c:	add	x29, sp, #0x10
   36ca0:	str	x0, [sp, #8]
   36ca4:	ldr	x8, [sp, #8]
   36ca8:	cbz	x8, 36cd0 <scols_init_debug@@SMARTCOLS_2.25+0x1dc00>
   36cac:	ldr	x0, [sp, #8]
   36cb0:	mov	w1, #0x21                  	// #33
   36cb4:	bl	7ed0 <strchr@plt>
   36cb8:	str	x0, [sp]
   36cbc:	cbz	x0, 36cd0 <scols_init_debug@@SMARTCOLS_2.25+0x1dc00>
   36cc0:	ldr	x8, [sp]
   36cc4:	mov	w9, #0x2f                  	// #47
   36cc8:	strb	w9, [x8]
   36ccc:	b	36cac <scols_init_debug@@SMARTCOLS_2.25+0x1dbdc>
   36cd0:	ldp	x29, x30, [sp, #16]
   36cd4:	add	sp, sp, #0x20
   36cd8:	ret
   36cdc:	sub	sp, sp, #0x170
   36ce0:	stp	x29, x30, [sp, #336]
   36ce4:	str	x28, [sp, #352]
   36ce8:	add	x29, sp, #0x150
   36cec:	stur	x0, [x29, #-16]
   36cf0:	stur	x1, [x29, #-24]
   36cf4:	stur	x2, [x29, #-32]
   36cf8:	ldur	x8, [x29, #-24]
   36cfc:	ldrb	w9, [x8, #18]
   36d00:	cmp	w9, #0x4
   36d04:	b.eq	36d2c <scols_init_debug@@SMARTCOLS_2.25+0x1dc5c>  // b.none
   36d08:	ldur	x8, [x29, #-24]
   36d0c:	ldrb	w9, [x8, #18]
   36d10:	cmp	w9, #0xa
   36d14:	b.eq	36d2c <scols_init_debug@@SMARTCOLS_2.25+0x1dc5c>  // b.none
   36d18:	ldur	x8, [x29, #-24]
   36d1c:	ldrb	w9, [x8, #18]
   36d20:	cbz	w9, 36d2c <scols_init_debug@@SMARTCOLS_2.25+0x1dc5c>
   36d24:	stur	wzr, [x29, #-4]
   36d28:	b	36ea0 <scols_init_debug@@SMARTCOLS_2.25+0x1ddd0>
   36d2c:	ldur	x8, [x29, #-32]
   36d30:	cbz	x8, 36e4c <scols_init_debug@@SMARTCOLS_2.25+0x1dd7c>
   36d34:	ldur	x8, [x29, #-32]
   36d38:	str	x8, [sp, #32]
   36d3c:	ldur	x8, [x29, #-32]
   36d40:	ldrsb	w9, [x8]
   36d44:	cmp	w9, #0x2f
   36d48:	b.ne	36d78 <scols_init_debug@@SMARTCOLS_2.25+0x1dca8>  // b.any
   36d4c:	ldur	x0, [x29, #-32]
   36d50:	mov	w1, #0x2f                  	// #47
   36d54:	bl	7bf0 <strrchr@plt>
   36d58:	str	x0, [sp, #32]
   36d5c:	ldr	x8, [sp, #32]
   36d60:	cbnz	x8, 36d6c <scols_init_debug@@SMARTCOLS_2.25+0x1dc9c>
   36d64:	stur	wzr, [x29, #-4]
   36d68:	b	36ea0 <scols_init_debug@@SMARTCOLS_2.25+0x1ddd0>
   36d6c:	ldr	x8, [sp, #32]
   36d70:	add	x8, x8, #0x1
   36d74:	str	x8, [sp, #32]
   36d78:	ldr	x0, [sp, #32]
   36d7c:	bl	74f0 <strlen@plt>
   36d80:	str	x0, [sp, #24]
   36d84:	ldur	x8, [x29, #-24]
   36d88:	add	x0, x8, #0x13
   36d8c:	bl	74f0 <strlen@plt>
   36d90:	ldr	x8, [sp, #24]
   36d94:	cmp	x0, x8
   36d98:	b.hi	36da4 <scols_init_debug@@SMARTCOLS_2.25+0x1dcd4>  // b.pmore
   36d9c:	stur	wzr, [x29, #-4]
   36da0:	b	36ea0 <scols_init_debug@@SMARTCOLS_2.25+0x1ddd0>
   36da4:	ldr	x0, [sp, #32]
   36da8:	ldur	x8, [x29, #-24]
   36dac:	add	x1, x8, #0x13
   36db0:	ldr	x2, [sp, #24]
   36db4:	bl	79e0 <strncmp@plt>
   36db8:	mov	w9, #0x0                   	// #0
   36dbc:	str	w9, [sp, #20]
   36dc0:	cbnz	w0, 36e3c <scols_init_debug@@SMARTCOLS_2.25+0x1dd6c>
   36dc4:	ldur	x8, [x29, #-24]
   36dc8:	add	x8, x8, #0x13
   36dcc:	ldr	x9, [sp, #24]
   36dd0:	ldrsb	w10, [x8, x9]
   36dd4:	cmp	w10, #0x70
   36dd8:	b.ne	36e0c <scols_init_debug@@SMARTCOLS_2.25+0x1dd3c>  // b.any
   36ddc:	bl	7d60 <__ctype_b_loc@plt>
   36de0:	ldr	x8, [x0]
   36de4:	ldur	x9, [x29, #-24]
   36de8:	add	x9, x9, #0x13
   36dec:	ldr	x10, [sp, #24]
   36df0:	add	x9, x9, x10
   36df4:	ldrsb	x9, [x9, #1]
   36df8:	ldrh	w11, [x8, x9, lsl #1]
   36dfc:	and	w11, w11, #0x800
   36e00:	mov	w12, #0x1                   	// #1
   36e04:	str	w12, [sp, #16]
   36e08:	cbnz	w11, 36e34 <scols_init_debug@@SMARTCOLS_2.25+0x1dd64>
   36e0c:	bl	7d60 <__ctype_b_loc@plt>
   36e10:	ldr	x8, [x0]
   36e14:	ldur	x9, [x29, #-24]
   36e18:	add	x9, x9, #0x13
   36e1c:	ldr	x10, [sp, #24]
   36e20:	ldrsb	x9, [x9, x10]
   36e24:	ldrh	w11, [x8, x9, lsl #1]
   36e28:	tst	w11, #0x800
   36e2c:	cset	w11, ne  // ne = any
   36e30:	str	w11, [sp, #16]
   36e34:	ldr	w8, [sp, #16]
   36e38:	str	w8, [sp, #20]
   36e3c:	ldr	w8, [sp, #20]
   36e40:	and	w8, w8, #0x1
   36e44:	stur	w8, [x29, #-4]
   36e48:	b	36ea0 <scols_init_debug@@SMARTCOLS_2.25+0x1ddd0>
   36e4c:	ldur	x8, [x29, #-24]
   36e50:	add	x3, x8, #0x13
   36e54:	add	x8, sp, #0x2a
   36e58:	mov	x0, x8
   36e5c:	mov	x1, #0x106                 	// #262
   36e60:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   36e64:	add	x2, x2, #0xc57
   36e68:	str	x8, [sp, #8]
   36e6c:	bl	77c0 <snprintf@plt>
   36e70:	ldur	x8, [x29, #-16]
   36e74:	mov	x0, x8
   36e78:	bl	7f80 <dirfd@plt>
   36e7c:	ldr	x1, [sp, #8]
   36e80:	mov	w2, #0x4                   	// #4
   36e84:	mov	w9, wzr
   36e88:	mov	w3, w9
   36e8c:	bl	8200 <faccessat@plt>
   36e90:	cmp	w0, #0x0
   36e94:	cset	w9, eq  // eq = none
   36e98:	and	w9, w9, #0x1
   36e9c:	stur	w9, [x29, #-4]
   36ea0:	ldur	w0, [x29, #-4]
   36ea4:	ldr	x28, [sp, #352]
   36ea8:	ldp	x29, x30, [sp, #336]
   36eac:	add	sp, sp, #0x170
   36eb0:	ret
   36eb4:	sub	sp, sp, #0x40
   36eb8:	stp	x29, x30, [sp, #48]
   36ebc:	add	x29, sp, #0x30
   36ec0:	mov	x8, xzr
   36ec4:	stur	x0, [x29, #-16]
   36ec8:	str	x1, [sp, #24]
   36ecc:	str	wzr, [sp, #4]
   36ed0:	ldur	x0, [x29, #-16]
   36ed4:	mov	x1, x8
   36ed8:	bl	335ac <scols_init_debug@@SMARTCOLS_2.25+0x1a4dc>
   36edc:	str	x0, [sp, #16]
   36ee0:	ldr	x8, [sp, #16]
   36ee4:	cbnz	x8, 36ef0 <scols_init_debug@@SMARTCOLS_2.25+0x1de20>
   36ee8:	stur	wzr, [x29, #-4]
   36eec:	b	36f34 <scols_init_debug@@SMARTCOLS_2.25+0x1de64>
   36ef0:	ldr	x0, [sp, #16]
   36ef4:	bl	36f44 <scols_init_debug@@SMARTCOLS_2.25+0x1de74>
   36ef8:	str	x0, [sp, #8]
   36efc:	cbz	x0, 36f24 <scols_init_debug@@SMARTCOLS_2.25+0x1de54>
   36f00:	ldr	x0, [sp, #16]
   36f04:	ldr	x1, [sp, #8]
   36f08:	ldr	x2, [sp, #24]
   36f0c:	bl	36cdc <scols_init_debug@@SMARTCOLS_2.25+0x1dc0c>
   36f10:	cbz	w0, 36f20 <scols_init_debug@@SMARTCOLS_2.25+0x1de50>
   36f14:	ldr	w8, [sp, #4]
   36f18:	add	w8, w8, #0x1
   36f1c:	str	w8, [sp, #4]
   36f20:	b	36ef0 <scols_init_debug@@SMARTCOLS_2.25+0x1de20>
   36f24:	ldr	x0, [sp, #16]
   36f28:	bl	7b90 <closedir@plt>
   36f2c:	ldr	w8, [sp, #4]
   36f30:	stur	w8, [x29, #-4]
   36f34:	ldur	w0, [x29, #-4]
   36f38:	ldp	x29, x30, [sp, #48]
   36f3c:	add	sp, sp, #0x40
   36f40:	ret
   36f44:	sub	sp, sp, #0x20
   36f48:	stp	x29, x30, [sp, #16]
   36f4c:	add	x29, sp, #0x10
   36f50:	str	x0, [sp, #8]
   36f54:	ldr	x0, [sp, #8]
   36f58:	bl	7b40 <readdir@plt>
   36f5c:	str	x0, [sp]
   36f60:	cbz	x0, 36f98 <scols_init_debug@@SMARTCOLS_2.25+0x1dec8>
   36f64:	ldr	x8, [sp]
   36f68:	add	x0, x8, #0x13
   36f6c:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   36f70:	add	x1, x1, #0x987
   36f74:	bl	7d30 <strcmp@plt>
   36f78:	cbz	w0, 36f94 <scols_init_debug@@SMARTCOLS_2.25+0x1dec4>
   36f7c:	ldr	x8, [sp]
   36f80:	add	x0, x8, #0x13
   36f84:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   36f88:	add	x1, x1, #0x986
   36f8c:	bl	7d30 <strcmp@plt>
   36f90:	cbnz	w0, 36f98 <scols_init_debug@@SMARTCOLS_2.25+0x1dec8>
   36f94:	b	36f54 <scols_init_debug@@SMARTCOLS_2.25+0x1de84>
   36f98:	ldr	x0, [sp]
   36f9c:	ldp	x29, x30, [sp, #16]
   36fa0:	add	sp, sp, #0x20
   36fa4:	ret
   36fa8:	sub	sp, sp, #0x60
   36fac:	stp	x29, x30, [sp, #80]
   36fb0:	add	x29, sp, #0x50
   36fb4:	mov	x8, xzr
   36fb8:	stur	x0, [x29, #-16]
   36fbc:	stur	w1, [x29, #-20]
   36fc0:	str	xzr, [sp, #32]
   36fc4:	ldur	x0, [x29, #-16]
   36fc8:	mov	x1, x8
   36fcc:	bl	335ac <scols_init_debug@@SMARTCOLS_2.25+0x1a4dc>
   36fd0:	stur	x0, [x29, #-32]
   36fd4:	ldur	x8, [x29, #-32]
   36fd8:	cbnz	x8, 36fe4 <scols_init_debug@@SMARTCOLS_2.25+0x1df14>
   36fdc:	stur	xzr, [x29, #-8]
   36fe0:	b	370f4 <scols_init_debug@@SMARTCOLS_2.25+0x1e024>
   36fe4:	ldur	x0, [x29, #-32]
   36fe8:	bl	36f44 <scols_init_debug@@SMARTCOLS_2.25+0x1de74>
   36fec:	str	x0, [sp, #40]
   36ff0:	cbz	x0, 3706c <scols_init_debug@@SMARTCOLS_2.25+0x1df9c>
   36ff4:	ldur	x0, [x29, #-32]
   36ff8:	ldr	x1, [sp, #40]
   36ffc:	mov	x8, xzr
   37000:	mov	x2, x8
   37004:	bl	36cdc <scols_init_debug@@SMARTCOLS_2.25+0x1dc0c>
   37008:	cbnz	w0, 37010 <scols_init_debug@@SMARTCOLS_2.25+0x1df40>
   3700c:	b	36fe4 <scols_init_debug@@SMARTCOLS_2.25+0x1df14>
   37010:	ldur	x0, [x29, #-16]
   37014:	ldr	x8, [sp, #40]
   37018:	add	x3, x8, #0x13
   3701c:	add	x1, sp, #0x1c
   37020:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   37024:	add	x2, x2, #0xc60
   37028:	bl	34778 <scols_init_debug@@SMARTCOLS_2.25+0x1b6a8>
   3702c:	cbz	w0, 37034 <scols_init_debug@@SMARTCOLS_2.25+0x1df64>
   37030:	b	36fe4 <scols_init_debug@@SMARTCOLS_2.25+0x1df14>
   37034:	ldr	w8, [sp, #28]
   37038:	ldur	w9, [x29, #-20]
   3703c:	cmp	w8, w9
   37040:	b.ne	37068 <scols_init_debug@@SMARTCOLS_2.25+0x1df98>  // b.any
   37044:	ldur	x0, [x29, #-16]
   37048:	ldr	x8, [sp, #40]
   3704c:	add	x3, x8, #0x13
   37050:	add	x1, sp, #0x20
   37054:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   37058:	add	x2, x2, #0xd56
   3705c:	bl	34a5c <scols_init_debug@@SMARTCOLS_2.25+0x1b98c>
   37060:	cbnz	w0, 37068 <scols_init_debug@@SMARTCOLS_2.25+0x1df98>
   37064:	b	3706c <scols_init_debug@@SMARTCOLS_2.25+0x1df9c>
   37068:	b	36fe4 <scols_init_debug@@SMARTCOLS_2.25+0x1df14>
   3706c:	ldur	x0, [x29, #-32]
   37070:	bl	7b90 <closedir@plt>
   37074:	adrp	x8, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   37078:	add	x8, x8, #0xbe0
   3707c:	ldr	w9, [x8]
   37080:	mov	w10, #0x4                   	// #4
   37084:	and	w9, w10, w9
   37088:	cbz	w9, 370ec <scols_init_debug@@SMARTCOLS_2.25+0x1e01c>
   3708c:	adrp	x8, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   37090:	ldr	x8, [x8, #4016]
   37094:	ldr	x0, [x8]
   37098:	str	x0, [sp, #16]
   3709c:	bl	7880 <getpid@plt>
   370a0:	ldr	x8, [sp, #16]
   370a4:	str	w0, [sp, #12]
   370a8:	mov	x0, x8
   370ac:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   370b0:	add	x1, x1, #0x933
   370b4:	ldr	w2, [sp, #12]
   370b8:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   370bc:	add	x3, x3, #0xc06
   370c0:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   370c4:	add	x4, x4, #0x5e
   370c8:	bl	8380 <fprintf@plt>
   370cc:	ldur	x8, [x29, #-16]
   370d0:	ldur	w2, [x29, #-20]
   370d4:	ldr	x9, [sp, #32]
   370d8:	mov	x0, x8
   370dc:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   370e0:	add	x1, x1, #0xc6d
   370e4:	mov	w3, w9
   370e8:	bl	36740 <scols_init_debug@@SMARTCOLS_2.25+0x1d670>
   370ec:	ldr	x8, [sp, #32]
   370f0:	stur	x8, [x29, #-8]
   370f4:	ldur	x0, [x29, #-8]
   370f8:	ldp	x29, x30, [sp, #80]
   370fc:	add	sp, sp, #0x60
   37100:	ret
   37104:	sub	sp, sp, #0x40
   37108:	stp	x29, x30, [sp, #48]
   3710c:	add	x29, sp, #0x30
   37110:	mov	x8, xzr
   37114:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   37118:	add	x1, x1, #0xc87
   3711c:	stur	x0, [x29, #-16]
   37120:	str	x8, [sp, #8]
   37124:	ldur	x0, [x29, #-16]
   37128:	bl	335ac <scols_init_debug@@SMARTCOLS_2.25+0x1a4dc>
   3712c:	str	x0, [sp, #24]
   37130:	ldr	x8, [sp, #24]
   37134:	cbnz	x8, 37144 <scols_init_debug@@SMARTCOLS_2.25+0x1e074>
   37138:	mov	x8, xzr
   3713c:	stur	x8, [x29, #-8]
   37140:	b	371a0 <scols_init_debug@@SMARTCOLS_2.25+0x1e0d0>
   37144:	ldr	x0, [sp, #24]
   37148:	bl	36f44 <scols_init_debug@@SMARTCOLS_2.25+0x1de74>
   3714c:	str	x0, [sp, #16]
   37150:	cbz	x0, 37174 <scols_init_debug@@SMARTCOLS_2.25+0x1e0a4>
   37154:	ldr	x8, [sp, #8]
   37158:	cbz	x8, 37160 <scols_init_debug@@SMARTCOLS_2.25+0x1e090>
   3715c:	b	37188 <scols_init_debug@@SMARTCOLS_2.25+0x1e0b8>
   37160:	ldr	x8, [sp, #16]
   37164:	add	x0, x8, #0x13
   37168:	bl	7b80 <strdup@plt>
   3716c:	str	x0, [sp, #8]
   37170:	b	37144 <scols_init_debug@@SMARTCOLS_2.25+0x1e074>
   37174:	ldr	x0, [sp, #24]
   37178:	bl	7b90 <closedir@plt>
   3717c:	ldr	x8, [sp, #8]
   37180:	stur	x8, [x29, #-8]
   37184:	b	371a0 <scols_init_debug@@SMARTCOLS_2.25+0x1e0d0>
   37188:	ldr	x0, [sp, #8]
   3718c:	bl	7dd0 <free@plt>
   37190:	ldr	x0, [sp, #24]
   37194:	bl	7b90 <closedir@plt>
   37198:	mov	x8, xzr
   3719c:	stur	x8, [x29, #-8]
   371a0:	ldur	x0, [x29, #-8]
   371a4:	ldp	x29, x30, [sp, #48]
   371a8:	add	sp, sp, #0x40
   371ac:	ret
   371b0:	sub	sp, sp, #0x50
   371b4:	stp	x29, x30, [sp, #64]
   371b8:	add	x29, sp, #0x40
   371bc:	mov	x8, xzr
   371c0:	stur	x0, [x29, #-16]
   371c4:	stur	x1, [x29, #-24]
   371c8:	str	x2, [sp, #32]
   371cc:	ldur	x0, [x29, #-16]
   371d0:	ldur	x1, [x29, #-24]
   371d4:	ldr	x2, [sp, #32]
   371d8:	mov	x3, x8
   371dc:	bl	33824 <scols_init_debug@@SMARTCOLS_2.25+0x1a754>
   371e0:	str	x0, [sp, #24]
   371e4:	str	xzr, [sp, #8]
   371e8:	ldr	x8, [sp, #24]
   371ec:	cmp	x8, #0x0
   371f0:	cset	w9, le
   371f4:	tbnz	w9, #0, 3720c <scols_init_debug@@SMARTCOLS_2.25+0x1e13c>
   371f8:	ldr	x8, [sp, #24]
   371fc:	add	x8, x8, #0x10
   37200:	ldr	x9, [sp, #32]
   37204:	cmp	x8, x9
   37208:	b.ls	37218 <scols_init_debug@@SMARTCOLS_2.25+0x1e148>  // b.plast
   3720c:	mov	x8, xzr
   37210:	stur	x8, [x29, #-8]
   37214:	b	372b4 <scols_init_debug@@SMARTCOLS_2.25+0x1e1e4>
   37218:	ldur	x8, [x29, #-24]
   3721c:	ldr	x9, [sp, #24]
   37220:	add	x10, x9, #0x1
   37224:	str	x10, [sp, #24]
   37228:	add	x8, x8, x9
   3722c:	mov	w11, #0x0                   	// #0
   37230:	strb	w11, [x8]
   37234:	ldur	x0, [x29, #-16]
   37238:	bl	320e0 <scols_init_debug@@SMARTCOLS_2.25+0x19010>
   3723c:	str	x0, [sp, #16]
   37240:	ldr	x8, [sp, #16]
   37244:	cbz	x8, 37254 <scols_init_debug@@SMARTCOLS_2.25+0x1e184>
   37248:	ldr	x0, [sp, #16]
   3724c:	bl	74f0 <strlen@plt>
   37250:	str	x0, [sp, #8]
   37254:	ldur	x8, [x29, #-24]
   37258:	ldr	x9, [sp, #8]
   3725c:	add	x8, x8, x9
   37260:	add	x0, x8, #0xf
   37264:	ldur	x1, [x29, #-24]
   37268:	ldr	x2, [sp, #24]
   3726c:	bl	7450 <memmove@plt>
   37270:	ldr	x8, [sp, #16]
   37274:	cbz	x8, 37288 <scols_init_debug@@SMARTCOLS_2.25+0x1e1b8>
   37278:	ldur	x0, [x29, #-24]
   3727c:	ldr	x1, [sp, #16]
   37280:	ldr	x2, [sp, #8]
   37284:	bl	7430 <memcpy@plt>
   37288:	ldur	x8, [x29, #-24]
   3728c:	ldr	x9, [sp, #8]
   37290:	add	x8, x8, x9
   37294:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   37298:	add	x9, x9, #0xc8e
   3729c:	ldr	x10, [x9]
   372a0:	str	x10, [x8]
   372a4:	ldur	x9, [x9, #7]
   372a8:	stur	x9, [x8, #7]
   372ac:	ldur	x8, [x29, #-24]
   372b0:	stur	x8, [x29, #-8]
   372b4:	ldur	x0, [x29, #-8]
   372b8:	ldp	x29, x30, [sp, #64]
   372bc:	add	sp, sp, #0x50
   372c0:	ret
   372c4:	stp	x29, x30, [sp, #-32]!
   372c8:	str	x28, [sp, #16]
   372cc:	mov	x29, sp
   372d0:	sub	sp, sp, #0x1, lsl #12
   372d4:	sub	sp, sp, #0x30
   372d8:	stur	x0, [x29, #-16]
   372dc:	stur	x1, [x29, #-24]
   372e0:	stur	x2, [x29, #-32]
   372e4:	ldur	x8, [x29, #-32]
   372e8:	cbz	x8, 372f4 <scols_init_debug@@SMARTCOLS_2.25+0x1e224>
   372ec:	ldur	x8, [x29, #-24]
   372f0:	cbnz	x8, 37300 <scols_init_debug@@SMARTCOLS_2.25+0x1e230>
   372f4:	mov	w8, #0xffffffea            	// #-22
   372f8:	stur	w8, [x29, #-4]
   372fc:	b	3735c <scols_init_debug@@SMARTCOLS_2.25+0x1e28c>
   37300:	ldur	x8, [x29, #-32]
   37304:	mov	x9, xzr
   37308:	str	x9, [x8]
   3730c:	ldur	x0, [x29, #-24]
   37310:	add	x1, sp, #0x10
   37314:	mov	x2, #0x1000                	// #4096
   37318:	bl	37374 <scols_init_debug@@SMARTCOLS_2.25+0x1e2a4>
   3731c:	str	x0, [sp, #8]
   37320:	cbz	x0, 37354 <scols_init_debug@@SMARTCOLS_2.25+0x1e284>
   37324:	ldr	x0, [sp, #8]
   37328:	bl	7b80 <strdup@plt>
   3732c:	ldur	x8, [x29, #-32]
   37330:	str	x0, [x8]
   37334:	ldur	x8, [x29, #-32]
   37338:	ldr	x8, [x8]
   3733c:	cbnz	x8, 3734c <scols_init_debug@@SMARTCOLS_2.25+0x1e27c>
   37340:	mov	w8, #0xfffffff4            	// #-12
   37344:	stur	w8, [x29, #-4]
   37348:	b	3735c <scols_init_debug@@SMARTCOLS_2.25+0x1e28c>
   3734c:	stur	wzr, [x29, #-4]
   37350:	b	3735c <scols_init_debug@@SMARTCOLS_2.25+0x1e28c>
   37354:	mov	w8, #0x1                   	// #1
   37358:	stur	w8, [x29, #-4]
   3735c:	ldur	w0, [x29, #-4]
   37360:	add	sp, sp, #0x1, lsl #12
   37364:	add	sp, sp, #0x30
   37368:	ldr	x28, [sp, #16]
   3736c:	ldp	x29, x30, [sp], #32
   37370:	ret
   37374:	sub	sp, sp, #0x50
   37378:	stp	x29, x30, [sp, #64]
   3737c:	add	x29, sp, #0x40
   37380:	stur	x0, [x29, #-16]
   37384:	stur	x1, [x29, #-24]
   37388:	str	x2, [sp, #32]
   3738c:	ldur	x8, [x29, #-16]
   37390:	cbz	x8, 373a0 <scols_init_debug@@SMARTCOLS_2.25+0x1e2d0>
   37394:	ldur	x8, [x29, #-16]
   37398:	ldrb	w9, [x8]
   3739c:	cbnz	w9, 373ac <scols_init_debug@@SMARTCOLS_2.25+0x1e2dc>
   373a0:	mov	x8, xzr
   373a4:	stur	x8, [x29, #-8]
   373a8:	b	3749c <scols_init_debug@@SMARTCOLS_2.25+0x1e3cc>
   373ac:	ldur	x0, [x29, #-16]
   373b0:	bl	74f0 <strlen@plt>
   373b4:	str	x0, [sp, #24]
   373b8:	ldr	x8, [sp, #24]
   373bc:	add	x8, x8, #0xb
   373c0:	cmp	x8, #0x1, lsl #12
   373c4:	b.ls	373d4 <scols_init_debug@@SMARTCOLS_2.25+0x1e304>  // b.plast
   373c8:	mov	x8, xzr
   373cc:	stur	x8, [x29, #-8]
   373d0:	b	3749c <scols_init_debug@@SMARTCOLS_2.25+0x1e3cc>
   373d4:	ldur	x8, [x29, #-16]
   373d8:	ldr	x9, [sp, #24]
   373dc:	add	x8, x8, x9
   373e0:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   373e4:	add	x9, x9, #0xd9e
   373e8:	ldr	x10, [x9]
   373ec:	str	x10, [x8]
   373f0:	ldur	w11, [x9, #7]
   373f4:	stur	w11, [x8, #7]
   373f8:	ldur	x0, [x29, #-16]
   373fc:	ldur	x1, [x29, #-24]
   37400:	ldr	x8, [sp, #32]
   37404:	subs	x2, x8, #0x1
   37408:	bl	76a0 <readlink@plt>
   3740c:	str	x0, [sp, #8]
   37410:	ldur	x8, [x29, #-16]
   37414:	ldr	x9, [sp, #24]
   37418:	add	x8, x8, x9
   3741c:	mov	w11, #0x0                   	// #0
   37420:	strb	w11, [x8]
   37424:	ldur	x0, [x29, #-16]
   37428:	mov	w1, #0x2f                  	// #47
   3742c:	bl	7bf0 <strrchr@plt>
   37430:	str	x0, [sp, #16]
   37434:	ldr	x8, [sp, #16]
   37438:	cbz	x8, 37458 <scols_init_debug@@SMARTCOLS_2.25+0x1e388>
   3743c:	ldr	x8, [sp, #16]
   37440:	mov	w9, #0x0                   	// #0
   37444:	strb	w9, [x8]
   37448:	ldr	x8, [sp, #16]
   3744c:	ldur	x10, [x29, #-16]
   37450:	subs	x8, x8, x10
   37454:	str	x8, [sp, #24]
   37458:	ldr	x8, [sp, #8]
   3745c:	cmp	x8, #0x0
   37460:	cset	w9, le
   37464:	tbnz	w9, #0, 3748c <scols_init_debug@@SMARTCOLS_2.25+0x1e3bc>
   37468:	ldur	x8, [x29, #-24]
   3746c:	ldr	x9, [sp, #8]
   37470:	add	x8, x8, x9
   37474:	mov	w10, #0x0                   	// #0
   37478:	strb	w10, [x8]
   3747c:	ldur	x0, [x29, #-24]
   37480:	bl	7b10 <__xpg_basename@plt>
   37484:	stur	x0, [x29, #-8]
   37488:	b	3749c <scols_init_debug@@SMARTCOLS_2.25+0x1e3cc>
   3748c:	ldr	x8, [sp, #16]
   37490:	cbnz	x8, 373d4 <scols_init_debug@@SMARTCOLS_2.25+0x1e304>
   37494:	mov	x8, xzr
   37498:	stur	x8, [x29, #-8]
   3749c:	ldur	x0, [x29, #-8]
   374a0:	ldp	x29, x30, [sp, #64]
   374a4:	add	sp, sp, #0x50
   374a8:	ret
   374ac:	stp	x29, x30, [sp, #-32]!
   374b0:	str	x28, [sp, #16]
   374b4:	mov	x29, sp
   374b8:	sub	sp, sp, #0x1, lsl #12
   374bc:	sub	sp, sp, #0x40
   374c0:	sub	x8, x29, #0x10
   374c4:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   374c8:	add	x2, x2, #0xc9e
   374cc:	add	x1, sp, #0x1c
   374d0:	str	x0, [x8]
   374d4:	str	wzr, [sp, #28]
   374d8:	ldr	x0, [x8]
   374dc:	str	x8, [sp, #16]
   374e0:	bl	346fc <scols_init_debug@@SMARTCOLS_2.25+0x1b62c>
   374e4:	cbnz	w0, 37500 <scols_init_debug@@SMARTCOLS_2.25+0x1e430>
   374e8:	ldr	w8, [sp, #28]
   374ec:	cmp	w8, #0x1
   374f0:	b.ne	37500 <scols_init_debug@@SMARTCOLS_2.25+0x1e430>  // b.any
   374f4:	mov	w8, #0x1                   	// #1
   374f8:	stur	w8, [x29, #-4]
   374fc:	b	37588 <scols_init_debug@@SMARTCOLS_2.25+0x1e4b8>
   37500:	ldr	x8, [sp, #16]
   37504:	ldr	x0, [x8]
   37508:	add	x1, sp, #0x30
   3750c:	mov	x2, #0x1000                	// #4096
   37510:	bl	371b0 <scols_init_debug@@SMARTCOLS_2.25+0x1e0e0>
   37514:	str	x0, [sp, #40]
   37518:	ldr	x8, [sp, #40]
   3751c:	mov	w9, #0x0                   	// #0
   37520:	str	w9, [sp, #12]
   37524:	cbz	x8, 37548 <scols_init_debug@@SMARTCOLS_2.25+0x1e478>
   37528:	ldr	x8, [sp, #16]
   3752c:	ldr	x0, [x8]
   37530:	ldr	x1, [sp, #40]
   37534:	add	x2, sp, #0x20
   37538:	bl	372c4 <scols_init_debug@@SMARTCOLS_2.25+0x1e1f4>
   3753c:	cmp	w0, #0x0
   37540:	cset	w9, eq  // eq = none
   37544:	str	w9, [sp, #12]
   37548:	ldr	w8, [sp, #12]
   3754c:	tbnz	w8, #0, 37554 <scols_init_debug@@SMARTCOLS_2.25+0x1e484>
   37550:	b	37580 <scols_init_debug@@SMARTCOLS_2.25+0x1e4b0>
   37554:	ldr	x0, [sp, #32]
   37558:	bl	375a0 <scols_init_debug@@SMARTCOLS_2.25+0x1e4d0>
   3755c:	str	w0, [sp, #28]
   37560:	ldr	w8, [sp, #28]
   37564:	cbz	w8, 37574 <scols_init_debug@@SMARTCOLS_2.25+0x1e4a4>
   37568:	ldr	x0, [sp, #32]
   3756c:	bl	7dd0 <free@plt>
   37570:	b	37580 <scols_init_debug@@SMARTCOLS_2.25+0x1e4b0>
   37574:	ldr	x0, [sp, #32]
   37578:	bl	7dd0 <free@plt>
   3757c:	b	37518 <scols_init_debug@@SMARTCOLS_2.25+0x1e448>
   37580:	ldr	w8, [sp, #28]
   37584:	stur	w8, [x29, #-4]
   37588:	ldur	w0, [x29, #-4]
   3758c:	add	sp, sp, #0x1, lsl #12
   37590:	add	sp, sp, #0x40
   37594:	ldr	x28, [sp, #16]
   37598:	ldp	x29, x30, [sp], #32
   3759c:	ret
   375a0:	sub	sp, sp, #0x30
   375a4:	stp	x29, x30, [sp, #32]
   375a8:	add	x29, sp, #0x20
   375ac:	str	x0, [sp, #16]
   375b0:	str	xzr, [sp, #8]
   375b4:	ldr	x8, [sp, #8]
   375b8:	cmp	x8, #0x5
   375bc:	b.cs	37604 <scols_init_debug@@SMARTCOLS_2.25+0x1e534>  // b.hs, b.nlast
   375c0:	ldr	x0, [sp, #16]
   375c4:	ldr	x8, [sp, #8]
   375c8:	mov	x9, #0x8                   	// #8
   375cc:	mul	x8, x9, x8
   375d0:	adrp	x9, 4c000 <scols_init_debug@@SMARTCOLS_2.25+0x32f30>
   375d4:	add	x9, x9, #0xd50
   375d8:	add	x8, x9, x8
   375dc:	ldr	x1, [x8]
   375e0:	bl	7d30 <strcmp@plt>
   375e4:	cbnz	w0, 375f4 <scols_init_debug@@SMARTCOLS_2.25+0x1e524>
   375e8:	mov	w8, #0x1                   	// #1
   375ec:	stur	w8, [x29, #-4]
   375f0:	b	37608 <scols_init_debug@@SMARTCOLS_2.25+0x1e538>
   375f4:	ldr	x8, [sp, #8]
   375f8:	add	x8, x8, #0x1
   375fc:	str	x8, [sp, #8]
   37600:	b	375b4 <scols_init_debug@@SMARTCOLS_2.25+0x1e4e4>
   37604:	stur	wzr, [x29, #-4]
   37608:	ldur	w0, [x29, #-4]
   3760c:	ldp	x29, x30, [sp, #32]
   37610:	add	sp, sp, #0x30
   37614:	ret
   37618:	stp	x29, x30, [sp, #-32]!
   3761c:	str	x28, [sp, #16]
   37620:	mov	x29, sp
   37624:	sub	sp, sp, #0x1, lsl #12
   37628:	sub	sp, sp, #0x70
   3762c:	stur	x0, [x29, #-16]
   37630:	stur	x1, [x29, #-24]
   37634:	stur	x2, [x29, #-32]
   37638:	stur	x3, [x29, #-40]
   3763c:	stur	wzr, [x29, #-44]
   37640:	ldur	x8, [x29, #-16]
   37644:	cbnz	x8, 37654 <scols_init_debug@@SMARTCOLS_2.25+0x1e584>
   37648:	mov	w8, #0xffffffff            	// #-1
   3764c:	stur	w8, [x29, #-4]
   37650:	b	37850 <scols_init_debug@@SMARTCOLS_2.25+0x1e780>
   37654:	ldur	x0, [x29, #-16]
   37658:	mov	w8, wzr
   3765c:	mov	w1, w8
   37660:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   37664:	add	x2, x2, #0xc63
   37668:	bl	3298c <scols_init_debug@@SMARTCOLS_2.25+0x198bc>
   3766c:	cmp	w0, #0x0
   37670:	cset	w8, eq  // eq = none
   37674:	and	w8, w8, #0x1
   37678:	stur	w8, [x29, #-44]
   3767c:	ldur	w8, [x29, #-44]
   37680:	cbnz	w8, 37730 <scols_init_debug@@SMARTCOLS_2.25+0x1e660>
   37684:	sub	x1, x29, #0x38
   37688:	mov	x8, xzr
   3768c:	stur	x8, [x29, #-56]
   37690:	ldur	x0, [x29, #-16]
   37694:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   37698:	add	x2, x2, #0xca8
   3769c:	bl	33da4 <scols_init_debug@@SMARTCOLS_2.25+0x1acd4>
   376a0:	ldur	x8, [x29, #-56]
   376a4:	stur	x8, [x29, #-64]
   376a8:	ldur	x8, [x29, #-56]
   376ac:	cbz	x8, 376c8 <scols_init_debug@@SMARTCOLS_2.25+0x1e5f8>
   376b0:	sub	x0, x29, #0x40
   376b4:	adrp	x1, 39000 <scols_init_debug@@SMARTCOLS_2.25+0x1ff30>
   376b8:	add	x1, x1, #0x6df
   376bc:	bl	7d10 <strsep@plt>
   376c0:	str	x0, [sp, #16]
   376c4:	b	376d0 <scols_init_debug@@SMARTCOLS_2.25+0x1e600>
   376c8:	mov	x8, xzr
   376cc:	str	x8, [sp, #16]
   376d0:	ldr	x8, [sp, #16]
   376d4:	stur	x8, [x29, #-72]
   376d8:	ldur	x8, [x29, #-72]
   376dc:	cbz	x8, 37700 <scols_init_debug@@SMARTCOLS_2.25+0x1e630>
   376e0:	ldur	x0, [x29, #-72]
   376e4:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   376e8:	add	x1, x1, #0x2a2
   376ec:	mov	x2, #0x4                   	// #4
   376f0:	bl	7e20 <strncasecmp@plt>
   376f4:	cbnz	w0, 37700 <scols_init_debug@@SMARTCOLS_2.25+0x1e630>
   376f8:	mov	w8, #0x1                   	// #1
   376fc:	stur	w8, [x29, #-44]
   37700:	ldur	x0, [x29, #-56]
   37704:	bl	7dd0 <free@plt>
   37708:	ldur	w8, [x29, #-44]
   3770c:	cbz	w8, 3772c <scols_init_debug@@SMARTCOLS_2.25+0x1e65c>
   37710:	ldur	x0, [x29, #-16]
   37714:	ldur	x1, [x29, #-24]
   37718:	ldur	x2, [x29, #-32]
   3771c:	ldur	x3, [x29, #-40]
   37720:	bl	37868 <scols_init_debug@@SMARTCOLS_2.25+0x1e798>
   37724:	cbnz	w0, 3772c <scols_init_debug@@SMARTCOLS_2.25+0x1e65c>
   37728:	b	37840 <scols_init_debug@@SMARTCOLS_2.25+0x1e770>
   3772c:	stur	wzr, [x29, #-44]
   37730:	ldur	w8, [x29, #-44]
   37734:	cbnz	w8, 37774 <scols_init_debug@@SMARTCOLS_2.25+0x1e6a4>
   37738:	ldur	x8, [x29, #-24]
   3773c:	cbz	x8, 37758 <scols_init_debug@@SMARTCOLS_2.25+0x1e688>
   37740:	ldur	x0, [x29, #-16]
   37744:	ldur	x1, [x29, #-24]
   37748:	ldur	x2, [x29, #-32]
   3774c:	bl	36b88 <scols_init_debug@@SMARTCOLS_2.25+0x1dab8>
   37750:	cbnz	x0, 37758 <scols_init_debug@@SMARTCOLS_2.25+0x1e688>
   37754:	b	37848 <scols_init_debug@@SMARTCOLS_2.25+0x1e778>
   37758:	ldur	x8, [x29, #-40]
   3775c:	cbz	x8, 37770 <scols_init_debug@@SMARTCOLS_2.25+0x1e6a0>
   37760:	ldur	x0, [x29, #-16]
   37764:	bl	37924 <scols_init_debug@@SMARTCOLS_2.25+0x1e854>
   37768:	ldur	x8, [x29, #-40]
   3776c:	str	x0, [x8]
   37770:	b	37840 <scols_init_debug@@SMARTCOLS_2.25+0x1e770>
   37774:	ldur	x0, [x29, #-16]
   37778:	add	x1, sp, #0x28
   3777c:	mov	x2, #0xfff                 	// #4095
   37780:	mov	x8, xzr
   37784:	mov	x3, x8
   37788:	bl	33824 <scols_init_debug@@SMARTCOLS_2.25+0x1a754>
   3778c:	str	x0, [sp, #24]
   37790:	ldr	x8, [sp, #24]
   37794:	cmp	x8, #0x0
   37798:	cset	w9, ge  // ge = tcont
   3779c:	tbnz	w9, #0, 377a4 <scols_init_debug@@SMARTCOLS_2.25+0x1e6d4>
   377a0:	b	37848 <scols_init_debug@@SMARTCOLS_2.25+0x1e778>
   377a4:	ldr	x8, [sp, #24]
   377a8:	add	x9, sp, #0x28
   377ac:	add	x8, x9, x8
   377b0:	mov	w10, #0x0                   	// #0
   377b4:	strb	w10, [x8]
   377b8:	mov	x0, x9
   377bc:	str	x9, [sp, #8]
   377c0:	bl	1b690 <scols_init_debug@@SMARTCOLS_2.25+0x25c0>
   377c4:	ldr	x8, [sp, #8]
   377c8:	mov	x0, x8
   377cc:	bl	1b690 <scols_init_debug@@SMARTCOLS_2.25+0x25c0>
   377d0:	str	x0, [sp, #32]
   377d4:	ldr	x8, [sp, #32]
   377d8:	cbnz	x8, 377e0 <scols_init_debug@@SMARTCOLS_2.25+0x1e710>
   377dc:	b	37848 <scols_init_debug@@SMARTCOLS_2.25+0x1e778>
   377e0:	ldr	x0, [sp, #32]
   377e4:	bl	36c94 <scols_init_debug@@SMARTCOLS_2.25+0x1dbc4>
   377e8:	ldur	x8, [x29, #-24]
   377ec:	cbz	x8, 37808 <scols_init_debug@@SMARTCOLS_2.25+0x1e738>
   377f0:	ldur	x8, [x29, #-32]
   377f4:	cbz	x8, 37808 <scols_init_debug@@SMARTCOLS_2.25+0x1e738>
   377f8:	ldur	x0, [x29, #-24]
   377fc:	ldr	x1, [sp, #32]
   37800:	ldur	x2, [x29, #-32]
   37804:	bl	3794c <scols_init_debug@@SMARTCOLS_2.25+0x1e87c>
   37808:	ldur	x8, [x29, #-40]
   3780c:	cbz	x8, 37840 <scols_init_debug@@SMARTCOLS_2.25+0x1e770>
   37810:	ldur	x0, [x29, #-16]
   37814:	bl	320e0 <scols_init_debug@@SMARTCOLS_2.25+0x19010>
   37818:	ldr	x1, [sp, #32]
   3781c:	mov	x8, xzr
   37820:	mov	x2, x8
   37824:	bl	379a4 <scols_init_debug@@SMARTCOLS_2.25+0x1e8d4>
   37828:	ldur	x8, [x29, #-40]
   3782c:	str	x0, [x8]
   37830:	ldur	x8, [x29, #-40]
   37834:	ldr	x8, [x8]
   37838:	cbnz	x8, 37840 <scols_init_debug@@SMARTCOLS_2.25+0x1e770>
   3783c:	b	37848 <scols_init_debug@@SMARTCOLS_2.25+0x1e778>
   37840:	stur	wzr, [x29, #-4]
   37844:	b	37850 <scols_init_debug@@SMARTCOLS_2.25+0x1e780>
   37848:	mov	w8, #0xffffffff            	// #-1
   3784c:	stur	w8, [x29, #-4]
   37850:	ldur	w0, [x29, #-4]
   37854:	add	sp, sp, #0x1, lsl #12
   37858:	add	sp, sp, #0x70
   3785c:	ldr	x28, [sp, #16]
   37860:	ldp	x29, x30, [sp], #32
   37864:	ret
   37868:	sub	sp, sp, #0x50
   3786c:	stp	x29, x30, [sp, #64]
   37870:	add	x29, sp, #0x40
   37874:	stur	x0, [x29, #-16]
   37878:	stur	x1, [x29, #-24]
   3787c:	str	x2, [sp, #32]
   37880:	str	x3, [sp, #24]
   37884:	str	wzr, [sp, #20]
   37888:	ldur	x0, [x29, #-16]
   3788c:	bl	37104 <scols_init_debug@@SMARTCOLS_2.25+0x1e034>
   37890:	str	x0, [sp, #8]
   37894:	ldr	x8, [sp, #8]
   37898:	cbnz	x8, 378a8 <scols_init_debug@@SMARTCOLS_2.25+0x1e7d8>
   3789c:	mov	w8, #0xffffffff            	// #-1
   378a0:	stur	w8, [x29, #-4]
   378a4:	b	37914 <scols_init_debug@@SMARTCOLS_2.25+0x1e844>
   378a8:	ldur	x8, [x29, #-24]
   378ac:	cbz	x8, 378c8 <scols_init_debug@@SMARTCOLS_2.25+0x1e7f8>
   378b0:	ldr	x8, [sp, #32]
   378b4:	cbz	x8, 378c8 <scols_init_debug@@SMARTCOLS_2.25+0x1e7f8>
   378b8:	ldur	x0, [x29, #-24]
   378bc:	ldr	x1, [sp, #8]
   378c0:	ldr	x2, [sp, #32]
   378c4:	bl	3794c <scols_init_debug@@SMARTCOLS_2.25+0x1e87c>
   378c8:	ldr	x8, [sp, #24]
   378cc:	cbz	x8, 37904 <scols_init_debug@@SMARTCOLS_2.25+0x1e834>
   378d0:	ldur	x0, [x29, #-16]
   378d4:	bl	320e0 <scols_init_debug@@SMARTCOLS_2.25+0x19010>
   378d8:	ldr	x1, [sp, #8]
   378dc:	mov	x8, xzr
   378e0:	mov	x2, x8
   378e4:	bl	379a4 <scols_init_debug@@SMARTCOLS_2.25+0x1e8d4>
   378e8:	ldr	x8, [sp, #24]
   378ec:	str	x0, [x8]
   378f0:	ldr	x8, [sp, #24]
   378f4:	ldr	x8, [x8]
   378f8:	cbnz	x8, 37904 <scols_init_debug@@SMARTCOLS_2.25+0x1e834>
   378fc:	mov	w8, #0xffffffff            	// #-1
   37900:	str	w8, [sp, #20]
   37904:	ldr	x0, [sp, #8]
   37908:	bl	7dd0 <free@plt>
   3790c:	ldr	w8, [sp, #20]
   37910:	stur	w8, [x29, #-4]
   37914:	ldur	w0, [x29, #-4]
   37918:	ldp	x29, x30, [sp, #64]
   3791c:	add	sp, sp, #0x50
   37920:	ret
   37924:	sub	sp, sp, #0x20
   37928:	stp	x29, x30, [sp, #16]
   3792c:	add	x29, sp, #0x10
   37930:	str	x0, [sp, #8]
   37934:	ldr	x0, [sp, #8]
   37938:	bl	3230c <scols_init_debug@@SMARTCOLS_2.25+0x1923c>
   3793c:	ldr	x0, [x0]
   37940:	ldp	x29, x30, [sp, #16]
   37944:	add	sp, sp, #0x20
   37948:	ret
   3794c:	sub	sp, sp, #0x30
   37950:	stp	x29, x30, [sp, #32]
   37954:	add	x29, sp, #0x20
   37958:	mov	w8, #0x0                   	// #0
   3795c:	stur	x0, [x29, #-8]
   37960:	str	x1, [sp, #16]
   37964:	str	x2, [sp, #8]
   37968:	ldur	x0, [x29, #-8]
   3796c:	ldr	x1, [sp, #16]
   37970:	ldr	x9, [sp, #8]
   37974:	subs	x2, x9, #0x1
   37978:	str	w8, [sp, #4]
   3797c:	bl	8180 <strncpy@plt>
   37980:	ldur	x9, [x29, #-8]
   37984:	ldr	x10, [sp, #8]
   37988:	subs	x10, x10, #0x1
   3798c:	add	x9, x9, x10
   37990:	ldr	w8, [sp, #4]
   37994:	strb	w8, [x9]
   37998:	ldp	x29, x30, [sp, #32]
   3799c:	add	sp, sp, #0x30
   379a0:	ret
   379a4:	stp	x29, x30, [sp, #-32]!
   379a8:	str	x28, [sp, #16]
   379ac:	mov	x29, sp
   379b0:	sub	sp, sp, #0x1, lsl #12
   379b4:	sub	sp, sp, #0xc0
   379b8:	mov	x8, xzr
   379bc:	stur	x0, [x29, #-8]
   379c0:	stur	x1, [x29, #-16]
   379c4:	stur	x2, [x29, #-24]
   379c8:	str	x8, [sp, #160]
   379cc:	str	xzr, [sp, #152]
   379d0:	ldur	x8, [x29, #-8]
   379d4:	cbnz	x8, 379e4 <scols_init_debug@@SMARTCOLS_2.25+0x1e914>
   379d8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   379dc:	add	x8, x8, #0x9a5
   379e0:	stur	x8, [x29, #-8]
   379e4:	ldur	x8, [x29, #-16]
   379e8:	cbz	x8, 379f0 <scols_init_debug@@SMARTCOLS_2.25+0x1e920>
   379ec:	b	37a10 <scols_init_debug@@SMARTCOLS_2.25+0x1e940>
   379f0:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   379f4:	add	x0, x0, #0xdc
   379f8:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   379fc:	add	x1, x1, #0xcdd
   37a00:	mov	w2, #0x354                 	// #852
   37a04:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   37a08:	add	x3, x3, #0xce9
   37a0c:	bl	8230 <__assert_fail@plt>
   37a10:	ldur	x1, [x29, #-16]
   37a14:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   37a18:	add	x0, x0, #0xf10
   37a1c:	mov	x2, #0x5                   	// #5
   37a20:	bl	79e0 <strncmp@plt>
   37a24:	cbnz	w0, 37a50 <scols_init_debug@@SMARTCOLS_2.25+0x1e980>
   37a28:	ldur	x0, [x29, #-16]
   37a2c:	add	x1, sp, #0x10
   37a30:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   37a34:	cbnz	w0, 37a44 <scols_init_debug@@SMARTCOLS_2.25+0x1e974>
   37a38:	ldr	x8, [sp, #48]
   37a3c:	str	x8, [sp, #152]
   37a40:	b	37bb4 <scols_init_debug@@SMARTCOLS_2.25+0x1eae4>
   37a44:	ldur	x8, [x29, #-16]
   37a48:	add	x8, x8, #0x5
   37a4c:	stur	x8, [x29, #-16]
   37a50:	ldur	x0, [x29, #-16]
   37a54:	bl	7b80 <strdup@plt>
   37a58:	str	x0, [sp, #160]
   37a5c:	ldr	x8, [sp, #160]
   37a60:	cbnz	x8, 37a68 <scols_init_debug@@SMARTCOLS_2.25+0x1e998>
   37a64:	b	37bb4 <scols_init_debug@@SMARTCOLS_2.25+0x1eae4>
   37a68:	ldr	x0, [sp, #160]
   37a6c:	bl	38504 <scols_init_debug@@SMARTCOLS_2.25+0x1f434>
   37a70:	ldur	x8, [x29, #-24]
   37a74:	cbz	x8, 37b14 <scols_init_debug@@SMARTCOLS_2.25+0x1ea44>
   37a78:	ldur	x1, [x29, #-16]
   37a7c:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   37a80:	add	x0, x0, #0xf4
   37a84:	mov	x2, #0x3                   	// #3
   37a88:	bl	79e0 <strncmp@plt>
   37a8c:	cbz	w0, 37b14 <scols_init_debug@@SMARTCOLS_2.25+0x1ea44>
   37a90:	ldur	x0, [x29, #-24]
   37a94:	bl	7b80 <strdup@plt>
   37a98:	str	x0, [sp, #8]
   37a9c:	ldr	x8, [sp, #8]
   37aa0:	cbnz	x8, 37ab0 <scols_init_debug@@SMARTCOLS_2.25+0x1e9e0>
   37aa4:	ldr	x0, [sp, #8]
   37aa8:	bl	7dd0 <free@plt>
   37aac:	b	37bb4 <scols_init_debug@@SMARTCOLS_2.25+0x1eae4>
   37ab0:	ldr	x0, [sp, #8]
   37ab4:	bl	38504 <scols_init_debug@@SMARTCOLS_2.25+0x1f434>
   37ab8:	ldur	x3, [x29, #-8]
   37abc:	ldr	x4, [sp, #8]
   37ac0:	ldr	x5, [sp, #160]
   37ac4:	add	x0, sp, #0xa8
   37ac8:	mov	x1, #0x1000                	// #4096
   37acc:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   37ad0:	add	x2, x2, #0xd32
   37ad4:	bl	77c0 <snprintf@plt>
   37ad8:	str	w0, [sp, #148]
   37adc:	ldr	x0, [sp, #8]
   37ae0:	bl	7dd0 <free@plt>
   37ae4:	ldr	w8, [sp, #148]
   37ae8:	cmp	w8, #0x0
   37aec:	cset	w8, lt  // lt = tstop
   37af0:	tbnz	w8, #0, 37b00 <scols_init_debug@@SMARTCOLS_2.25+0x1ea30>
   37af4:	ldrsw	x8, [sp, #148]
   37af8:	cmp	x8, #0x1, lsl #12
   37afc:	b.cc	37b04 <scols_init_debug@@SMARTCOLS_2.25+0x1ea34>  // b.lo, b.ul, b.last
   37b00:	b	37bb4 <scols_init_debug@@SMARTCOLS_2.25+0x1eae4>
   37b04:	add	x0, sp, #0xa8
   37b08:	bl	3854c <scols_init_debug@@SMARTCOLS_2.25+0x1f47c>
   37b0c:	str	x0, [sp, #152]
   37b10:	b	37bb4 <scols_init_debug@@SMARTCOLS_2.25+0x1eae4>
   37b14:	ldur	x3, [x29, #-8]
   37b18:	ldr	x4, [sp, #160]
   37b1c:	add	x0, sp, #0xa8
   37b20:	mov	x1, #0x1000                	// #4096
   37b24:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   37b28:	add	x2, x2, #0xd49
   37b2c:	bl	77c0 <snprintf@plt>
   37b30:	str	w0, [sp, #148]
   37b34:	ldr	w8, [sp, #148]
   37b38:	cmp	w8, #0x0
   37b3c:	cset	w8, lt  // lt = tstop
   37b40:	tbnz	w8, #0, 37b50 <scols_init_debug@@SMARTCOLS_2.25+0x1ea80>
   37b44:	ldrsw	x8, [sp, #148]
   37b48:	cmp	x8, #0x1, lsl #12
   37b4c:	b.cc	37b54 <scols_init_debug@@SMARTCOLS_2.25+0x1ea84>  // b.lo, b.ul, b.last
   37b50:	b	37bb4 <scols_init_debug@@SMARTCOLS_2.25+0x1eae4>
   37b54:	add	x0, sp, #0xa8
   37b58:	bl	3854c <scols_init_debug@@SMARTCOLS_2.25+0x1f47c>
   37b5c:	str	x0, [sp, #152]
   37b60:	ldr	x8, [sp, #152]
   37b64:	cbnz	x8, 37bb4 <scols_init_debug@@SMARTCOLS_2.25+0x1eae4>
   37b68:	ldur	x3, [x29, #-8]
   37b6c:	ldr	x4, [sp, #160]
   37b70:	add	x0, sp, #0xa8
   37b74:	mov	x1, #0x1000                	// #4096
   37b78:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   37b7c:	add	x2, x2, #0xd5d
   37b80:	bl	77c0 <snprintf@plt>
   37b84:	str	w0, [sp, #148]
   37b88:	ldr	w8, [sp, #148]
   37b8c:	cmp	w8, #0x0
   37b90:	cset	w8, lt  // lt = tstop
   37b94:	tbnz	w8, #0, 37ba4 <scols_init_debug@@SMARTCOLS_2.25+0x1ead4>
   37b98:	ldrsw	x8, [sp, #148]
   37b9c:	cmp	x8, #0x1, lsl #12
   37ba0:	b.cc	37ba8 <scols_init_debug@@SMARTCOLS_2.25+0x1ead8>  // b.lo, b.ul, b.last
   37ba4:	b	37bb4 <scols_init_debug@@SMARTCOLS_2.25+0x1eae4>
   37ba8:	add	x0, sp, #0xa8
   37bac:	bl	3854c <scols_init_debug@@SMARTCOLS_2.25+0x1f47c>
   37bb0:	str	x0, [sp, #152]
   37bb4:	ldr	x0, [sp, #160]
   37bb8:	bl	7dd0 <free@plt>
   37bbc:	ldr	x0, [sp, #152]
   37bc0:	add	sp, sp, #0x1, lsl #12
   37bc4:	add	sp, sp, #0xc0
   37bc8:	ldr	x28, [sp, #16]
   37bcc:	ldp	x29, x30, [sp], #32
   37bd0:	ret
   37bd4:	sub	sp, sp, #0x50
   37bd8:	stp	x29, x30, [sp, #64]
   37bdc:	add	x29, sp, #0x40
   37be0:	stur	x0, [x29, #-16]
   37be4:	stur	x1, [x29, #-24]
   37be8:	str	x2, [sp, #32]
   37bec:	str	x3, [sp, #24]
   37bf0:	str	wzr, [sp, #12]
   37bf4:	ldur	x8, [x29, #-16]
   37bf8:	cbnz	x8, 37c08 <scols_init_debug@@SMARTCOLS_2.25+0x1eb38>
   37bfc:	mov	w8, #0xffffffea            	// #-22
   37c00:	stur	w8, [x29, #-4]
   37c04:	b	37c5c <scols_init_debug@@SMARTCOLS_2.25+0x1eb8c>
   37c08:	ldur	x0, [x29, #-16]
   37c0c:	mov	x8, xzr
   37c10:	mov	x1, x8
   37c14:	mov	x2, x8
   37c18:	bl	36424 <scols_init_debug@@SMARTCOLS_2.25+0x1d354>
   37c1c:	str	x0, [sp, #16]
   37c20:	ldr	x8, [sp, #16]
   37c24:	cbnz	x8, 37c34 <scols_init_debug@@SMARTCOLS_2.25+0x1eb64>
   37c28:	mov	w8, #0xfffffff4            	// #-12
   37c2c:	stur	w8, [x29, #-4]
   37c30:	b	37c5c <scols_init_debug@@SMARTCOLS_2.25+0x1eb8c>
   37c34:	ldr	x0, [sp, #16]
   37c38:	ldur	x1, [x29, #-24]
   37c3c:	ldr	x2, [sp, #32]
   37c40:	ldr	x3, [sp, #24]
   37c44:	bl	37618 <scols_init_debug@@SMARTCOLS_2.25+0x1e548>
   37c48:	str	w0, [sp, #12]
   37c4c:	ldr	x0, [sp, #16]
   37c50:	bl	31dc4 <scols_init_debug@@SMARTCOLS_2.25+0x18cf4>
   37c54:	ldr	w8, [sp, #12]
   37c58:	stur	w8, [x29, #-4]
   37c5c:	ldur	w0, [x29, #-4]
   37c60:	ldp	x29, x30, [sp, #64]
   37c64:	add	sp, sp, #0x50
   37c68:	ret
   37c6c:	sub	sp, sp, #0x40
   37c70:	stp	x29, x30, [sp, #48]
   37c74:	add	x29, sp, #0x30
   37c78:	mov	x8, xzr
   37c7c:	stur	x0, [x29, #-8]
   37c80:	stur	x1, [x29, #-16]
   37c84:	str	x8, [sp, #24]
   37c88:	str	x8, [sp, #16]
   37c8c:	str	wzr, [sp, #12]
   37c90:	ldur	x0, [x29, #-8]
   37c94:	mov	x1, x8
   37c98:	mov	x2, x8
   37c9c:	bl	36424 <scols_init_debug@@SMARTCOLS_2.25+0x1d354>
   37ca0:	str	x0, [sp, #24]
   37ca4:	ldr	x8, [sp, #24]
   37ca8:	cbnz	x8, 37cb0 <scols_init_debug@@SMARTCOLS_2.25+0x1ebe0>
   37cac:	b	37d48 <scols_init_debug@@SMARTCOLS_2.25+0x1ec78>
   37cb0:	ldr	x0, [sp, #24]
   37cb4:	add	x1, sp, #0x10
   37cb8:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   37cbc:	add	x2, x2, #0xca8
   37cc0:	bl	33da4 <scols_init_debug@@SMARTCOLS_2.25+0x1acd4>
   37cc4:	cmp	w0, #0x0
   37cc8:	cset	w8, le
   37ccc:	tbnz	w8, #0, 37cd8 <scols_init_debug@@SMARTCOLS_2.25+0x1ec08>
   37cd0:	ldr	x8, [sp, #16]
   37cd4:	cbnz	x8, 37cdc <scols_init_debug@@SMARTCOLS_2.25+0x1ec0c>
   37cd8:	b	37d48 <scols_init_debug@@SMARTCOLS_2.25+0x1ec78>
   37cdc:	ldr	x0, [sp, #16]
   37ce0:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   37ce4:	add	x1, x1, #0xcb0
   37ce8:	mov	x2, #0x4                   	// #4
   37cec:	bl	79e0 <strncmp@plt>
   37cf0:	cbnz	w0, 37d28 <scols_init_debug@@SMARTCOLS_2.25+0x1ec58>
   37cf4:	ldr	x8, [sp, #16]
   37cf8:	add	x0, x8, #0x4
   37cfc:	mov	w1, #0x2d                  	// #45
   37d00:	bl	7bf0 <strrchr@plt>
   37d04:	str	x0, [sp]
   37d08:	ldr	x8, [sp]
   37d0c:	cbz	x8, 37d24 <scols_init_debug@@SMARTCOLS_2.25+0x1ec54>
   37d10:	ldr	x8, [sp]
   37d14:	ldrsb	w9, [x8, #1]
   37d18:	cbz	w9, 37d24 <scols_init_debug@@SMARTCOLS_2.25+0x1ec54>
   37d1c:	mov	w8, #0x1                   	// #1
   37d20:	str	w8, [sp, #12]
   37d24:	b	37d48 <scols_init_debug@@SMARTCOLS_2.25+0x1ec78>
   37d28:	ldr	x0, [sp, #16]
   37d2c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   37d30:	add	x1, x1, #0xcb5
   37d34:	mov	x2, #0x11                  	// #17
   37d38:	bl	79e0 <strncmp@plt>
   37d3c:	cbnz	w0, 37d48 <scols_init_debug@@SMARTCOLS_2.25+0x1ec78>
   37d40:	mov	w8, #0x1                   	// #1
   37d44:	str	w8, [sp, #12]
   37d48:	ldr	x0, [sp, #24]
   37d4c:	bl	31dc4 <scols_init_debug@@SMARTCOLS_2.25+0x18cf4>
   37d50:	ldur	x8, [x29, #-16]
   37d54:	cbz	x8, 37d68 <scols_init_debug@@SMARTCOLS_2.25+0x1ec98>
   37d58:	ldr	x8, [sp, #16]
   37d5c:	ldur	x9, [x29, #-16]
   37d60:	str	x8, [x9]
   37d64:	b	37d70 <scols_init_debug@@SMARTCOLS_2.25+0x1eca0>
   37d68:	ldr	x0, [sp, #16]
   37d6c:	bl	7dd0 <free@plt>
   37d70:	ldr	w0, [sp, #12]
   37d74:	ldp	x29, x30, [sp, #48]
   37d78:	add	sp, sp, #0x40
   37d7c:	ret
   37d80:	sub	sp, sp, #0x30
   37d84:	stp	x29, x30, [sp, #32]
   37d88:	add	x29, sp, #0x20
   37d8c:	mov	x8, xzr
   37d90:	mov	x1, x8
   37d94:	add	x3, sp, #0x8
   37d98:	str	x0, [sp, #16]
   37d9c:	ldr	x0, [sp, #16]
   37da0:	mov	x2, x8
   37da4:	bl	37bd4 <scols_init_debug@@SMARTCOLS_2.25+0x1eb04>
   37da8:	cbz	w0, 37db8 <scols_init_debug@@SMARTCOLS_2.25+0x1ece8>
   37dac:	mov	w8, #0xffffffff            	// #-1
   37db0:	stur	w8, [x29, #-4]
   37db4:	b	37dd0 <scols_init_debug@@SMARTCOLS_2.25+0x1ed00>
   37db8:	ldr	x8, [sp, #16]
   37dbc:	ldr	x9, [sp, #8]
   37dc0:	cmp	x8, x9
   37dc4:	cset	w10, eq  // eq = none
   37dc8:	and	w10, w10, #0x1
   37dcc:	stur	w10, [x29, #-4]
   37dd0:	ldur	w0, [x29, #-4]
   37dd4:	ldp	x29, x30, [sp, #32]
   37dd8:	add	sp, sp, #0x30
   37ddc:	ret
   37de0:	stp	x29, x30, [sp, #-32]!
   37de4:	str	x28, [sp, #16]
   37de8:	mov	x29, sp
   37dec:	sub	sp, sp, #0x1, lsl #12
   37df0:	sub	sp, sp, #0x50
   37df4:	stur	x0, [x29, #-16]
   37df8:	stur	x1, [x29, #-24]
   37dfc:	stur	x2, [x29, #-32]
   37e00:	stur	x3, [x29, #-40]
   37e04:	stur	x4, [x29, #-48]
   37e08:	ldur	x0, [x29, #-16]
   37e0c:	bl	3230c <scols_init_debug@@SMARTCOLS_2.25+0x1923c>
   37e10:	str	x0, [sp, #16]
   37e14:	ldr	x8, [sp, #16]
   37e18:	cbz	x8, 37e38 <scols_init_debug@@SMARTCOLS_2.25+0x1ed68>
   37e1c:	ldr	x8, [sp, #16]
   37e20:	ldrb	w9, [x8, #32]
   37e24:	mov	w10, #0x1                   	// #1
   37e28:	lsr	w9, w9, w10
   37e2c:	and	w9, w9, w10
   37e30:	and	w9, w9, #0xff
   37e34:	cbz	w9, 37e44 <scols_init_debug@@SMARTCOLS_2.25+0x1ed74>
   37e38:	mov	w8, #0xffffffea            	// #-22
   37e3c:	stur	w8, [x29, #-4]
   37e40:	b	37fb8 <scols_init_debug@@SMARTCOLS_2.25+0x1eee8>
   37e44:	ldr	x8, [sp, #16]
   37e48:	ldrb	w9, [x8, #32]
   37e4c:	and	w9, w9, #0x1
   37e50:	and	w9, w9, #0xff
   37e54:	cbz	w9, 37e5c <scols_init_debug@@SMARTCOLS_2.25+0x1ed8c>
   37e58:	b	37f44 <scols_init_debug@@SMARTCOLS_2.25+0x1ee74>
   37e5c:	ldr	x8, [sp, #16]
   37e60:	ldrb	w9, [x8, #32]
   37e64:	and	w9, w9, #0xfffffffd
   37e68:	orr	w9, w9, #0x2
   37e6c:	strb	w9, [x8, #32]
   37e70:	ldur	x0, [x29, #-16]
   37e74:	add	x1, sp, #0x20
   37e78:	mov	x2, #0xfff                 	// #4095
   37e7c:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   37e80:	add	x3, x3, #0x70c
   37e84:	bl	33824 <scols_init_debug@@SMARTCOLS_2.25+0x1a754>
   37e88:	str	x0, [sp, #8]
   37e8c:	ldr	x8, [sp, #8]
   37e90:	cmp	x8, #0x0
   37e94:	cset	w9, ge  // ge = tcont
   37e98:	tbnz	w9, #0, 37ea8 <scols_init_debug@@SMARTCOLS_2.25+0x1edd8>
   37e9c:	ldr	x8, [sp, #8]
   37ea0:	stur	w8, [x29, #-4]
   37ea4:	b	37fb8 <scols_init_debug@@SMARTCOLS_2.25+0x1eee8>
   37ea8:	ldr	x8, [sp, #8]
   37eac:	add	x9, sp, #0x20
   37eb0:	add	x8, x9, x8
   37eb4:	mov	w10, #0x0                   	// #0
   37eb8:	strb	w10, [x8]
   37ebc:	mov	x0, x9
   37ec0:	mov	w1, #0x2f                  	// #47
   37ec4:	bl	7bf0 <strrchr@plt>
   37ec8:	str	x0, [sp, #24]
   37ecc:	ldr	x8, [sp, #24]
   37ed0:	cbnz	x8, 37ee0 <scols_init_debug@@SMARTCOLS_2.25+0x1ee10>
   37ed4:	mov	w8, #0xffffffff            	// #-1
   37ed8:	stur	w8, [x29, #-4]
   37edc:	b	37fb8 <scols_init_debug@@SMARTCOLS_2.25+0x1eee8>
   37ee0:	ldr	x8, [sp, #24]
   37ee4:	add	x8, x8, #0x1
   37ee8:	str	x8, [sp, #24]
   37eec:	ldr	x0, [sp, #24]
   37ef0:	ldr	x8, [sp, #16]
   37ef4:	add	x2, x8, #0x10
   37ef8:	ldr	x8, [sp, #16]
   37efc:	add	x3, x8, #0x14
   37f00:	ldr	x8, [sp, #16]
   37f04:	add	x4, x8, #0x18
   37f08:	ldr	x8, [sp, #16]
   37f0c:	add	x5, x8, #0x1c
   37f10:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   37f14:	add	x1, x1, #0xcc7
   37f18:	bl	80f0 <__isoc99_sscanf@plt>
   37f1c:	cmp	w0, #0x4
   37f20:	b.eq	37f30 <scols_init_debug@@SMARTCOLS_2.25+0x1ee60>  // b.none
   37f24:	mov	w8, #0xffffffff            	// #-1
   37f28:	stur	w8, [x29, #-4]
   37f2c:	b	37fb8 <scols_init_debug@@SMARTCOLS_2.25+0x1eee8>
   37f30:	ldr	x8, [sp, #16]
   37f34:	ldrb	w9, [x8, #32]
   37f38:	and	w9, w9, #0xfffffffe
   37f3c:	orr	w9, w9, #0x1
   37f40:	strb	w9, [x8, #32]
   37f44:	ldur	x8, [x29, #-24]
   37f48:	cbz	x8, 37f5c <scols_init_debug@@SMARTCOLS_2.25+0x1ee8c>
   37f4c:	ldr	x8, [sp, #16]
   37f50:	ldr	w9, [x8, #16]
   37f54:	ldur	x8, [x29, #-24]
   37f58:	str	w9, [x8]
   37f5c:	ldur	x8, [x29, #-32]
   37f60:	cbz	x8, 37f74 <scols_init_debug@@SMARTCOLS_2.25+0x1eea4>
   37f64:	ldr	x8, [sp, #16]
   37f68:	ldr	w9, [x8, #20]
   37f6c:	ldur	x8, [x29, #-32]
   37f70:	str	w9, [x8]
   37f74:	ldur	x8, [x29, #-40]
   37f78:	cbz	x8, 37f8c <scols_init_debug@@SMARTCOLS_2.25+0x1eebc>
   37f7c:	ldr	x8, [sp, #16]
   37f80:	ldr	w9, [x8, #24]
   37f84:	ldur	x8, [x29, #-40]
   37f88:	str	w9, [x8]
   37f8c:	ldur	x8, [x29, #-48]
   37f90:	cbz	x8, 37fa4 <scols_init_debug@@SMARTCOLS_2.25+0x1eed4>
   37f94:	ldr	x8, [sp, #16]
   37f98:	ldr	w9, [x8, #28]
   37f9c:	ldur	x8, [x29, #-48]
   37fa0:	str	w9, [x8]
   37fa4:	ldr	x8, [sp, #16]
   37fa8:	ldrb	w9, [x8, #32]
   37fac:	and	w9, w9, #0xfffffffd
   37fb0:	strb	w9, [x8, #32]
   37fb4:	stur	wzr, [x29, #-4]
   37fb8:	ldur	w0, [x29, #-4]
   37fbc:	add	sp, sp, #0x1, lsl #12
   37fc0:	add	sp, sp, #0x50
   37fc4:	ldr	x28, [sp, #16]
   37fc8:	ldp	x29, x30, [sp], #32
   37fcc:	ret
   37fd0:	stp	x29, x30, [sp, #-32]!
   37fd4:	str	x28, [sp, #16]
   37fd8:	mov	x29, sp
   37fdc:	sub	sp, sp, #0x440
   37fe0:	stur	x0, [x29, #-16]
   37fe4:	stur	x1, [x29, #-24]
   37fe8:	stur	x2, [x29, #-32]
   37fec:	ldur	x8, [x29, #-32]
   37ff0:	cbz	x8, 38018 <scols_init_debug@@SMARTCOLS_2.25+0x1ef48>
   37ff4:	ldur	x8, [x29, #-24]
   37ff8:	cbz	x8, 38018 <scols_init_debug@@SMARTCOLS_2.25+0x1ef48>
   37ffc:	ldur	x0, [x29, #-16]
   38000:	ldur	x1, [x29, #-24]
   38004:	ldur	x4, [x29, #-32]
   38008:	add	x2, sp, #0x20
   3800c:	mov	x3, #0x400                 	// #1024
   38010:	bl	380a8 <scols_init_debug@@SMARTCOLS_2.25+0x1efd8>
   38014:	cbnz	x0, 38024 <scols_init_debug@@SMARTCOLS_2.25+0x1ef54>
   38018:	mov	x8, xzr
   3801c:	stur	x8, [x29, #-8]
   38020:	b	38094 <scols_init_debug@@SMARTCOLS_2.25+0x1efc4>
   38024:	add	x0, sp, #0x20
   38028:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   3802c:	add	x1, x1, #0xf23
   38030:	bl	78b0 <fopen@plt>
   38034:	str	x0, [sp, #16]
   38038:	cbnz	x0, 38048 <scols_init_debug@@SMARTCOLS_2.25+0x1ef78>
   3803c:	mov	x8, xzr
   38040:	stur	x8, [x29, #-8]
   38044:	b	38094 <scols_init_debug@@SMARTCOLS_2.25+0x1efc4>
   38048:	ldr	x0, [sp, #16]
   3804c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   38050:	add	x1, x1, #0xcd3
   38054:	add	x2, sp, #0x20
   38058:	bl	79b0 <__isoc99_fscanf@plt>
   3805c:	str	w0, [sp, #28]
   38060:	ldr	x0, [sp, #16]
   38064:	bl	7860 <fclose@plt>
   38068:	ldr	w8, [sp, #28]
   3806c:	cmp	w8, #0x1
   38070:	b.ne	38084 <scols_init_debug@@SMARTCOLS_2.25+0x1efb4>  // b.any
   38074:	add	x0, sp, #0x20
   38078:	bl	7b80 <strdup@plt>
   3807c:	str	x0, [sp, #8]
   38080:	b	3808c <scols_init_debug@@SMARTCOLS_2.25+0x1efbc>
   38084:	mov	x8, xzr
   38088:	str	x8, [sp, #8]
   3808c:	ldr	x8, [sp, #8]
   38090:	stur	x8, [x29, #-8]
   38094:	ldur	x0, [x29, #-8]
   38098:	add	sp, sp, #0x440
   3809c:	ldr	x28, [sp, #16]
   380a0:	ldp	x29, x30, [sp], #32
   380a4:	ret
   380a8:	sub	sp, sp, #0x60
   380ac:	stp	x29, x30, [sp, #80]
   380b0:	add	x29, sp, #0x50
   380b4:	mov	x8, xzr
   380b8:	add	x9, sp, #0x18
   380bc:	stur	x0, [x29, #-16]
   380c0:	stur	x1, [x29, #-24]
   380c4:	stur	x2, [x29, #-32]
   380c8:	str	x3, [sp, #40]
   380cc:	str	x4, [sp, #32]
   380d0:	ldur	x0, [x29, #-16]
   380d4:	mov	x1, x9
   380d8:	mov	x2, x8
   380dc:	mov	x3, x8
   380e0:	mov	x4, x8
   380e4:	bl	37de0 <scols_init_debug@@SMARTCOLS_2.25+0x1ed10>
   380e8:	cbz	w0, 380f8 <scols_init_debug@@SMARTCOLS_2.25+0x1f028>
   380ec:	mov	x8, xzr
   380f0:	stur	x8, [x29, #-8]
   380f4:	b	381bc <scols_init_debug@@SMARTCOLS_2.25+0x1f0ec>
   380f8:	ldur	x0, [x29, #-16]
   380fc:	bl	320e0 <scols_init_debug@@SMARTCOLS_2.25+0x19010>
   38100:	str	x0, [sp, #16]
   38104:	ldr	x8, [sp, #16]
   38108:	cbnz	x8, 38118 <scols_init_debug@@SMARTCOLS_2.25+0x1f048>
   3810c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   38110:	add	x8, x8, #0x9a5
   38114:	str	x8, [sp, #16]
   38118:	ldr	x8, [sp, #32]
   3811c:	cbz	x8, 38154 <scols_init_debug@@SMARTCOLS_2.25+0x1f084>
   38120:	ldur	x0, [x29, #-32]
   38124:	ldr	x1, [sp, #40]
   38128:	ldr	x3, [sp, #16]
   3812c:	ldur	x5, [x29, #-24]
   38130:	ldr	w6, [sp, #24]
   38134:	ldr	x7, [sp, #32]
   38138:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   3813c:	add	x2, x2, #0xdc5
   38140:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   38144:	add	x4, x4, #0xddc
   38148:	bl	77c0 <snprintf@plt>
   3814c:	str	w0, [sp, #28]
   38150:	b	38180 <scols_init_debug@@SMARTCOLS_2.25+0x1f0b0>
   38154:	ldur	x0, [x29, #-32]
   38158:	ldr	x1, [sp, #40]
   3815c:	ldr	x3, [sp, #16]
   38160:	ldur	x5, [x29, #-24]
   38164:	ldr	w6, [sp, #24]
   38168:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   3816c:	add	x2, x2, #0xde7
   38170:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   38174:	add	x4, x4, #0xddc
   38178:	bl	77c0 <snprintf@plt>
   3817c:	str	w0, [sp, #28]
   38180:	ldr	w8, [sp, #28]
   38184:	cmp	w8, #0x0
   38188:	cset	w8, lt  // lt = tstop
   3818c:	tbnz	w8, #0, 381a0 <scols_init_debug@@SMARTCOLS_2.25+0x1f0d0>
   38190:	ldrsw	x8, [sp, #28]
   38194:	ldr	x9, [sp, #40]
   38198:	cmp	x8, x9
   3819c:	b.cc	381ac <scols_init_debug@@SMARTCOLS_2.25+0x1f0dc>  // b.lo, b.ul, b.last
   381a0:	mov	x8, xzr
   381a4:	str	x8, [sp, #8]
   381a8:	b	381b4 <scols_init_debug@@SMARTCOLS_2.25+0x1f0e4>
   381ac:	ldur	x8, [x29, #-32]
   381b0:	str	x8, [sp, #8]
   381b4:	ldr	x8, [sp, #8]
   381b8:	stur	x8, [x29, #-8]
   381bc:	ldur	x0, [x29, #-8]
   381c0:	ldp	x29, x30, [sp, #80]
   381c4:	add	sp, sp, #0x60
   381c8:	ret
   381cc:	stp	x29, x30, [sp, #-32]!
   381d0:	str	x28, [sp, #16]
   381d4:	mov	x29, sp
   381d8:	sub	sp, sp, #0x1, lsl #12
   381dc:	sub	sp, sp, #0xa0
   381e0:	stur	x0, [x29, #-16]
   381e4:	stur	x1, [x29, #-24]
   381e8:	ldur	x8, [x29, #-24]
   381ec:	cbz	x8, 38210 <scols_init_debug@@SMARTCOLS_2.25+0x1f140>
   381f0:	ldur	x0, [x29, #-16]
   381f4:	ldur	x1, [x29, #-24]
   381f8:	add	x2, sp, #0x88
   381fc:	mov	x3, #0x1000                	// #4096
   38200:	mov	x8, xzr
   38204:	mov	x4, x8
   38208:	bl	380a8 <scols_init_debug@@SMARTCOLS_2.25+0x1efd8>
   3820c:	cbnz	x0, 38218 <scols_init_debug@@SMARTCOLS_2.25+0x1f148>
   38210:	stur	wzr, [x29, #-4]
   38214:	b	38250 <scols_init_debug@@SMARTCOLS_2.25+0x1f180>
   38218:	add	x0, sp, #0x88
   3821c:	add	x1, sp, #0x8
   38220:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   38224:	mov	w8, #0x0                   	// #0
   38228:	str	w8, [sp, #4]
   3822c:	cbnz	w0, 38244 <scols_init_debug@@SMARTCOLS_2.25+0x1f174>
   38230:	ldr	w8, [sp, #24]
   38234:	and	w8, w8, #0xf000
   38238:	cmp	w8, #0x4, lsl #12
   3823c:	cset	w8, eq  // eq = none
   38240:	str	w8, [sp, #4]
   38244:	ldr	w8, [sp, #4]
   38248:	and	w8, w8, #0x1
   3824c:	stur	w8, [x29, #-4]
   38250:	ldur	w0, [x29, #-4]
   38254:	add	sp, sp, #0x1, lsl #12
   38258:	add	sp, sp, #0xa0
   3825c:	ldr	x28, [sp, #16]
   38260:	ldp	x29, x30, [sp], #32
   38264:	ret
   38268:	stp	x29, x30, [sp, #-32]!
   3826c:	str	x28, [sp, #16]
   38270:	mov	x29, sp
   38274:	sub	sp, sp, #0x1, lsl #12
   38278:	sub	sp, sp, #0xa0
   3827c:	mov	x2, #0x1000                	// #4096
   38280:	add	x8, sp, #0x88
   38284:	stur	x0, [x29, #-16]
   38288:	stur	x1, [x29, #-24]
   3828c:	ldur	x0, [x29, #-16]
   38290:	ldur	x3, [x29, #-24]
   38294:	mov	x1, x8
   38298:	bl	382dc <scols_init_debug@@SMARTCOLS_2.25+0x1f20c>
   3829c:	cbnz	x0, 382a8 <scols_init_debug@@SMARTCOLS_2.25+0x1f1d8>
   382a0:	stur	wzr, [x29, #-4]
   382a4:	b	382c4 <scols_init_debug@@SMARTCOLS_2.25+0x1f1f4>
   382a8:	add	x0, sp, #0x88
   382ac:	add	x1, sp, #0x8
   382b0:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   382b4:	cmp	w0, #0x0
   382b8:	cset	w8, eq  // eq = none
   382bc:	and	w8, w8, #0x1
   382c0:	stur	w8, [x29, #-4]
   382c4:	ldur	w0, [x29, #-4]
   382c8:	add	sp, sp, #0x1, lsl #12
   382cc:	add	sp, sp, #0xa0
   382d0:	ldr	x28, [sp, #16]
   382d4:	ldp	x29, x30, [sp], #32
   382d8:	ret
   382dc:	sub	sp, sp, #0x70
   382e0:	stp	x29, x30, [sp, #96]
   382e4:	add	x29, sp, #0x60
   382e8:	add	x8, sp, #0x30
   382ec:	add	x9, sp, #0x2c
   382f0:	add	x10, sp, #0x28
   382f4:	add	x4, sp, #0x24
   382f8:	stur	x0, [x29, #-16]
   382fc:	stur	x1, [x29, #-24]
   38300:	stur	x2, [x29, #-32]
   38304:	stur	x3, [x29, #-40]
   38308:	ldur	x0, [x29, #-16]
   3830c:	mov	x1, x8
   38310:	mov	x2, x9
   38314:	mov	x3, x10
   38318:	bl	37de0 <scols_init_debug@@SMARTCOLS_2.25+0x1ed10>
   3831c:	cbz	w0, 3832c <scols_init_debug@@SMARTCOLS_2.25+0x1f25c>
   38320:	mov	x8, xzr
   38324:	stur	x8, [x29, #-8]
   38328:	b	38418 <scols_init_debug@@SMARTCOLS_2.25+0x1f348>
   3832c:	ldur	x0, [x29, #-16]
   38330:	bl	320e0 <scols_init_debug@@SMARTCOLS_2.25+0x19010>
   38334:	str	x0, [sp, #24]
   38338:	ldr	x8, [sp, #24]
   3833c:	cbnz	x8, 3834c <scols_init_debug@@SMARTCOLS_2.25+0x1f27c>
   38340:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   38344:	add	x8, x8, #0x9a5
   38348:	str	x8, [sp, #24]
   3834c:	ldur	x8, [x29, #-40]
   38350:	cbz	x8, 383a0 <scols_init_debug@@SMARTCOLS_2.25+0x1f2d0>
   38354:	ldur	x0, [x29, #-24]
   38358:	ldur	x1, [x29, #-32]
   3835c:	ldr	x3, [sp, #24]
   38360:	ldr	w5, [sp, #48]
   38364:	ldr	w6, [sp, #44]
   38368:	ldr	w7, [sp, #40]
   3836c:	ldr	w8, [sp, #36]
   38370:	ldur	x9, [x29, #-40]
   38374:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   38378:	add	x2, x2, #0xdfb
   3837c:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   38380:	add	x4, x4, #0xe17
   38384:	mov	x10, sp
   38388:	str	w8, [x10]
   3838c:	mov	x10, sp
   38390:	str	x9, [x10, #8]
   38394:	bl	77c0 <snprintf@plt>
   38398:	stur	w0, [x29, #-44]
   3839c:	b	383dc <scols_init_debug@@SMARTCOLS_2.25+0x1f30c>
   383a0:	ldur	x0, [x29, #-24]
   383a4:	ldur	x1, [x29, #-32]
   383a8:	ldr	x3, [sp, #24]
   383ac:	ldr	w5, [sp, #48]
   383b0:	ldr	w6, [sp, #44]
   383b4:	ldr	w7, [sp, #40]
   383b8:	ldr	w8, [sp, #36]
   383bc:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   383c0:	add	x2, x2, #0xe25
   383c4:	adrp	x4, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   383c8:	add	x4, x4, #0xe17
   383cc:	mov	x9, sp
   383d0:	str	w8, [x9]
   383d4:	bl	77c0 <snprintf@plt>
   383d8:	stur	w0, [x29, #-44]
   383dc:	ldur	w8, [x29, #-44]
   383e0:	cmp	w8, #0x0
   383e4:	cset	w8, lt  // lt = tstop
   383e8:	tbnz	w8, #0, 383fc <scols_init_debug@@SMARTCOLS_2.25+0x1f32c>
   383ec:	ldursw	x8, [x29, #-44]
   383f0:	ldur	x9, [x29, #-32]
   383f4:	cmp	x8, x9
   383f8:	b.cc	38408 <scols_init_debug@@SMARTCOLS_2.25+0x1f338>  // b.lo, b.ul, b.last
   383fc:	mov	x8, xzr
   38400:	str	x8, [sp, #16]
   38404:	b	38410 <scols_init_debug@@SMARTCOLS_2.25+0x1f340>
   38408:	ldur	x8, [x29, #-24]
   3840c:	str	x8, [sp, #16]
   38410:	ldr	x8, [sp, #16]
   38414:	stur	x8, [x29, #-8]
   38418:	ldur	x0, [x29, #-8]
   3841c:	ldp	x29, x30, [sp, #96]
   38420:	add	sp, sp, #0x70
   38424:	ret
   38428:	stp	x29, x30, [sp, #-32]!
   3842c:	str	x28, [sp, #16]
   38430:	mov	x29, sp
   38434:	sub	sp, sp, #0x2, lsl #12
   38438:	sub	sp, sp, #0xa0
   3843c:	mov	x2, #0x1000                	// #4096
   38440:	mov	x8, xzr
   38444:	add	x9, sp, #0x1, lsl #12
   38448:	add	x9, x9, #0x88
   3844c:	stur	x0, [x29, #-16]
   38450:	stur	x1, [x29, #-24]
   38454:	ldur	x0, [x29, #-16]
   38458:	mov	x1, x9
   3845c:	mov	x3, x8
   38460:	bl	382dc <scols_init_debug@@SMARTCOLS_2.25+0x1f20c>
   38464:	cbnz	x0, 38470 <scols_init_debug@@SMARTCOLS_2.25+0x1f3a0>
   38468:	stur	wzr, [x29, #-4]
   3846c:	b	384ec <scols_init_debug@@SMARTCOLS_2.25+0x1f41c>
   38470:	add	x0, sp, #0x1, lsl #12
   38474:	add	x0, x0, #0x88
   38478:	add	x1, sp, #0x8
   3847c:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   38480:	cbz	w0, 3848c <scols_init_debug@@SMARTCOLS_2.25+0x1f3bc>
   38484:	stur	wzr, [x29, #-4]
   38488:	b	384ec <scols_init_debug@@SMARTCOLS_2.25+0x1f41c>
   3848c:	add	x0, sp, #0x1, lsl #12
   38490:	add	x0, x0, #0x88
   38494:	add	x1, sp, #0x88
   38498:	mov	x2, #0xfff                 	// #4095
   3849c:	bl	76a0 <readlink@plt>
   384a0:	str	x0, [sp]
   384a4:	ldr	x8, [sp]
   384a8:	cmp	x8, #0x0
   384ac:	cset	w9, ge  // ge = tcont
   384b0:	tbnz	w9, #0, 384bc <scols_init_debug@@SMARTCOLS_2.25+0x1f3ec>
   384b4:	stur	wzr, [x29, #-4]
   384b8:	b	384ec <scols_init_debug@@SMARTCOLS_2.25+0x1f41c>
   384bc:	ldr	x8, [sp]
   384c0:	add	x9, sp, #0x88
   384c4:	add	x8, x9, x8
   384c8:	mov	w10, #0x0                   	// #0
   384cc:	strb	w10, [x8]
   384d0:	ldur	x1, [x29, #-24]
   384d4:	mov	x0, x9
   384d8:	bl	8090 <strstr@plt>
   384dc:	cmp	x0, #0x0
   384e0:	cset	w10, ne  // ne = any
   384e4:	and	w10, w10, #0x1
   384e8:	stur	w10, [x29, #-4]
   384ec:	ldur	w0, [x29, #-4]
   384f0:	add	sp, sp, #0x2, lsl #12
   384f4:	add	sp, sp, #0xa0
   384f8:	ldr	x28, [sp, #16]
   384fc:	ldp	x29, x30, [sp], #32
   38500:	ret
   38504:	sub	sp, sp, #0x20
   38508:	stp	x29, x30, [sp, #16]
   3850c:	add	x29, sp, #0x10
   38510:	str	x0, [sp, #8]
   38514:	ldr	x8, [sp, #8]
   38518:	cbz	x8, 38540 <scols_init_debug@@SMARTCOLS_2.25+0x1f470>
   3851c:	ldr	x0, [sp, #8]
   38520:	mov	w1, #0x2f                  	// #47
   38524:	bl	7ed0 <strchr@plt>
   38528:	str	x0, [sp]
   3852c:	cbz	x0, 38540 <scols_init_debug@@SMARTCOLS_2.25+0x1f470>
   38530:	ldr	x8, [sp]
   38534:	mov	w9, #0x21                  	// #33
   38538:	strb	w9, [x8]
   3853c:	b	3851c <scols_init_debug@@SMARTCOLS_2.25+0x1f44c>
   38540:	ldp	x29, x30, [sp, #16]
   38544:	add	sp, sp, #0x20
   38548:	ret
   3854c:	sub	sp, sp, #0x40
   38550:	stp	x29, x30, [sp, #48]
   38554:	add	x29, sp, #0x30
   38558:	adrp	x1, 38000 <scols_init_debug@@SMARTCOLS_2.25+0x1ef30>
   3855c:	add	x1, x1, #0xf23
   38560:	stur	x0, [x29, #-16]
   38564:	str	wzr, [sp, #20]
   38568:	str	wzr, [sp, #16]
   3856c:	str	xzr, [sp, #8]
   38570:	ldur	x0, [x29, #-16]
   38574:	bl	78b0 <fopen@plt>
   38578:	str	x0, [sp, #24]
   3857c:	ldr	x8, [sp, #24]
   38580:	cbnz	x8, 3858c <scols_init_debug@@SMARTCOLS_2.25+0x1f4bc>
   38584:	stur	xzr, [x29, #-8]
   38588:	b	385cc <scols_init_debug@@SMARTCOLS_2.25+0x1f4fc>
   3858c:	ldr	x0, [sp, #24]
   38590:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x21f30>
   38594:	add	x1, x1, #0xc1d
   38598:	add	x2, sp, #0x14
   3859c:	add	x3, sp, #0x10
   385a0:	bl	79b0 <__isoc99_fscanf@plt>
   385a4:	cmp	w0, #0x2
   385a8:	b.ne	385bc <scols_init_debug@@SMARTCOLS_2.25+0x1f4ec>  // b.any
   385ac:	ldr	w0, [sp, #20]
   385b0:	ldr	w1, [sp, #16]
   385b4:	bl	77e0 <gnu_dev_makedev@plt>
   385b8:	str	x0, [sp, #8]
   385bc:	ldr	x0, [sp, #24]
   385c0:	bl	7860 <fclose@plt>
   385c4:	ldr	x8, [sp, #8]
   385c8:	stur	x8, [x29, #-8]
   385cc:	ldur	x0, [x29, #-8]
   385d0:	ldp	x29, x30, [sp, #48]
   385d4:	add	sp, sp, #0x40
   385d8:	ret
   385dc:	sub	sp, sp, #0x20
   385e0:	stp	x29, x30, [sp, #16]
   385e4:	add	x29, sp, #0x10
   385e8:	mov	x8, xzr
   385ec:	str	x0, [sp, #8]
   385f0:	ldr	x1, [sp, #8]
   385f4:	mov	x0, x8
   385f8:	mov	x2, x8
   385fc:	bl	379a4 <scols_init_debug@@SMARTCOLS_2.25+0x1e8d4>
   38600:	ldp	x29, x30, [sp, #16]
   38604:	add	sp, sp, #0x20
   38608:	ret
   3860c:	sub	sp, sp, #0xd0
   38610:	stp	x29, x30, [sp, #192]
   38614:	add	x29, sp, #0xc0
   38618:	mov	x8, xzr
   3861c:	stur	x0, [x29, #-8]
   38620:	stur	x1, [x29, #-16]
   38624:	stur	x2, [x29, #-24]
   38628:	ldur	x0, [x29, #-8]
   3862c:	ldur	x1, [x29, #-16]
   38630:	ldur	x2, [x29, #-24]
   38634:	str	x8, [sp, #8]
   38638:	bl	36b88 <scols_init_debug@@SMARTCOLS_2.25+0x1dab8>
   3863c:	stur	x0, [x29, #-32]
   38640:	ldr	x8, [sp, #8]
   38644:	stur	x8, [x29, #-40]
   38648:	ldur	x9, [x29, #-32]
   3864c:	cbnz	x9, 38654 <scols_init_debug@@SMARTCOLS_2.25+0x1f584>
   38650:	b	386f0 <scols_init_debug@@SMARTCOLS_2.25+0x1f620>
   38654:	ldur	x0, [x29, #-32]
   38658:	bl	74f0 <strlen@plt>
   3865c:	stur	x0, [x29, #-48]
   38660:	ldur	x8, [x29, #-48]
   38664:	add	x8, x8, #0x6
   38668:	ldur	x9, [x29, #-24]
   3866c:	cmp	x8, x9
   38670:	b.ls	38678 <scols_init_debug@@SMARTCOLS_2.25+0x1f5a8>  // b.plast
   38674:	b	386f0 <scols_init_debug@@SMARTCOLS_2.25+0x1f620>
   38678:	ldur	x8, [x29, #-16]
   3867c:	add	x0, x8, #0x5
   38680:	ldur	x1, [x29, #-32]
   38684:	ldur	x8, [x29, #-48]
   38688:	add	x2, x8, #0x1
   3868c:	bl	7450 <memmove@plt>
   38690:	ldur	x8, [x29, #-16]
   38694:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x20f30>
   38698:	add	x9, x9, #0xf10
   3869c:	ldr	w10, [x9]
   386a0:	str	w10, [x8]
   386a4:	ldrb	w10, [x9, #4]
   386a8:	strb	w10, [x8, #4]
   386ac:	ldur	x0, [x29, #-16]
   386b0:	add	x1, sp, #0x10
   386b4:	bl	38878 <scols_init_debug@@SMARTCOLS_2.25+0x1f7a8>
   386b8:	cbnz	w0, 386f0 <scols_init_debug@@SMARTCOLS_2.25+0x1f620>
   386bc:	ldr	w8, [sp, #32]
   386c0:	and	w8, w8, #0xf000
   386c4:	cmp	w8, #0x6, lsl #12
   386c8:	b.ne	386f0 <scols_init_debug@@SMARTCOLS_2.25+0x1f620>  // b.any
   386cc:	ldr	x8, [sp, #48]
   386d0:	ldur	x0, [x29, #-8]
   386d4:	str	x8, [sp]
   386d8:	bl	37924 <scols_init_debug@@SMARTCOLS_2.25+0x1e854>
   386dc:	ldr	x8, [sp]
   386e0:	cmp	x8, x0
   386e4:	b.ne	386f0 <scols_init_debug@@SMARTCOLS_2.25+0x1f620>  // b.any
   386e8:	ldur	x8, [x29, #-16]
   386ec:	stur	x8, [x29, #-40]
   386f0:	ldur	x0, [x29, #-40]
   386f4:	ldp	x29, x30, [sp, #192]
   386f8:	add	sp, sp, #0xd0
   386fc:	ret
   38700:	sub	sp, sp, #0x40
   38704:	stp	x29, x30, [sp, #48]
   38708:	add	x29, sp, #0x30
   3870c:	mov	x8, xzr
   38710:	mov	x3, x8
   38714:	stur	x0, [x29, #-8]
   38718:	stur	x1, [x29, #-16]
   3871c:	str	x2, [sp, #24]
   38720:	ldur	x0, [x29, #-8]
   38724:	mov	x1, x3
   38728:	mov	x2, x8
   3872c:	str	x8, [sp]
   38730:	bl	36424 <scols_init_debug@@SMARTCOLS_2.25+0x1d354>
   38734:	str	x0, [sp, #16]
   38738:	ldr	x8, [sp]
   3873c:	str	x8, [sp, #8]
   38740:	ldr	x9, [sp, #16]
   38744:	cbz	x9, 38764 <scols_init_debug@@SMARTCOLS_2.25+0x1f694>
   38748:	ldr	x0, [sp, #16]
   3874c:	ldur	x1, [x29, #-16]
   38750:	ldr	x2, [sp, #24]
   38754:	bl	3860c <scols_init_debug@@SMARTCOLS_2.25+0x1f53c>
   38758:	str	x0, [sp, #8]
   3875c:	ldr	x0, [sp, #16]
   38760:	bl	31dc4 <scols_init_debug@@SMARTCOLS_2.25+0x18cf4>
   38764:	ldr	x0, [sp, #8]
   38768:	ldp	x29, x30, [sp, #48]
   3876c:	add	sp, sp, #0x40
   38770:	ret
   38774:	sub	sp, sp, #0x40
   38778:	stp	x29, x30, [sp, #48]
   3877c:	add	x29, sp, #0x30
   38780:	mov	x8, xzr
   38784:	mov	x3, x8
   38788:	stur	x0, [x29, #-8]
   3878c:	stur	x1, [x29, #-16]
   38790:	str	x2, [sp, #24]
   38794:	ldur	x0, [x29, #-8]
   38798:	mov	x1, x3
   3879c:	mov	x2, x8
   387a0:	str	x8, [sp]
   387a4:	bl	36424 <scols_init_debug@@SMARTCOLS_2.25+0x1d354>
   387a8:	str	x0, [sp, #16]
   387ac:	ldr	x8, [sp]
   387b0:	str	x8, [sp, #8]
   387b4:	ldr	x9, [sp, #16]
   387b8:	cbz	x9, 387d8 <scols_init_debug@@SMARTCOLS_2.25+0x1f708>
   387bc:	ldr	x0, [sp, #16]
   387c0:	ldur	x1, [x29, #-16]
   387c4:	ldr	x2, [sp, #24]
   387c8:	bl	36b88 <scols_init_debug@@SMARTCOLS_2.25+0x1dab8>
   387cc:	str	x0, [sp, #8]
   387d0:	ldr	x0, [sp, #16]
   387d4:	bl	31dc4 <scols_init_debug@@SMARTCOLS_2.25+0x18cf4>
   387d8:	ldr	x0, [sp, #8]
   387dc:	ldp	x29, x30, [sp, #48]
   387e0:	add	sp, sp, #0x40
   387e4:	ret
   387e8:	stp	x29, x30, [sp, #-32]!
   387ec:	str	x28, [sp, #16]
   387f0:	mov	x29, sp
   387f4:	sub	sp, sp, #0x1, lsl #12
   387f8:	sub	sp, sp, #0x20
   387fc:	mov	x8, xzr
   38800:	mov	x1, x8
   38804:	stur	x0, [x29, #-8]
   38808:	ldur	x0, [x29, #-8]
   3880c:	mov	x2, x8
   38810:	bl	36424 <scols_init_debug@@SMARTCOLS_2.25+0x1d354>
   38814:	stur	x0, [x29, #-16]
   38818:	stur	wzr, [x29, #-20]
   3881c:	ldur	x8, [x29, #-16]
   38820:	cbz	x8, 38850 <scols_init_debug@@SMARTCOLS_2.25+0x1f780>
   38824:	ldur	x0, [x29, #-16]
   38828:	add	x1, sp, #0xb
   3882c:	mov	x2, #0x1001                	// #4097
   38830:	bl	36b88 <scols_init_debug@@SMARTCOLS_2.25+0x1dab8>
   38834:	str	x0, [sp]
   38838:	ldur	x0, [x29, #-16]
   3883c:	ldr	x1, [sp]
   38840:	bl	36eb4 <scols_init_debug@@SMARTCOLS_2.25+0x1dde4>
   38844:	stur	w0, [x29, #-20]
   38848:	ldur	x0, [x29, #-16]
   3884c:	bl	31dc4 <scols_init_debug@@SMARTCOLS_2.25+0x18cf4>
   38850:	ldur	w0, [x29, #-20]
   38854:	add	sp, sp, #0x1, lsl #12
   38858:	add	sp, sp, #0x20
   3885c:	ldr	x28, [sp, #16]
   38860:	ldp	x29, x30, [sp], #32
   38864:	ret
   38868:	adrp	x2, 4d000 <scols_init_debug@@SMARTCOLS_2.25+0x33f30>
   3886c:	mov	x1, #0x0                   	// #0
   38870:	ldr	x2, [x2, #2056]
   38874:	b	7710 <__cxa_atexit@plt>
   38878:	mov	x2, x1
   3887c:	mov	x1, x0
   38880:	mov	w0, #0x0                   	// #0
   38884:	b	8290 <__xstat@plt>
   38888:	mov	x2, x1
   3888c:	mov	w1, w0
   38890:	mov	w0, #0x0                   	// #0
   38894:	b	8080 <__fxstat@plt>
   38898:	mov	x4, x1
   3889c:	mov	x5, x2
   388a0:	mov	w1, w0
   388a4:	mov	x2, x4
   388a8:	mov	w0, #0x0                   	// #0
   388ac:	mov	w4, w3
   388b0:	mov	x3, x5
   388b4:	b	83e0 <__fxstatat@plt>

Disassembly of section .fini:

00000000000388b8 <.fini>:
   388b8:	stp	x29, x30, [sp, #-16]!
   388bc:	mov	x29, sp
   388c0:	ldp	x29, x30, [sp], #16
   388c4:	ret
