-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity toe_top_tasi_metaLoader is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s_axis_tx_data_req_metadata_TVALID : IN STD_LOGIC;
    stateTable2txApp_rsp_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    stateTable2txApp_rsp_empty_n : IN STD_LOGIC;
    stateTable2txApp_rsp_read : OUT STD_LOGIC;
    txSar2txApp_upd_rsp_dout : IN STD_LOGIC_VECTOR (69 downto 0);
    txSar2txApp_upd_rsp_empty_n : IN STD_LOGIC;
    txSar2txApp_upd_rsp_read : OUT STD_LOGIC;
    txApp2stateTable_req_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    txApp2stateTable_req_full_n : IN STD_LOGIC;
    txApp2stateTable_req_write : OUT STD_LOGIC;
    txApp2txSar_upd_req_din : OUT STD_LOGIC_VECTOR (34 downto 0);
    txApp2txSar_upd_req_full_n : IN STD_LOGIC;
    txApp2txSar_upd_req_write : OUT STD_LOGIC;
    m_axis_tx_data_rsp_TREADY : IN STD_LOGIC;
    tasi_meta2pkgPushCmd_din : OUT STD_LOGIC_VECTOR (71 downto 0);
    tasi_meta2pkgPushCmd_full_n : IN STD_LOGIC;
    tasi_meta2pkgPushCmd_write : OUT STD_LOGIC;
    txAppStream2event_mergeEvent_din : OUT STD_LOGIC_VECTOR (84 downto 0);
    txAppStream2event_mergeEvent_full_n : IN STD_LOGIC;
    txAppStream2event_mergeEvent_write : OUT STD_LOGIC;
    s_axis_tx_data_req_metadata_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    s_axis_tx_data_req_metadata_TREADY : OUT STD_LOGIC;
    m_axis_tx_data_rsp_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axis_tx_data_rsp_TVALID : OUT STD_LOGIC );
end;


architecture behav of toe_top_tasi_metaLoader is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv18_3FFFF : STD_LOGIC_VECTOR (17 downto 0) := "111111111111111111";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv62_C0800000 : STD_LOGIC_VECTOR (61 downto 0) := "00000000000000000000000000000011000000100000000000000000000000";
    constant ap_const_lv14_2000 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_108_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op37_read_state1 : BOOLEAN;
    signal tmp_i_298_nbreadreq_fu_122_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_nbreadreq_fu_130_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op47_read_state1 : BOOLEAN;
    signal ap_predicate_op48_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tai_state_load_reg_421 : STD_LOGIC_VECTOR (0 downto 0);
    signal tai_state_load_reg_421_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_435 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_435_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op70_write_state3 : BOOLEAN;
    signal ap_predicate_op72_write_state3 : BOOLEAN;
    signal tmp_i_298_reg_446 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_298_reg_446_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_reg_450 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_reg_450_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln86_reg_479 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln86_reg_479_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op77_write_state3 : BOOLEAN;
    signal or_ln100_reg_499 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op82_write_state3 : BOOLEAN;
    signal ap_predicate_op85_write_state3 : BOOLEAN;
    signal ap_predicate_op88_write_state3 : BOOLEAN;
    signal ap_predicate_op91_write_state3 : BOOLEAN;
    signal ap_predicate_op93_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal tai_state_load_reg_421_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_298_reg_446_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_reg_450_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln86_reg_479_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op94_write_state4 : BOOLEAN;
    signal or_ln100_reg_499_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op96_write_state4 : BOOLEAN;
    signal ap_predicate_op98_write_state4 : BOOLEAN;
    signal regslice_both_m_axis_tx_data_rsp_U_apdone_blk : STD_LOGIC;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tai_state : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tasi_writeMeta_length_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal tasi_writeMeta_sessionID_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal s_axis_tx_data_req_metadata_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal m_axis_tx_data_rsp_TDATA_blk_n : STD_LOGIC;
    signal txApp2stateTable_req_blk_n : STD_LOGIC;
    signal txApp2txSar_upd_req_blk_n : STD_LOGIC;
    signal txSar2txApp_upd_rsp_blk_n : STD_LOGIC;
    signal stateTable2txApp_rsp_blk_n : STD_LOGIC;
    signal tasi_meta2pkgPushCmd_blk_n : STD_LOGIC;
    signal txAppStream2event_mergeEvent_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal len_V_reg_425 : STD_LOGIC_VECTOR (15 downto 0);
    signal len_V_reg_425_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln144_fu_193_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln144_reg_439 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln144_reg_439_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal writeSar_ackd_V_fu_219_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal writeSar_ackd_V_reg_454 : STD_LOGIC_VECTOR (17 downto 0);
    signal writeSar_mempt_V_fu_229_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal writeSar_mempt_V_reg_459 : STD_LOGIC_VECTOR (17 downto 0);
    signal writeSar_mempt_V_reg_459_pp0_iter1_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal writeSar_min_window_V_reg_467 : STD_LOGIC_VECTOR (17 downto 0);
    signal usedLength_fu_249_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal usedLength_reg_473 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln86_fu_255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal maxWriteLength_fu_276_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal maxWriteLength_reg_483 : STD_LOGIC_VECTOR (17 downto 0);
    signal usableWindow_V_1_fu_290_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal usableWindow_V_1_reg_489 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln1080_fu_298_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln1080_reg_494 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln100_fu_313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln173_6_fu_337_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln173_8_fu_375_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_s_fu_410_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln173_fu_319_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_10_fu_399_p4 : STD_LOGIC_VECTOR (34 downto 0);
    signal sub_ln229_fu_272_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln1080_fu_282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal usableWindow_V_fu_286_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln1080_2_fu_301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_fu_307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln_fu_327_p5 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln232_fu_342_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_52_i_fu_346_p5 : STD_LOGIC_VECTOR (61 downto 0);
    signal or_ln173_fu_356_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_53_i_fu_367_p4 : STD_LOGIC_VECTOR (49 downto 0);
    signal or_ln173_s_fu_380_p5 : STD_LOGIC_VECTOR (81 downto 0);
    signal add_ln223_fu_395_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_s_axis_tx_data_req_metadata_U_apdone_blk : STD_LOGIC;
    signal s_axis_tx_data_req_metadata_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal s_axis_tx_data_req_metadata_TVALID_int_regslice : STD_LOGIC;
    signal s_axis_tx_data_req_metadata_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_s_axis_tx_data_req_metadata_U_ack_in : STD_LOGIC;
    signal m_axis_tx_data_rsp_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal m_axis_tx_data_rsp_TVALID_int_regslice : STD_LOGIC;
    signal m_axis_tx_data_rsp_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_m_axis_tx_data_rsp_U_vld_out : STD_LOGIC;
    signal ap_condition_59 : BOOLEAN;
    signal ap_condition_321 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component toe_top_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_s_axis_tx_data_req_metadata_U : component toe_top_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => s_axis_tx_data_req_metadata_TDATA,
        vld_in => s_axis_tx_data_req_metadata_TVALID,
        ack_in => regslice_both_s_axis_tx_data_req_metadata_U_ack_in,
        data_out => s_axis_tx_data_req_metadata_TDATA_int_regslice,
        vld_out => s_axis_tx_data_req_metadata_TVALID_int_regslice,
        ack_out => s_axis_tx_data_req_metadata_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_tx_data_req_metadata_U_apdone_blk);

    regslice_both_m_axis_tx_data_rsp_U : component toe_top_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => m_axis_tx_data_rsp_TDATA_int_regslice,
        vld_in => m_axis_tx_data_rsp_TVALID_int_regslice,
        ack_in => m_axis_tx_data_rsp_TREADY_int_regslice,
        data_out => m_axis_tx_data_rsp_TDATA,
        vld_out => regslice_both_m_axis_tx_data_rsp_U_vld_out,
        ack_out => m_axis_tx_data_rsp_TREADY,
        apdone_blk => regslice_both_m_axis_tx_data_rsp_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    tai_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_321)) then
                if ((ap_const_boolean_1 = ap_condition_59)) then 
                    tai_state <= ap_const_lv1_0;
                elsif (((tmp_i_nbreadreq_fu_108_p3 = ap_const_lv1_1) and (tai_state = ap_const_lv1_0))) then 
                    tai_state <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_i_nbreadreq_fu_130_p3 = ap_const_lv1_1) and (tmp_i_298_nbreadreq_fu_122_p3 = ap_const_lv1_1) and (tai_state = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln86_reg_479 <= icmp_ln86_fu_255_p2;
                usedLength_reg_473 <= usedLength_fu_249_p2;
                writeSar_ackd_V_reg_454 <= txSar2txApp_upd_rsp_dout(33 downto 16);
                writeSar_mempt_V_reg_459 <= txSar2txApp_upd_rsp_dout(51 downto 34);
                writeSar_min_window_V_reg_467 <= txSar2txApp_upd_rsp_dout(69 downto 52);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln86_reg_479_pp0_iter1_reg <= icmp_ln86_reg_479;
                len_V_reg_425 <= tasi_writeMeta_length_V;
                len_V_reg_425_pp0_iter1_reg <= len_V_reg_425;
                tai_state_load_reg_421 <= tai_state;
                tai_state_load_reg_421_pp0_iter1_reg <= tai_state_load_reg_421;
                tmp_5_i_reg_450_pp0_iter1_reg <= tmp_5_i_reg_450;
                tmp_i_298_reg_446_pp0_iter1_reg <= tmp_i_298_reg_446;
                tmp_i_reg_435_pp0_iter1_reg <= tmp_i_reg_435;
                trunc_ln144_reg_439_pp0_iter1_reg <= trunc_ln144_reg_439;
                writeSar_mempt_V_reg_459_pp0_iter1_reg <= writeSar_mempt_V_reg_459;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln86_reg_479_pp0_iter2_reg <= icmp_ln86_reg_479_pp0_iter1_reg;
                or_ln100_reg_499_pp0_iter2_reg <= or_ln100_reg_499;
                tai_state_load_reg_421_pp0_iter2_reg <= tai_state_load_reg_421_pp0_iter1_reg;
                tmp_5_i_reg_450_pp0_iter2_reg <= tmp_5_i_reg_450_pp0_iter1_reg;
                tmp_i_298_reg_446_pp0_iter2_reg <= tmp_i_298_reg_446_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tai_state_load_reg_421 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_5_i_reg_450 = ap_const_lv1_1) and (tmp_i_298_reg_446 = ap_const_lv1_1))) then
                maxWriteLength_reg_483 <= maxWriteLength_fu_276_p2;
                usableWindow_V_1_reg_489 <= usableWindow_V_1_fu_290_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tai_state_load_reg_421 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln86_reg_479 = ap_const_lv1_1) and (tmp_5_i_reg_450 = ap_const_lv1_1) and (tmp_i_298_reg_446 = ap_const_lv1_1))) then
                or_ln100_reg_499 <= or_ln100_fu_313_p2;
                    zext_ln1080_reg_494(15 downto 0) <= zext_ln1080_fu_298_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_108_p3 = ap_const_lv1_1) and (tai_state = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tasi_writeMeta_length_V <= s_axis_tx_data_req_metadata_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_435 = ap_const_lv1_1) and (tai_state_load_reg_421 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tasi_writeMeta_sessionID_V <= trunc_ln144_reg_439;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_298_nbreadreq_fu_122_p3 = ap_const_lv1_1) and (tai_state = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_5_i_reg_450 <= tmp_5_i_nbreadreq_fu_130_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tai_state = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_i_298_reg_446 <= tmp_i_298_nbreadreq_fu_122_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tai_state = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_i_reg_435 <= tmp_i_nbreadreq_fu_108_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_108_p3 = ap_const_lv1_1) and (tai_state = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln144_reg_439 <= trunc_ln144_fu_193_p1;
            end if;
        end if;
    end process;
    zext_ln1080_reg_494(17 downto 16) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln223_fu_395_p2 <= std_logic_vector(unsigned(writeSar_mempt_V_reg_459_pp0_iter1_reg) + unsigned(zext_ln1080_reg_494));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_predicate_op37_read_state1, stateTable2txApp_rsp_empty_n, ap_predicate_op47_read_state1, txSar2txApp_upd_rsp_empty_n, ap_predicate_op48_read_state1, ap_done_reg, txApp2stateTable_req_full_n, ap_predicate_op70_write_state3, txApp2txSar_upd_req_full_n, ap_predicate_op72_write_state3, ap_predicate_op77_write_state3, tasi_meta2pkgPushCmd_full_n, ap_predicate_op82_write_state3, ap_predicate_op85_write_state3, txAppStream2event_mergeEvent_full_n, ap_predicate_op88_write_state3, ap_predicate_op91_write_state3, ap_predicate_op93_write_state3, ap_predicate_op94_write_state4, ap_predicate_op96_write_state4, ap_predicate_op98_write_state4, regslice_both_m_axis_tx_data_rsp_U_apdone_blk, s_axis_tx_data_req_metadata_TVALID_int_regslice, m_axis_tx_data_rsp_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op48_read_state1 = ap_const_boolean_1) and (txSar2txApp_upd_rsp_empty_n = ap_const_logic_0)) or ((ap_predicate_op47_read_state1 = ap_const_boolean_1) and (stateTable2txApp_rsp_empty_n = ap_const_logic_0)) or ((s_axis_tx_data_req_metadata_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((regslice_both_m_axis_tx_data_rsp_U_apdone_blk = ap_const_logic_1) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op98_write_state4 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op96_write_state4 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op94_write_state4 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((txApp2txSar_upd_req_full_n = ap_const_logic_0) and (ap_predicate_op91_write_state3 = ap_const_boolean_1)) or ((txApp2txSar_upd_req_full_n = ap_const_logic_0) and (ap_predicate_op72_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op70_write_state3 = ap_const_boolean_1) and (txApp2stateTable_req_full_n = ap_const_logic_0)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op93_write_state3 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op85_write_state3 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op77_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op88_write_state3 = ap_const_boolean_1) and (txAppStream2event_mergeEvent_full_n = ap_const_logic_0)) or ((ap_predicate_op82_write_state3 = ap_const_boolean_1) and (tasi_meta2pkgPushCmd_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_predicate_op37_read_state1, stateTable2txApp_rsp_empty_n, ap_predicate_op47_read_state1, txSar2txApp_upd_rsp_empty_n, ap_predicate_op48_read_state1, ap_done_reg, txApp2stateTable_req_full_n, ap_predicate_op70_write_state3, txApp2txSar_upd_req_full_n, ap_predicate_op72_write_state3, ap_predicate_op77_write_state3, tasi_meta2pkgPushCmd_full_n, ap_predicate_op82_write_state3, ap_predicate_op85_write_state3, txAppStream2event_mergeEvent_full_n, ap_predicate_op88_write_state3, ap_predicate_op91_write_state3, ap_predicate_op93_write_state3, ap_block_state3_io, ap_predicate_op94_write_state4, ap_predicate_op96_write_state4, ap_predicate_op98_write_state4, regslice_both_m_axis_tx_data_rsp_U_apdone_blk, ap_block_state4_io, s_axis_tx_data_req_metadata_TVALID_int_regslice, m_axis_tx_data_rsp_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op48_read_state1 = ap_const_boolean_1) and (txSar2txApp_upd_rsp_empty_n = ap_const_logic_0)) or ((ap_predicate_op47_read_state1 = ap_const_boolean_1) and (stateTable2txApp_rsp_empty_n = ap_const_logic_0)) or ((s_axis_tx_data_req_metadata_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((regslice_both_m_axis_tx_data_rsp_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state4_io) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op98_write_state4 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op96_write_state4 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op94_write_state4 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or ((txApp2txSar_upd_req_full_n = ap_const_logic_0) and (ap_predicate_op91_write_state3 = ap_const_boolean_1)) or ((txApp2txSar_upd_req_full_n = ap_const_logic_0) and (ap_predicate_op72_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op70_write_state3 = ap_const_boolean_1) and (txApp2stateTable_req_full_n = ap_const_logic_0)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op93_write_state3 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op85_write_state3 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op77_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op88_write_state3 = ap_const_boolean_1) and (txAppStream2event_mergeEvent_full_n = ap_const_logic_0)) or ((ap_predicate_op82_write_state3 = ap_const_boolean_1) and (tasi_meta2pkgPushCmd_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_predicate_op37_read_state1, stateTable2txApp_rsp_empty_n, ap_predicate_op47_read_state1, txSar2txApp_upd_rsp_empty_n, ap_predicate_op48_read_state1, ap_done_reg, txApp2stateTable_req_full_n, ap_predicate_op70_write_state3, txApp2txSar_upd_req_full_n, ap_predicate_op72_write_state3, ap_predicate_op77_write_state3, tasi_meta2pkgPushCmd_full_n, ap_predicate_op82_write_state3, ap_predicate_op85_write_state3, txAppStream2event_mergeEvent_full_n, ap_predicate_op88_write_state3, ap_predicate_op91_write_state3, ap_predicate_op93_write_state3, ap_block_state3_io, ap_predicate_op94_write_state4, ap_predicate_op96_write_state4, ap_predicate_op98_write_state4, regslice_both_m_axis_tx_data_rsp_U_apdone_blk, ap_block_state4_io, s_axis_tx_data_req_metadata_TVALID_int_regslice, m_axis_tx_data_rsp_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op48_read_state1 = ap_const_boolean_1) and (txSar2txApp_upd_rsp_empty_n = ap_const_logic_0)) or ((ap_predicate_op47_read_state1 = ap_const_boolean_1) and (stateTable2txApp_rsp_empty_n = ap_const_logic_0)) or ((s_axis_tx_data_req_metadata_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((regslice_both_m_axis_tx_data_rsp_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state4_io) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op98_write_state4 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op96_write_state4 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op94_write_state4 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or ((txApp2txSar_upd_req_full_n = ap_const_logic_0) and (ap_predicate_op91_write_state3 = ap_const_boolean_1)) or ((txApp2txSar_upd_req_full_n = ap_const_logic_0) and (ap_predicate_op72_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op70_write_state3 = ap_const_boolean_1) and (txApp2stateTable_req_full_n = ap_const_logic_0)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op93_write_state3 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op85_write_state3 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op77_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op88_write_state3 = ap_const_boolean_1) and (txAppStream2event_mergeEvent_full_n = ap_const_logic_0)) or ((ap_predicate_op82_write_state3 = ap_const_boolean_1) and (tasi_meta2pkgPushCmd_full_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_predicate_op37_read_state1, stateTable2txApp_rsp_empty_n, ap_predicate_op47_read_state1, txSar2txApp_upd_rsp_empty_n, ap_predicate_op48_read_state1, ap_done_reg, s_axis_tx_data_req_metadata_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op48_read_state1 = ap_const_boolean_1) and (txSar2txApp_upd_rsp_empty_n = ap_const_logic_0)) or ((ap_predicate_op47_read_state1 = ap_const_boolean_1) and (stateTable2txApp_rsp_empty_n = ap_const_logic_0)) or ((s_axis_tx_data_req_metadata_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(ap_predicate_op77_write_state3, ap_predicate_op85_write_state3, ap_predicate_op93_write_state3, m_axis_tx_data_rsp_TREADY_int_regslice)
    begin
                ap_block_state3_io <= (((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op93_write_state3 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op85_write_state3 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op77_write_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(txApp2stateTable_req_full_n, ap_predicate_op70_write_state3, txApp2txSar_upd_req_full_n, ap_predicate_op72_write_state3, ap_predicate_op77_write_state3, tasi_meta2pkgPushCmd_full_n, ap_predicate_op82_write_state3, ap_predicate_op85_write_state3, txAppStream2event_mergeEvent_full_n, ap_predicate_op88_write_state3, ap_predicate_op91_write_state3, ap_predicate_op93_write_state3, m_axis_tx_data_rsp_TREADY_int_regslice)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (((txApp2txSar_upd_req_full_n = ap_const_logic_0) and (ap_predicate_op91_write_state3 = ap_const_boolean_1)) or ((txApp2txSar_upd_req_full_n = ap_const_logic_0) and (ap_predicate_op72_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op70_write_state3 = ap_const_boolean_1) and (txApp2stateTable_req_full_n = ap_const_logic_0)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op93_write_state3 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op85_write_state3 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op77_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op88_write_state3 = ap_const_boolean_1) and (txAppStream2event_mergeEvent_full_n = ap_const_logic_0)) or ((ap_predicate_op82_write_state3 = ap_const_boolean_1) and (tasi_meta2pkgPushCmd_full_n = ap_const_logic_0)));
    end process;


    ap_block_state4_io_assign_proc : process(ap_predicate_op94_write_state4, ap_predicate_op96_write_state4, ap_predicate_op98_write_state4, m_axis_tx_data_rsp_TREADY_int_regslice)
    begin
                ap_block_state4_io <= (((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op98_write_state4 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op96_write_state4 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op94_write_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(ap_predicate_op94_write_state4, ap_predicate_op96_write_state4, ap_predicate_op98_write_state4, regslice_both_m_axis_tx_data_rsp_U_apdone_blk, m_axis_tx_data_rsp_TREADY_int_regslice)
    begin
                ap_block_state4_pp0_stage0_iter3 <= ((regslice_both_m_axis_tx_data_rsp_U_apdone_blk = ap_const_logic_1) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op98_write_state4 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op96_write_state4 = ap_const_boolean_1)) or ((m_axis_tx_data_rsp_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op94_write_state4 = ap_const_boolean_1)));
    end process;


    ap_condition_321_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_321 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_59_assign_proc : process(tmp_i_298_nbreadreq_fu_122_p3, tmp_5_i_nbreadreq_fu_130_p3, tai_state)
    begin
                ap_condition_59 <= ((tmp_5_i_nbreadreq_fu_130_p3 = ap_const_lv1_1) and (tmp_i_298_nbreadreq_fu_122_p3 = ap_const_lv1_1) and (tai_state = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op37_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_108_p3, tai_state)
    begin
                ap_predicate_op37_read_state1 <= ((tmp_i_nbreadreq_fu_108_p3 = ap_const_lv1_1) and (tai_state = ap_const_lv1_0));
    end process;


    ap_predicate_op47_read_state1_assign_proc : process(tmp_i_298_nbreadreq_fu_122_p3, tmp_5_i_nbreadreq_fu_130_p3, tai_state)
    begin
                ap_predicate_op47_read_state1 <= ((tmp_5_i_nbreadreq_fu_130_p3 = ap_const_lv1_1) and (tmp_i_298_nbreadreq_fu_122_p3 = ap_const_lv1_1) and (tai_state = ap_const_lv1_1));
    end process;


    ap_predicate_op48_read_state1_assign_proc : process(tmp_i_298_nbreadreq_fu_122_p3, tmp_5_i_nbreadreq_fu_130_p3, tai_state)
    begin
                ap_predicate_op48_read_state1 <= ((tmp_5_i_nbreadreq_fu_130_p3 = ap_const_lv1_1) and (tmp_i_298_nbreadreq_fu_122_p3 = ap_const_lv1_1) and (tai_state = ap_const_lv1_1));
    end process;


    ap_predicate_op70_write_state3_assign_proc : process(tai_state_load_reg_421_pp0_iter1_reg, tmp_i_reg_435_pp0_iter1_reg)
    begin
                ap_predicate_op70_write_state3 <= ((tmp_i_reg_435_pp0_iter1_reg = ap_const_lv1_1) and (tai_state_load_reg_421_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op72_write_state3_assign_proc : process(tai_state_load_reg_421_pp0_iter1_reg, tmp_i_reg_435_pp0_iter1_reg)
    begin
                ap_predicate_op72_write_state3 <= ((tmp_i_reg_435_pp0_iter1_reg = ap_const_lv1_1) and (tai_state_load_reg_421_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op77_write_state3_assign_proc : process(tai_state_load_reg_421_pp0_iter1_reg, tmp_i_298_reg_446_pp0_iter1_reg, tmp_5_i_reg_450_pp0_iter1_reg, icmp_ln86_reg_479_pp0_iter1_reg)
    begin
                ap_predicate_op77_write_state3 <= ((tai_state_load_reg_421_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln86_reg_479_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_i_reg_450_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_298_reg_446_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op82_write_state3_assign_proc : process(tai_state_load_reg_421_pp0_iter1_reg, tmp_i_298_reg_446_pp0_iter1_reg, tmp_5_i_reg_450_pp0_iter1_reg, icmp_ln86_reg_479_pp0_iter1_reg, or_ln100_reg_499)
    begin
                ap_predicate_op82_write_state3 <= ((tai_state_load_reg_421_pp0_iter1_reg = ap_const_lv1_1) and (or_ln100_reg_499 = ap_const_lv1_0) and (icmp_ln86_reg_479_pp0_iter1_reg = ap_const_lv1_1) and (tmp_5_i_reg_450_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_298_reg_446_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op85_write_state3_assign_proc : process(tai_state_load_reg_421_pp0_iter1_reg, tmp_i_298_reg_446_pp0_iter1_reg, tmp_5_i_reg_450_pp0_iter1_reg, icmp_ln86_reg_479_pp0_iter1_reg, or_ln100_reg_499)
    begin
                ap_predicate_op85_write_state3 <= ((tai_state_load_reg_421_pp0_iter1_reg = ap_const_lv1_1) and (or_ln100_reg_499 = ap_const_lv1_0) and (icmp_ln86_reg_479_pp0_iter1_reg = ap_const_lv1_1) and (tmp_5_i_reg_450_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_298_reg_446_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op88_write_state3_assign_proc : process(tai_state_load_reg_421_pp0_iter1_reg, tmp_i_298_reg_446_pp0_iter1_reg, tmp_5_i_reg_450_pp0_iter1_reg, icmp_ln86_reg_479_pp0_iter1_reg, or_ln100_reg_499)
    begin
                ap_predicate_op88_write_state3 <= ((tai_state_load_reg_421_pp0_iter1_reg = ap_const_lv1_1) and (or_ln100_reg_499 = ap_const_lv1_0) and (icmp_ln86_reg_479_pp0_iter1_reg = ap_const_lv1_1) and (tmp_5_i_reg_450_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_298_reg_446_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op91_write_state3_assign_proc : process(tai_state_load_reg_421_pp0_iter1_reg, tmp_i_298_reg_446_pp0_iter1_reg, tmp_5_i_reg_450_pp0_iter1_reg, icmp_ln86_reg_479_pp0_iter1_reg, or_ln100_reg_499)
    begin
                ap_predicate_op91_write_state3 <= ((tai_state_load_reg_421_pp0_iter1_reg = ap_const_lv1_1) and (or_ln100_reg_499 = ap_const_lv1_0) and (icmp_ln86_reg_479_pp0_iter1_reg = ap_const_lv1_1) and (tmp_5_i_reg_450_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_298_reg_446_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op93_write_state3_assign_proc : process(tai_state_load_reg_421_pp0_iter1_reg, tmp_i_298_reg_446_pp0_iter1_reg, tmp_5_i_reg_450_pp0_iter1_reg, icmp_ln86_reg_479_pp0_iter1_reg, or_ln100_reg_499)
    begin
                ap_predicate_op93_write_state3 <= ((tai_state_load_reg_421_pp0_iter1_reg = ap_const_lv1_1) and (or_ln100_reg_499 = ap_const_lv1_1) and (icmp_ln86_reg_479_pp0_iter1_reg = ap_const_lv1_1) and (tmp_5_i_reg_450_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_298_reg_446_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op94_write_state4_assign_proc : process(tai_state_load_reg_421_pp0_iter2_reg, tmp_i_298_reg_446_pp0_iter2_reg, tmp_5_i_reg_450_pp0_iter2_reg, icmp_ln86_reg_479_pp0_iter2_reg)
    begin
                ap_predicate_op94_write_state4 <= ((icmp_ln86_reg_479_pp0_iter2_reg = ap_const_lv1_0) and (tmp_5_i_reg_450_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_298_reg_446_pp0_iter2_reg = ap_const_lv1_1) and (tai_state_load_reg_421_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op96_write_state4_assign_proc : process(tai_state_load_reg_421_pp0_iter2_reg, tmp_i_298_reg_446_pp0_iter2_reg, tmp_5_i_reg_450_pp0_iter2_reg, icmp_ln86_reg_479_pp0_iter2_reg, or_ln100_reg_499_pp0_iter2_reg)
    begin
                ap_predicate_op96_write_state4 <= ((or_ln100_reg_499_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln86_reg_479_pp0_iter2_reg = ap_const_lv1_1) and (tmp_5_i_reg_450_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_298_reg_446_pp0_iter2_reg = ap_const_lv1_1) and (tai_state_load_reg_421_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op98_write_state4_assign_proc : process(tai_state_load_reg_421_pp0_iter2_reg, tmp_i_298_reg_446_pp0_iter2_reg, tmp_5_i_reg_450_pp0_iter2_reg, icmp_ln86_reg_479_pp0_iter2_reg, or_ln100_reg_499_pp0_iter2_reg)
    begin
                ap_predicate_op98_write_state4 <= ((or_ln100_reg_499_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln86_reg_479_pp0_iter2_reg = ap_const_lv1_1) and (tmp_5_i_reg_450_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_298_reg_446_pp0_iter2_reg = ap_const_lv1_1) and (tai_state_load_reg_421_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1072_fu_307_p2 <= "1" when (unsigned(usableWindow_V_1_fu_290_p3) < unsigned(zext_ln1080_fu_298_p1)) else "0";
    icmp_ln1080_2_fu_301_p2 <= "1" when (unsigned(zext_ln1080_fu_298_p1) > unsigned(maxWriteLength_fu_276_p2)) else "0";
    icmp_ln1080_fu_282_p2 <= "1" when (unsigned(writeSar_min_window_V_reg_467) > unsigned(usedLength_reg_473)) else "0";
    icmp_ln86_fu_255_p2 <= "1" when (stateTable2txApp_rsp_dout = ap_const_lv32_3) else "0";

    m_axis_tx_data_rsp_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_predicate_op77_write_state3, ap_predicate_op85_write_state3, ap_predicate_op93_write_state3, ap_predicate_op94_write_state4, ap_predicate_op96_write_state4, ap_predicate_op98_write_state4, ap_block_pp0_stage0, m_axis_tx_data_rsp_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op98_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op96_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op94_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op93_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op85_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op77_write_state3 = ap_const_boolean_1)))) then 
            m_axis_tx_data_rsp_TDATA_blk_n <= m_axis_tx_data_rsp_TREADY_int_regslice;
        else 
            m_axis_tx_data_rsp_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m_axis_tx_data_rsp_TDATA_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op77_write_state3, ap_predicate_op85_write_state3, ap_predicate_op93_write_state3, zext_ln173_6_fu_337_p1, zext_ln173_8_fu_375_p1, p_s_fu_410_p5, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((ap_predicate_op93_write_state3 = ap_const_boolean_1)) then 
                m_axis_tx_data_rsp_TDATA_int_regslice <= p_s_fu_410_p5;
            elsif ((ap_predicate_op85_write_state3 = ap_const_boolean_1)) then 
                m_axis_tx_data_rsp_TDATA_int_regslice <= zext_ln173_8_fu_375_p1;
            elsif ((ap_predicate_op77_write_state3 = ap_const_boolean_1)) then 
                m_axis_tx_data_rsp_TDATA_int_regslice <= zext_ln173_6_fu_337_p1;
            else 
                m_axis_tx_data_rsp_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axis_tx_data_rsp_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axis_tx_data_rsp_TVALID <= regslice_both_m_axis_tx_data_rsp_U_vld_out;

    m_axis_tx_data_rsp_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op77_write_state3, ap_predicate_op85_write_state3, ap_predicate_op93_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op93_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op85_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op77_write_state3 = ap_const_boolean_1)))) then 
            m_axis_tx_data_rsp_TVALID_int_regslice <= ap_const_logic_1;
        else 
            m_axis_tx_data_rsp_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    maxWriteLength_fu_276_p2 <= std_logic_vector(unsigned(sub_ln229_fu_272_p2) + unsigned(ap_const_lv18_3FFFF));
    or_ln100_fu_313_p2 <= (icmp_ln1080_2_fu_301_p2 or icmp_ln1072_fu_307_p2);
    or_ln173_fu_356_p2 <= (tmp_52_i_fu_346_p5 or ap_const_lv62_C0800000);
    or_ln173_s_fu_380_p5 <= (((len_V_reg_425_pp0_iter1_reg & writeSar_mempt_V_reg_459_pp0_iter1_reg) & tasi_writeMeta_sessionID_V) & ap_const_lv32_0);
    or_ln_fu_327_p5 <= (((ap_const_lv13_1000 & maxWriteLength_reg_483) & len_V_reg_425_pp0_iter1_reg) & tasi_writeMeta_sessionID_V);
    p_10_fu_399_p4 <= ((ap_const_lv1_1 & add_ln223_fu_395_p2) & tasi_writeMeta_sessionID_V);
    p_s_fu_410_p5 <= (((ap_const_lv14_2000 & usableWindow_V_1_reg_489) & len_V_reg_425_pp0_iter1_reg) & tasi_writeMeta_sessionID_V);

    s_axis_tx_data_req_metadata_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op37_read_state1, ap_done_reg, ap_block_pp0_stage0, s_axis_tx_data_req_metadata_TVALID_int_regslice)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            s_axis_tx_data_req_metadata_TDATA_blk_n <= s_axis_tx_data_req_metadata_TVALID_int_regslice;
        else 
            s_axis_tx_data_req_metadata_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    s_axis_tx_data_req_metadata_TREADY <= regslice_both_s_axis_tx_data_req_metadata_U_ack_in;

    s_axis_tx_data_req_metadata_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op37_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op37_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            s_axis_tx_data_req_metadata_TREADY_int_regslice <= ap_const_logic_1;
        else 
            s_axis_tx_data_req_metadata_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    stateTable2txApp_rsp_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, stateTable2txApp_rsp_empty_n, ap_predicate_op47_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stateTable2txApp_rsp_blk_n <= stateTable2txApp_rsp_empty_n;
        else 
            stateTable2txApp_rsp_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stateTable2txApp_rsp_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op47_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op47_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stateTable2txApp_rsp_read <= ap_const_logic_1;
        else 
            stateTable2txApp_rsp_read <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln229_fu_272_p2 <= std_logic_vector(unsigned(writeSar_ackd_V_reg_454) - unsigned(writeSar_mempt_V_reg_459));

    tasi_meta2pkgPushCmd_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, tasi_meta2pkgPushCmd_full_n, ap_predicate_op82_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op82_write_state3 = ap_const_boolean_1))) then 
            tasi_meta2pkgPushCmd_blk_n <= tasi_meta2pkgPushCmd_full_n;
        else 
            tasi_meta2pkgPushCmd_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tasi_meta2pkgPushCmd_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln173_fu_356_p2),72));

    tasi_meta2pkgPushCmd_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op82_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op82_write_state3 = ap_const_boolean_1))) then 
            tasi_meta2pkgPushCmd_write <= ap_const_logic_1;
        else 
            tasi_meta2pkgPushCmd_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_52_i_fu_346_p5 <= (((trunc_ln232_fu_342_p1 & writeSar_mempt_V_reg_459_pp0_iter1_reg) & ap_const_lv16_0) & len_V_reg_425_pp0_iter1_reg);
    tmp_53_i_fu_367_p4 <= ((maxWriteLength_reg_483 & len_V_reg_425_pp0_iter1_reg) & tasi_writeMeta_sessionID_V);
    tmp_5_i_nbreadreq_fu_130_p3 <= (0=>(stateTable2txApp_rsp_empty_n), others=>'-');
    tmp_i_298_nbreadreq_fu_122_p3 <= (0=>(txSar2txApp_upd_rsp_empty_n), others=>'-');
    tmp_i_nbreadreq_fu_108_p3 <= (0=>(s_axis_tx_data_req_metadata_TVALID_int_regslice), others=>'-');
    trunc_ln144_fu_193_p1 <= s_axis_tx_data_req_metadata_TDATA_int_regslice(16 - 1 downto 0);
    trunc_ln232_fu_342_p1 <= tasi_writeMeta_sessionID_V(12 - 1 downto 0);

    txApp2stateTable_req_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, txApp2stateTable_req_full_n, ap_predicate_op70_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op70_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            txApp2stateTable_req_blk_n <= txApp2stateTable_req_full_n;
        else 
            txApp2stateTable_req_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    txApp2stateTable_req_din <= trunc_ln144_reg_439_pp0_iter1_reg;

    txApp2stateTable_req_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op70_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op70_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            txApp2stateTable_req_write <= ap_const_logic_1;
        else 
            txApp2stateTable_req_write <= ap_const_logic_0;
        end if; 
    end process;


    txApp2txSar_upd_req_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, txApp2txSar_upd_req_full_n, ap_predicate_op72_write_state3, ap_predicate_op91_write_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op91_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op72_write_state3 = ap_const_boolean_1)))) then 
            txApp2txSar_upd_req_blk_n <= txApp2txSar_upd_req_full_n;
        else 
            txApp2txSar_upd_req_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txApp2txSar_upd_req_din_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op72_write_state3, ap_predicate_op91_write_state3, ap_block_pp0_stage0_01001, zext_ln173_fu_319_p1, p_10_fu_399_p4)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((ap_predicate_op91_write_state3 = ap_const_boolean_1)) then 
                txApp2txSar_upd_req_din <= p_10_fu_399_p4;
            elsif ((ap_predicate_op72_write_state3 = ap_const_boolean_1)) then 
                txApp2txSar_upd_req_din <= zext_ln173_fu_319_p1;
            else 
                txApp2txSar_upd_req_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            txApp2txSar_upd_req_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    txApp2txSar_upd_req_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op72_write_state3, ap_predicate_op91_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op91_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op72_write_state3 = ap_const_boolean_1)))) then 
            txApp2txSar_upd_req_write <= ap_const_logic_1;
        else 
            txApp2txSar_upd_req_write <= ap_const_logic_0;
        end if; 
    end process;


    txAppStream2event_mergeEvent_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, txAppStream2event_mergeEvent_full_n, ap_predicate_op88_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op88_write_state3 = ap_const_boolean_1))) then 
            txAppStream2event_mergeEvent_blk_n <= txAppStream2event_mergeEvent_full_n;
        else 
            txAppStream2event_mergeEvent_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    txAppStream2event_mergeEvent_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln173_s_fu_380_p5),85));

    txAppStream2event_mergeEvent_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op88_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op88_write_state3 = ap_const_boolean_1))) then 
            txAppStream2event_mergeEvent_write <= ap_const_logic_1;
        else 
            txAppStream2event_mergeEvent_write <= ap_const_logic_0;
        end if; 
    end process;


    txSar2txApp_upd_rsp_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, txSar2txApp_upd_rsp_empty_n, ap_predicate_op48_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op48_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            txSar2txApp_upd_rsp_blk_n <= txSar2txApp_upd_rsp_empty_n;
        else 
            txSar2txApp_upd_rsp_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txSar2txApp_upd_rsp_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op48_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op48_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            txSar2txApp_upd_rsp_read <= ap_const_logic_1;
        else 
            txSar2txApp_upd_rsp_read <= ap_const_logic_0;
        end if; 
    end process;

    usableWindow_V_1_fu_290_p3 <= 
        usableWindow_V_fu_286_p2 when (icmp_ln1080_fu_282_p2(0) = '1') else 
        ap_const_lv18_0;
    usableWindow_V_fu_286_p2 <= std_logic_vector(unsigned(writeSar_min_window_V_reg_467) - unsigned(usedLength_reg_473));
    usedLength_fu_249_p2 <= std_logic_vector(unsigned(writeSar_mempt_V_fu_229_p4) - unsigned(writeSar_ackd_V_fu_219_p4));
    writeSar_ackd_V_fu_219_p4 <= txSar2txApp_upd_rsp_dout(33 downto 16);
    writeSar_mempt_V_fu_229_p4 <= txSar2txApp_upd_rsp_dout(51 downto 34);
    zext_ln1080_fu_298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_V_reg_425),18));
    zext_ln173_6_fu_337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_327_p5),64));
    zext_ln173_8_fu_375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_i_fu_367_p4),64));
    zext_ln173_fu_319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln144_reg_439_pp0_iter1_reg),35));
end behav;
