module PC_tb (clk, load_pc, reset_pc, counter_out);
    reg clk, load_pc, reset_pc, err;
    wire [8:0] counter_out;
    
    PC_tb #(9) fuckTor (clk, load_pc, reset_pc, counter_out);
    
    initial begin
    clk = 0;
    #5;
    forever begin
      clk = 1;
      #5;
      clk = 0;
      #5;
    end
  end
  
  initial begin 
        load_pc = 0;
        reset_pc = 1;
        err = 0;
        
        #10;
        
        load_pc = 1;
        reset_pc = 0;
        
        #10;
        
        if(counter_out != 9'd1) begin
            $display("Error in first counter");
            err = 1;
            $stop;
        end
        
        #10;
        
        if(counter_out != 9'd2) begin
            $display("Error in second counter");
            err = 1;
            $stop;
        end
        
        #10;
        
        if(counter_out != 9'd3) begin
            $display("Error in third counter");
            err = 1;
            $stop;
        end
        
        #10;
        
        reset_pc = 1;
        
        #10;
        
        if(counter_out != 9'd0) begin
            $display("Error in fourth counter");
            err = 1;
            $stop;
        end
        
        #10;
        
        $display("All tests passed");
        $stop;
    end
endmodule
