// Seed: 2472160354
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input tri0 id_2,
    input wor id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    output wand id_7,
    output tri id_8,
    input tri0 id_9,
    input wire id_10,
    input supply0 id_11,
    output uwire id_12,
    output wand id_13,
    input supply0 id_14
);
  tri1 id_16, id_17;
  assign id_16 = 1;
  id_18(
      id_4 == 1, 1, id_1, id_17
  );
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    input wor id_3,
    output logic id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    output supply0 id_8,
    input tri id_9,
    output tri1 id_10,
    input tri1 id_11,
    input supply1 id_12,
    input uwire id_13
    , id_34 = "" - 1,
    input wor id_14,
    input wor id_15,
    input wire id_16,
    input tri0 id_17,
    input wand id_18,
    output wor id_19
    , id_35,
    input tri0 id_20,
    input tri0 id_21,
    output tri0 id_22,
    input wand id_23,
    input uwire id_24,
    output wire id_25,
    input tri id_26,
    input wor id_27,
    output tri1 id_28,
    output supply0 id_29,
    output tri0 id_30,
    input tri0 id_31,
    input wand id_32
);
  tri1 id_36 = (1);
  module_0 modCall_1 (
      id_14,
      id_5,
      id_5,
      id_12,
      id_19,
      id_32,
      id_12,
      id_25,
      id_25,
      id_21,
      id_16,
      id_12,
      id_22,
      id_8,
      id_21
  );
  assign modCall_1.id_4 = 0;
  assign id_10 = 1'b0;
  assign id_36 = (1);
  wand id_37, id_38 = id_6;
  tri0 id_39 = 1;
  always id_4 <= 1;
  wire id_40, id_41;
endmodule
