/** @file
  File name:    MMRCPROJECT_DATA_GENERATED_DDR.c
  Input File:   SPR_MRC_DDR.xlsx
  THIS FILE IS AUTO-GENERATED BY THE MSP TOOL. DO NOT CHANGE THIS CODE.
  If edits are needed in this file, they must be done via the MSP tool.
  If there is additional project-specific data required by the MSP, it
  can be placed in MMRCPROJECT_DATA_GENERATED_DDR.c, which is used for non-tool-generated
  data
  This file contains data structures for a particular piece of silicon.

  @copyright
  INTEL CONFIDENTIAL
  Copyright 2005 - 2020 Intel Corporation. <BR>

  The source code contained or described herein and all documents related to the
  source code ("Material") are owned by Intel Corporation or its suppliers or
  licensors. Title to the Material remains with Intel Corporation or its suppliers
  and licensors. The Material may contain trade secrets and proprietary    and
  confidential information of Intel Corporation and its suppliers and licensors,
  and is protected by worldwide copyright and trade secret laws and treaty
  provisions. No part of the Material may be used, copied, reproduced, modified,
  published, uploaded, posted, transmitted, distributed, or disclosed in any way
  without Intel's prior express written permission.

  No license under any patent, copyright, trade secret or other intellectual
  property right is granted to or conferred upon you by disclosure or delivery
  of the Materials, either expressly, by implication, inducement, estoppel or
  otherwise. Any license under such intellectual property rights must be
  express and approved by Intel in writing.

  Unless otherwise agreed by Intel in writing, you may not remove or alter
  this notice or any other notice embedded in Materials by Intel or
  Intel's suppliers or licensors in any way.
**/

#include "Spr/Ddrio/Include/MMRCPROJECT_DEFINITIONS_GENERATED_DDR.h"
#include "Spr/Ddrio/Include/MMRCPROJECT_DATA_GENERATED_DDR.h"
#include "MspLibraries.h"
#include <Library/MspCoreLib.h>

TASK_DESCRIPTOR InitTasks_DDR [] = {
//  PC     BootMode         Function                      Description                 String Channel    Cond          Plat     Freq   Config     Tech
  { 0x001, S3_DDR|S5_DDR|FB_DDR, &MspExecuteTask             , InitDdrioRegisters_DDR     , 0x000, ChAll   , DYNVAR_MAX_DDR, P_ALL_DDR, F_ALL_DDR, C_ALL_DDR, T_ALL_DDR},
  { TASK_FUNCTION_DESC_DONE },
};

#if CAPSULESTRINGS_DDR
CHAR8 *CapsuleStrings_DDR[] = {
           "InitDdrioRegisters",  // 0x000
       "InitDdrioRegisters_All",  // 0x001
               "SubtaskCreator",  // 0x002
                 "TestSequence",  // 0x003
};
#endif //CAPSULESTRINGS_DDR

CONST SUBTASK_INDEX_OFFSET SubtaskOffsetIndex_DDR[MAX_SUBTASKS_DDR + 1] = {
  { 0x000, InitDdrioRegisters_DDR},
};

CONST UINT8 InitData_DDR[] = {
  // FLAGS            CondVar                                         ADDRESS                                                                      BOXTYPE                                           MASK                       ACTION/dPFCT               DELAY      #Cond  Cond                                                                                 Val
  //
  // InitDdrioRegisters
  //
  xxxMx2xx                                           ,                VAL2(DDRD_N0_DLL_CSR_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x30)              , AP(MSP_SET,       __F__),                   10,   F_DDR(F_1866_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2133_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2400_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2666_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2933_DDR),                                                                   VAL1(0x10),                                                                          F_DDR(F_3200_DDR),                                                                   VAL1(0x10),                                                                          F_DDR(F_3600_DDR),                                                                   VAL1(0x20),                                                                          F_DDR(F_4000_DDR),                                                                   VAL1(0x20),                                                                          F_DDR(F_4400_DDR),                                                                   VAL1(0x30),                                                                          F_DDR(F_4800_DDR),                                                                   VAL1(0x30),                                                                           // 2’b00: 933MHz - 1333MHz (i.e. 1867MT/s to 2667MT/s), 2’b01: 1467MHz – 1600MHz (i.e. 2933MT/s to 3200MT/s), 2’b10: 1800MHz – 2000MHz (i.e. 3600MT/s to 4000MT/s), 2’b11: 2200MHz – 2400MHz or above (i.e. 4400MT/s to 4800MT/s)
  xxxMx2xx                                           ,                VAL2(DDRCC_DLL_CSR_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x30)              , AP(MSP_SET,       __F__),                   10,   F_DDR(F_1866_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2133_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2400_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2666_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2933_DDR),                                                                   VAL1(0x10),                                                                          F_DDR(F_3200_DDR),                                                                   VAL1(0x10),                                                                          F_DDR(F_3600_DDR),                                                                   VAL1(0x20),                                                                          F_DDR(F_4000_DDR),                                                                   VAL1(0x20),                                                                          F_DDR(F_4400_DDR),                                                                   VAL1(0x30),                                                                          F_DDR(F_4800_DDR),                                                                   VAL1(0x30),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRCC_DLL_CSR_1__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x30)              , AP(MSP_SET,       __F__),                   10,   F_DDR(F_1866_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2133_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2400_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2666_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2933_DDR),                                                                   VAL1(0x10),                                                                          F_DDR(F_3200_DDR),                                                                   VAL1(0x10),                                                                          F_DDR(F_3600_DDR),                                                                   VAL1(0x20),                                                                          F_DDR(F_4000_DDR),                                                                   VAL1(0x20),                                                                          F_DDR(F_4400_DDR),                                                                   VAL1(0x30),                                                                          F_DDR(F_4800_DDR),                                                                   VAL1(0x30),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRCLK_DLL_CSR_DDRCLK_CH0_MEM_REG_DDR)                                ,  BB(DDRCLK_CH0_MEM_DDR,               _00001000), MASK1(0x30)              , AP(MSP_SET,       __F__),                   10,   F_DDR(F_1866_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2133_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2400_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2666_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2933_DDR),                                                                   VAL1(0x10),                                                                          F_DDR(F_3200_DDR),                                                                   VAL1(0x10),                                                                          F_DDR(F_3600_DDR),                                                                   VAL1(0x20),                                                                          F_DDR(F_4000_DDR),                                                                   VAL1(0x20),                                                                          F_DDR(F_4400_DDR),                                                                   VAL1(0x30),                                                                          F_DDR(F_4800_DDR),                                                                   VAL1(0x30),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRD_N0_DLL_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000011), MASK2(0x3F80)            , AP(MSP_SET,       __F__),                   14,   F_DDR(F_1866_DDR),                                                                   VAL2(0xB80),                                                                         F_DDR(F_2133_DDR),                                                                   VAL2(0xD80),                                                                         F_DDR(F_2400_DDR),                                                                   VAL2(0xF00),                                                                         F_DDR(F_2666_DDR),                                                                   VAL2(0x1080),                                                                        F_DDR(F_2933_DDR),                                                                   VAL2(0x1280),                                                                        F_DDR(F_3200_DDR),                                                                   VAL2(0x1400),                                                                        F_DDR(F_3600_DDR),                                                                   VAL2(0x1680),                                                                        F_DDR(F_4000_DDR),                                                                   VAL2(0x1900),                                                                        F_DDR(F_4400_DDR),                                                                   VAL2(0x1B80),                                                                        F_DDR(F_4800_DDR),                                                                   VAL2(0x1E00),                                                                        F_DDR(F_5200_DDR),                                                                   VAL2(0x2080),                                                                        F_DDR(F_5600_DDR),                                                                   VAL2(0x2300),                                                                        F_DDR(F_6000_DDR),                                                                   VAL2(0x2580),                                                                        F_DDR(F_6400_DDR),                                                                   VAL2(0x2800),                                                                         // Dll_lock_tmr=lock_time*DCLK_freq_in_GHz/2., For lock_time=50ns, DCLK=2.4GHz, dll_lock_tmr=60=0x3c
  xxxMx2xx                                           ,                VAL2(DDRCC_DLL_CTL0_DDRCC1_CH0A_DDRCC1_MEM_REG_DDR)                        ,  BB(DDRCC1_CH0A_DDRCC1_MEM_DDR,       _00000011), MASK2(0x3F80)            , AP(MSP_SET,       __F__),                   14,   F_DDR(F_1866_DDR),                                                                   VAL2(0xB80),                                                                         F_DDR(F_2133_DDR),                                                                   VAL2(0xD80),                                                                         F_DDR(F_2400_DDR),                                                                   VAL2(0xF00),                                                                         F_DDR(F_2666_DDR),                                                                   VAL2(0x1080),                                                                        F_DDR(F_2933_DDR),                                                                   VAL2(0x1280),                                                                        F_DDR(F_3200_DDR),                                                                   VAL2(0x1400),                                                                        F_DDR(F_3600_DDR),                                                                   VAL2(0x1680),                                                                        F_DDR(F_4000_DDR),                                                                   VAL2(0x1900),                                                                        F_DDR(F_4400_DDR),                                                                   VAL2(0x1B80),                                                                        F_DDR(F_4800_DDR),                                                                   VAL2(0x1E00),                                                                        F_DDR(F_5200_DDR),                                                                   VAL2(0x2080),                                                                        F_DDR(F_5600_DDR),                                                                   VAL2(0x2300),                                                                        F_DDR(F_6000_DDR),                                                                   VAL2(0x2580),                                                                        F_DDR(F_6400_DDR),                                                                   VAL2(0x2800),                                                                        
  xxxMx2xx                                           ,                VAL2(DDRCLK_DLL_CTL0_DDRCLK_CH0_MEM_REG_DDR)                               ,  BB(DDRCLK_CH0_MEM_DDR,               _00000011), MASK2(0x3F80)            , AP(MSP_SET,       __F__),                   14,   F_DDR(F_1866_DDR),                                                                   VAL2(0xB80),                                                                         F_DDR(F_2133_DDR),                                                                   VAL2(0xD80),                                                                         F_DDR(F_2400_DDR),                                                                   VAL2(0xF00),                                                                         F_DDR(F_2666_DDR),                                                                   VAL2(0x1080),                                                                        F_DDR(F_2933_DDR),                                                                   VAL2(0x1280),                                                                        F_DDR(F_3200_DDR),                                                                   VAL2(0x1400),                                                                        F_DDR(F_3600_DDR),                                                                   VAL2(0x1680),                                                                        F_DDR(F_4000_DDR),                                                                   VAL2(0x1900),                                                                        F_DDR(F_4400_DDR),                                                                   VAL2(0x1B80),                                                                        F_DDR(F_4800_DDR),                                                                   VAL2(0x1E00),                                                                        F_DDR(F_5200_DDR),                                                                   VAL2(0x2080),                                                                        F_DDR(F_5600_DDR),                                                                   VAL2(0x2300),                                                                        F_DDR(F_6000_DDR),                                                                   VAL2(0x2580),                                                                        F_DDR(F_6400_DDR),                                                                   VAL2(0x2800),                                                                        
  xxxMx2xx                                           ,                VAL2(DDRD_N0_DLL_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000001), MASK1(0x3F)              , AP(MSP_SET,       __F__),                   14,   F_DDR(F_1866_DDR),                                                                   VAL1(0xE),                                                                           F_DDR(F_2133_DDR),                                                                   VAL1(0x10),                                                                          F_DDR(F_2400_DDR),                                                                   VAL1(0x12),                                                                          F_DDR(F_2666_DDR),                                                                   VAL1(0x14),                                                                          F_DDR(F_2933_DDR),                                                                   VAL1(0x17),                                                                          F_DDR(F_3200_DDR),                                                                   VAL1(0x18),                                                                          F_DDR(F_3600_DDR),                                                                   VAL1(0x1B),                                                                          F_DDR(F_4000_DDR),                                                                   VAL1(0x1E),                                                                          F_DDR(F_4400_DDR),                                                                   VAL1(0x21),                                                                          F_DDR(F_4800_DDR),                                                                   VAL1(0x24),                                                                          F_DDR(F_5200_DDR),                                                                   VAL1(0x27),                                                                          F_DDR(F_5600_DDR),                                                                   VAL1(0x2A),                                                                          F_DDR(F_6000_DDR),                                                                   VAL1(0x2D),                                                                          F_DDR(F_6400_DDR),                                                                   VAL1(0x30),                                                                           // Dll_discharge_tmr=discharge_time*DCLK_freq_in_GHz/2., For discharge_time=30ns, DCLK=2.4GHz, dll_discharge_tmr=36=0x24
  xxxMx2xx                                           ,                VAL2(DDRCC_DLL_CTL0_DDRCC1_CH0A_DDRCC1_MEM_REG_DDR)                        ,  BB(DDRCC1_CH0A_DDRCC1_MEM_DDR,       _00000001), MASK1(0x3F)              , AP(MSP_SET,       __F__),                   14,   F_DDR(F_1866_DDR),                                                                   VAL1(0xE),                                                                           F_DDR(F_2133_DDR),                                                                   VAL1(0x10),                                                                          F_DDR(F_2400_DDR),                                                                   VAL1(0x12),                                                                          F_DDR(F_2666_DDR),                                                                   VAL1(0x14),                                                                          F_DDR(F_2933_DDR),                                                                   VAL1(0x17),                                                                          F_DDR(F_3200_DDR),                                                                   VAL1(0x18),                                                                          F_DDR(F_3600_DDR),                                                                   VAL1(0x1B),                                                                          F_DDR(F_4000_DDR),                                                                   VAL1(0x1E),                                                                          F_DDR(F_4400_DDR),                                                                   VAL1(0x21),                                                                          F_DDR(F_4800_DDR),                                                                   VAL1(0x24),                                                                          F_DDR(F_5200_DDR),                                                                   VAL1(0x27),                                                                          F_DDR(F_5600_DDR),                                                                   VAL1(0x2A),                                                                          F_DDR(F_6000_DDR),                                                                   VAL1(0x2D),                                                                          F_DDR(F_6400_DDR),                                                                   VAL1(0x30),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRCLK_DLL_CTL0_DDRCLK_CH0_MEM_REG_DDR)                               ,  BB(DDRCLK_CH0_MEM_DDR,               _00000001), MASK1(0x3F)              , AP(MSP_SET,       __F__),                   14,   F_DDR(F_1866_DDR),                                                                   VAL1(0xE),                                                                           F_DDR(F_2133_DDR),                                                                   VAL1(0x10),                                                                          F_DDR(F_2400_DDR),                                                                   VAL1(0x12),                                                                          F_DDR(F_2666_DDR),                                                                   VAL1(0x14),                                                                          F_DDR(F_2933_DDR),                                                                   VAL1(0x17),                                                                          F_DDR(F_3200_DDR),                                                                   VAL1(0x18),                                                                          F_DDR(F_3600_DDR),                                                                   VAL1(0x1B),                                                                          F_DDR(F_4000_DDR),                                                                   VAL1(0x1E),                                                                          F_DDR(F_4400_DDR),                                                                   VAL1(0x21),                                                                          F_DDR(F_4800_DDR),                                                                   VAL1(0x24),                                                                          F_DDR(F_5200_DDR),                                                                   VAL1(0x27),                                                                          F_DDR(F_5600_DDR),                                                                   VAL1(0x2A),                                                                          F_DDR(F_6000_DDR),                                                                   VAL1(0x2D),                                                                          F_DDR(F_6400_DDR),                                                                   VAL1(0x30),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRD_N0_VSSHI_CTL_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)               ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001100), MASK2(0x1FC)             , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL2(0x17C),                                                                          // By default, LDO Vref is using vccddra (ldo_vref_sel_ddra = 0x1), so value in this csr is not used. set MMRC init to 0x5F is just a placeholder value. if SPR later on decided to use Vref ladder for LDO, then need to set this value based on the process skew.
  xxxME2xx          , VAL2(IS_ANALOG_TUNING_0_DDR)   ,                VAL2(DDRD_N0_VSSHI_CTL_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)               ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x60)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                           // Bit 1 is unused. Bit 0 used for LDO Driver Strength., if analog_tuning=0: 0x1, if analog_tuning=1,2: 0x0, if analog_tuning=3: 0x0
  xxxME2xx          , VAL2(IS_ANALOG_TUNING_1_DDR)   ,                VAL2(DDRD_N0_VSSHI_CTL_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)               ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x60)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxxME2xx          , VAL2(IS_ANALOG_TUNING_2_DDR)   ,                VAL2(DDRD_N0_VSSHI_CTL_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)               ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x60)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxxME2xx          , VAL2(IS_ANALOG_TUNING_3_DDR)   ,                VAL2(DDRD_N0_VSSHI_CTL_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)               ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x60)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_VSSHI_CTL_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)               ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x18)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                           // 0 -> use  Vref ladder as LDO Vref, 1 -> use vccddra as LDO Vref (Default settng), ldo is only used for DDR5/DDRT2, For DDR4/DDRT: need to set ldo_bypass_ddra = 1 to bypass ldo output
  xxxxx1xx                                           ,                VAL1(0xFF)                                                                 ,  BB(0xFF,                             _00001111)                         , AP(MSP_DELAY,     _____), VAL4(0x00000001),
  xxxMx2xx                                           ,                VAL2(DDRD_N0_VSSHI_CTL_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)               ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x20)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          
  xxxxx1xx                                           ,                VAL1(0xFF)                                                                 ,  BB(0xFF,                             _00001111)                         , AP(MSP_DELAY,     _____), VAL4(0x00001770),
  xxxMx2xx                                           ,                VAL2(DDRD_N0_DLL_CSR_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRCC_DLL_CSR_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRCC_DLL_CSR_1__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRCLK_DLL_CSR_DDRCLK_CH0_MEM_REG_DDR)                                ,  BB(DDRCLK_CH0_MEM_DDR,               _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRCOMP_DQ_VREF_CTL_DDRCOMP_MEM_REG_DDR)                              ,  BB(DDRCOMP_MEM_DDR,                  _00001111), MASK4(0x7F7F7F7F)        , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL4(0x4040404B),                                                                     // 50 ohms for both DDR5 and DDR4, 35 ohms for DDR5; 30 ohms for DDR4., External precision resistor is updated from 90 to 100 Ohms
  xxxMx2xx                                           ,                VAL2(DDRCOMP_CMD_VREF_CTL_DDRCOMP_MEM_REG_DDR)                             ,  BB(DDRCOMP_MEM_DDR,                  _00000011), MASK2(0x7F7F)            , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL2(0x404B),                                                                         // 35 ohms for DDR5; 30 ohms for DDR4.
  xxxMx2xx                                           ,                VAL2(DDRCOMP_CLK_VREF_CTL_DDRCOMP_MEM_REG_DDR)                             ,  BB(DDRCOMP_MEM_DDR,                  _00000011), MASK2(0x7F7F)            , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL2(0x404B),                                                                         // 35 ohms for DDR5; 30 ohms for DDR4., External precision resistor is updated from 90 to 100 Ohms
  xxxMx2xx                                           ,                VAL2(DDRCOMP_DRV_OVR_CTL0_DDRCOMP_MEM_REG_DDR)                             ,  BB(DDRCOMP_MEM_DDR,                  _00000010), MASK1(0x2)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCOMP_CTL0_DDRCOMP_MEM_REG_DDR)                                     ,  BB(DDRCOMP_MEM_DDR,                  _00000010), MASK1(0xC)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC),                                                                            // Based on Wave1 bug,  need to extend evaluate time. , Thus SPR wants to set it to 0x1., 0x0: 14 dropped samples, 0x1: 256 dropped samples, SPR considers power saving
  xxxMx2xx                                           ,                VAL2(DDRCOMP_CTL0_DDRCOMP_MEM_REG_DDR)                                     ,  BB(DDRCOMP_MEM_DDR,                  _00000001), MASK1(0xC0)              , AP(MSP_SET,       __F__),                   14,   F_DDR(F_1866_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2133_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2400_DDR),                                                                   VAL1(0x40),                                                                          F_DDR(F_2666_DDR),                                                                   VAL1(0x40),                                                                          F_DDR(F_2933_DDR),                                                                   VAL1(0x40),                                                                          F_DDR(F_3200_DDR),                                                                   VAL1(0x40),                                                                          F_DDR(F_3600_DDR),                                                                   VAL1(0x80),                                                                          F_DDR(F_4000_DDR),                                                                   VAL1(0x80),                                                                          F_DDR(F_4400_DDR),                                                                   VAL1(0x80),                                                                          F_DDR(F_4800_DDR),                                                                   VAL1(0xC0),                                                                          F_DDR(F_5200_DDR),                                                                   VAL1(0xC0),                                                                          F_DDR(F_5600_DDR),                                                                   VAL1(0xC0),                                                                          F_DDR(F_6000_DDR),                                                                   VAL1(0xC0),                                                                          F_DDR(F_6400_DDR),                                                                   VAL1(0xC0),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRCOMP_CTL0_DDRCOMP_MEM_REG_DDR)                                     ,  BB(DDRCOMP_MEM_DDR,                  _00000001), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                           // choose which switch cap camparator clock for Comp circuit., Init it to 0x1  = fsm_clk/3, otherwise 0x0 = fsm_clk., [2020 ww08] https://hsdes.intel.com/appstore/article/#/1707152384
  xxxMx2xx                                           ,                VAL2(DDRCOMP_DIMM_VREF_CTL0_DDRCOMP_MEM_REG_DDR)                           ,  BB(DDRCOMP_MEM_DDR,                  _00000111), MASK3(0x1BFFFF)          , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL3(0x98080),                                                                        // Dimmvref bias current trim., 00: min current (fast skew), 01/10: mid current (typ skew), 11: max current (slow skew), Used for DDR4 only., Kambiz: 8-bit field, should it be set to 0x80 ???  -> Yes, need to set to 0x80 to get half Vccddr_hv
  xxxMx2xx                                           ,                VAL2(DDRCOMP_DIMM_VREF_CTL0_DDRCOMP_MEM_REG_DDR)                           ,  BB(DDRCOMP_MEM_DDR,                  _00000100), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0xC0),                                                                           // DDR5/DDRT2: Not Connected, set to 0x0;, DDR4: CPU provides CAVref, set to 0x1; , DDR4/DDRT 2DPC: CPU still need to provide CAVref to DDR4 DIMM, set to 0x1;, DDRT 1 DPC: CWV provides CAVref, set to 0x0.
  xxxME2xx          , VAL2(IS_CH1_AEP_SLOT0_DDR)     ,                VAL2(DDRCOMP_DIMM_VREF_CTL0_DDRCOMP_MEM_REG_DDR)                           ,  BB(DDRCOMP_MEM_DDR,                  _00000100), MASK1(0x80)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxME2xx          , VAL2(IS_CH0_AEP_SLOT0_DDR)     ,                VAL2(DDRCOMP_DIMM_VREF_CTL0_DDRCOMP_MEM_REG_DDR)                           ,  BB(DDRCOMP_MEM_DDR,                  _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCOMP_RX_RETRAIN0_DDRCOMP_MEM_REG_DDR)                              ,  BB(DDRCOMP_MEM_DDR,                  _00001000), MASK1(0x18)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                           // Rx Retraining is ONLY used for DDR5/DDRT2., 00 – 1.5x (default for CMD/CLK), 01 – 2x, 10  - 2.5x (default for DQ), 11 – 3x
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Need to set to 0x1 for the upper nibble for X8/X16 device ONLY. For X4 device, set to 0x0 for all nibbles. Same settings for all modes. , Note: RTL default is 0x0., Refer to the setting table Bill provided., 
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  0,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  1,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  4,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  5,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  2,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  3,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  6,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT0_DDR), CI(  7,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  0,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  1,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  4,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  5,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   0), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   1), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   2), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   3), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  14), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  15), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  16), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  17), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  18), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  19), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  2,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  3,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  6,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   4), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   5), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   6), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   7), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   8), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,   9), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  10), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  11), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  12), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X8_OR_X16_DEVICE_SLOT1_DDR), CI(  7,  13), VAL2(DDRD_N0_TXDQ_PIE_OFFSET_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR) ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x70)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x60),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x60),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x70)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x60),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x60),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x70)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x60),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x60),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x70)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x60),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x60),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_RANK_4__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x70)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x60),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_RANK_5__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x70)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x60),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_RANK_6__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x70)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x60),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_RANK_7__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x70)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x60),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x6)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x6)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x6)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x6)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_RANK_4__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x6)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_RANK_5__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x6)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_RANK_6__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x6)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_RANK_7__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x6)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_DFE_COEFF_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)       ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000100), MASK1(0xF)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                            // DDR5/DDRT2: use all 4 coeff [4:1], DDR4/DDRT: only use coeff [4]
  xxxMx2xx                                           ,                VAL2(DDRD_N0_DFE_COEFF_RANK_0__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)       ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000011), MASK2(0x7BDF)            , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL2(0x4218),                                                                         // Need to set to 0x8, RTL default 0x6 is not correct., Wider range, need to init to 0x18 instead.
  xxxMx2xx                                           ,                VAL2(DDRD_N0_DFE_COEFF_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)       ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000100), MASK1(0xF)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_DFE_COEFF_RANK_1__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)       ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000011), MASK2(0x7BDF)            , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL2(0x4218),                                                                        
  xxxMx2xx                                           ,                VAL2(DDRD_N0_DFE_COEFF_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)       ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000100), MASK1(0xF)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_DFE_COEFF_RANK_2__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)       ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000011), MASK2(0x7BDF)            , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL2(0x4218),                                                                        
  xxxMx2xx                                           ,                VAL2(DDRD_N0_DFE_COEFF_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)       ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000100), MASK1(0xF)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_DFE_COEFF_RANK_3__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)       ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000011), MASK2(0x7BDF)            , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL2(0x4218),                                                                        
  xxxMx2xx                                           ,                VAL2(DDRD_N0_DFE_COEFF_RANK_4__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)       ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000100), MASK1(0xF)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_DFE_COEFF_RANK_5__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)       ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000100), MASK1(0xF)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_DFE_COEFF_RANK_6__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)       ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000100), MASK1(0xF)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_DFE_COEFF_RANK_7__DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)       ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000100), MASK1(0xF)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // For DDR5: Plan is to set this bit to 0x1 but with 0 dfe coeff code in MMRC (equivalently DFE is disabled), For DDR4: Plan is to set this bit to 0x0 in MMRC (essentially DFE is disabled).
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000100), MASK1(0x28)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // 2nd tap equalization sign bit, 0:  +ve equalization, 1: -ve equalization, 0: txeq_2nd_tap used for 2nd post cursor tap, 1: txeq_2nd_tap used for extending range of 1st tap.
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x3F)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // txeq_1st_tap: 0,1,2,3,4,5,6,7,12,13,14,15,28,29,30,31,60,61,62,63
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x3F)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x3F)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x3F)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_RANK_4__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x3F)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_RANK_5__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x3F)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_RANK_6__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x3F)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_RANK_7__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x3F)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00000100), MASK1(0x78)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // txeq_2nd_tap: 0,1,2,3,4,5,6,7,12,13,14,15 
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00000100), MASK1(0x78)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00000100), MASK1(0x78)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00000100), MASK1(0x78)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_RANK_4__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00000100), MASK1(0x78)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_RANK_5__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00000100), MASK1(0x78)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_RANK_6__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00000100), MASK1(0x78)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_RANK_7__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)         ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00000100), MASK1(0x78)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                           // Support DDR5 ONLY., For X16 device: Set to 0x1 for the upper byte (Bit 8-15)., For X8/X4 device: set to 0x0 for all bytes., Assuming X16 Device is not using ECC Bytes., Note: RTL defautl is 0x0., Need to make sure IO Fub to Regsiter Offset (Instance) mapping is correct.
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   9), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   9), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   9), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   9), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_0__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  0,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  1,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  4,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  5,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,   9), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  2,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,   9), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  3,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,   9), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  6,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,   9), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT0_DDR)  , CI(  7,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_1__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   9), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   9), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   9), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   9), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_2__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  0,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  1,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  4,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  5,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   0), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   2), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   6), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   8), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  10), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  12), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  16), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  18), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,   9), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  2,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,   9), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  3,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,   9), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  6,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   1), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   3), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   4), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   5), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   7), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,   9), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  11), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  13), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  14), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  15), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  17), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_X16_DEVICE_SLOT1_DDR)  , CI(  7,  19), VAL2(DDRD_N0_TX_RETRAIN_RANK_3__DDRD0_N0_CH0A_0_DDRD0_N0_MEM_REG_DDR)      ,  BB(DDRD0_N0_CH0A_0_DDRD0_N0_MEM_DDR, _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x4)               , AP(MSP_GET,       D____),                                                                                                             VAL2(DFE_EN_DATA_DDR),                                                                // read out what is the value of def_en bit, store it into a dynamic variable DFE_EN_DATA, and it can be as as Conditional Variables to set some regsiters conditionally.
  xxxxx1xx                                           ,                VAL1(0xFF)                                                                 ,  BB(0xFF,                             _00001111)                         , AP(MSP_DELAY,     _____), VAL4(0x00000014),
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x10)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Only used for DDR4 mode., By default, is 0x0. , When dfe_en=0x1, need to set it to 1.
  xxxME2xx          , VAL2(DFE_EN_DATA_DDR)          ,                VAL2(DDRD_N0_RX_CTL1_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x10)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x8)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Set similarly as byp_vcdl_fwd_path
  xxxME2xx          , VAL2(DFE_EN_DATA_DDR)          ,                VAL2(DDRD_N0_RX_CTL1_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x8)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxxxx2xx                                           ,                VAL2(DDRD_N0_RXVREF_CTL_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)              ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001111)                           , AP(MSP_SET,       D____),                                                                                                             VAL2(DYN_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_RXVREF_CTL_DDR),                        // 7-bit field, per-bit control., Voltage range is 0.5*vccdddr_hv to vccddr_hv (0.55V to 1.1 V), Stepsize is (0.5*vccddr_hv)/128 = 0.55/128 = 4.3 mV, Defalut is 0.75*vccddr_hv = 0.75*1.1 = 0.825 V
  xxxMx2xx                                           ,                VAL2(DDRD_N0_VREF_TRACK_CTL_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)          ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000011), MASK2(0x1EF)             , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL2(0x1CB),                                                                         T_DDR(T_DDR4_DDR),                                                                   VAL2(0x1CB),                                                                          // Code for Vref Cap to gnd. 0=min, 15=max. Sweep codes 0-7,11-15. Set to 0xE in MMRC for all modes, Code for Vref Cap to supply. 0=min, 15=max. Sweep codes 0-15. Set to 0xB in MMRC for all modes.
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TRAIN_CTL1_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)              ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x38)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x38),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x38),                                                                           // Set to 0x1 to force SA ON., Aaron: BIOS will need to set it to back to 0x0 after Read Dq/Dqs Corse training is done., Set to 0x1 to force ODT ON., Weak force ODT on, it gets ignored when Drive Enable is asserted., Only force Rx Bias circuit on, not be able to force Vref on any more like done in Wave1., Bias takes long time to settle, so set to 0x1 and not consider power saving here.
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x1)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x1),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // DDR5/DDRT2: Need to be 0x1;, For DDR4/DDRT: Not used but specifically set to 0x0 to NOT enabled in order to save power.
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000110), MASK2(0x1B0)             , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL2(0x120),                                                                         T_DDR(T_DDR4_DDR),                                                                   VAL2(0x120),                                                                          // 00 – 1.5x (default for CMD/CLK), 01 – 2x, 10  - 2.5x (default for DQ), 11 – 3x, Rx summer output common mode control,      0: 0.25*vccddra,      1: 0.3*vccddra (default),      2: 0.35*vccddra,      3: 0.4*vccddra
  xxxME2xx          , VAL2(IS_ANALOG_TUNING_0_DDR)   ,                VAL2(DDRD_N0_RX_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x30)              , AP(MSP_SET,       _P__T),                   6,   PT_DDR(P_A0_DDR,T_DDR5_DDR),                                                         VAL1(0x20),                                                                          PT_DDR(P_A0_DDR,T_DDR4_DDR),                                                         VAL1(0x20),                                                                          PT_DDR(P_A1_DDR,T_DDR5_DDR),                                                         VAL1(0x20),                                                                          PT_DDR(P_A1_DDR,T_DDR4_DDR),                                                         VAL1(0x20),                                                                          PT_DDR(P_B0_DDR,T_DDR5_DDR),                                                         VAL1(0x20),                                                                          PT_DDR(P_B0_DDR,T_DDR4_DDR),                                                         VAL1(0x20),                                                                          
  xxxME2xx          , VAL2(IS_ANALOG_TUNING_1_DDR)   ,                VAL2(DDRD_N0_RX_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x30)              , AP(MSP_SET,       _P__T),                   6,   PT_DDR(P_A0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          
  xxxME2xx          , VAL2(IS_ANALOG_TUNING_2_DDR)   ,                VAL2(DDRD_N0_RX_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x30)              , AP(MSP_SET,       _P__T),                   6,   PT_DDR(P_A0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          
  xxxME2xx          , VAL2(IS_ANALOG_TUNING_3_DDR)   ,                VAL2(DDRD_N0_RX_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x30)              , AP(MSP_SET,       _P__T),                   6,   PT_DDR(P_A0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // Reduce Rload of AMP, inprove performance of Rx. , RTL Default is 500 Ohm. SPR plan is to enable it in order to reduce it to 400 Ohm.
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL1_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x2)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x2),                                                                            // Only needed forDDR4. set to x01 to extend DDR4 RxDFQ serializer pulse width.
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001100), MASK2(0x5F82)            , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL2(0x5F82),                                                                        T_DDR(T_DDR4_DDR),                                                                   VAL2(0x4002),                                                                         // Set to 1 to extend the pulse width of the pulsed clocks to the Tx serializers., Imode coefficient, sets Imode current. Sweep values: (0-15, 40-42, 48-63) for a linear increase of current from 0 to max. Target is 8 mA accross PVT., 11/25/2019: Update from Design/MRC team: No need to train Imode for Tx DQ, set it to a  max code of 63, Default MMRC inti is to set this enable bit but with imode code set to 0x0
  xxxxx2xx                                           ,                VAL2(DDRD_N0_PXC_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000)                           , AP(MSP_SET,       D___T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL2(DYN_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_PXC_CTL0_DDR),                         T_DDR(T_DDR4_DDR),                                                                   VAL2(DYN_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_PXC_CTL0_1_DDR),                        // Set it accordingly based on if PXC training is enabled or not., Set it accordingly based on if DDJC training is enabled or not.
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TRAIN_CTL1_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)              ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000010), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0xE0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // DDR5/DDRT2: 2 tCK, 0010 pattern, DDR4/DDRT: , 1 tCK with 10 pattern (with dfe_en=0); , 2 tCK with 1110 pattern (with dfe_en=1).
  xxxME2xx          , VAL2(DFE_EN_DATA_DDR)          ,                VAL2(DDRD_N0_RX_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0xE0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                           // Need to set to 0x2 for DDR4/DDRT when dfe_en=1
  xxxMx2xx                                           ,                VAL2(DDRD_N0_RX_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // DDR5/DDRT2: 0.5 tCK, DDR4/DDRT: 0.5 tCK
  xxxMx2xx                                           ,                VAL2(DDRD_N0_TX_CTL1_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_REG_DDR)                 ,  BB(DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDR, _00000111), MASK3(0x10FF7)           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL3(0x42),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL3(0x11),                                                                           // DDR5/DDRT2: 0.5 tCK, DDR4/DDRT: 0.5 tCK, DDR5: 0010 pattern, 2 tCK (8'XXXX_010), DDR4: 10 pattern, 1 tCK, DDR5/DDRT2: 2 tCK, DDR4/DDRT: 1 tCK
  xxxMx2xx                                           ,                VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000010), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                           // 0x0: DDR5/DDRT2, 0x1: DDR4/DDRT
  xxxxx2xx                                           ,                VAL2(DDRCC_RXVREF_CTL_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000011)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL2(0xBFA0),                                                                        T_DDR(T_DDR4_DDR),                                                                   VAL2(0xBFA0),                                                                         // 8-bit field. Range from 0 to vccddr_hv., Stepsize is vccddr_hv/256., For REQ/ERR/RSP_A/RSP_B, set to 0xBF (~75% vccddr_hv), For ALERT_N, set to 0xA0 (62.5% vccddr_hv)
  xxxMx2xx                                           ,                VAL2(DDRCC_RX_CTL0_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                         ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000110), MASK2(0x180)             , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL2(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL2(0x80),                                                                           // 00 – 1.5x (default for CMD/CLK), 01 – 2x, 10  - 2.5x (default for DQ), 11 – 3x
  xxxMx2xx                                           ,                VAL2(DDRCC_RX_CTL0_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                         ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000110), MASK2(0x180)             , AP(MSP_SET,       _P__T),                   6,   PT_DDR(P_A0_DDR,T_DDR5_DDR),                                                         VAL2(0x100),                                                                         PT_DDR(P_A0_DDR,T_DDR4_DDR),                                                         VAL2(0x100),                                                                         PT_DDR(P_A1_DDR,T_DDR5_DDR),                                                         VAL2(0x100),                                                                         PT_DDR(P_A1_DDR,T_DDR4_DDR),                                                         VAL2(0x100),                                                                         PT_DDR(P_B0_DDR,T_DDR5_DDR),                                                         VAL2(0x100),                                                                         PT_DDR(P_B0_DDR,T_DDR4_DDR),                                                         VAL2(0x100),                                                                         
  xxxMx2xx                                           ,                VAL2(DDRCC_RX_CTL0_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                         ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000010), MASK1(0x30)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                           // Rx summer output common mode control, 0: 0.25*vccddra, 1: 0.3*vccddra (default), 2: 0.35*vccddra, 3: 0.4*vccddra
  xxxME2xx          , VAL2(IS_ANALOG_TUNING_0_DDR)   ,                VAL2(DDRCC_RX_CTL0_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                         ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000010), MASK1(0x30)              , AP(MSP_SET,       _P__T),                   6,   PT_DDR(P_A0_DDR,T_DDR5_DDR),                                                         VAL1(0x20),                                                                          PT_DDR(P_A0_DDR,T_DDR4_DDR),                                                         VAL1(0x20),                                                                          PT_DDR(P_A1_DDR,T_DDR5_DDR),                                                         VAL1(0x20),                                                                          PT_DDR(P_A1_DDR,T_DDR4_DDR),                                                         VAL1(0x20),                                                                          PT_DDR(P_B0_DDR,T_DDR5_DDR),                                                         VAL1(0x20),                                                                          PT_DDR(P_B0_DDR,T_DDR4_DDR),                                                         VAL1(0x20),                                                                          
  xxxME2xx          , VAL2(IS_ANALOG_TUNING_1_DDR)   ,                VAL2(DDRCC_RX_CTL0_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                         ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000010), MASK1(0x30)              , AP(MSP_SET,       _P__T),                   6,   PT_DDR(P_A0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          
  xxxME2xx          , VAL2(IS_ANALOG_TUNING_2_DDR)   ,                VAL2(DDRCC_RX_CTL0_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                         ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000010), MASK1(0x30)              , AP(MSP_SET,       _P__T),                   6,   PT_DDR(P_A0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          
  xxxME2xx          , VAL2(IS_ANALOG_TUNING_3_DDR)   ,                VAL2(DDRCC_RX_CTL0_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                         ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000010), MASK1(0x30)              , AP(MSP_SET,       _P__T),                   6,   PT_DDR(P_A0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRCC_RX_CTL0_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                         ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000001), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCC_TX_CTL0_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                         ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001110), MASK3(0x1FBFFC)          , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL3(0x1F8008),                                                                      T_DDR(T_DDR4_DDR),                                                                   VAL3(0x0),                                                                            // 11/25/2019: Update from Design/MRC team: No need to train Imode for Tx CA, set it to a max code of 63, 11/25/2019: Update from Design/MRC team: No need to train Imode for Tx CS, set it to code 0 (no need enable it), Currently only enable CC Imode for DDR5/DDRT2, NOT enable it for DDR4/DDRT unless KIT wants., 11/25/2019: Update from Design/MRC team: No need to train Imode for Tx CS, set it to code 0 (no need enable it), Set the same as for Data fub, 0x0: txeq_2nd_tap used for 2nd post cursor tap, Set the same as for Data fub, 0x0: +ve equalization
  xxxMx2xx                                           ,                VAL2(DDRCC_TX_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                         ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000111), MASK3(0xF7BF7E)          , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL3(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL3(0x0),                                                                            // Same TxEq as Data TxEq
  xxxMx2xx                                           ,                VAL2(DDRCC_TX_CTL0_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                         ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                           // Same setting as the one for data fub, recommended MMRC Init setting is 0x1 to extend the pulse width of the pulsed clocks to the Tx serializers.
  xxxMx2xx                                           ,                VAL2(DDRCC_RX_CTL0_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                         ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000001), MASK1(0x3)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x1),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x1),                                                                            // Enable only 1 segment since target 70 ohms ODT for all CC Rx pins (ALERT, RSP_A/B, REQ, ERR)
  xxxMx2xx                                           ,                VAL2(DDRCC_RX_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                         ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000001), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                           // For CMD VOC, Sa_en: enable Rx amplifier., rx_offset_en: enable Rx offset control., Both need to be enabled all the time., No need to set it based on if it is either Rx or Tx, just set to 1 for all pins. If it is a Tx pin, sa_en will be set to 0, so the RxAmp will be disabled anyway.
  xxxMx2xx                                           ,                VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x80)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Only applied for Tx Singals. But Don't care if set it to Rx signals., , For DDR5/DDRT2:,     if Tx CA type signal: set to 0x0.,     if Tx CS type singal: set to 0x1., For DDR4/DDRT: set it to 0x0., , Note: RTL default is 0x0.
  xxxMx2xx                                           ,                VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x80)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x80)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x80)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x7)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                            // , Only applied to Rx signals., Don't care if set for Tx signals., , Thus only need to take care Bit 0/15/16 since they are the only 3 bits corresponding to Rx singals., , Recommended Init setting is 0x4 (a safe setting), need to balance between safety and performance in later charaterization., , Note: RTL default is 0x0., 
  xxxMx2xx                                           ,                VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x7)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x7)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                            // , If Rx singal: set to 0x1, Else: set to 0x0, (based on SubCh and Ch due to lane-reversal) , , Just need to take care of Bit 0/15/16 (Rx signals) and set them to 0x1 based on the conditions, and all other bits kept at default of 0x0 should be fine., , Note: RTL default is 0x0., 
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                            // , If Rx singal: set to 0x1, Else: set to 0x0, (based on SubCh and Ch due to lane-reversal) , , Just need to take care of Bit 0/15/16 (Rx signals) and set them to 0x1 based on the conditions, and all other bits kept at default of 0x0 should be fine., , Note: RTL default is 0x0., 
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                            // , If Rx singal: set to 0x1, Else: set to 0x0, (based on SubCh and Ch due to lane-reversal) , , Just need to take care of Bit 0/15/16 (Rx signals) and set them to 0x1 based on the conditions, and all other bits kept at default of 0x0 should be fine., , Note: RTL default is 0x0., 
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                            // , If Rx singal: set to 0x1, Else: set to 0x0, (based on SubCh and Ch due to lane-reversal) , , Just need to take care of Bit 0/15/16 (Rx signals) and set them to 0x1 based on the conditions, and all other bits kept at default of 0x0 should be fine., , Note: RTL default is 0x0., 
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Set the same as sa_en., Rx singal: set to 0x1;, else: set to 0x0., Note: RTL default is 0x0.
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Set the same as sa_en., Rx singal: set to 0x1;, else: set to 0x0., Note: RTL default is 0x0.
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Set the same as sa_en., Rx singal: set to 0x1;, else: set to 0x0., Note: RTL default is 0x0.
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Set the same as sa_en., Rx singal: set to 0x1;, else: set to 0x0., Note: RTL default is 0x0.
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // ALERT_N for both DDR5 and DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // ALERT_N for both DDR5 and DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // ALERT_N for both DDR5 and DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // ALERT_N for both DDR5 and DDR4
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // 02/05/2020 update: Based on KIT request, terminate all unused pins (odt_en=1), including MA[7-13] for DDR non-UDIMM, and SPARE pin.
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // 02/05/2020 update: Based on KIT request, terminate all unused pins (odt_en=1), including MA[7-13] for DDR non-UDIMM, and SPARE pin.
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // 02/05/2020 update: Based on KIT request, terminate all unused pins (odt_en=1), including MA[7-13] for DDR non-UDIMM, and SPARE pin.
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // 02/05/2020 update: Based on KIT request, terminate all unused pins (odt_en=1), including MA[7-13] for DDR non-UDIMM, and SPARE pin.
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Spare for DDR5, ODT2 for DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Spare for DDR5, ODT2 for DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Spare for DDR5, ODT2 for DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Spare for DDR5, ODT2 for DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // MA[6] for DDR5, Spare for DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // MA[6] for DDR5, Spare for DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // MA[6] for DDR5, Spare for DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // MA[6] for DDR5, Spare for DDR4
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Spare for DDR5, ODT2 for DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Spare for DDR5, ODT2 for DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Spare for DDR5, ODT2 for DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Spare for DDR5, ODT2 for DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // MA[6] for DDR5, Spare for DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // MA[6] for DDR5, Spare for DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // MA[6] for DDR5, Spare for DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // MA[6] for DDR5, Spare for DDR4
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // ALERT_N for both DDR5 and DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // ALERT_N for both DDR5 and DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // ALERT_N for both DDR5 and DDR4
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                           // ALERT_N for both DDR5 and DDR4
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                           // Only appled for Rx Signals. Don't care if set it to Tx signals., , 0x0: sampled path on PiN - ERID (DDRT), REQ (DDRT2), 0x1: unsampled path on DClk - ALERT, REQ (DDRT), ERR (DDRT/DDRT2), RSP_A/RSP_B (DDR5), , Note: RTL default is 0x1.
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                           // Only appled for Rx Signals. Don't care if set it to Tx signals., , 0x0: sampled path on PiN - ERID (DDRT), REQ (DDRT2), 0x1: unsampled path on DClk - ALERT, REQ (DDRT), ERR (DDRT/DDRT2), RSP_A/RSP_B (DDR5), , Note: RTL default is 0x1.
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                           // Only appled for Rx Signals. Don't care if set it to Tx signals., , 0x0: sampled path on PiN - ERID (DDRT), REQ (DDRT2), 0x1: unsampled path on DClk - ALERT, REQ (DDRT), ERR (DDRT/DDRT2), RSP_A/RSP_B (DDR5), , Note: RTL default is 0x1.
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                           // Only appled for Rx Signals. Don't care if set it to Tx signals., , 0x0: sampled path on PiN - ERID (DDRT), REQ (DDRT2), 0x1: unsampled path on DClk - ALERT, REQ (DDRT), ERR (DDRT/DDRT2), RSP_A/RSP_B (DDR5), , Note: RTL default is 0x1.
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // (1). For DDR5/DDRT2 RDIMM/LRDIMM/DDRT2 ONLY.,    - Only MA0-6 is used (set to 0x0),    - MA7-13 is not used (set to 0x1)., (2). For Spare pin: set to 0x1., (3). For DDR5/DDRT2 Non-RDIMM:,    - All MA0-13 are used (set to 0x0), (4). For DDR4/DDRT All DIMM Type:,    - All MA0-13 are used (set to 0x0), , Note: RTL default is 0x0.
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // (1). For DDR5/DDRT2 RDIMM/LRDIMM/DDRT2 ONLY.,    - Only MA0-6 is used (set to 0x0),    - MA7-13 is not used (set to 0x1)., (2). For Spare pin: set to 0x1., (3). For DDR5/DDRT2 Non-RDIMM:,    - All MA0-13 are used (set to 0x0), (4). For DDR4/DDRT All DIMM Type:,    - All MA0-13 are used (set to 0x0), , Note: RTL default is 0x0.
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // (1). For DDR5/DDRT2 RDIMM/LRDIMM/DDRT2 ONLY.,    - Only MA0-6 is used (set to 0x0),    - MA7-13 is not used (set to 0x1)., (2). For Spare pin: set to 0x1., (3). For DDR5/DDRT2 Non-RDIMM:,    - All MA0-13 are used (set to 0x0), (4). For DDR4/DDRT All DIMM Type:,    - All MA0-13 are used (set to 0x0), , Note: RTL default is 0x0.
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // (1). For DDR5/DDRT2 RDIMM/LRDIMM/DDRT2 ONLY.,    - Only MA0-6 is used (set to 0x0),    - MA7-13 is not used (set to 0x1)., (2). For Spare pin: set to 0x1., (3). For DDR5/DDRT2 Non-RDIMM:,    - All MA0-13 are used (set to 0x0), (4). For DDR4/DDRT All DIMM Type:,    - All MA0-13 are used (set to 0x0), , Note: RTL default is 0x0.
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_7__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_8__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_9__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_10__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_11__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_12__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_13__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_NON_UDIMM_ANYSLOT_DDR) , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_14__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                            // For CKE in DDR4/DDRT, or CS in DDR5/DDRT2: set to 0x1 (pull low);, , If CKE 1/3 are configured to REQ0/1 in DDRT: set to 0x0;, , All other cases (include all other Tx signal and Rx signals): set to x0 (tri-state);, , Note: RTL default is 0x0
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                            // For CKE in DDR4/DDRT, or CS in DDR5/DDRT2: set to 0x1 (pull low);, , If CKE 1/3 are configured to REQ0/1 in DDRT: set to 0x0;, , All other cases (include all other Tx signal and Rx signals): set to x0 (tri-state);, , Note: RTL default is 0x0
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                            // For CKE in DDR4/DDRT, or CS in DDR5/DDRT2: set to 0x1 (pull low);, , If CKE 1/3 are configured to REQ0/1 in DDRT: set to 0x0;, , All other cases (include all other Tx signal and Rx signals): set to x0 (tri-state);, , Note: RTL default is 0x0
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                            // For CKE in DDR4/DDRT, or CS in DDR5/DDRT2: set to 0x1 (pull low);, , If CKE 1/3 are configured to REQ0/1 in DDRT: set to 0x0;, , All other cases (include all other Tx signal and Rx signals): set to x0 (tri-state);, , Note: RTL default is 0x0
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT1_DDR)         , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_15__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_SLOT0_DDR)         , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_16__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_18__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_19__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_20__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_CTL0_BIT_21__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC0),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                           // Two-bit field:,    Bit 0: RxVref for signal index 0-11,    Bit 1: RxVref for signal index 12-21, , One RxVref per SubCh. , , Enbable RxVref if there is any Rx signal in a SubCh.
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC0),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                           // Two-bit field:,    Bit 0: RxVref for signal index 0-11,    Bit 1: RxVref for signal index 12-21, , One RxVref per SubCh. , , Enbable RxVref if there is any Rx signal in a SubCh.
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC0),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                           // Two-bit field:,    Bit 0: RxVref for signal index 0-11,    Bit 1: RxVref for signal index 12-21, , One RxVref per SubCh. , , Enbable RxVref if there is any Rx signal in a SubCh.
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC0),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                           // Two-bit field:,    Bit 0: RxVref for signal index 0-11,    Bit 1: RxVref for signal index 12-21, , One RxVref per SubCh. , , Enbable RxVref if there is any Rx signal in a SubCh.
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  0,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC0),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0xC0),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  1,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC0),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0xC0),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  4,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC0),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0xC0),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  5,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC0),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0xC0),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  0,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  1,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  4,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  5,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  2,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  3,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  6,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  7,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC0),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC0),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC0),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC0),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  2,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC0),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0xC0),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  3,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC0),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0xC0),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  6,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC0),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0xC0),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  7,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0xC0)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC0),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0xC0),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                           // 0x1:  Any Rx pin in a SubCh., 0x0: NO any Rx pin in a SubCh., Note: RTL default is 0x1.
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                           // 0x1:  Any Rx pin in a SubCh., 0x0: NO any Rx pin in a SubCh., Note: RTL default is 0x1.
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                           // 0x1:  Any Rx pin in a SubCh., 0x0: NO any Rx pin in a SubCh., Note: RTL default is 0x1.
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                           // 0x1:  Any Rx pin in a SubCh., 0x0: NO any Rx pin in a SubCh., Note: RTL default is 0x1.
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  0,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  1,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  4,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  5,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  2,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  3,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  6,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  7,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x10),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                            // Set the same as force_rxbias_on., 0x1:  Any Rx pin in a SubCh., 0x0: NO any Rx pin in a SubCh., Note: RTL default is 0x1.
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                            // Set the same as force_rxbias_on., 0x1:  Any Rx pin in a SubCh., 0x0: NO any Rx pin in a SubCh., Note: RTL default is 0x1.
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                            // Set the same as force_rxbias_on., 0x1:  Any Rx pin in a SubCh., 0x0: NO any Rx pin in a SubCh., Note: RTL default is 0x1.
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                            // Set the same as force_rxbias_on., 0x1:  Any Rx pin in a SubCh., 0x0: NO any Rx pin in a SubCh., Note: RTL default is 0x1.
  xxNMx2xx, xxxxxCIx                                 , CI(  0,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  1,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  4,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  5,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  0,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  1,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  4,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  5,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  2,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  3,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  6,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNME2xx, xxxxxCIx, VAL2(IS_AEP_ANYSLOT_DDR)       , CI(  7,   0), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  2,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  3,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  6,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxNMx2xx, xxxxxCIx                                 , CI(  7,   1), VAL2(DDRCC_TRAIN_CTL1_DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_0__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // For DDR5/DDRT2/DDR4: set it to 0x0 since there is no Rx signal in CLK fub;, , For DDRT: has ERID as Rx signals in CLK fub.,     - if Slot 0 have DDRT DIMM, set CLK1 to 0x1; ,     - if Slot 1 have DDRT DIMM, set CLK3 to 0x1; 
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_1__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_2__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_3__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxME2xx          , VAL2(IS_AEP_SLOT0_DDR)         ,                VAL2(DDRCLK_CTL0_PAIR_1__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxxME2xx          , VAL2(IS_AEP_SLOT1_DDR)         ,                VAL2(DDRCLK_CTL0_PAIR_3__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x40)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_0__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Same setting as sa_en
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_1__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_2__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_3__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxME2xx          , VAL2(IS_AEP_SLOT0_DDR)         ,                VAL2(DDRCLK_CTL0_PAIR_1__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxxME2xx          , VAL2(IS_AEP_SLOT1_DDR)         ,                VAL2(DDRCLK_CTL0_PAIR_3__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x20)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x20),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_0__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                           // DDR5/DDRT2: DDR5 spec does not require to pull the CLKs low, so set it to 0x0;, , DDR4 Non-UDIMM: need to pull low (set to 0x1);, , DDR4 UDIMM: set to 0x0;, , For DDRT: if is Tx, set to 0x1; if is Rx (ERID), set to 0x0; , , Note: RTL default is 0x0., 
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_1__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_2__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_3__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x10),                                                                          
  xxxME2xx          , VAL2(IS_UDIMM_SLOT0_DDR)       ,                VAL2(DDRCLK_CTL0_PAIR_0__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // DDR5/DDRT2 (Non-UDIMM):, CLK0  -> DIMM Slot 0, CLK1  -> DIMM Slot 1, DDR5/DDRT2 (UDIMM):, CLK0  -> DIMM Slot , CLK1  -> DIMM Slot , CLK2  -> DIMM Slot , CLK3  -> DIMM Slot , , DDR4/DDRT (Non-UDIMM):, CLK0  -> DIMM Slot 0, CLK1  -> DIMM Slot 1, DDR4/DDRT (UDIMM):, CLK0  -> DIMM Slot , CLK1  -> DIMM Slot , CLK2  -> DIMM Slot , CLK3  -> DIMM Slot
  xxxME2xx          , VAL2(IS_UDIMM_SLOT1_DDR)       ,                VAL2(DDRCLK_CTL0_PAIR_1__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxME2xx          , VAL2(IS_UDIMM_SLOT0_DDR)       ,                VAL2(DDRCLK_CTL0_PAIR_2__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxME2xx          , VAL2(IS_UDIMM_SLOT1_DDR)       ,                VAL2(DDRCLK_CTL0_PAIR_3__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxME2xx          , VAL2(IS_AEP_SLOT0_DDR)         ,                VAL2(DDRCLK_CTL0_PAIR_1__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxME2xx          , VAL2(IS_AEP_SLOT1_DDR)         ,                VAL2(DDRCLK_CTL0_PAIR_3__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x10)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_0__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0xE)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                            // Set to 0x4 (4 DCLK)
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_1__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0xE)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_2__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0xE)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_3__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0xE)               , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR4_DDR),                                                                   VAL1(0x8),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_0__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x1)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x1),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x1),                                                                            // For DDR5/DDRT2/DDR4: set it to 0x1 since there is no Rx signal in CLK fub;, , For DDRT: has ERID as Rx signals in CLK fub.,     - if Slot 0 have DDRT DIMM, set CLK1 to 0x0; ,     - if Slot 1 have DDRT DIMM, set CLK3 to 0x0; 
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_1__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x1)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x1),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x1),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_2__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x1)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x1),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x1),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_3__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x1)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x1),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x1),                                                                           
  xxxME2xx          , VAL2(IS_AEP_SLOT0_DDR)         ,                VAL2(DDRCLK_CTL0_PAIR_1__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x1)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x1),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxME2xx          , VAL2(IS_AEP_SLOT1_DDR)         ,                VAL2(DDRCLK_CTL0_PAIR_3__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00000100), MASK1(0x1)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x1),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxxx2xx                                           ,                VAL2(DDRCLK_RXVREF_CTL_DDRCLK_CH0_MEM_REG_DDR)                             ,  BB(DDRCLK_CH0_MEM_DDR,               _00000001)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xBF),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0xBF),                                                                           // 8-bit field. Range from 0 to vccddr_hv., Stepsize is vccddr_hv/256., Set to 0xBF (~75% vccddr_hv )., It is OK to set for all 4 mode since Rx won't get enabled for DDR5/DDRT2/DDR4 mode anyway.
  xxxMx2xx                                           ,                VAL2(DDRCLK_TRAIN_CTL1_DDRCLK_CH0_MEM_REG_DDR)                             ,  BB(DDRCLK_CH0_MEM_DDR,               _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Set it to 1 if there is a DDRT dimm in that channel.
  xxxME2xx          , VAL2(IS_AEP_ANYSLOT_DDR)       ,                VAL2(DDRCLK_TRAIN_CTL1_DDRCLK_CH0_MEM_REG_DDR)                             ,  BB(DDRCLK_CH0_MEM_DDR,               _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x80),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRCLK_RX_CTL1_DDRCLK_CH0_MEM_REG_DDR)                                ,  BB(DDRCLK_CH0_MEM_DDR,               _00000001), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                           // For CLK VOC. Need to enable all the time. Ok to set all mode since sa_en is enabled acccoridnly based on if Tx or Rx.
  xxxMx2xx                                           ,                VAL2(DDRCLK_RX_CTL0_DDRCLK_CH0_MEM_REG_DDR)                                ,  BB(DDRCLK_CH0_MEM_DDR,               _00000110), MASK2(0x1B0)             , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL2(0x120),                                                                         T_DDR(T_DDR4_DDR),                                                                   VAL2(0x20),                                                                           // 00 – 1.5x (default for CMD/CLK), 01 – 2x, 10  - 2.5x (default for DQ), 11 – 3x, , No Rx singal for DDR5/DDRT2/DDR4 in CLK fub., Only DDRT ERID use it (set to 0x0)., , Kambiz: RxBias for DQ Rx re-trainining in Comp fub is coming from the nearby fub, which is CLK fub, so need to enable CLK RxBias even there is no Rx signals in CLK fub for DDR5/DDRT2. set it to the same seting 0x2 as for DQ., Rx summer output common mode control, 0: 0.25*vccddra, 1: 0.3*vccddra (default), 2: 0.35*vccddra, 3: 0.4*vccddra
  xxxME2xx          , VAL2(IS_ANALOG_TUNING_0_DDR)   ,                VAL2(DDRCLK_RX_CTL0_DDRCLK_CH0_MEM_REG_DDR)                                ,  BB(DDRCLK_CH0_MEM_DDR,               _00000010), MASK1(0x30)              , AP(MSP_SET,       _P__T),                   6,   PT_DDR(P_A0_DDR,T_DDR5_DDR),                                                         VAL1(0x20),                                                                          PT_DDR(P_A0_DDR,T_DDR4_DDR),                                                         VAL1(0x20),                                                                          PT_DDR(P_A1_DDR,T_DDR5_DDR),                                                         VAL1(0x20),                                                                          PT_DDR(P_A1_DDR,T_DDR4_DDR),                                                         VAL1(0x20),                                                                          PT_DDR(P_B0_DDR,T_DDR5_DDR),                                                         VAL1(0x20),                                                                          PT_DDR(P_B0_DDR,T_DDR4_DDR),                                                         VAL1(0x20),                                                                          
  xxxME2xx          , VAL2(IS_ANALOG_TUNING_1_DDR)   ,                VAL2(DDRCLK_RX_CTL0_DDRCLK_CH0_MEM_REG_DDR)                                ,  BB(DDRCLK_CH0_MEM_DDR,               _00000010), MASK1(0x30)              , AP(MSP_SET,       _P__T),                   6,   PT_DDR(P_A0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          
  xxxME2xx          , VAL2(IS_ANALOG_TUNING_2_DDR)   ,                VAL2(DDRCLK_RX_CTL0_DDRCLK_CH0_MEM_REG_DDR)                                ,  BB(DDRCLK_CH0_MEM_DDR,               _00000010), MASK1(0x30)              , AP(MSP_SET,       _P__T),                   6,   PT_DDR(P_A0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          
  xxxME2xx          , VAL2(IS_ANALOG_TUNING_3_DDR)   ,                VAL2(DDRCLK_RX_CTL0_DDRCLK_CH0_MEM_REG_DDR)                                ,  BB(DDRCLK_CH0_MEM_DDR,               _00000010), MASK1(0x30)              , AP(MSP_SET,       _P__T),                   6,   PT_DDR(P_A0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_A1_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR5_DDR),                                                         VAL1(0x30),                                                                          PT_DDR(P_B0_DDR,T_DDR4_DDR),                                                         VAL1(0x30),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRCLK_TX_CTL0_DDRCLK_CH0_MEM_REG_DDR)                                ,  BB(DDRCLK_CH0_MEM_DDR,               _00001000), MASK1(0x40)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x40),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x40),                                                                           // Set to 0x1 to extend the pulse width of the pulsed clocks to the Tx serializers.
  xxxMx2xx                                           ,                VAL2(DDRCLK_TRAIN_CTL1_DDRCLK_CH0_MEM_REG_DDR)                             ,  BB(DDRCLK_CH0_MEM_DDR,               _00001010), MASK2(0x810)             , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL2(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL2(0x10),                                                                           // RTL default is acccidentally set to 0x1. Need to set to 0x0
  xxxMx2xx                                           ,                VAL2(DDRINTF_RT_LAT0_CH_0__DDRINTF_MEM_REG_DDR)                            ,  BB(DDRINTF_MEM_DDR,                  _00001111), MASK4(0x7F7F7F7F)        , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL4(0x2A2A2A2A),                                                                    T_DDR(T_DDR4_DDR),                                                                   VAL4(0x2A2A2A2A),                                                                     // Set to a  min value plus a guardband to start with., DDR5: Min is 22 assuiming io_lat is 0, plus 20 as guardband., DDR4: setting the same as DDR5 should be fine., 
  xxxMx2xx                                           ,                VAL2(DDRINTF_RT_LAT1_CH_0__DDRINTF_MEM_REG_DDR)                            ,  BB(DDRINTF_MEM_DDR,                  _00001111), MASK4(0x7F7F7F7F)        , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL4(0x2A2A2A2A),                                                                    T_DDR(T_DDR4_DDR),                                                                   VAL4(0x2A2A2A2A),                                                                    
  xxxMx2xx                                           ,                VAL2(DDRINTF_RT_LAT0_CH_1__DDRINTF_MEM_REG_DDR)                            ,  BB(DDRINTF_MEM_DDR,                  _00001111), MASK4(0x7F7F7F7F)        , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL4(0x2A2A2A2A),                                                                    T_DDR(T_DDR4_DDR),                                                                   VAL4(0x2A2A2A2A),                                                                    
  xxxMx2xx                                           ,                VAL2(DDRINTF_RT_LAT1_CH_1__DDRINTF_MEM_REG_DDR)                            ,  BB(DDRINTF_MEM_DDR,                  _00001111), MASK4(0x7F7F7F7F)        , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL4(0x2A2A2A2A),                                                                    T_DDR(T_DDR4_DDR),                                                                   VAL4(0x2A2A2A2A),                                                                    
  xxxMx2xx                                           ,                VAL2(DDRINTF_RT_LAT0_CH_2__DDRINTF_MEM_REG_DDR)                            ,  BB(DDRINTF_MEM_DDR,                  _00001111), MASK4(0x7F7F7F7F)        , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL4(0x2A2A2A2A),                                                                    T_DDR(T_DDR4_DDR),                                                                   VAL4(0x2A2A2A2A),                                                                    
  xxxMx2xx                                           ,                VAL2(DDRINTF_RT_LAT1_CH_2__DDRINTF_MEM_REG_DDR)                            ,  BB(DDRINTF_MEM_DDR,                  _00001111), MASK4(0x7F7F7F7F)        , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL4(0x2A2A2A2A),                                                                    T_DDR(T_DDR4_DDR),                                                                   VAL4(0x2A2A2A2A),                                                                    
  xxxMx2xx                                           ,                VAL2(DDRINTF_RT_LAT0_CH_3__DDRINTF_MEM_REG_DDR)                            ,  BB(DDRINTF_MEM_DDR,                  _00001111), MASK4(0x7F7F7F7F)        , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL4(0x2A2A2A2A),                                                                    T_DDR(T_DDR4_DDR),                                                                   VAL4(0x2A2A2A2A),                                                                    
  xxxMx2xx                                           ,                VAL2(DDRINTF_RT_LAT1_CH_3__DDRINTF_MEM_REG_DDR)                            ,  BB(DDRINTF_MEM_DDR,                  _00001111), MASK4(0x7F7F7F7F)        , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL4(0x2A2A2A2A),                                                                    T_DDR(T_DDR4_DDR),                                                                   VAL4(0x2A2A2A2A),                                                                    
  xxxxx2xx                                           ,                VAL2(DDRINTF_IO_LAT0_CH_0__DDRINTF_MEM_REG_DDR)                            ,  BB(DDRINTF_MEM_DDR,                  _00001111)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL4(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL4(0x0),                                                                            // Set it to 0x0 to start with
  xxxxx2xx                                           ,                VAL2(DDRINTF_IO_LAT0_CH_1__DDRINTF_MEM_REG_DDR)                            ,  BB(DDRINTF_MEM_DDR,                  _00001111)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL4(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL4(0x0),                                                                           
  xxxxx2xx                                           ,                VAL2(DDRINTF_IO_LAT0_CH_2__DDRINTF_MEM_REG_DDR)                            ,  BB(DDRINTF_MEM_DDR,                  _00001111)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL4(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL4(0x0),                                                                           
  xxxxx2xx                                           ,                VAL2(DDRINTF_IO_LAT0_CH_3__DDRINTF_MEM_REG_DDR)                            ,  BB(DDRINTF_MEM_DDR,                  _00001111)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL4(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL4(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRINTF_IO_LAT1_CH_0__DDRINTF_MEM_REG_DDR)                            ,  BB(DDRINTF_MEM_DDR,                  _00000001), MASK1(0x3F)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x14),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x13),                                                                           // DDR5: 20, DDR4: 19
  xxxMx2xx                                           ,                VAL2(DDRINTF_IO_LAT1_CH_1__DDRINTF_MEM_REG_DDR)                            ,  BB(DDRINTF_MEM_DDR,                  _00000001), MASK1(0x3F)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x14),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x13),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRINTF_IO_LAT1_CH_2__DDRINTF_MEM_REG_DDR)                            ,  BB(DDRINTF_MEM_DDR,                  _00000001), MASK1(0x3F)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x14),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x13),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRINTF_IO_LAT1_CH_3__DDRINTF_MEM_REG_DDR)                            ,  BB(DDRINTF_MEM_DDR,                  _00000001), MASK1(0x3F)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x14),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x13),                                                                          
  xxxxx2xx                                           ,                VAL2(DDRINTF_DATA_TIMING1_CH_0__DDRINTF_MEM_REG_DDR)                       ,  BB(DDRINTF_MEM_DDR,                  _00001000)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // 8-bit field, one per rank. , DDR5/DDR4: set bit to 0x0;, DDRT2/DDRT: set bit to 0x1;, , DDR5/DDRT2: only use bit[0:3], Rank 0 - 3, DDR4/DDRT: all 8 bits are used, Rank 0 - 7, , DDRT2 in Slot 0: 0b'0000 0011 , DDRT2 in Slot 1: 0b'0000 1100, DDRT in Slot 0:   0b'0000 1111 , DDRT in Slot 1:   0b'1111 0000, , 
  xxxxx2xx                                           ,                VAL2(DDRINTF_DATA_TIMING1_CH_1__DDRINTF_MEM_REG_DDR)                       ,  BB(DDRINTF_MEM_DDR,                  _00001000)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxxx2xx                                           ,                VAL2(DDRINTF_DATA_TIMING1_CH_2__DDRINTF_MEM_REG_DDR)                       ,  BB(DDRINTF_MEM_DDR,                  _00001000)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxxx2xx                                           ,                VAL2(DDRINTF_DATA_TIMING1_CH_3__DDRINTF_MEM_REG_DDR)                       ,  BB(DDRINTF_MEM_DDR,                  _00001000)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxxE2xx          , VAL2(IS_CH0_AEP_SLOT0_DDR)     ,                VAL2(DDRINTF_DATA_TIMING1_CH_0__DDRINTF_MEM_REG_DDR)                       ,  BB(DDRINTF_MEM_DDR,                  _00001000)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x3),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0xF),                                                                           
  xxxxE2xx          , VAL2(IS_CH0_AEP_SLOT0_DDR)     ,                VAL2(DDRINTF_DATA_TIMING1_CH_1__DDRINTF_MEM_REG_DDR)                       ,  BB(DDRINTF_MEM_DDR,                  _00001000)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x3),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0xF),                                                                           
  xxxxE2xx          , VAL2(IS_CH1_AEP_SLOT0_DDR)     ,                VAL2(DDRINTF_DATA_TIMING1_CH_2__DDRINTF_MEM_REG_DDR)                       ,  BB(DDRINTF_MEM_DDR,                  _00001000)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x3),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0xF),                                                                           
  xxxxE2xx          , VAL2(IS_CH1_AEP_SLOT0_DDR)     ,                VAL2(DDRINTF_DATA_TIMING1_CH_3__DDRINTF_MEM_REG_DDR)                       ,  BB(DDRINTF_MEM_DDR,                  _00001000)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x3),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0xF),                                                                           
  xxxxE2xx          , VAL2(IS_CH0_AEP_SLOT1_DDR)     ,                VAL2(DDRINTF_DATA_TIMING1_CH_0__DDRINTF_MEM_REG_DDR)                       ,  BB(DDRINTF_MEM_DDR,                  _00001000)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0xF0),                                                                          
  xxxxE2xx          , VAL2(IS_CH0_AEP_SLOT1_DDR)     ,                VAL2(DDRINTF_DATA_TIMING1_CH_1__DDRINTF_MEM_REG_DDR)                       ,  BB(DDRINTF_MEM_DDR,                  _00001000)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0xF0),                                                                          
  xxxxE2xx          , VAL2(IS_CH1_AEP_SLOT1_DDR)     ,                VAL2(DDRINTF_DATA_TIMING1_CH_2__DDRINTF_MEM_REG_DDR)                       ,  BB(DDRINTF_MEM_DDR,                  _00001000)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0xF0),                                                                          
  xxxxE2xx          , VAL2(IS_CH1_AEP_SLOT1_DDR)     ,                VAL2(DDRINTF_DATA_TIMING1_CH_3__DDRINTF_MEM_REG_DDR)                       ,  BB(DDRINTF_MEM_DDR,                  _00001000)                           , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0xC),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0xF0),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRINTF_DATA_TIMING1_CH_0__DDRINTF_MEM_REG_DDR)                       ,  BB(DDRINTF_MEM_DDR,                  _00000010), MASK1(0x30)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Billy pointed out that RTL default is 0x1, but the design default is actually 0x0. , , Additionally, we need to set it differently for DDR5/T2 vs DDR4/T modes:, DDR4/DDRT – 0x0 (1 Dclk), DDR5/DDRT2 – 0x2 (3 Dclk)
  xxxMx2xx                                           ,                VAL2(DDRINTF_DATA_TIMING1_CH_1__DDRINTF_MEM_REG_DDR)                       ,  BB(DDRINTF_MEM_DDR,                  _00000010), MASK1(0x30)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRINTF_DATA_TIMING1_CH_2__DDRINTF_MEM_REG_DDR)                       ,  BB(DDRINTF_MEM_DDR,                  _00000010), MASK1(0x30)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRINTF_DATA_TIMING1_CH_3__DDRINTF_MEM_REG_DDR)                       ,  BB(DDRINTF_MEM_DDR,                  _00000010), MASK1(0x30)              , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x20),                                                                          T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxNMx2xx, xxxxxCxx                                 , C_(  0)      , VAL2(DDRINTF_CTL0_DDRINTF_MEM_REG_DDR)                                     ,  BB(DDRINTF_MEM_DDR,                  _00000100), MASK1(0x1)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // If Channel in [0,1,4,5]: set to 0x0 (Non-Reversed Lane), If Channel in [2,3,6,7]: set to 0x1 (Reversed Lane)
  xxNMx2xx, xxxxxCxx                                 , C_(  1)      , VAL2(DDRINTF_CTL0_DDRINTF_MEM_REG_DDR)                                     ,  BB(DDRINTF_MEM_DDR,                  _00000100), MASK1(0x1)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // If Channel in [0,1,4,5]: set to 0x0 (Non-Reversed Lane), If Channel in [2,3,6,7]: set to 0x1 (Reversed Lane)
  xxNMx2xx, xxxxxCxx                                 , C_(  4)      , VAL2(DDRINTF_CTL0_DDRINTF_MEM_REG_DDR)                                     ,  BB(DDRINTF_MEM_DDR,                  _00000100), MASK1(0x1)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // If Channel in [0,1,4,5]: set to 0x0 (Non-Reversed Lane), If Channel in [2,3,6,7]: set to 0x1 (Reversed Lane)
  xxNMx2xx, xxxxxCxx                                 , C_(  5)      , VAL2(DDRINTF_CTL0_DDRINTF_MEM_REG_DDR)                                     ,  BB(DDRINTF_MEM_DDR,                  _00000100), MASK1(0x1)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // If Channel in [0,1,4,5]: set to 0x0 (Non-Reversed Lane), If Channel in [2,3,6,7]: set to 0x1 (Reversed Lane)
  xxNMx2xx, xxxxxCxx                                 , C_(  2)      , VAL2(DDRINTF_CTL0_DDRINTF_MEM_REG_DDR)                                     ,  BB(DDRINTF_MEM_DDR,                  _00000100), MASK1(0x1)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x1),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x1),                                                                           
  xxNMx2xx, xxxxxCxx                                 , C_(  3)      , VAL2(DDRINTF_CTL0_DDRINTF_MEM_REG_DDR)                                     ,  BB(DDRINTF_MEM_DDR,                  _00000100), MASK1(0x1)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x1),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x1),                                                                           
  xxNMx2xx, xxxxxCxx                                 , C_(  6)      , VAL2(DDRINTF_CTL0_DDRINTF_MEM_REG_DDR)                                     ,  BB(DDRINTF_MEM_DDR,                  _00000100), MASK1(0x1)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x1),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x1),                                                                           
  xxNMx2xx, xxxxxCxx                                 , C_(  7)      , VAL2(DDRINTF_CTL0_DDRINTF_MEM_REG_DDR)                                     ,  BB(DDRINTF_MEM_DDR,                  _00000100), MASK1(0x1)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x1),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x1),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRINTF_CTL0_DDRINTF_MEM_REG_DDR)                                     ,  BB(DDRINTF_MEM_DDR,                  _00001000), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // DDR5: Non-UDIMM needs to be in same cycle (Set to 0x1)., , Bill: DDR5: UDIMM is NOT supporting PAR. (so if it is DDR5 UDIMM, still can keep setting at 0x1 since it is a Don't Care?) ->Don't care, can leavre it as 0x1, , DDR4: Non-UDIMM Parity  is always a cycle late (set to 0x0); , , DDR4: UDIMM Partiyt needs to be in the same cycle (set to 0x1).
  xxxME2xx          , VAL2(IS_UDIMM_ANYSLOT_DDR)     ,                VAL2(DDRINTF_CTL0_DDRINTF_MEM_REG_DDR)                                     ,  BB(DDRINTF_MEM_DDR,                  _00001000), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x4),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRINTF_CTL0_DDRINTF_MEM_REG_DDR)                                     ,  BB(DDRINTF_MEM_DDR,                  _00000100), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x8),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                            // Only used for DDR5/DDRT2 for RDIMM/LRDIMM (Non-UDIMM): set it to 0x1;, , All others (DDR5 UDIMM and DDR4/DDRT): set it to 0x0
  xxxME2xx          , VAL2(IS_UDIMM_ANYSLOT_DDR)     ,                VAL2(DDRINTF_CTL0_DDRINTF_MEM_REG_DDR)                                     ,  BB(DDRINTF_MEM_DDR,                  _00000100), MASK1(0x8)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x0),                                                                           
  xxxMx2xx                                           ,                VAL2(DDRINTF_CTL0_DDRINTF_MEM_REG_DDR)                                     ,  BB(DDRINTF_MEM_DDR,                  _00000100), MASK1(0x4)               , AP(MSP_SET,       ____T),                   2,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x0),                                                                           T_DDR(T_DDR4_DDR),                                                                   VAL1(0x4),                                                                           
  xBxME2xx          , VAL2(IS_NOT_CTE_COSIM_DDR)     ,                VAL2(RCOMP_GLOBALCTRL1_MCMISC_MEM_MCMISC_CSR_REG_DDR)                      , BB2(MCMISC_MEM_MCMISC_CSR_DDR,        _00000001), MASK1(0x1)               , AP(MSP_SET_DELAY, _____), VAL4(0x00000032),                                                                                           VAL1(0x0),                                                                           
  xBxME2xx          , VAL2(IS_NOT_CTE_COSIM_DDR)     ,                VAL2(RCOMP_GLOBALCTRL1_MCMISC_MEM_MCMISC_CSR_REG_DDR)                      , BB2(MCMISC_MEM_MCMISC_CSR_DDR,        _00000001), MASK1(0x1)               , AP(MSP_SET_DELAY, _____), VAL4(0x00000032),                                                                                           VAL1(0x1),                                                                           
  xBxME2xx          , VAL2(IS_NOT_CTE_COSIM_DDR)     ,                VAL2(RCOMP_GLOBALCTRL1_MCMISC_MEM_MCMISC_CSR_REG_DDR)                      , BB2(MCMISC_MEM_MCMISC_CSR_DDR,        _00000001), MASK1(0x4)               , AP(MSP_POLL,      _____),                                                                                                             VAL1(0x0),                                                                           
  xBxME2xx          , VAL2(IS_NOT_CTE_COSIM_DDR)     ,                VAL2(RCOMP_GLOBALCTRL1_MCMISC_MEM_MCMISC_CSR_REG_DDR)                      , BB2(MCMISC_MEM_MCMISC_CSR_DDR,        _00000001), MASK1(0x8)               , AP(MSP_POLL,      _____),                                                                                                             VAL1(0x8),                                                                           
  xxxxE1xx          , VAL2(IS_NOT_CTE_COSIM_DDR),                     VAL1(0xFF)                                                                 ,  BB(0xFF,                             _00001111)                         , AP(MSP_DELAY,     _____), VAL4(0x00000032),
  xBxME2xx          , VAL2(IS_NOT_CTE_COSIM_DDR)     ,                VAL2(RCOMP_GLOBALCTRL1_MCMISC_MEM_MCMISC_CSR_REG_DDR)                      , BB2(MCMISC_MEM_MCMISC_CSR_DDR,        _00000001), MASK1(0x1)               , AP(MSP_SET,       _____),                                                                                                             VAL1(0x0),                                                                           
  xBxMx2xx                                           ,                VAL2(MC_INIT_STATE_G_MC_DEC_MEM_CSR_REG_DDR)                               , BB2(MC_DEC_MEM_CSR_DDR,               _00000001), MASK1(0x20)              , AP(MSP_SET_DELAY, _____), VAL4(0x000000C8),                                                                                           VAL1(0x20),                                                                           // Bill: delay 64 Hclk (Hclk=DClk/2)
  xBxMx2xx                                           ,                VAL2(MC_INIT_STATE_G_MC_DEC_MEM_CSR_REG_DDR)                               , BB2(MC_DEC_MEM_CSR_DDR,               _00000001), MASK1(0x20)              , AP(MSP_SET_DELAY, _____), VAL4(0x00000064),                                                                                           VAL1(0x0),                                                                            // Bill: delay 32 Hclk
  ASSIGNDONE,
  //
  // InitDdrioRegisters_All
  //
  xxxMx2xx                                           ,                VAL2(DDRCLK_DLL_CSR_DDRCLK_CH0_MEM_REG_DDR)                                ,  BB(DDRCLK_CH0_MEM_DDR,               _00001000), MASK1(0x30)              , AP(MSP_SET,       __F__),                   10,   F_DDR(F_1866_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2133_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2400_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2666_DDR),                                                                   VAL1(0x0),                                                                           F_DDR(F_2933_DDR),                                                                   VAL1(0x10),                                                                          F_DDR(F_3200_DDR),                                                                   VAL1(0x10),                                                                          F_DDR(F_3600_DDR),                                                                   VAL1(0x20),                                                                          F_DDR(F_4000_DDR),                                                                   VAL1(0x20),                                                                          F_DDR(F_4400_DDR),                                                                   VAL1(0x30),                                                                          F_DDR(F_4800_DDR),                                                                   VAL1(0x30),                                                                          
  xxxMx2xx                                           ,                VAL2(DDRCLK_DLL_CTL0_DDRCLK_CH0_MEM_REG_DDR)                               ,  BB(DDRCLK_CH0_MEM_DDR,               _00000011), MASK2(0x3FBF)            , AP(MSP_SET,       __F__),                   14,   F_DDR(F_1866_DDR),                                                                   VAL2(0xB8E),                                                                         F_DDR(F_2133_DDR),                                                                   VAL2(0xD90),                                                                         F_DDR(F_2400_DDR),                                                                   VAL2(0xF12),                                                                         F_DDR(F_2666_DDR),                                                                   VAL2(0x1094),                                                                        F_DDR(F_2933_DDR),                                                                   VAL2(0x1297),                                                                        F_DDR(F_3200_DDR),                                                                   VAL2(0x1418),                                                                        F_DDR(F_3600_DDR),                                                                   VAL2(0x169B),                                                                        F_DDR(F_4000_DDR),                                                                   VAL2(0x191E),                                                                        F_DDR(F_4400_DDR),                                                                   VAL2(0x1BA1),                                                                        F_DDR(F_4800_DDR),                                                                   VAL2(0x1E24),                                                                        F_DDR(F_5200_DDR),                                                                   VAL2(0x20A7),                                                                        F_DDR(F_5600_DDR),                                                                   VAL2(0x232A),                                                                        F_DDR(F_6000_DDR),                                                                   VAL2(0x25AD),                                                                        F_DDR(F_6400_DDR),                                                                   VAL2(0x2830),                                                                        
  xxxMx2xx                                           ,                VAL2(DDRCLK_DLL_CSR_DDRCLK_CH0_MEM_REG_DDR)                                ,  BB(DDRCLK_CH0_MEM_DDR,               _00001000), MASK1(0x80)              , AP(MSP_SET,       ____T),                   1,   T_DDR(T_DDR5_DDR),                                                                   VAL1(0x80),                                                                          
  ASSIGNDONE,
  //
  // SubtaskCreator
  //
  xxxxx1xx                                           ,                VAL1(0xFF)                                                                 ,  BB(0xFF,                             _00000011)                           , AP(MSP_SUBTASK,   _____),                                                                                                             VAL2(InitDdrioRegisters_DDR),                                                        
  xxxMx2xx                                           ,                VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0_DDRCC0_MEM_DDR,        _00001000), MASK1(0x80)              , AP(MSP_GET,       D____),                                                                                                             VAL2(IS_HVM_MODE_DDR),                                                               
  xxxMx2xx                                           ,                VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0_DDRCC0_MEM_DDR,        _00001000), MASK1(0x80)              , AP(MSP_GET,       D____),                                                                                                             VAL2(IS_NOT_HVM_MODE_DDR),                                                           
  ASSIGNDONE,
  //
  // TestSequence
  //
  xxxMx2xx                                           ,                VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0_DDRCC0_MEM_REG_DDR)                      ,  BB(DDRCC0_CH0_DDRCC0_MEM_DDR,        _00001000), MASK1(0x80)              , AP(MSP_GET,       D____),                                                                                                             VAL2(READ_DATA_DDR),                                                                 
  xxxMx2xx                                           ,                VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CH0A_DDRCC0_MEM_REG_DDR)                     ,  BB(DDRCC0_CH0A_DDRCC0_MEM_DDR,       _00001000), MASK1(0x80)              , AP(MSP_GET,       D____),                                                                                                             VAL2(READ_DATA_DDR),                                                                 
  xxxMx2xx                                           ,                VAL2(DDRCC_CTL0_BIT_0__DDRCC0_CHALL_DDRCC0_MEM_REG_DDR)                    ,  BB(DDRCC0_CHALL_DDRCC0_MEM_DDR,      _00001000), MASK1(0x80)              , AP(MSP_GET,       D____),                                                                                                             VAL2(READ_DATA_DDR),                                                                 
  xxxMx2xx                                           ,                VAL2(DDRCC_CTL1_BIT_0__DDRCC1_CH0_DDRCC1_MEM_REG_DDR)                      ,  BB(DDRCC1_CH0_DDRCC1_MEM_DDR,        _00000001), MASK1(0x3F)              , AP(MSP_GET,       D____),                                                                                                             VAL2(READ_DATA_DDR),                                                                 
  xxxMx2xx                                           ,                VAL2(DDRCC_CTL1_BIT_0__DDRCC1_CH0A_DDRCC1_MEM_REG_DDR)                     ,  BB(DDRCC1_CH0A_DDRCC1_MEM_DDR,       _00000001), MASK1(0x3F)              , AP(MSP_GET,       D____),                                                                                                             VAL2(READ_DATA_DDR),                                                                 
  xxxMx2xx                                           ,                VAL2(DDRCLK_CTL0_PAIR_0__DDRCLK_CH0_MEM_REG_DDR)                           ,  BB(DDRCLK_CH0_MEM_DDR,               _00001000), MASK1(0x80)              , AP(MSP_GET,       D____),                                                                                                             VAL2(READ_DATA_DDR),                                                                 
  xxxMx2xx                                           ,                VAL2(DDRCOMP_DATA_COMP0_DDRCOMP_MEM_REG_DDR)                               ,  BB(DDRCOMP_MEM_DDR,                  _00001100), MASK2(0x3E0)             , AP(MSP_GET,       D____),                                                                                                             VAL2(READ_DATA_DDR),                                                                 
  ASSIGNDONE,
};

MSP_STATUS
DynamicAssignmentGenerated_DDR(
  IN        MSP_DATA      *MspData,
  IN  OUT   UINT32        *DynamicVars,
  IN        UINT8         Channel,
  IN        UINT16        Index,
  IN        UINT32        *Value
)
{
  DDRD_N0_RXVREF_CTL_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_STRUCT_DDR *DYNSTRUCT_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_RXVREF_CTL_DDR;
  DDRD_N0_PXC_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_STRUCT_DDR *DYNSTRUCT_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_PXC_CTL0_DDR;


  switch (Index) {
  case DYN_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_RXVREF_CTL_DDR:
    DYNSTRUCT_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_RXVREF_CTL_DDR = (DDRD_N0_RXVREF_CTL_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_STRUCT_DDR *) Value;
    DYNSTRUCT_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_RXVREF_CTL_DDR->Bits.vref_ctl3 = DYNAMIC_VARS_B(Channel,RXVREF_DATA_DDR);
    DYNSTRUCT_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_RXVREF_CTL_DDR->Bits.vref_ctl2 = DYNAMIC_VARS_B(Channel,RXVREF_DATA_DDR);
    DYNSTRUCT_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_RXVREF_CTL_DDR->Bits.vref_ctl1 = DYNAMIC_VARS_B(Channel,RXVREF_DATA_DDR);
    DYNSTRUCT_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_RXVREF_CTL_DDR->Bits.vref_ctl0 = DYNAMIC_VARS_B(Channel,RXVREF_DATA_DDR);
    break;
  case DYN_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_PXC_CTL0_DDR:
    DYNSTRUCT_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_PXC_CTL0_DDR = (DDRD_N0_PXC_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_STRUCT_DDR *) Value;
    DYNSTRUCT_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_PXC_CTL0_DDR->Bits.pxc_en = DYNAMIC_VARS_B(Channel,PXC_VALUE_DDR);
    DYNSTRUCT_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_PXC_CTL0_DDR->Bits.ddjc_en = DYNAMIC_VARS_B(Channel,DDJC_VALUE_DDR);
    break;
  case DYN_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_PXC_CTL0_1_DDR:
    DYNSTRUCT_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_PXC_CTL0_DDR = (DDRD_N0_PXC_CTL0_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_STRUCT_DDR *) Value;
    DYNSTRUCT_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_PXC_CTL0_DDR->Bits.pxc_en = DYNAMIC_VARS_B(Channel,PXC_VALUE_DDR);
    DYNSTRUCT_DDRD1_N0_CH0A_0_DDRD1_N0_MEM_DDRD_N0_PXC_CTL0_DDR->Bits.ddjc_en = DYNAMIC_VARS_B(Channel,DDJC_VALUE_DDR);
    break;
  default:
    *Value = 0xFFFFFFFF;
    break;
  }

  return MSP_SUCCESS;
}

//
// Array of all MRS commands for a given channel.
//
#ifdef MR0_0
UINT16 MrsCommandIndex[MAX_RANKS][MR_COUNT] = {
},
},
},
},
},
},
},
},
};
#endif

//
// Table to convert a PFCT and IoLevel to a blueprint to access the correct IO GetSet tab.
//
CONST PFCT_AND_IO_LEVEL_TO_BLUEPRINT PfctAndIoLevelToBlueprint_DDR[MAX_IO_LEVELS_DDR + 1] = {
//     Plat     Freq   Config     Tech         IoLevel      Blueprint
  { P_ALL_DDR, F_ALL_DDR, C_ALL_DDR, T_ALL_DDR,    MspDdrLevel, BLUEPRINT_SPR_DDR},
};

INSTANCE_PORT_MAP InstancePortMapGenerated_DDR[MAX_BLUEPRINTS_DDR][MAX_BOXES_DDR] = {
  //TotalInst    Inst/Channel  StartIndex     R-Op     W-Op  Access Method         Access BAR   SimSupported     StrIndex       ForceHbm2MemSs
  { // BLUEPRINT_SPR
    {     8,            1,         0,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x00000000,        FALSE}, // DDRCC0_CH0_DDRCC0_MEM
    {    16,            2,         8,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x0000003A,        FALSE}, // DDRCC0_CH0A_DDRCC0_MEM
    {     4,            1,        24,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x00000074,        FALSE}, // DDRCC0_CHALL_DDRCC0_MEM
    {     8,            1,        28,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x000000AE,        FALSE}, // DDRCC1_CH0_DDRCC1_MEM
    {    16,            2,        36,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x000000C6,        FALSE}, // DDRCC1_CH0A_DDRCC1_MEM
    {     4,            1,        52,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x000000DE,        FALSE}, // DDRCC1_CHALL_DDRCC1_MEM
    {     8,            1,        56,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x000000F6,        FALSE}, // DDRCLK_CH0_MEM
    {     4,            1,        64,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x00000117,        FALSE}, // DDRCLK_CHALL_MEM
    {     4,            1,        68,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x00000138,        FALSE}, // DDRCOMP_MEM
    {    16,            2,        72,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x00000147,        FALSE}, // DDRD0_N0_CH0_DDRD0_N0_MEM
    {   160,           20,        88,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x00000188,        FALSE}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM
    {    16,            2,       248,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x000001C9,        FALSE}, // DDRD0_N0_CHALL_DDRD0_N0_MEM
    {    16,            2,       264,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x0000020A,        FALSE}, // DDRD1_N0_CH0_DDRD1_N0_MEM
    {   160,           20,       280,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x00000244,        FALSE}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM
    {    16,            2,       440,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x0000027E,        FALSE}, // DDRD1_N0_CHALL_DDRD1_N0_MEM
    {     4,            1,       456,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x000002B8,        FALSE}, // DDRINTF_MEM
    {     4,            1,       460,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x000002D9,        FALSE}, // DDRSAI_DDRSAI_MEM
    {     4,            1,       464,         0xFF,    0xFF,    eBAR,       MEMBAR_MCMISC_DDR,       TRUE,      0x000002E0,        FALSE}, // MCMISC_MEM_MCMISC_CSR
    {     8,            1,       468,         0xFF,    0xFF,    eBAR,              MEMBAR_DDR,       TRUE,      0x00000325,        FALSE}, // MC_DEC_MEM_CSR
  },
};

INSTANCE_PORT_OFFSET InstancePortOffsetGenerated_DDR[MAX_BLUEPRINTS_DDR][MAX_INSTANCE_PORTS_DDR] = {
  { // BLUEPRINT_SPR
  {0x0000, 0x0000}, // DDRCC0_CH0_DDRCC0_MEM0
  {0x0000, 0x0200}, // DDRCC0_CH0_DDRCC0_MEM1
  {0x0000, 0x0000}, // DDRCC0_CH0_DDRCC0_MEM2
  {0x0000, 0x0200}, // DDRCC0_CH0_DDRCC0_MEM3
  {0x0000, 0x0000}, // DDRCC0_CH0_DDRCC0_MEM4
  {0x0000, 0x0200}, // DDRCC0_CH0_DDRCC0_MEM5
  {0x0000, 0x0000}, // DDRCC0_CH0_DDRCC0_MEM6
  {0x0000, 0x0200}, // DDRCC0_CH0_DDRCC0_MEM7
  {0x0000, 0x0000}, // DDRCC0_CH0A_DDRCC0_MEM0
  {0xFFFF, 0xFE00}, // DDRCC0_CH0A_DDRCC0_MEM1
  {0x0000, 0x4000}, // DDRCC0_CH0A_DDRCC0_MEM2
  {0x0000, 0x3E00}, // DDRCC0_CH0A_DDRCC0_MEM3
  {0x0000, 0x0000}, // DDRCC0_CH0A_DDRCC0_MEM4
  {0xFFFF, 0xFE00}, // DDRCC0_CH0A_DDRCC0_MEM5
  {0x0000, 0x4000}, // DDRCC0_CH0A_DDRCC0_MEM6
  {0x0000, 0x3E00}, // DDRCC0_CH0A_DDRCC0_MEM7
  {0x0000, 0x0000}, // DDRCC0_CH0A_DDRCC0_MEM8
  {0xFFFF, 0xFE00}, // DDRCC0_CH0A_DDRCC0_MEM9
  {0x0000, 0x4000}, // DDRCC0_CH0A_DDRCC0_MEM10
  {0x0000, 0x3E00}, // DDRCC0_CH0A_DDRCC0_MEM11
  {0x0000, 0x0000}, // DDRCC0_CH0A_DDRCC0_MEM12
  {0xFFFF, 0xFE00}, // DDRCC0_CH0A_DDRCC0_MEM13
  {0x0000, 0x4000}, // DDRCC0_CH0A_DDRCC0_MEM14
  {0x0000, 0x3E00}, // DDRCC0_CH0A_DDRCC0_MEM15
  {0x0000, 0x0000}, // DDRCC0_CHALL_DDRCC0_MEM0
  {0x0000, 0x0000}, // DDRCC0_CHALL_DDRCC0_MEM1
  {0x0000, 0x0000}, // DDRCC0_CHALL_DDRCC0_MEM2
  {0x0000, 0x0000}, // DDRCC0_CHALL_DDRCC0_MEM3
  {0x0000, 0x0000}, // DDRCC1_CH0_DDRCC1_MEM0
  {0x0000, 0x0200}, // DDRCC1_CH0_DDRCC1_MEM1
  {0x0000, 0x0000}, // DDRCC1_CH0_DDRCC1_MEM2
  {0x0000, 0x0200}, // DDRCC1_CH0_DDRCC1_MEM3
  {0x0000, 0x0000}, // DDRCC1_CH0_DDRCC1_MEM4
  {0x0000, 0x0200}, // DDRCC1_CH0_DDRCC1_MEM5
  {0x0000, 0x0000}, // DDRCC1_CH0_DDRCC1_MEM6
  {0x0000, 0x0200}, // DDRCC1_CH0_DDRCC1_MEM7
  {0x0000, 0x0000}, // DDRCC1_CH0A_DDRCC1_MEM0
  {0xFFFF, 0xFE00}, // DDRCC1_CH0A_DDRCC1_MEM1
  {0x0000, 0x4000}, // DDRCC1_CH0A_DDRCC1_MEM2
  {0x0000, 0x3E00}, // DDRCC1_CH0A_DDRCC1_MEM3
  {0x0000, 0x0000}, // DDRCC1_CH0A_DDRCC1_MEM4
  {0xFFFF, 0xFE00}, // DDRCC1_CH0A_DDRCC1_MEM5
  {0x0000, 0x4000}, // DDRCC1_CH0A_DDRCC1_MEM6
  {0x0000, 0x3E00}, // DDRCC1_CH0A_DDRCC1_MEM7
  {0x0000, 0x0000}, // DDRCC1_CH0A_DDRCC1_MEM8
  {0xFFFF, 0xFE00}, // DDRCC1_CH0A_DDRCC1_MEM9
  {0x0000, 0x4000}, // DDRCC1_CH0A_DDRCC1_MEM10
  {0x0000, 0x3E00}, // DDRCC1_CH0A_DDRCC1_MEM11
  {0x0000, 0x0000}, // DDRCC1_CH0A_DDRCC1_MEM12
  {0xFFFF, 0xFE00}, // DDRCC1_CH0A_DDRCC1_MEM13
  {0x0000, 0x4000}, // DDRCC1_CH0A_DDRCC1_MEM14
  {0x0000, 0x3E00}, // DDRCC1_CH0A_DDRCC1_MEM15
  {0x0000, 0x0000}, // DDRCC1_CHALL_DDRCC1_MEM0
  {0x0000, 0x0000}, // DDRCC1_CHALL_DDRCC1_MEM1
  {0x0000, 0x0000}, // DDRCC1_CHALL_DDRCC1_MEM2
  {0x0000, 0x0000}, // DDRCC1_CHALL_DDRCC1_MEM3
  {0x0000, 0x0000}, // DDRCLK_CH0_MEM0
  {0x0000, 0x4000}, // DDRCLK_CH0_MEM1
  {0x0000, 0x0000}, // DDRCLK_CH0_MEM2
  {0x0000, 0x4000}, // DDRCLK_CH0_MEM3
  {0x0000, 0x0000}, // DDRCLK_CH0_MEM4
  {0x0000, 0x4000}, // DDRCLK_CH0_MEM5
  {0x0000, 0x0000}, // DDRCLK_CH0_MEM6
  {0x0000, 0x4000}, // DDRCLK_CH0_MEM7
  {0x0000, 0x0000}, // DDRCLK_CHALL_MEM0
  {0x0000, 0x0000}, // DDRCLK_CHALL_MEM1
  {0x0000, 0x0000}, // DDRCLK_CHALL_MEM2
  {0x0000, 0x0000}, // DDRCLK_CHALL_MEM3
  {0x0000, 0x0000}, // DDRCOMP_MEM0
  {0x0000, 0x0000}, // DDRCOMP_MEM1
  {0x0000, 0x0000}, // DDRCOMP_MEM2
  {0x0000, 0x0000}, // DDRCOMP_MEM3
  {0x0000, 0x0000}, // DDRD0_N0_CH0_DDRD0_N0_MEM0
  {0x0000, 0x0200}, // DDRD0_N0_CH0_DDRD0_N0_MEM1
  {0x0000, 0x0400}, // DDRD0_N0_CH0_DDRD0_N0_MEM2
  {0x0000, 0x0600}, // DDRD0_N0_CH0_DDRD0_N0_MEM3
  {0x0000, 0x0000}, // DDRD0_N0_CH0_DDRD0_N0_MEM4
  {0x0000, 0x0200}, // DDRD0_N0_CH0_DDRD0_N0_MEM5
  {0x0000, 0x0400}, // DDRD0_N0_CH0_DDRD0_N0_MEM6
  {0x0000, 0x0600}, // DDRD0_N0_CH0_DDRD0_N0_MEM7
  {0x0000, 0x0000}, // DDRD0_N0_CH0_DDRD0_N0_MEM8
  {0x0000, 0x0200}, // DDRD0_N0_CH0_DDRD0_N0_MEM9
  {0x0000, 0x0400}, // DDRD0_N0_CH0_DDRD0_N0_MEM10
  {0x0000, 0x0600}, // DDRD0_N0_CH0_DDRD0_N0_MEM11
  {0x0000, 0x0000}, // DDRD0_N0_CH0_DDRD0_N0_MEM12
  {0x0000, 0x0200}, // DDRD0_N0_CH0_DDRD0_N0_MEM13
  {0x0000, 0x0400}, // DDRD0_N0_CH0_DDRD0_N0_MEM14
  {0x0000, 0x0600}, // DDRD0_N0_CH0_DDRD0_N0_MEM15
  {0x0000, 0x0000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM0
  {0x0000, 0x0400}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM1
  {0x0000, 0x0800}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM2
  {0x0000, 0x0C00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM3
  {0x0000, 0x1000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM4
  {0xFFFF, 0xEC00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM5
  {0xFFFF, 0xF000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM6
  {0xFFFF, 0xF400}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM7
  {0xFFFF, 0xF800}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM8
  {0xFFFF, 0xFC00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM9
  {0x0000, 0x0200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM10
  {0x0000, 0x0600}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM11
  {0x0000, 0x0A00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM12
  {0x0000, 0x0E00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM13
  {0x0000, 0x1200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM14
  {0xFFFF, 0xEE00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM15
  {0xFFFF, 0xF200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM16
  {0xFFFF, 0xF600}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM17
  {0xFFFF, 0xFA00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM18
  {0xFFFF, 0xFE00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM19
  {0x0000, 0x4000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM20
  {0x0000, 0x4400}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM21
  {0x0000, 0x4800}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM22
  {0x0000, 0x4C00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM23
  {0x0000, 0x5000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM24
  {0x0000, 0x2C00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM25
  {0x0000, 0x3000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM26
  {0x0000, 0x3400}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM27
  {0x0000, 0x3800}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM28
  {0x0000, 0x3C00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM29
  {0x0000, 0x4200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM30
  {0x0000, 0x4600}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM31
  {0x0000, 0x4A00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM32
  {0x0000, 0x4E00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM33
  {0x0000, 0x5200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM34
  {0x0000, 0x2E00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM35
  {0x0000, 0x3200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM36
  {0x0000, 0x3600}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM37
  {0x0000, 0x3A00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM38
  {0x0000, 0x3E00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM39
  {0x0000, 0x0000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM40
  {0x0000, 0x0400}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM41
  {0x0000, 0x0800}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM42
  {0x0000, 0x0C00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM43
  {0x0000, 0x1000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM44
  {0xFFFF, 0xEC00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM45
  {0xFFFF, 0xF000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM46
  {0xFFFF, 0xF400}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM47
  {0xFFFF, 0xF800}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM48
  {0xFFFF, 0xFC00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM49
  {0x0000, 0x0200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM50
  {0x0000, 0x0600}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM51
  {0x0000, 0x0A00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM52
  {0x0000, 0x0E00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM53
  {0x0000, 0x1200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM54
  {0xFFFF, 0xEE00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM55
  {0xFFFF, 0xF200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM56
  {0xFFFF, 0xF600}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM57
  {0xFFFF, 0xFA00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM58
  {0xFFFF, 0xFE00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM59
  {0x0000, 0x4000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM60
  {0x0000, 0x4400}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM61
  {0x0000, 0x4800}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM62
  {0x0000, 0x4C00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM63
  {0x0000, 0x5000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM64
  {0x0000, 0x2C00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM65
  {0x0000, 0x3000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM66
  {0x0000, 0x3400}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM67
  {0x0000, 0x3800}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM68
  {0x0000, 0x3C00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM69
  {0x0000, 0x4200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM70
  {0x0000, 0x4600}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM71
  {0x0000, 0x4A00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM72
  {0x0000, 0x4E00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM73
  {0x0000, 0x5200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM74
  {0x0000, 0x2E00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM75
  {0x0000, 0x3200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM76
  {0x0000, 0x3600}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM77
  {0x0000, 0x3A00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM78
  {0x0000, 0x3E00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM79
  {0x0000, 0x0000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM80
  {0x0000, 0x0400}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM81
  {0x0000, 0x0800}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM82
  {0x0000, 0x0C00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM83
  {0x0000, 0x1000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM84
  {0xFFFF, 0xEC00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM85
  {0xFFFF, 0xF000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM86
  {0xFFFF, 0xF400}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM87
  {0xFFFF, 0xF800}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM88
  {0xFFFF, 0xFC00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM89
  {0x0000, 0x0200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM90
  {0x0000, 0x0600}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM91
  {0x0000, 0x0A00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM92
  {0x0000, 0x0E00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM93
  {0x0000, 0x1200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM94
  {0xFFFF, 0xEE00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM95
  {0xFFFF, 0xF200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM96
  {0xFFFF, 0xF600}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM97
  {0xFFFF, 0xFA00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM98
  {0xFFFF, 0xFE00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM99
  {0x0000, 0x4000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM100
  {0x0000, 0x4400}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM101
  {0x0000, 0x4800}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM102
  {0x0000, 0x4C00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM103
  {0x0000, 0x5000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM104
  {0x0000, 0x2C00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM105
  {0x0000, 0x3000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM106
  {0x0000, 0x3400}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM107
  {0x0000, 0x3800}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM108
  {0x0000, 0x3C00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM109
  {0x0000, 0x4200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM110
  {0x0000, 0x4600}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM111
  {0x0000, 0x4A00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM112
  {0x0000, 0x4E00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM113
  {0x0000, 0x5200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM114
  {0x0000, 0x2E00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM115
  {0x0000, 0x3200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM116
  {0x0000, 0x3600}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM117
  {0x0000, 0x3A00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM118
  {0x0000, 0x3E00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM119
  {0x0000, 0x0000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM120
  {0x0000, 0x0400}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM121
  {0x0000, 0x0800}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM122
  {0x0000, 0x0C00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM123
  {0x0000, 0x1000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM124
  {0xFFFF, 0xEC00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM125
  {0xFFFF, 0xF000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM126
  {0xFFFF, 0xF400}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM127
  {0xFFFF, 0xF800}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM128
  {0xFFFF, 0xFC00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM129
  {0x0000, 0x0200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM130
  {0x0000, 0x0600}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM131
  {0x0000, 0x0A00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM132
  {0x0000, 0x0E00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM133
  {0x0000, 0x1200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM134
  {0xFFFF, 0xEE00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM135
  {0xFFFF, 0xF200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM136
  {0xFFFF, 0xF600}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM137
  {0xFFFF, 0xFA00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM138
  {0xFFFF, 0xFE00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM139
  {0x0000, 0x4000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM140
  {0x0000, 0x4400}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM141
  {0x0000, 0x4800}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM142
  {0x0000, 0x4C00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM143
  {0x0000, 0x5000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM144
  {0x0000, 0x2C00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM145
  {0x0000, 0x3000}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM146
  {0x0000, 0x3400}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM147
  {0x0000, 0x3800}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM148
  {0x0000, 0x3C00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM149
  {0x0000, 0x4200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM150
  {0x0000, 0x4600}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM151
  {0x0000, 0x4A00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM152
  {0x0000, 0x4E00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM153
  {0x0000, 0x5200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM154
  {0x0000, 0x2E00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM155
  {0x0000, 0x3200}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM156
  {0x0000, 0x3600}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM157
  {0x0000, 0x3A00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM158
  {0x0000, 0x3E00}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM159
  {0x0000, 0x0000}, // DDRD0_N0_CHALL_DDRD0_N0_MEM0
  {0x0000, 0x0200}, // DDRD0_N0_CHALL_DDRD0_N0_MEM1
  {0x0000, 0x0000}, // DDRD0_N0_CHALL_DDRD0_N0_MEM2
  {0x0000, 0x0200}, // DDRD0_N0_CHALL_DDRD0_N0_MEM3
  {0x0000, 0x0000}, // DDRD0_N0_CHALL_DDRD0_N0_MEM4
  {0x0000, 0x0200}, // DDRD0_N0_CHALL_DDRD0_N0_MEM5
  {0x0000, 0x0000}, // DDRD0_N0_CHALL_DDRD0_N0_MEM6
  {0x0000, 0x0200}, // DDRD0_N0_CHALL_DDRD0_N0_MEM7
  {0x0000, 0x0000}, // DDRD0_N0_CHALL_DDRD0_N0_MEM8
  {0x0000, 0x0200}, // DDRD0_N0_CHALL_DDRD0_N0_MEM9
  {0x0000, 0x0000}, // DDRD0_N0_CHALL_DDRD0_N0_MEM10
  {0x0000, 0x0200}, // DDRD0_N0_CHALL_DDRD0_N0_MEM11
  {0x0000, 0x0000}, // DDRD0_N0_CHALL_DDRD0_N0_MEM12
  {0x0000, 0x0200}, // DDRD0_N0_CHALL_DDRD0_N0_MEM13
  {0x0000, 0x0000}, // DDRD0_N0_CHALL_DDRD0_N0_MEM14
  {0x0000, 0x0200}, // DDRD0_N0_CHALL_DDRD0_N0_MEM15
  {0x0000, 0x0000}, // DDRD1_N0_CH0_DDRD1_N0_MEM0
  {0x0000, 0x0200}, // DDRD1_N0_CH0_DDRD1_N0_MEM1
  {0x0000, 0x0400}, // DDRD1_N0_CH0_DDRD1_N0_MEM2
  {0x0000, 0x0600}, // DDRD1_N0_CH0_DDRD1_N0_MEM3
  {0x0000, 0x0000}, // DDRD1_N0_CH0_DDRD1_N0_MEM4
  {0x0000, 0x0200}, // DDRD1_N0_CH0_DDRD1_N0_MEM5
  {0x0000, 0x0400}, // DDRD1_N0_CH0_DDRD1_N0_MEM6
  {0x0000, 0x0600}, // DDRD1_N0_CH0_DDRD1_N0_MEM7
  {0x0000, 0x0000}, // DDRD1_N0_CH0_DDRD1_N0_MEM8
  {0x0000, 0x0200}, // DDRD1_N0_CH0_DDRD1_N0_MEM9
  {0x0000, 0x0400}, // DDRD1_N0_CH0_DDRD1_N0_MEM10
  {0x0000, 0x0600}, // DDRD1_N0_CH0_DDRD1_N0_MEM11
  {0x0000, 0x0000}, // DDRD1_N0_CH0_DDRD1_N0_MEM12
  {0x0000, 0x0200}, // DDRD1_N0_CH0_DDRD1_N0_MEM13
  {0x0000, 0x0400}, // DDRD1_N0_CH0_DDRD1_N0_MEM14
  {0x0000, 0x0600}, // DDRD1_N0_CH0_DDRD1_N0_MEM15
  {0x0000, 0x0000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM0
  {0x0000, 0x0400}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM1
  {0x0000, 0x0800}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM2
  {0x0000, 0x0C00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM3
  {0x0000, 0x1000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM4
  {0xFFFF, 0xEC00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM5
  {0xFFFF, 0xF000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM6
  {0xFFFF, 0xF400}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM7
  {0xFFFF, 0xF800}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM8
  {0xFFFF, 0xFC00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM9
  {0x0000, 0x0200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM10
  {0x0000, 0x0600}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM11
  {0x0000, 0x0A00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM12
  {0x0000, 0x0E00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM13
  {0x0000, 0x1200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM14
  {0xFFFF, 0xEE00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM15
  {0xFFFF, 0xF200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM16
  {0xFFFF, 0xF600}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM17
  {0xFFFF, 0xFA00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM18
  {0xFFFF, 0xFE00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM19
  {0x0000, 0x4000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM20
  {0x0000, 0x4400}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM21
  {0x0000, 0x4800}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM22
  {0x0000, 0x4C00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM23
  {0x0000, 0x5000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM24
  {0x0000, 0x2C00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM25
  {0x0000, 0x3000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM26
  {0x0000, 0x3400}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM27
  {0x0000, 0x3800}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM28
  {0x0000, 0x3C00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM29
  {0x0000, 0x4200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM30
  {0x0000, 0x4600}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM31
  {0x0000, 0x4A00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM32
  {0x0000, 0x4E00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM33
  {0x0000, 0x5200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM34
  {0x0000, 0x2E00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM35
  {0x0000, 0x3200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM36
  {0x0000, 0x3600}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM37
  {0x0000, 0x3A00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM38
  {0x0000, 0x3E00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM39
  {0x0000, 0x0000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM40
  {0x0000, 0x0400}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM41
  {0x0000, 0x0800}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM42
  {0x0000, 0x0C00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM43
  {0x0000, 0x1000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM44
  {0xFFFF, 0xEC00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM45
  {0xFFFF, 0xF000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM46
  {0xFFFF, 0xF400}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM47
  {0xFFFF, 0xF800}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM48
  {0xFFFF, 0xFC00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM49
  {0x0000, 0x0200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM50
  {0x0000, 0x0600}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM51
  {0x0000, 0x0A00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM52
  {0x0000, 0x0E00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM53
  {0x0000, 0x1200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM54
  {0xFFFF, 0xEE00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM55
  {0xFFFF, 0xF200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM56
  {0xFFFF, 0xF600}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM57
  {0xFFFF, 0xFA00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM58
  {0xFFFF, 0xFE00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM59
  {0x0000, 0x4000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM60
  {0x0000, 0x4400}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM61
  {0x0000, 0x4800}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM62
  {0x0000, 0x4C00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM63
  {0x0000, 0x5000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM64
  {0x0000, 0x2C00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM65
  {0x0000, 0x3000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM66
  {0x0000, 0x3400}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM67
  {0x0000, 0x3800}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM68
  {0x0000, 0x3C00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM69
  {0x0000, 0x4200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM70
  {0x0000, 0x4600}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM71
  {0x0000, 0x4A00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM72
  {0x0000, 0x4E00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM73
  {0x0000, 0x5200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM74
  {0x0000, 0x2E00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM75
  {0x0000, 0x3200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM76
  {0x0000, 0x3600}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM77
  {0x0000, 0x3A00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM78
  {0x0000, 0x3E00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM79
  {0x0000, 0x0000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM80
  {0x0000, 0x0400}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM81
  {0x0000, 0x0800}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM82
  {0x0000, 0x0C00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM83
  {0x0000, 0x1000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM84
  {0xFFFF, 0xEC00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM85
  {0xFFFF, 0xF000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM86
  {0xFFFF, 0xF400}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM87
  {0xFFFF, 0xF800}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM88
  {0xFFFF, 0xFC00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM89
  {0x0000, 0x0200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM90
  {0x0000, 0x0600}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM91
  {0x0000, 0x0A00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM92
  {0x0000, 0x0E00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM93
  {0x0000, 0x1200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM94
  {0xFFFF, 0xEE00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM95
  {0xFFFF, 0xF200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM96
  {0xFFFF, 0xF600}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM97
  {0xFFFF, 0xFA00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM98
  {0xFFFF, 0xFE00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM99
  {0x0000, 0x4000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM100
  {0x0000, 0x4400}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM101
  {0x0000, 0x4800}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM102
  {0x0000, 0x4C00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM103
  {0x0000, 0x5000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM104
  {0x0000, 0x2C00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM105
  {0x0000, 0x3000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM106
  {0x0000, 0x3400}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM107
  {0x0000, 0x3800}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM108
  {0x0000, 0x3C00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM109
  {0x0000, 0x4200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM110
  {0x0000, 0x4600}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM111
  {0x0000, 0x4A00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM112
  {0x0000, 0x4E00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM113
  {0x0000, 0x5200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM114
  {0x0000, 0x2E00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM115
  {0x0000, 0x3200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM116
  {0x0000, 0x3600}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM117
  {0x0000, 0x3A00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM118
  {0x0000, 0x3E00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM119
  {0x0000, 0x0000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM120
  {0x0000, 0x0400}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM121
  {0x0000, 0x0800}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM122
  {0x0000, 0x0C00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM123
  {0x0000, 0x1000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM124
  {0xFFFF, 0xEC00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM125
  {0xFFFF, 0xF000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM126
  {0xFFFF, 0xF400}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM127
  {0xFFFF, 0xF800}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM128
  {0xFFFF, 0xFC00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM129
  {0x0000, 0x0200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM130
  {0x0000, 0x0600}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM131
  {0x0000, 0x0A00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM132
  {0x0000, 0x0E00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM133
  {0x0000, 0x1200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM134
  {0xFFFF, 0xEE00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM135
  {0xFFFF, 0xF200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM136
  {0xFFFF, 0xF600}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM137
  {0xFFFF, 0xFA00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM138
  {0xFFFF, 0xFE00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM139
  {0x0000, 0x4000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM140
  {0x0000, 0x4400}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM141
  {0x0000, 0x4800}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM142
  {0x0000, 0x4C00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM143
  {0x0000, 0x5000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM144
  {0x0000, 0x2C00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM145
  {0x0000, 0x3000}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM146
  {0x0000, 0x3400}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM147
  {0x0000, 0x3800}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM148
  {0x0000, 0x3C00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM149
  {0x0000, 0x4200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM150
  {0x0000, 0x4600}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM151
  {0x0000, 0x4A00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM152
  {0x0000, 0x4E00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM153
  {0x0000, 0x5200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM154
  {0x0000, 0x2E00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM155
  {0x0000, 0x3200}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM156
  {0x0000, 0x3600}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM157
  {0x0000, 0x3A00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM158
  {0x0000, 0x3E00}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM159
  {0x0000, 0x0000}, // DDRD1_N0_CHALL_DDRD1_N0_MEM0
  {0x0000, 0x0200}, // DDRD1_N0_CHALL_DDRD1_N0_MEM1
  {0x0000, 0x0000}, // DDRD1_N0_CHALL_DDRD1_N0_MEM2
  {0x0000, 0x0200}, // DDRD1_N0_CHALL_DDRD1_N0_MEM3
  {0x0000, 0x0000}, // DDRD1_N0_CHALL_DDRD1_N0_MEM4
  {0x0000, 0x0200}, // DDRD1_N0_CHALL_DDRD1_N0_MEM5
  {0x0000, 0x0000}, // DDRD1_N0_CHALL_DDRD1_N0_MEM6
  {0x0000, 0x0200}, // DDRD1_N0_CHALL_DDRD1_N0_MEM7
  {0x0000, 0x0000}, // DDRD1_N0_CHALL_DDRD1_N0_MEM8
  {0x0000, 0x0200}, // DDRD1_N0_CHALL_DDRD1_N0_MEM9
  {0x0000, 0x0000}, // DDRD1_N0_CHALL_DDRD1_N0_MEM10
  {0x0000, 0x0200}, // DDRD1_N0_CHALL_DDRD1_N0_MEM11
  {0x0000, 0x0000}, // DDRD1_N0_CHALL_DDRD1_N0_MEM12
  {0x0000, 0x0200}, // DDRD1_N0_CHALL_DDRD1_N0_MEM13
  {0x0000, 0x0000}, // DDRD1_N0_CHALL_DDRD1_N0_MEM14
  {0x0000, 0x0200}, // DDRD1_N0_CHALL_DDRD1_N0_MEM15
  {0x0000, 0x0000}, // DDRINTF_MEM0
  {0x0000, 0x0000}, // DDRINTF_MEM1
  {0x0000, 0x0000}, // DDRINTF_MEM2
  {0x0000, 0x0000}, // DDRINTF_MEM3
  {0x0000, 0x0000}, // DDRSAI_DDRSAI_MEM0
  {0x0000, 0x0000}, // DDRSAI_DDRSAI_MEM1
  {0x0000, 0x0000}, // DDRSAI_DDRSAI_MEM2
  {0x0000, 0x0000}, // DDRSAI_DDRSAI_MEM3
  {0x0000, 0x0000}, // MCMISC_MEM_MCMISC_CSR0
  {0x0000, 0x0000}, // MCMISC_MEM_MCMISC_CSR1
  {0x0000, 0x0000}, // MCMISC_MEM_MCMISC_CSR2
  {0x0000, 0x0000}, // MCMISC_MEM_MCMISC_CSR3
  {0x0000, 0x0000}, // MC_DEC_MEM_CSR0
  {0x0000, 0x4000}, // MC_DEC_MEM_CSR1
  {0x0000, 0x0000}, // MC_DEC_MEM_CSR2
  {0x0000, 0x4000}, // MC_DEC_MEM_CSR3
  {0x0000, 0x0000}, // MC_DEC_MEM_CSR4
  {0x0000, 0x4000}, // MC_DEC_MEM_CSR5
  {0x0000, 0x0000}, // MC_DEC_MEM_CSR6
  {0x0000, 0x4000}, // MC_DEC_MEM_CSR7
  },
};

UINT8 ChannelToInstanceMapGenerated_DDR[MAX_BLUEPRINTS_DDR][MAX_BOXES_DDR][MAX_CHANNELS_DDR] = {
//CH00  CH01  CH02  CH03  CH04  CH05  CH06  CH07  
  { // BLUEPRINT_SPR
  {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07}, // DDRCC0_CH0_DDRCC0_MEM
  {0x00, 0x02, 0x04, 0x06, 0x08, 0x0A, 0x0C, 0x0E}, // DDRCC0_CH0A_DDRCC0_MEM
  {0x00, 0x00, 0x01, 0x01, 0x02, 0x02, 0x03, 0x03}, // DDRCC0_CHALL_DDRCC0_MEM
  {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07}, // DDRCC1_CH0_DDRCC1_MEM
  {0x00, 0x02, 0x04, 0x06, 0x08, 0x0A, 0x0C, 0x0E}, // DDRCC1_CH0A_DDRCC1_MEM
  {0x00, 0x00, 0x01, 0x01, 0x02, 0x02, 0x03, 0x03}, // DDRCC1_CHALL_DDRCC1_MEM
  {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07}, // DDRCLK_CH0_MEM
  {0x00, 0x00, 0x01, 0x01, 0x02, 0x02, 0x03, 0x03}, // DDRCLK_CHALL_MEM
  {0x00, 0x00, 0x01, 0x01, 0x02, 0x02, 0x03, 0x03}, // DDRCOMP_MEM
  {0x00, 0x02, 0x04, 0x06, 0x08, 0x0A, 0x0C, 0x0E}, // DDRD0_N0_CH0_DDRD0_N0_MEM
  {0x00, 0x14, 0x28, 0x3C, 0x50, 0x64, 0x78, 0x8C}, // DDRD0_N0_CH0A_0_DDRD0_N0_MEM
  {0x00, 0x02, 0x04, 0x06, 0x08, 0x0A, 0x0C, 0x0E}, // DDRD0_N0_CHALL_DDRD0_N0_MEM
  {0x00, 0x02, 0x04, 0x06, 0x08, 0x0A, 0x0C, 0x0E}, // DDRD1_N0_CH0_DDRD1_N0_MEM
  {0x00, 0x14, 0x28, 0x3C, 0x50, 0x64, 0x78, 0x8C}, // DDRD1_N0_CH0A_0_DDRD1_N0_MEM
  {0x00, 0x02, 0x04, 0x06, 0x08, 0x0A, 0x0C, 0x0E}, // DDRD1_N0_CHALL_DDRD1_N0_MEM
  {0x00, 0x00, 0x01, 0x01, 0x02, 0x02, 0x03, 0x03}, // DDRINTF_MEM
  {0x00, 0x00, 0x01, 0x01, 0x02, 0x02, 0x03, 0x03}, // DDRSAI_DDRSAI_MEM
  {0x00, 0x00, 0x01, 0x01, 0x02, 0x02, 0x03, 0x03}, // MCMISC_MEM_MCMISC_CSR
  {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07}, // MC_DEC_MEM_CSR
  },
};

#if CAPSULESTRINGS_DDR
CONST UINT8 UnitStringsGenerated_DDR[MAX_BLUEPRINTS_DDR][MAX_BOXES_DDR][MAX_BOXNAME_LENGTH_DDR] = {
  { // BLUEPRINT_SPR
  {"DDRCC0_CH0_DDRCC0_MEM       "}, // 000
  {"DDRCC0_CH0A_DDRCC0_MEM      "}, // 001
  {"DDRCC0_CHALL_DDRCC0_MEM     "}, // 002
  {"DDRCC1_CH0_DDRCC1_MEM       "}, // 003
  {"DDRCC1_CH0A_DDRCC1_MEM      "}, // 004
  {"DDRCC1_CHALL_DDRCC1_MEM     "}, // 005
  {"DDRCLK_CH0_MEM              "}, // 006
  {"DDRCLK_CHALL_MEM            "}, // 007
  {"DDRCOMP_MEM                 "}, // 008
  {"DDRD0_N0_CH0_DDRD0_N0_MEM   "}, // 009
  {"DDRD0_N0_CH0A_0_DDRD0_N0_MEM"}, // 00A
  {"DDRD0_N0_CHALL_DDRD0_N0_MEM "}, // 00B
  {"DDRD1_N0_CH0_DDRD1_N0_MEM   "}, // 00C
  {"DDRD1_N0_CH0A_0_DDRD1_N0_MEM"}, // 00D
  {"DDRD1_N0_CHALL_DDRD1_N0_MEM "}, // 00E
  {"DDRINTF_MEM                 "}, // 00F
  {"DDRSAI_DDRSAI_MEM           "}, // 010
  {"MCMISC_MEM_MCMISC_CSR       "}, // 011
  {"MC_DEC_MEM_CSR              "}, // 012
  },
};
#endif // CAPSULESTRINGS_DDR

//
// Floorplan layout to map logical channel and strobe to a physical channel and strobe.
//
CONST FLOORPLAN FloorPlanGenerated_DDR[MAX_BLUEPRINTS_DDR][MAX_CHANNELS_DDR][MAX_STROBES_DDR] = {
//     S0       S1       S2       S3       S4       S5       S6       S7       S8       S9      S10      S11      S12      S13      S14      S15      S16      S17  
  { // BLUEPRINT_SPR
  {  {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0}}, // CH0
  {  {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0}}, // CH1
  {  {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0}}, // CH2
  {  {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0}}, // CH3
  {  {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0}}, // CH4
  {  {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0}}, // CH5
  {  {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0}}, // CH6
  {  {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0},   {0,0}}, // CH7
  },
};
//
// Given a base register (i.e. Strobe0/Rank0's copy of the register, these tables index to the correct register location for a given strobe/rank.
//
CONST INT16 StrobeToRegisterGenerated_DDR[MAX_BLUEPRINTS_DDR][MAX_STROBES_DDR][2] = {
//  Sub-box Offset  Register Offset
  { // BLUEPRINT_SPR
  {0,              0},             // S0
  {0,              0},             // S1
  {0,              0},             // S2
  {0,              0},             // S3
  {0,              0},             // S4
  {0,              0},             // S5
  {0,              0},             // S6
  {0,              0},             // S7
  {0,              0},             // S8
  {0,              0},             // S9
  {0,              0},             // S10
  {0,              0},             // S11
  {0,              0},             // S12
  {0,              0},             // S13
  {0,              0},             // S14
  {0,              0},             // S15
  {0,              0},             // S16
  {0,              0},             // S17
  },
};

CONST INT16 RankToRegisterGenerated_DDR[MAX_BLUEPRINTS_DDR][MAX_RANKS_DDR][2] = {
//  Sub-box Offset  Register Offset
  { // BLUEPRINT_SPR
   {0,              0},             // R0
   {0,              0},             // R1
   {0,              0},             // R2
   {0,              0},             // R3
   {0,              0},             // R4
   {0,              0},             // R5
   {0,              0},             // R6
   {0,              0},             // R7
  },
};

//
// Blueprint project defines
//
UINT32 MAX_CH_PER_MEMSS_GENERATED_DDR[MAX_BLUEPRINTS_DDR] = {MAX_CH_PER_MEMSS_BLUEPRINT_SPR_DDR};
UINT32 MAX_TOTAL_CHANNEL_GENERATED_DDR[MAX_BLUEPRINTS_DDR] = {MAX_TOTAL_CHANNEL_BLUEPRINT_SPR_DDR};
