{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port sys_clock -pg 1 -y 230 -defaultsOSRD
preplace port hsync_0 -pg 1 -y 710 -defaultsOSRD
preplace port vsync_0 -pg 1 -y 730 -defaultsOSRD
preplace port reset -pg 1 -y 140 -defaultsOSRD
preplace port DDR2_0 -pg 1 -y 20 -defaultsOSRD
preplace portBus pix_g_0 -pg 1 -y 670 -defaultsOSRD
preplace portBus pix_b_0 -pg 1 -y 690 -defaultsOSRD
preplace portBus pix_r_0 -pg 1 -y 650 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -y 370 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -y 220 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -y 440 -defaultsOSRD
preplace inst rst_mig_7series_0_81M -pg 1 -lvl 4 -y 120 -defaultsOSRD
preplace inst axi_vip_0 -pg 1 -lvl 4 -y 550 -defaultsOSRD
preplace inst axi_vip_1 -pg 1 -lvl 3 -y 300 -defaultsOSRD
preplace inst stream2vga_0 -pg 1 -lvl 6 -y 690 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -y 410 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 2 -y 330 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 5 -y 690 -defaultsOSRD
preplace netloc clk_wiz_clk_out2 1 1 5 N 220 NJ 220 NJ 220 NJ 220 1520J
preplace netloc clk_wiz_locked 1 1 1 200
preplace netloc mig_7series_0_DDR2 1 6 1 1780
preplace netloc axi_vip_1_M_AXI 1 3 1 N
preplace netloc stream2vga_0_hsync 1 6 1 NJ
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 N
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 1 1150
preplace netloc stream2vga_0_pix_b 1 6 1 NJ
preplace netloc fifo_generator_0_M_AXIS 1 5 1 N
preplace netloc sys_clock_1 1 0 1 NJ
preplace netloc axi_vip_0_M_AXI 1 4 1 1140
preplace netloc mig_7series_0_ui_clk 1 3 4 790 620 1170 600 1520J 590 1780
preplace netloc rst_mig_7series_0_81M_peripheral_aresetn 1 4 2 1180 590 1500J
preplace netloc stream2vga_0_pix_r 1 6 1 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 N
preplace netloc stream2vga_0_pix_g 1 6 1 NJ
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 1 N
preplace netloc reset_0_1 1 0 6 20 300 220 210 NJ 210 760 630 1180J 610 1510
preplace netloc stream2vga_0_vsync 1 6 1 NJ
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 2 4 560 370 780 240 1130 780 1510J
preplace netloc clk_wiz_clk_out1 1 1 5 210 230 560 230 770 230 1160 770 1500J
levelinfo -pg 1 0 110 390 660 960 1340 1650 1800 -top 0 -bot 790
"
}
{
   "da_axi4_cnt":"12",
   "da_board_cnt":"20",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"32"
}
