ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/main.c"
  19              		.section	.text.MPU_Config,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MPU_Config:
  26              	.LFB161:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** #include "usbd_cdc_if.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** #include "athena.h"
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END Includes */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 2


  33:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** FDCAN_HandleTypeDef hfdcan1;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  52:Core/Src/main.c **** SPI_HandleTypeDef hspi3;
  53:Core/Src/main.c **** SPI_HandleTypeDef hspi4;
  54:Core/Src/main.c **** SPI_HandleTypeDef hspi6;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** UART_HandleTypeDef huart4;
  59:Core/Src/main.c **** UART_HandleTypeDef huart8;
  60:Core/Src/main.c **** UART_HandleTypeDef huart1;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** WWDG_HandleTypeDef hwwdg1;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE BEGIN PV */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* USER CODE END PV */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  69:Core/Src/main.c **** void SystemClock_Config(void);
  70:Core/Src/main.c **** static void MPU_Config(void);
  71:Core/Src/main.c **** static void MX_GPIO_Init(void);
  72:Core/Src/main.c **** static void MX_SPI1_Init(void);
  73:Core/Src/main.c **** static void MX_SPI3_Init(void);
  74:Core/Src/main.c **** static void MX_SPI4_Init(void);
  75:Core/Src/main.c **** static void MX_SPI6_Init(void);
  76:Core/Src/main.c **** static void MX_UART8_Init(void);
  77:Core/Src/main.c **** static void MX_WWDG1_Init(void);
  78:Core/Src/main.c **** static void MX_UART4_Init(void);
  79:Core/Src/main.c **** static void MX_FDCAN1_Init(void);
  80:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  81:Core/Src/main.c **** static void MX_TIM1_Init(void);
  82:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** /* USER CODE END PFP */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  87:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** /* USER CODE END 0 */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 3


  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** /**
  92:Core/Src/main.c ****   * @brief  The application entry point.
  93:Core/Src/main.c ****   * @retval int
  94:Core/Src/main.c ****   */
  95:Core/Src/main.c **** int main(void)
  96:Core/Src/main.c **** {
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE END 1 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
 103:Core/Src/main.c ****   MPU_Config();
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 108:Core/Src/main.c ****   HAL_Init();
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE END Init */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Configure the system clock */
 115:Core/Src/main.c ****   SystemClock_Config();
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 118:Core/Src/main.c **** Athena_LED_PinConfig led_pins = {
 119:Core/Src/main.c ****       .port_r = MPU_R_GPIO_Port,
 120:Core/Src/main.c ****       .pin_r = MPU_R_Pin,
 121:Core/Src/main.c ****       .port_g = MPU_G_GPIO_Port,
 122:Core/Src/main.c ****       .pin_g = MPU_G_Pin,
 123:Core/Src/main.c ****       .port_b = MPU_B_GPIO_Port,
 124:Core/Src/main.c ****       .pin_b = MPU_B_Pin
 125:Core/Src/main.c ****   };
 126:Core/Src/main.c ****   Athena_Init(&led_pins);
 127:Core/Src/main.c ****   /* USER CODE END SysInit */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /* Initialize all configured peripherals */
 130:Core/Src/main.c ****   MX_GPIO_Init();
 131:Core/Src/main.c ****   MX_SPI1_Init();
 132:Core/Src/main.c ****   MX_SPI3_Init();
 133:Core/Src/main.c ****   MX_SPI4_Init();
 134:Core/Src/main.c ****   MX_SPI6_Init();
 135:Core/Src/main.c ****   MX_UART8_Init();
 136:Core/Src/main.c ****   MX_WWDG1_Init();
 137:Core/Src/main.c ****   MX_UART4_Init();
 138:Core/Src/main.c ****   MX_FDCAN1_Init();
 139:Core/Src/main.c ****   MX_USART1_UART_Init();
 140:Core/Src/main.c ****   MX_TIM1_Init();
 141:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 142:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 143:Core/Src/main.c ****   // MX_USB_DEVICE_Init();
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   // HAL_Delay(2000);
 146:Core/Src/main.c ****   // HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_SET);
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 4


 147:Core/Src/main.c ****   // HAL_Delay(500);
 148:Core/Src/main.c ****   // HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_RESET);
 149:Core/Src/main.c ****   // HAL_Delay(500);
 150:Core/Src/main.c ****   /* USER CODE END 2 */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* Infinite loop */
 153:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 154:Core/Src/main.c ****   while (1)
 155:Core/Src/main.c ****   {
 156:Core/Src/main.c ****   // uint8_t cdc_message[] = "MPU Initialized\r\n";
 157:Core/Src/main.c ****   // CDC_Transmit_FS(cdc_message, sizeof(cdc_message) - 1);
 158:Core/Src/main.c ****   LED_Test_Sequence();
 159:Core/Src/main.c ****     // HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_SET);
 160:Core/Src/main.c ****     // HAL_Delay(1000);
 161:Core/Src/main.c ****     // HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_RESET);
 162:Core/Src/main.c ****     // HAL_Delay(1000);
 163:Core/Src/main.c ****     /* USER CODE END WHILE */
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 166:Core/Src/main.c ****   }
 167:Core/Src/main.c ****   /* USER CODE END 3 */
 168:Core/Src/main.c **** }
 169:Core/Src/main.c **** 
 170:Core/Src/main.c **** /**
 171:Core/Src/main.c ****   * @brief System Clock Configuration
 172:Core/Src/main.c ****   * @retval None
 173:Core/Src/main.c ****   */
 174:Core/Src/main.c **** void SystemClock_Config(void)
 175:Core/Src/main.c **** {
 176:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 177:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /** Supply configuration update enable
 180:Core/Src/main.c ****   */
 181:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 184:Core/Src/main.c ****   */
 185:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 190:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 191:Core/Src/main.c ****   */
 192:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 193:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 194:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 195:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 18;
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 5


 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 206:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 207:Core/Src/main.c ****   {
 208:Core/Src/main.c ****     Error_Handler();
 209:Core/Src/main.c ****   }
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 212:Core/Src/main.c ****   */
 213:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 214:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 215:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 216:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 217:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 218:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 219:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 220:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 221:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 222:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 225:Core/Src/main.c ****   {
 226:Core/Src/main.c ****     Error_Handler();
 227:Core/Src/main.c ****   }
 228:Core/Src/main.c **** }
 229:Core/Src/main.c **** 
 230:Core/Src/main.c **** /**
 231:Core/Src/main.c ****   * @brief FDCAN1 Initialization Function
 232:Core/Src/main.c ****   * @param None
 233:Core/Src/main.c ****   * @retval None
 234:Core/Src/main.c ****   */
 235:Core/Src/main.c **** static void MX_FDCAN1_Init(void)
 236:Core/Src/main.c **** {
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 0 */
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 0 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 1 */
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 1 */
 245:Core/Src/main.c ****   hfdcan1.Instance = FDCAN1;
 246:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 247:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 248:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 249:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 250:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 251:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 16;
 252:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 253:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 1;
 254:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 1;
 255:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 256:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
 257:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 258:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
 259:Core/Src/main.c ****   hfdcan1.Init.MessageRAMOffset = 0;
 260:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 6


 261:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 262:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 263:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 264:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 265:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 266:Core/Src/main.c ****   hfdcan1.Init.RxBuffersNbr = 0;
 267:Core/Src/main.c ****   hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 268:Core/Src/main.c ****   hfdcan1.Init.TxEventsNbr = 0;
 269:Core/Src/main.c ****   hfdcan1.Init.TxBuffersNbr = 0;
 270:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 271:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 272:Core/Src/main.c ****   hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 273:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 274:Core/Src/main.c ****   {
 275:Core/Src/main.c ****     Error_Handler();
 276:Core/Src/main.c ****   }
 277:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 2 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 2 */
 280:Core/Src/main.c **** 
 281:Core/Src/main.c **** }
 282:Core/Src/main.c **** 
 283:Core/Src/main.c **** /**
 284:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 285:Core/Src/main.c ****   * @param None
 286:Core/Src/main.c ****   * @retval None
 287:Core/Src/main.c ****   */
 288:Core/Src/main.c **** static void MX_SPI1_Init(void)
 289:Core/Src/main.c **** {
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 298:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 299:Core/Src/main.c ****   hspi1.Instance = SPI1;
 300:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 301:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 302:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 303:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 304:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 305:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 306:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 307:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 308:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 309:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 310:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 311:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 312:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 313:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 314:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 315:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 316:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 317:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 7


 318:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 319:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 320:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 321:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 322:Core/Src/main.c ****   {
 323:Core/Src/main.c ****     Error_Handler();
 324:Core/Src/main.c ****   }
 325:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 328:Core/Src/main.c **** 
 329:Core/Src/main.c **** }
 330:Core/Src/main.c **** 
 331:Core/Src/main.c **** /**
 332:Core/Src/main.c ****   * @brief SPI3 Initialization Function
 333:Core/Src/main.c ****   * @param None
 334:Core/Src/main.c ****   * @retval None
 335:Core/Src/main.c ****   */
 336:Core/Src/main.c **** static void MX_SPI3_Init(void)
 337:Core/Src/main.c **** {
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /* USER CODE END SPI3_Init 0 */
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /* USER CODE END SPI3_Init 1 */
 346:Core/Src/main.c ****   /* SPI3 parameter configuration*/
 347:Core/Src/main.c ****   hspi3.Instance = SPI3;
 348:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 349:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 350:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 351:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 352:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 353:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 354:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 355:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 356:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 357:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 358:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 0x0;
 359:Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 360:Core/Src/main.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 361:Core/Src/main.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 362:Core/Src/main.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 363:Core/Src/main.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 364:Core/Src/main.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 365:Core/Src/main.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 366:Core/Src/main.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 367:Core/Src/main.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 368:Core/Src/main.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 369:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 370:Core/Src/main.c ****   {
 371:Core/Src/main.c ****     Error_Handler();
 372:Core/Src/main.c ****   }
 373:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 374:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 8


 375:Core/Src/main.c ****   /* USER CODE END SPI3_Init 2 */
 376:Core/Src/main.c **** 
 377:Core/Src/main.c **** }
 378:Core/Src/main.c **** 
 379:Core/Src/main.c **** /**
 380:Core/Src/main.c ****   * @brief SPI4 Initialization Function
 381:Core/Src/main.c ****   * @param None
 382:Core/Src/main.c ****   * @retval None
 383:Core/Src/main.c ****   */
 384:Core/Src/main.c **** static void MX_SPI4_Init(void)
 385:Core/Src/main.c **** {
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /* USER CODE BEGIN SPI4_Init 0 */
 388:Core/Src/main.c **** 
 389:Core/Src/main.c ****   /* USER CODE END SPI4_Init 0 */
 390:Core/Src/main.c **** 
 391:Core/Src/main.c ****   /* USER CODE BEGIN SPI4_Init 1 */
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /* USER CODE END SPI4_Init 1 */
 394:Core/Src/main.c ****   /* SPI4 parameter configuration*/
 395:Core/Src/main.c ****   hspi4.Instance = SPI4;
 396:Core/Src/main.c ****   hspi4.Init.Mode = SPI_MODE_MASTER;
 397:Core/Src/main.c ****   hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 398:Core/Src/main.c ****   hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 399:Core/Src/main.c ****   hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 400:Core/Src/main.c ****   hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 401:Core/Src/main.c ****   hspi4.Init.NSS = SPI_NSS_SOFT;
 402:Core/Src/main.c ****   hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 403:Core/Src/main.c ****   hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 404:Core/Src/main.c ****   hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 405:Core/Src/main.c ****   hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 406:Core/Src/main.c ****   hspi4.Init.CRCPolynomial = 0x0;
 407:Core/Src/main.c ****   hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 408:Core/Src/main.c ****   hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 409:Core/Src/main.c ****   hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 410:Core/Src/main.c ****   hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 411:Core/Src/main.c ****   hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 412:Core/Src/main.c ****   hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 413:Core/Src/main.c ****   hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 414:Core/Src/main.c ****   hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 415:Core/Src/main.c ****   hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 416:Core/Src/main.c ****   hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 417:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi4) != HAL_OK)
 418:Core/Src/main.c ****   {
 419:Core/Src/main.c ****     Error_Handler();
 420:Core/Src/main.c ****   }
 421:Core/Src/main.c ****   /* USER CODE BEGIN SPI4_Init 2 */
 422:Core/Src/main.c **** 
 423:Core/Src/main.c ****   /* USER CODE END SPI4_Init 2 */
 424:Core/Src/main.c **** 
 425:Core/Src/main.c **** }
 426:Core/Src/main.c **** 
 427:Core/Src/main.c **** /**
 428:Core/Src/main.c ****   * @brief SPI6 Initialization Function
 429:Core/Src/main.c ****   * @param None
 430:Core/Src/main.c ****   * @retval None
 431:Core/Src/main.c ****   */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 9


 432:Core/Src/main.c **** static void MX_SPI6_Init(void)
 433:Core/Src/main.c **** {
 434:Core/Src/main.c **** 
 435:Core/Src/main.c ****   /* USER CODE BEGIN SPI6_Init 0 */
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   /* USER CODE END SPI6_Init 0 */
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   /* USER CODE BEGIN SPI6_Init 1 */
 440:Core/Src/main.c **** 
 441:Core/Src/main.c ****   /* USER CODE END SPI6_Init 1 */
 442:Core/Src/main.c ****   /* SPI6 parameter configuration*/
 443:Core/Src/main.c ****   hspi6.Instance = SPI6;
 444:Core/Src/main.c ****   hspi6.Init.Mode = SPI_MODE_MASTER;
 445:Core/Src/main.c ****   hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 446:Core/Src/main.c ****   hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 447:Core/Src/main.c ****   hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 448:Core/Src/main.c ****   hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 449:Core/Src/main.c ****   hspi6.Init.NSS = SPI_NSS_SOFT;
 450:Core/Src/main.c ****   hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 451:Core/Src/main.c ****   hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 452:Core/Src/main.c ****   hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 453:Core/Src/main.c ****   hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 454:Core/Src/main.c ****   hspi6.Init.CRCPolynomial = 0x0;
 455:Core/Src/main.c ****   hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 456:Core/Src/main.c ****   hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 457:Core/Src/main.c ****   hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 458:Core/Src/main.c ****   hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 459:Core/Src/main.c ****   hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 460:Core/Src/main.c ****   hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 461:Core/Src/main.c ****   hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 462:Core/Src/main.c ****   hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 463:Core/Src/main.c ****   hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 464:Core/Src/main.c ****   hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 465:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi6) != HAL_OK)
 466:Core/Src/main.c ****   {
 467:Core/Src/main.c ****     Error_Handler();
 468:Core/Src/main.c ****   }
 469:Core/Src/main.c ****   /* USER CODE BEGIN SPI6_Init 2 */
 470:Core/Src/main.c **** 
 471:Core/Src/main.c ****   /* USER CODE END SPI6_Init 2 */
 472:Core/Src/main.c **** 
 473:Core/Src/main.c **** }
 474:Core/Src/main.c **** 
 475:Core/Src/main.c **** /**
 476:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 477:Core/Src/main.c ****   * @param None
 478:Core/Src/main.c ****   * @retval None
 479:Core/Src/main.c ****   */
 480:Core/Src/main.c **** static void MX_TIM1_Init(void)
 481:Core/Src/main.c **** {
 482:Core/Src/main.c **** 
 483:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 484:Core/Src/main.c **** 
 485:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 486:Core/Src/main.c **** 
 487:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 488:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 10


 489:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 490:Core/Src/main.c **** 
 491:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 492:Core/Src/main.c **** 
 493:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 494:Core/Src/main.c ****   htim1.Instance = TIM1;
 495:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 496:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 497:Core/Src/main.c ****   htim1.Init.Period = 65535;
 498:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 499:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 500:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 501:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 502:Core/Src/main.c ****   {
 503:Core/Src/main.c ****     Error_Handler();
 504:Core/Src/main.c ****   }
 505:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 506:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 507:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 508:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 509:Core/Src/main.c ****   {
 510:Core/Src/main.c ****     Error_Handler();
 511:Core/Src/main.c ****   }
 512:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 513:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 514:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 515:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 516:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 517:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 518:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 519:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 520:Core/Src/main.c ****   {
 521:Core/Src/main.c ****     Error_Handler();
 522:Core/Src/main.c ****   }
 523:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 524:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 525:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 526:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 527:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 528:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 529:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 530:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 531:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 532:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 533:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 534:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 535:Core/Src/main.c ****   {
 536:Core/Src/main.c ****     Error_Handler();
 537:Core/Src/main.c ****   }
 538:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 539:Core/Src/main.c **** 
 540:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 541:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 542:Core/Src/main.c **** 
 543:Core/Src/main.c **** }
 544:Core/Src/main.c **** 
 545:Core/Src/main.c **** /**
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 11


 546:Core/Src/main.c ****   * @brief UART4 Initialization Function
 547:Core/Src/main.c ****   * @param None
 548:Core/Src/main.c ****   * @retval None
 549:Core/Src/main.c ****   */
 550:Core/Src/main.c **** static void MX_UART4_Init(void)
 551:Core/Src/main.c **** {
 552:Core/Src/main.c **** 
 553:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 554:Core/Src/main.c **** 
 555:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 556:Core/Src/main.c **** 
 557:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 560:Core/Src/main.c ****   huart4.Instance = UART4;
 561:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 562:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 563:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 564:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 565:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 566:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 567:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 568:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 569:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 570:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 571:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart4, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 572:Core/Src/main.c ****   {
 573:Core/Src/main.c ****     Error_Handler();
 574:Core/Src/main.c ****   }
 575:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 576:Core/Src/main.c ****   {
 577:Core/Src/main.c ****     Error_Handler();
 578:Core/Src/main.c ****   }
 579:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 580:Core/Src/main.c ****   {
 581:Core/Src/main.c ****     Error_Handler();
 582:Core/Src/main.c ****   }
 583:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 584:Core/Src/main.c ****   {
 585:Core/Src/main.c ****     Error_Handler();
 586:Core/Src/main.c ****   }
 587:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 588:Core/Src/main.c **** 
 589:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 590:Core/Src/main.c **** 
 591:Core/Src/main.c **** }
 592:Core/Src/main.c **** 
 593:Core/Src/main.c **** /**
 594:Core/Src/main.c ****   * @brief UART8 Initialization Function
 595:Core/Src/main.c ****   * @param None
 596:Core/Src/main.c ****   * @retval None
 597:Core/Src/main.c ****   */
 598:Core/Src/main.c **** static void MX_UART8_Init(void)
 599:Core/Src/main.c **** {
 600:Core/Src/main.c **** 
 601:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 0 */
 602:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 12


 603:Core/Src/main.c ****   /* USER CODE END UART8_Init 0 */
 604:Core/Src/main.c **** 
 605:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 1 */
 606:Core/Src/main.c **** 
 607:Core/Src/main.c ****   /* USER CODE END UART8_Init 1 */
 608:Core/Src/main.c ****   huart8.Instance = UART8;
 609:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 610:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 611:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 612:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 613:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 614:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 615:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 616:Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 617:Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 618:Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 619:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 620:Core/Src/main.c ****   {
 621:Core/Src/main.c ****     Error_Handler();
 622:Core/Src/main.c ****   }
 623:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 624:Core/Src/main.c ****   {
 625:Core/Src/main.c ****     Error_Handler();
 626:Core/Src/main.c ****   }
 627:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 628:Core/Src/main.c ****   {
 629:Core/Src/main.c ****     Error_Handler();
 630:Core/Src/main.c ****   }
 631:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 632:Core/Src/main.c ****   {
 633:Core/Src/main.c ****     Error_Handler();
 634:Core/Src/main.c ****   }
 635:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 2 */
 636:Core/Src/main.c **** 
 637:Core/Src/main.c ****   /* USER CODE END UART8_Init 2 */
 638:Core/Src/main.c **** 
 639:Core/Src/main.c **** }
 640:Core/Src/main.c **** 
 641:Core/Src/main.c **** /**
 642:Core/Src/main.c ****   * @brief USART1 Initialization Function
 643:Core/Src/main.c ****   * @param None
 644:Core/Src/main.c ****   * @retval None
 645:Core/Src/main.c ****   */
 646:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 647:Core/Src/main.c **** {
 648:Core/Src/main.c **** 
 649:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 650:Core/Src/main.c **** 
 651:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 652:Core/Src/main.c **** 
 653:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 654:Core/Src/main.c **** 
 655:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 656:Core/Src/main.c ****   huart1.Instance = USART1;
 657:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 658:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 659:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 13


 660:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 661:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 662:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 663:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 664:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 665:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 666:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 667:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 668:Core/Src/main.c ****   {
 669:Core/Src/main.c ****     Error_Handler();
 670:Core/Src/main.c ****   }
 671:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 672:Core/Src/main.c ****   {
 673:Core/Src/main.c ****     Error_Handler();
 674:Core/Src/main.c ****   }
 675:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 676:Core/Src/main.c ****   {
 677:Core/Src/main.c ****     Error_Handler();
 678:Core/Src/main.c ****   }
 679:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 680:Core/Src/main.c ****   {
 681:Core/Src/main.c ****     Error_Handler();
 682:Core/Src/main.c ****   }
 683:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 684:Core/Src/main.c **** 
 685:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 686:Core/Src/main.c **** 
 687:Core/Src/main.c **** }
 688:Core/Src/main.c **** 
 689:Core/Src/main.c **** /**
 690:Core/Src/main.c ****   * @brief WWDG1 Initialization Function
 691:Core/Src/main.c ****   * @param None
 692:Core/Src/main.c ****   * @retval None
 693:Core/Src/main.c ****   */
 694:Core/Src/main.c **** static void MX_WWDG1_Init(void)
 695:Core/Src/main.c **** {
 696:Core/Src/main.c **** 
 697:Core/Src/main.c ****   /* USER CODE BEGIN WWDG1_Init 0 */
 698:Core/Src/main.c **** 
 699:Core/Src/main.c ****   /* USER CODE END WWDG1_Init 0 */
 700:Core/Src/main.c **** 
 701:Core/Src/main.c ****   /* USER CODE BEGIN WWDG1_Init 1 */
 702:Core/Src/main.c **** 
 703:Core/Src/main.c ****   /* USER CODE END WWDG1_Init 1 */
 704:Core/Src/main.c ****   hwwdg1.Instance = WWDG1;
 705:Core/Src/main.c ****   hwwdg1.Init.Prescaler = WWDG_PRESCALER_1;
 706:Core/Src/main.c ****   hwwdg1.Init.Window = 64;
 707:Core/Src/main.c ****   hwwdg1.Init.Counter = 64;
 708:Core/Src/main.c ****   hwwdg1.Init.EWIMode = WWDG_EWI_DISABLE;
 709:Core/Src/main.c ****   if (HAL_WWDG_Init(&hwwdg1) != HAL_OK)
 710:Core/Src/main.c ****   {
 711:Core/Src/main.c ****     Error_Handler();
 712:Core/Src/main.c ****   }
 713:Core/Src/main.c ****   /* USER CODE BEGIN WWDG1_Init 2 */
 714:Core/Src/main.c **** 
 715:Core/Src/main.c ****   /* USER CODE END WWDG1_Init 2 */
 716:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 14


 717:Core/Src/main.c **** }
 718:Core/Src/main.c **** 
 719:Core/Src/main.c **** /**
 720:Core/Src/main.c ****   * @brief GPIO Initialization Function
 721:Core/Src/main.c ****   * @param None
 722:Core/Src/main.c ****   * @retval None
 723:Core/Src/main.c ****   */
 724:Core/Src/main.c **** static void MX_GPIO_Init(void)
 725:Core/Src/main.c **** {
 726:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 727:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 728:Core/Src/main.c **** 
 729:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 730:Core/Src/main.c **** 
 731:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 732:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 733:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 734:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 735:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 736:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 737:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 738:Core/Src/main.c **** 
 739:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 740:Core/Src/main.c ****   HAL_GPIO_WritePin(TPU_SELECT_GPIO_Port, TPU_SELECT_Pin, GPIO_PIN_RESET);
 741:Core/Src/main.c **** 
 742:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 743:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, MAG_CS_Pin|SPU_SELECT_Pin, GPIO_PIN_RESET);
 744:Core/Src/main.c **** 
 745:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 746:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, IMU1_INT_Pin|IMU1_CS_Pin|IMU2_INT_Pin, GPIO_PIN_RESET);
 747:Core/Src/main.c **** 
 748:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 749:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, MPU_R_Pin|MPU_G_Pin|MPU_B_Pin, GPIO_PIN_SET);
 750:Core/Src/main.c **** 
 751:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 752:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, MPU_CAN_S_Pin|BMP_CS_Pin|BMP_INT_Pin|ICP_CS_Pin
 753:Core/Src/main.c ****                           |ICP_INT_Pin, GPIO_PIN_RESET);
 754:Core/Src/main.c **** 
 755:Core/Src/main.c ****   /*Configure GPIO pin : TPU_SELECT_Pin */
 756:Core/Src/main.c ****   GPIO_InitStruct.Pin = TPU_SELECT_Pin;
 757:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 758:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 759:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 760:Core/Src/main.c ****   HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 761:Core/Src/main.c **** 
 762:Core/Src/main.c ****   /*Configure GPIO pins : MAG_CS_Pin MPU_R_Pin MPU_G_Pin MPU_B_Pin
 763:Core/Src/main.c ****                            SPU_SELECT_Pin */
 764:Core/Src/main.c ****   GPIO_InitStruct.Pin = MAG_CS_Pin|MPU_R_Pin|MPU_G_Pin|MPU_B_Pin
 765:Core/Src/main.c ****                           |SPU_SELECT_Pin;
 766:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 767:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 768:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 769:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 770:Core/Src/main.c **** 
 771:Core/Src/main.c ****   /*Configure GPIO pins : IMU1_INT_Pin IMU1_CS_Pin IMU2_INT_Pin */
 772:Core/Src/main.c ****   GPIO_InitStruct.Pin = IMU1_INT_Pin|IMU1_CS_Pin|IMU2_INT_Pin;
 773:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 15


 774:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 775:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 776:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 777:Core/Src/main.c **** 
 778:Core/Src/main.c ****   /*Configure GPIO pins : IMU2_CS_Pin IMU3_INT_Pin IMU3_CS_Pin */
 779:Core/Src/main.c ****   GPIO_InitStruct.Pin = IMU2_CS_Pin|IMU3_INT_Pin|IMU3_CS_Pin;
 780:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 781:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 782:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 783:Core/Src/main.c **** 
 784:Core/Src/main.c ****   /*Configure GPIO pins : MPU_CAN_S_Pin BMP_CS_Pin BMP_INT_Pin ICP_CS_Pin
 785:Core/Src/main.c ****                            ICP_INT_Pin */
 786:Core/Src/main.c ****   GPIO_InitStruct.Pin = MPU_CAN_S_Pin|BMP_CS_Pin|BMP_INT_Pin|ICP_CS_Pin
 787:Core/Src/main.c ****                           |ICP_INT_Pin;
 788:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 789:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 790:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 791:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 792:Core/Src/main.c **** 
 793:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 794:Core/Src/main.c **** 
 795:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 796:Core/Src/main.c **** }
 797:Core/Src/main.c **** 
 798:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 799:Core/Src/main.c **** 
 800:Core/Src/main.c **** /* USER CODE END 4 */
 801:Core/Src/main.c **** 
 802:Core/Src/main.c ****  /* MPU Configuration */
 803:Core/Src/main.c **** 
 804:Core/Src/main.c **** void MPU_Config(void)
 805:Core/Src/main.c **** {
  27              		.loc 1 805 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 85B0     		sub	sp, sp, #20
  37              		.cfi_def_cfa_offset 32
 806:Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
  38              		.loc 1 806 3 view .LVU1
  39              		.loc 1 806 26 is_stmt 0 view .LVU2
  40 0004 0024     		movs	r4, #0
  41 0006 0094     		str	r4, [sp]
  42 0008 0194     		str	r4, [sp, #4]
  43 000a 0294     		str	r4, [sp, #8]
  44 000c 0394     		str	r4, [sp, #12]
 807:Core/Src/main.c **** 
 808:Core/Src/main.c ****   /* Disables the MPU */
 809:Core/Src/main.c ****   HAL_MPU_Disable();
  45              		.loc 1 809 3 is_stmt 1 view .LVU3
  46 000e FFF7FEFF 		bl	HAL_MPU_Disable
  47              	.LVL0:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 16


 810:Core/Src/main.c **** 
 811:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 812:Core/Src/main.c ****   */
 813:Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  48              		.loc 1 813 3 view .LVU4
  49              		.loc 1 813 25 is_stmt 0 view .LVU5
  50 0012 0123     		movs	r3, #1
  51 0014 8DF80030 		strb	r3, [sp]
 814:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  52              		.loc 1 814 3 is_stmt 1 view .LVU6
  53              		.loc 1 814 25 is_stmt 0 view .LVU7
  54 0018 8DF80140 		strb	r4, [sp, #1]
 815:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x0;
  55              		.loc 1 815 3 is_stmt 1 view .LVU8
  56              		.loc 1 815 30 is_stmt 0 view .LVU9
  57 001c 0194     		str	r4, [sp, #4]
 816:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  58              		.loc 1 816 3 is_stmt 1 view .LVU10
  59              		.loc 1 816 23 is_stmt 0 view .LVU11
  60 001e 1F22     		movs	r2, #31
  61 0020 8DF80820 		strb	r2, [sp, #8]
 817:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0x87;
  62              		.loc 1 817 3 is_stmt 1 view .LVU12
  63              		.loc 1 817 35 is_stmt 0 view .LVU13
  64 0024 8722     		movs	r2, #135
  65 0026 8DF80920 		strb	r2, [sp, #9]
 818:Core/Src/main.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  66              		.loc 1 818 3 is_stmt 1 view .LVU14
  67              		.loc 1 818 31 is_stmt 0 view .LVU15
  68 002a 8DF80A40 		strb	r4, [sp, #10]
 819:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  69              		.loc 1 819 3 is_stmt 1 view .LVU16
  70              		.loc 1 819 35 is_stmt 0 view .LVU17
  71 002e 8DF80B40 		strb	r4, [sp, #11]
 820:Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  72              		.loc 1 820 3 is_stmt 1 view .LVU18
  73              		.loc 1 820 30 is_stmt 0 view .LVU19
  74 0032 8DF80C30 		strb	r3, [sp, #12]
 821:Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  75              		.loc 1 821 3 is_stmt 1 view .LVU20
  76              		.loc 1 821 30 is_stmt 0 view .LVU21
  77 0036 8DF80D30 		strb	r3, [sp, #13]
 822:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  78              		.loc 1 822 3 is_stmt 1 view .LVU22
  79              		.loc 1 822 30 is_stmt 0 view .LVU23
  80 003a 8DF80E40 		strb	r4, [sp, #14]
 823:Core/Src/main.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
  81              		.loc 1 823 3 is_stmt 1 view .LVU24
  82              		.loc 1 823 31 is_stmt 0 view .LVU25
  83 003e 8DF80F40 		strb	r4, [sp, #15]
 824:Core/Src/main.c **** 
 825:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
  84              		.loc 1 825 3 is_stmt 1 view .LVU26
  85 0042 6846     		mov	r0, sp
  86 0044 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
  87              	.LVL1:
 826:Core/Src/main.c ****   /* Enables the MPU */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 17


 827:Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
  88              		.loc 1 827 3 view .LVU27
  89 0048 0420     		movs	r0, #4
  90 004a FFF7FEFF 		bl	HAL_MPU_Enable
  91              	.LVL2:
 828:Core/Src/main.c **** 
 829:Core/Src/main.c **** }
  92              		.loc 1 829 1 is_stmt 0 view .LVU28
  93 004e 05B0     		add	sp, sp, #20
  94              		.cfi_def_cfa_offset 12
  95              		@ sp needed
  96 0050 30BD     		pop	{r4, r5, pc}
  97              		.cfi_endproc
  98              	.LFE161:
 100              		.section	.text.MX_GPIO_Init,"ax",%progbits
 101              		.align	1
 102              		.syntax unified
 103              		.thumb
 104              		.thumb_func
 106              	MX_GPIO_Init:
 107              	.LFB160:
 725:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 108              		.loc 1 725 1 is_stmt 1 view -0
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 48
 111              		@ frame_needed = 0, uses_anonymous_args = 0
 112 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 113              		.cfi_def_cfa_offset 32
 114              		.cfi_offset 4, -32
 115              		.cfi_offset 5, -28
 116              		.cfi_offset 6, -24
 117              		.cfi_offset 7, -20
 118              		.cfi_offset 8, -16
 119              		.cfi_offset 9, -12
 120              		.cfi_offset 10, -8
 121              		.cfi_offset 14, -4
 122 0004 8CB0     		sub	sp, sp, #48
 123              		.cfi_def_cfa_offset 80
 726:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 124              		.loc 1 726 3 view .LVU30
 726:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 125              		.loc 1 726 20 is_stmt 0 view .LVU31
 126 0006 07AD     		add	r5, sp, #28
 127 0008 0024     		movs	r4, #0
 128 000a 0794     		str	r4, [sp, #28]
 129 000c 0894     		str	r4, [sp, #32]
 130 000e 0994     		str	r4, [sp, #36]
 131 0010 0A94     		str	r4, [sp, #40]
 132 0012 0B94     		str	r4, [sp, #44]
 732:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 133              		.loc 1 732 3 is_stmt 1 view .LVU32
 134              	.LBB4:
 732:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 135              		.loc 1 732 3 view .LVU33
 732:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 136              		.loc 1 732 3 view .LVU34
 137 0014 504B     		ldr	r3, .L5
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 18


 138 0016 D3F8E020 		ldr	r2, [r3, #224]
 139 001a 42F01002 		orr	r2, r2, #16
 140 001e C3F8E020 		str	r2, [r3, #224]
 732:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 141              		.loc 1 732 3 view .LVU35
 142 0022 D3F8E020 		ldr	r2, [r3, #224]
 143 0026 02F01002 		and	r2, r2, #16
 144 002a 0192     		str	r2, [sp, #4]
 732:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 145              		.loc 1 732 3 view .LVU36
 146 002c 019A     		ldr	r2, [sp, #4]
 147              	.LBE4:
 732:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 148              		.loc 1 732 3 view .LVU37
 733:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 149              		.loc 1 733 3 view .LVU38
 150              	.LBB5:
 733:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 151              		.loc 1 733 3 view .LVU39
 733:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 152              		.loc 1 733 3 view .LVU40
 153 002e D3F8E020 		ldr	r2, [r3, #224]
 154 0032 42F00402 		orr	r2, r2, #4
 155 0036 C3F8E020 		str	r2, [r3, #224]
 733:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 156              		.loc 1 733 3 view .LVU41
 157 003a D3F8E020 		ldr	r2, [r3, #224]
 158 003e 02F00402 		and	r2, r2, #4
 159 0042 0292     		str	r2, [sp, #8]
 733:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 160              		.loc 1 733 3 view .LVU42
 161 0044 029A     		ldr	r2, [sp, #8]
 162              	.LBE5:
 733:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 163              		.loc 1 733 3 view .LVU43
 734:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 164              		.loc 1 734 3 view .LVU44
 165              	.LBB6:
 734:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 166              		.loc 1 734 3 view .LVU45
 734:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 167              		.loc 1 734 3 view .LVU46
 168 0046 D3F8E020 		ldr	r2, [r3, #224]
 169 004a 42F08002 		orr	r2, r2, #128
 170 004e C3F8E020 		str	r2, [r3, #224]
 734:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 171              		.loc 1 734 3 view .LVU47
 172 0052 D3F8E020 		ldr	r2, [r3, #224]
 173 0056 02F08002 		and	r2, r2, #128
 174 005a 0392     		str	r2, [sp, #12]
 734:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 175              		.loc 1 734 3 view .LVU48
 176 005c 039A     		ldr	r2, [sp, #12]
 177              	.LBE6:
 734:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 178              		.loc 1 734 3 view .LVU49
 735:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 19


 179              		.loc 1 735 3 view .LVU50
 180              	.LBB7:
 735:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 181              		.loc 1 735 3 view .LVU51
 735:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 182              		.loc 1 735 3 view .LVU52
 183 005e D3F8E020 		ldr	r2, [r3, #224]
 184 0062 42F00102 		orr	r2, r2, #1
 185 0066 C3F8E020 		str	r2, [r3, #224]
 735:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 186              		.loc 1 735 3 view .LVU53
 187 006a D3F8E020 		ldr	r2, [r3, #224]
 188 006e 02F00102 		and	r2, r2, #1
 189 0072 0492     		str	r2, [sp, #16]
 735:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 190              		.loc 1 735 3 view .LVU54
 191 0074 049A     		ldr	r2, [sp, #16]
 192              	.LBE7:
 735:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 193              		.loc 1 735 3 view .LVU55
 736:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 194              		.loc 1 736 3 view .LVU56
 195              	.LBB8:
 736:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 196              		.loc 1 736 3 view .LVU57
 736:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 197              		.loc 1 736 3 view .LVU58
 198 0076 D3F8E020 		ldr	r2, [r3, #224]
 199 007a 42F00202 		orr	r2, r2, #2
 200 007e C3F8E020 		str	r2, [r3, #224]
 736:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 201              		.loc 1 736 3 view .LVU59
 202 0082 D3F8E020 		ldr	r2, [r3, #224]
 203 0086 02F00202 		and	r2, r2, #2
 204 008a 0592     		str	r2, [sp, #20]
 736:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 205              		.loc 1 736 3 view .LVU60
 206 008c 059A     		ldr	r2, [sp, #20]
 207              	.LBE8:
 736:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 208              		.loc 1 736 3 view .LVU61
 737:Core/Src/main.c **** 
 209              		.loc 1 737 3 view .LVU62
 210              	.LBB9:
 737:Core/Src/main.c **** 
 211              		.loc 1 737 3 view .LVU63
 737:Core/Src/main.c **** 
 212              		.loc 1 737 3 view .LVU64
 213 008e D3F8E020 		ldr	r2, [r3, #224]
 214 0092 42F00802 		orr	r2, r2, #8
 215 0096 C3F8E020 		str	r2, [r3, #224]
 737:Core/Src/main.c **** 
 216              		.loc 1 737 3 view .LVU65
 217 009a D3F8E030 		ldr	r3, [r3, #224]
 218 009e 03F00803 		and	r3, r3, #8
 219 00a2 0693     		str	r3, [sp, #24]
 737:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 20


 220              		.loc 1 737 3 view .LVU66
 221 00a4 069B     		ldr	r3, [sp, #24]
 222              	.LBE9:
 737:Core/Src/main.c **** 
 223              		.loc 1 737 3 view .LVU67
 740:Core/Src/main.c **** 
 224              		.loc 1 740 3 view .LVU68
 225 00a6 DFF8B8A0 		ldr	r10, .L5+8
 226 00aa 2246     		mov	r2, r4
 227 00ac 1021     		movs	r1, #16
 228 00ae 5046     		mov	r0, r10
 229 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 230              	.LVL3:
 743:Core/Src/main.c **** 
 231              		.loc 1 743 3 view .LVU69
 232 00b4 DFF8AC80 		ldr	r8, .L5+12
 233 00b8 2246     		mov	r2, r4
 234 00ba 40F20221 		movw	r1, #514
 235 00be 4046     		mov	r0, r8
 236 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 237              	.LVL4:
 746:Core/Src/main.c **** 
 238              		.loc 1 746 3 view .LVU70
 239 00c4 254F     		ldr	r7, .L5+4
 240 00c6 2246     		mov	r2, r4
 241 00c8 4FF4E051 		mov	r1, #7168
 242 00cc 3846     		mov	r0, r7
 243 00ce FFF7FEFF 		bl	HAL_GPIO_WritePin
 244              	.LVL5:
 749:Core/Src/main.c **** 
 245              		.loc 1 749 3 view .LVU71
 246 00d2 0122     		movs	r2, #1
 247 00d4 4FF4E041 		mov	r1, #28672
 248 00d8 4046     		mov	r0, r8
 249 00da FFF7FEFF 		bl	HAL_GPIO_WritePin
 250              	.LVL6:
 752:Core/Src/main.c ****                           |ICP_INT_Pin, GPIO_PIN_RESET);
 251              		.loc 1 752 3 view .LVU72
 252 00de DFF88890 		ldr	r9, .L5+16
 253 00e2 2246     		mov	r2, r4
 254 00e4 7C21     		movs	r1, #124
 255 00e6 4846     		mov	r0, r9
 256 00e8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 257              	.LVL7:
 756:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 258              		.loc 1 756 3 view .LVU73
 756:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 259              		.loc 1 756 23 is_stmt 0 view .LVU74
 260 00ec 1023     		movs	r3, #16
 261 00ee 0793     		str	r3, [sp, #28]
 757:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 262              		.loc 1 757 3 is_stmt 1 view .LVU75
 757:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 263              		.loc 1 757 24 is_stmt 0 view .LVU76
 264 00f0 0126     		movs	r6, #1
 265 00f2 0896     		str	r6, [sp, #32]
 758:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 21


 266              		.loc 1 758 3 is_stmt 1 view .LVU77
 758:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 267              		.loc 1 758 24 is_stmt 0 view .LVU78
 268 00f4 0994     		str	r4, [sp, #36]
 759:Core/Src/main.c ****   HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 269              		.loc 1 759 3 is_stmt 1 view .LVU79
 759:Core/Src/main.c ****   HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 270              		.loc 1 759 25 is_stmt 0 view .LVU80
 271 00f6 0A94     		str	r4, [sp, #40]
 760:Core/Src/main.c **** 
 272              		.loc 1 760 3 is_stmt 1 view .LVU81
 273 00f8 2946     		mov	r1, r5
 274 00fa 5046     		mov	r0, r10
 275 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 276              	.LVL8:
 764:Core/Src/main.c ****                           |SPU_SELECT_Pin;
 277              		.loc 1 764 3 view .LVU82
 764:Core/Src/main.c ****                           |SPU_SELECT_Pin;
 278              		.loc 1 764 23 is_stmt 0 view .LVU83
 279 0100 47F20223 		movw	r3, #29186
 280 0104 0793     		str	r3, [sp, #28]
 766:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 281              		.loc 1 766 3 is_stmt 1 view .LVU84
 766:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 282              		.loc 1 766 24 is_stmt 0 view .LVU85
 283 0106 0896     		str	r6, [sp, #32]
 767:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 284              		.loc 1 767 3 is_stmt 1 view .LVU86
 767:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 285              		.loc 1 767 24 is_stmt 0 view .LVU87
 286 0108 0994     		str	r4, [sp, #36]
 768:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 287              		.loc 1 768 3 is_stmt 1 view .LVU88
 768:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 288              		.loc 1 768 25 is_stmt 0 view .LVU89
 289 010a 0A94     		str	r4, [sp, #40]
 769:Core/Src/main.c **** 
 290              		.loc 1 769 3 is_stmt 1 view .LVU90
 291 010c 2946     		mov	r1, r5
 292 010e 4046     		mov	r0, r8
 293 0110 FFF7FEFF 		bl	HAL_GPIO_Init
 294              	.LVL9:
 772:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 295              		.loc 1 772 3 view .LVU91
 772:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 296              		.loc 1 772 23 is_stmt 0 view .LVU92
 297 0114 4FF4E053 		mov	r3, #7168
 298 0118 0793     		str	r3, [sp, #28]
 773:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 299              		.loc 1 773 3 is_stmt 1 view .LVU93
 773:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 300              		.loc 1 773 24 is_stmt 0 view .LVU94
 301 011a 0896     		str	r6, [sp, #32]
 774:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 302              		.loc 1 774 3 is_stmt 1 view .LVU95
 774:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 303              		.loc 1 774 24 is_stmt 0 view .LVU96
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 22


 304 011c 0994     		str	r4, [sp, #36]
 775:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 305              		.loc 1 775 3 is_stmt 1 view .LVU97
 775:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 306              		.loc 1 775 25 is_stmt 0 view .LVU98
 307 011e 0A94     		str	r4, [sp, #40]
 776:Core/Src/main.c **** 
 308              		.loc 1 776 3 is_stmt 1 view .LVU99
 309 0120 2946     		mov	r1, r5
 310 0122 3846     		mov	r0, r7
 311 0124 FFF7FEFF 		bl	HAL_GPIO_Init
 312              	.LVL10:
 779:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 313              		.loc 1 779 3 view .LVU100
 779:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 314              		.loc 1 779 23 is_stmt 0 view .LVU101
 315 0128 4FF46043 		mov	r3, #57344
 316 012c 0793     		str	r3, [sp, #28]
 780:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 317              		.loc 1 780 3 is_stmt 1 view .LVU102
 780:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 780 24 is_stmt 0 view .LVU103
 319 012e 4FF48813 		mov	r3, #1114112
 320 0132 0893     		str	r3, [sp, #32]
 781:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 321              		.loc 1 781 3 is_stmt 1 view .LVU104
 781:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 322              		.loc 1 781 24 is_stmt 0 view .LVU105
 323 0134 0994     		str	r4, [sp, #36]
 782:Core/Src/main.c **** 
 324              		.loc 1 782 3 is_stmt 1 view .LVU106
 325 0136 2946     		mov	r1, r5
 326 0138 3846     		mov	r0, r7
 327 013a FFF7FEFF 		bl	HAL_GPIO_Init
 328              	.LVL11:
 786:Core/Src/main.c ****                           |ICP_INT_Pin;
 329              		.loc 1 786 3 view .LVU107
 786:Core/Src/main.c ****                           |ICP_INT_Pin;
 330              		.loc 1 786 23 is_stmt 0 view .LVU108
 331 013e 7C23     		movs	r3, #124
 332 0140 0793     		str	r3, [sp, #28]
 788:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 333              		.loc 1 788 3 is_stmt 1 view .LVU109
 788:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 334              		.loc 1 788 24 is_stmt 0 view .LVU110
 335 0142 0896     		str	r6, [sp, #32]
 789:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 336              		.loc 1 789 3 is_stmt 1 view .LVU111
 789:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 337              		.loc 1 789 24 is_stmt 0 view .LVU112
 338 0144 0994     		str	r4, [sp, #36]
 790:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 339              		.loc 1 790 3 is_stmt 1 view .LVU113
 790:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 340              		.loc 1 790 25 is_stmt 0 view .LVU114
 341 0146 0A94     		str	r4, [sp, #40]
 791:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 23


 342              		.loc 1 791 3 is_stmt 1 view .LVU115
 343 0148 2946     		mov	r1, r5
 344 014a 4846     		mov	r0, r9
 345 014c FFF7FEFF 		bl	HAL_GPIO_Init
 346              	.LVL12:
 796:Core/Src/main.c **** 
 347              		.loc 1 796 1 is_stmt 0 view .LVU116
 348 0150 0CB0     		add	sp, sp, #48
 349              		.cfi_def_cfa_offset 32
 350              		@ sp needed
 351 0152 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 352              	.L6:
 353 0156 00BF     		.align	2
 354              	.L5:
 355 0158 00440258 		.word	1476543488
 356 015c 00100258 		.word	1476530176
 357 0160 00080258 		.word	1476528128
 358 0164 00040258 		.word	1476527104
 359 0168 000C0258 		.word	1476529152
 360              		.cfi_endproc
 361              	.LFE160:
 363              		.section	.text.Error_Handler,"ax",%progbits
 364              		.align	1
 365              		.global	Error_Handler
 366              		.syntax unified
 367              		.thumb
 368              		.thumb_func
 370              	Error_Handler:
 371              	.LFB162:
 830:Core/Src/main.c **** 
 831:Core/Src/main.c **** /**
 832:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 833:Core/Src/main.c ****   * @retval None
 834:Core/Src/main.c ****   */
 835:Core/Src/main.c **** void Error_Handler(void)
 836:Core/Src/main.c **** {
 372              		.loc 1 836 1 is_stmt 1 view -0
 373              		.cfi_startproc
 374              		@ Volatile: function does not return.
 375              		@ args = 0, pretend = 0, frame = 0
 376              		@ frame_needed = 0, uses_anonymous_args = 0
 377              		@ link register save eliminated.
 837:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 838:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 839:Core/Src/main.c ****   __disable_irq();
 378              		.loc 1 839 3 view .LVU118
 379              	.LBB10:
 380              	.LBI10:
 381              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 24


   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 25


  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 26


 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 27


 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 382              		.loc 2 207 27 view .LVU119
 383              	.LBB11:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 384              		.loc 2 209 3 view .LVU120
 385              		.syntax unified
 386              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 387 0000 72B6     		cpsid i
 388              	@ 0 "" 2
 389              		.thumb
 390              		.syntax unified
 391              	.L8:
 392              	.LBE11:
 393              	.LBE10:
 840:Core/Src/main.c ****   while (1)
 394              		.loc 1 840 3 view .LVU121
 841:Core/Src/main.c ****   {
 842:Core/Src/main.c ****   }
 395              		.loc 1 842 3 view .LVU122
 840:Core/Src/main.c ****   while (1)
 396              		.loc 1 840 9 view .LVU123
 397 0002 FEE7     		b	.L8
 398              		.cfi_endproc
 399              	.LFE162:
 401              		.section	.text.MX_SPI1_Init,"ax",%progbits
 402              		.align	1
 403              		.syntax unified
 404              		.thumb
 405              		.thumb_func
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 28


 407              	MX_SPI1_Init:
 408              	.LFB151:
 289:Core/Src/main.c **** 
 409              		.loc 1 289 1 view -0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413 0000 08B5     		push	{r3, lr}
 414              		.cfi_def_cfa_offset 8
 415              		.cfi_offset 3, -8
 416              		.cfi_offset 14, -4
 299:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 417              		.loc 1 299 3 view .LVU125
 299:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 418              		.loc 1 299 18 is_stmt 0 view .LVU126
 419 0002 1348     		ldr	r0, .L13
 420 0004 134B     		ldr	r3, .L13+4
 421 0006 0360     		str	r3, [r0]
 300:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 422              		.loc 1 300 3 is_stmt 1 view .LVU127
 300:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 423              		.loc 1 300 19 is_stmt 0 view .LVU128
 424 0008 4FF48003 		mov	r3, #4194304
 425 000c 4360     		str	r3, [r0, #4]
 301:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 426              		.loc 1 301 3 is_stmt 1 view .LVU129
 301:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 427              		.loc 1 301 24 is_stmt 0 view .LVU130
 428 000e 0023     		movs	r3, #0
 429 0010 8360     		str	r3, [r0, #8]
 302:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 430              		.loc 1 302 3 is_stmt 1 view .LVU131
 302:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 431              		.loc 1 302 23 is_stmt 0 view .LVU132
 432 0012 0322     		movs	r2, #3
 433 0014 C260     		str	r2, [r0, #12]
 303:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 434              		.loc 1 303 3 is_stmt 1 view .LVU133
 303:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 435              		.loc 1 303 26 is_stmt 0 view .LVU134
 436 0016 0361     		str	r3, [r0, #16]
 304:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 437              		.loc 1 304 3 is_stmt 1 view .LVU135
 304:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 438              		.loc 1 304 23 is_stmt 0 view .LVU136
 439 0018 4361     		str	r3, [r0, #20]
 305:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 440              		.loc 1 305 3 is_stmt 1 view .LVU137
 305:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 441              		.loc 1 305 18 is_stmt 0 view .LVU138
 442 001a 4FF08062 		mov	r2, #67108864
 443 001e 8261     		str	r2, [r0, #24]
 306:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 444              		.loc 1 306 3 is_stmt 1 view .LVU139
 306:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 445              		.loc 1 306 32 is_stmt 0 view .LVU140
 446 0020 C361     		str	r3, [r0, #28]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 29


 307:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 447              		.loc 1 307 3 is_stmt 1 view .LVU141
 307:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 448              		.loc 1 307 23 is_stmt 0 view .LVU142
 449 0022 0362     		str	r3, [r0, #32]
 308:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 450              		.loc 1 308 3 is_stmt 1 view .LVU143
 308:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 451              		.loc 1 308 21 is_stmt 0 view .LVU144
 452 0024 4362     		str	r3, [r0, #36]
 309:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 453              		.loc 1 309 3 is_stmt 1 view .LVU145
 309:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 454              		.loc 1 309 29 is_stmt 0 view .LVU146
 455 0026 8362     		str	r3, [r0, #40]
 310:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 456              		.loc 1 310 3 is_stmt 1 view .LVU147
 310:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 457              		.loc 1 310 28 is_stmt 0 view .LVU148
 458 0028 C362     		str	r3, [r0, #44]
 311:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 459              		.loc 1 311 3 is_stmt 1 view .LVU149
 311:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 460              		.loc 1 311 23 is_stmt 0 view .LVU150
 461 002a 4FF08042 		mov	r2, #1073741824
 462 002e 4263     		str	r2, [r0, #52]
 312:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 463              		.loc 1 312 3 is_stmt 1 view .LVU151
 312:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 464              		.loc 1 312 26 is_stmt 0 view .LVU152
 465 0030 8363     		str	r3, [r0, #56]
 313:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 466              		.loc 1 313 3 is_stmt 1 view .LVU153
 313:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 467              		.loc 1 313 28 is_stmt 0 view .LVU154
 468 0032 C363     		str	r3, [r0, #60]
 314:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 469              		.loc 1 314 3 is_stmt 1 view .LVU155
 314:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 470              		.loc 1 314 41 is_stmt 0 view .LVU156
 471 0034 0364     		str	r3, [r0, #64]
 315:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 472              		.loc 1 315 3 is_stmt 1 view .LVU157
 315:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 473              		.loc 1 315 41 is_stmt 0 view .LVU158
 474 0036 4364     		str	r3, [r0, #68]
 316:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 475              		.loc 1 316 3 is_stmt 1 view .LVU159
 316:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 476              		.loc 1 316 31 is_stmt 0 view .LVU160
 477 0038 8364     		str	r3, [r0, #72]
 317:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 478              		.loc 1 317 3 is_stmt 1 view .LVU161
 317:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 479              		.loc 1 317 38 is_stmt 0 view .LVU162
 480 003a C364     		str	r3, [r0, #76]
 318:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 30


 481              		.loc 1 318 3 is_stmt 1 view .LVU163
 318:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 482              		.loc 1 318 37 is_stmt 0 view .LVU164
 483 003c 0365     		str	r3, [r0, #80]
 319:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 484              		.loc 1 319 3 is_stmt 1 view .LVU165
 319:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 485              		.loc 1 319 32 is_stmt 0 view .LVU166
 486 003e 4365     		str	r3, [r0, #84]
 320:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 487              		.loc 1 320 3 is_stmt 1 view .LVU167
 320:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 488              		.loc 1 320 21 is_stmt 0 view .LVU168
 489 0040 8365     		str	r3, [r0, #88]
 321:Core/Src/main.c ****   {
 490              		.loc 1 321 3 is_stmt 1 view .LVU169
 321:Core/Src/main.c ****   {
 491              		.loc 1 321 7 is_stmt 0 view .LVU170
 492 0042 FFF7FEFF 		bl	HAL_SPI_Init
 493              	.LVL13:
 321:Core/Src/main.c ****   {
 494              		.loc 1 321 6 discriminator 1 view .LVU171
 495 0046 00B9     		cbnz	r0, .L12
 329:Core/Src/main.c **** 
 496              		.loc 1 329 1 view .LVU172
 497 0048 08BD     		pop	{r3, pc}
 498              	.L12:
 323:Core/Src/main.c ****   }
 499              		.loc 1 323 5 is_stmt 1 view .LVU173
 500 004a FFF7FEFF 		bl	Error_Handler
 501              	.LVL14:
 502              	.L14:
 503 004e 00BF     		.align	2
 504              	.L13:
 505 0050 00000000 		.word	hspi1
 506 0054 00300140 		.word	1073819648
 507              		.cfi_endproc
 508              	.LFE151:
 510              		.section	.text.MX_SPI3_Init,"ax",%progbits
 511              		.align	1
 512              		.syntax unified
 513              		.thumb
 514              		.thumb_func
 516              	MX_SPI3_Init:
 517              	.LFB152:
 337:Core/Src/main.c **** 
 518              		.loc 1 337 1 view -0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 0
 521              		@ frame_needed = 0, uses_anonymous_args = 0
 522 0000 08B5     		push	{r3, lr}
 523              		.cfi_def_cfa_offset 8
 524              		.cfi_offset 3, -8
 525              		.cfi_offset 14, -4
 347:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 526              		.loc 1 347 3 view .LVU175
 347:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 31


 527              		.loc 1 347 18 is_stmt 0 view .LVU176
 528 0002 1348     		ldr	r0, .L19
 529 0004 134B     		ldr	r3, .L19+4
 530 0006 0360     		str	r3, [r0]
 348:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 531              		.loc 1 348 3 is_stmt 1 view .LVU177
 348:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 532              		.loc 1 348 19 is_stmt 0 view .LVU178
 533 0008 4FF48003 		mov	r3, #4194304
 534 000c 4360     		str	r3, [r0, #4]
 349:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 535              		.loc 1 349 3 is_stmt 1 view .LVU179
 349:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 536              		.loc 1 349 24 is_stmt 0 view .LVU180
 537 000e 0023     		movs	r3, #0
 538 0010 8360     		str	r3, [r0, #8]
 350:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 539              		.loc 1 350 3 is_stmt 1 view .LVU181
 350:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 540              		.loc 1 350 23 is_stmt 0 view .LVU182
 541 0012 0322     		movs	r2, #3
 542 0014 C260     		str	r2, [r0, #12]
 351:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 543              		.loc 1 351 3 is_stmt 1 view .LVU183
 351:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 544              		.loc 1 351 26 is_stmt 0 view .LVU184
 545 0016 0361     		str	r3, [r0, #16]
 352:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 546              		.loc 1 352 3 is_stmt 1 view .LVU185
 352:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 547              		.loc 1 352 23 is_stmt 0 view .LVU186
 548 0018 4361     		str	r3, [r0, #20]
 353:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 549              		.loc 1 353 3 is_stmt 1 view .LVU187
 353:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 550              		.loc 1 353 18 is_stmt 0 view .LVU188
 551 001a 4FF08062 		mov	r2, #67108864
 552 001e 8261     		str	r2, [r0, #24]
 354:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 553              		.loc 1 354 3 is_stmt 1 view .LVU189
 354:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 554              		.loc 1 354 32 is_stmt 0 view .LVU190
 555 0020 C361     		str	r3, [r0, #28]
 355:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 556              		.loc 1 355 3 is_stmt 1 view .LVU191
 355:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 557              		.loc 1 355 23 is_stmt 0 view .LVU192
 558 0022 0362     		str	r3, [r0, #32]
 356:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 559              		.loc 1 356 3 is_stmt 1 view .LVU193
 356:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 560              		.loc 1 356 21 is_stmt 0 view .LVU194
 561 0024 4362     		str	r3, [r0, #36]
 357:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 0x0;
 562              		.loc 1 357 3 is_stmt 1 view .LVU195
 357:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 0x0;
 563              		.loc 1 357 29 is_stmt 0 view .LVU196
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 32


 564 0026 8362     		str	r3, [r0, #40]
 358:Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 565              		.loc 1 358 3 is_stmt 1 view .LVU197
 358:Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 566              		.loc 1 358 28 is_stmt 0 view .LVU198
 567 0028 C362     		str	r3, [r0, #44]
 359:Core/Src/main.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 568              		.loc 1 359 3 is_stmt 1 view .LVU199
 359:Core/Src/main.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 569              		.loc 1 359 23 is_stmt 0 view .LVU200
 570 002a 4FF08042 		mov	r2, #1073741824
 571 002e 4263     		str	r2, [r0, #52]
 360:Core/Src/main.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 572              		.loc 1 360 3 is_stmt 1 view .LVU201
 360:Core/Src/main.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 573              		.loc 1 360 26 is_stmt 0 view .LVU202
 574 0030 8363     		str	r3, [r0, #56]
 361:Core/Src/main.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 575              		.loc 1 361 3 is_stmt 1 view .LVU203
 361:Core/Src/main.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 576              		.loc 1 361 28 is_stmt 0 view .LVU204
 577 0032 C363     		str	r3, [r0, #60]
 362:Core/Src/main.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 578              		.loc 1 362 3 is_stmt 1 view .LVU205
 362:Core/Src/main.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 579              		.loc 1 362 41 is_stmt 0 view .LVU206
 580 0034 0364     		str	r3, [r0, #64]
 363:Core/Src/main.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 581              		.loc 1 363 3 is_stmt 1 view .LVU207
 363:Core/Src/main.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 582              		.loc 1 363 41 is_stmt 0 view .LVU208
 583 0036 4364     		str	r3, [r0, #68]
 364:Core/Src/main.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 584              		.loc 1 364 3 is_stmt 1 view .LVU209
 364:Core/Src/main.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 585              		.loc 1 364 31 is_stmt 0 view .LVU210
 586 0038 8364     		str	r3, [r0, #72]
 365:Core/Src/main.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 587              		.loc 1 365 3 is_stmt 1 view .LVU211
 365:Core/Src/main.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 588              		.loc 1 365 38 is_stmt 0 view .LVU212
 589 003a C364     		str	r3, [r0, #76]
 366:Core/Src/main.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 590              		.loc 1 366 3 is_stmt 1 view .LVU213
 366:Core/Src/main.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 591              		.loc 1 366 37 is_stmt 0 view .LVU214
 592 003c 0365     		str	r3, [r0, #80]
 367:Core/Src/main.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 593              		.loc 1 367 3 is_stmt 1 view .LVU215
 367:Core/Src/main.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 594              		.loc 1 367 32 is_stmt 0 view .LVU216
 595 003e 4365     		str	r3, [r0, #84]
 368:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 596              		.loc 1 368 3 is_stmt 1 view .LVU217
 368:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 597              		.loc 1 368 21 is_stmt 0 view .LVU218
 598 0040 8365     		str	r3, [r0, #88]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 33


 369:Core/Src/main.c ****   {
 599              		.loc 1 369 3 is_stmt 1 view .LVU219
 369:Core/Src/main.c ****   {
 600              		.loc 1 369 7 is_stmt 0 view .LVU220
 601 0042 FFF7FEFF 		bl	HAL_SPI_Init
 602              	.LVL15:
 369:Core/Src/main.c ****   {
 603              		.loc 1 369 6 discriminator 1 view .LVU221
 604 0046 00B9     		cbnz	r0, .L18
 377:Core/Src/main.c **** 
 605              		.loc 1 377 1 view .LVU222
 606 0048 08BD     		pop	{r3, pc}
 607              	.L18:
 371:Core/Src/main.c ****   }
 608              		.loc 1 371 5 is_stmt 1 view .LVU223
 609 004a FFF7FEFF 		bl	Error_Handler
 610              	.LVL16:
 611              	.L20:
 612 004e 00BF     		.align	2
 613              	.L19:
 614 0050 00000000 		.word	hspi3
 615 0054 003C0040 		.word	1073757184
 616              		.cfi_endproc
 617              	.LFE152:
 619              		.section	.text.MX_SPI4_Init,"ax",%progbits
 620              		.align	1
 621              		.syntax unified
 622              		.thumb
 623              		.thumb_func
 625              	MX_SPI4_Init:
 626              	.LFB153:
 385:Core/Src/main.c **** 
 627              		.loc 1 385 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631 0000 08B5     		push	{r3, lr}
 632              		.cfi_def_cfa_offset 8
 633              		.cfi_offset 3, -8
 634              		.cfi_offset 14, -4
 395:Core/Src/main.c ****   hspi4.Init.Mode = SPI_MODE_MASTER;
 635              		.loc 1 395 3 view .LVU225
 395:Core/Src/main.c ****   hspi4.Init.Mode = SPI_MODE_MASTER;
 636              		.loc 1 395 18 is_stmt 0 view .LVU226
 637 0002 1348     		ldr	r0, .L25
 638 0004 134B     		ldr	r3, .L25+4
 639 0006 0360     		str	r3, [r0]
 396:Core/Src/main.c ****   hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 640              		.loc 1 396 3 is_stmt 1 view .LVU227
 396:Core/Src/main.c ****   hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 641              		.loc 1 396 19 is_stmt 0 view .LVU228
 642 0008 4FF48003 		mov	r3, #4194304
 643 000c 4360     		str	r3, [r0, #4]
 397:Core/Src/main.c ****   hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 644              		.loc 1 397 3 is_stmt 1 view .LVU229
 397:Core/Src/main.c ****   hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 645              		.loc 1 397 24 is_stmt 0 view .LVU230
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 34


 646 000e 0023     		movs	r3, #0
 647 0010 8360     		str	r3, [r0, #8]
 398:Core/Src/main.c ****   hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 648              		.loc 1 398 3 is_stmt 1 view .LVU231
 398:Core/Src/main.c ****   hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 649              		.loc 1 398 23 is_stmt 0 view .LVU232
 650 0012 0322     		movs	r2, #3
 651 0014 C260     		str	r2, [r0, #12]
 399:Core/Src/main.c ****   hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 652              		.loc 1 399 3 is_stmt 1 view .LVU233
 399:Core/Src/main.c ****   hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 653              		.loc 1 399 26 is_stmt 0 view .LVU234
 654 0016 0361     		str	r3, [r0, #16]
 400:Core/Src/main.c ****   hspi4.Init.NSS = SPI_NSS_SOFT;
 655              		.loc 1 400 3 is_stmt 1 view .LVU235
 400:Core/Src/main.c ****   hspi4.Init.NSS = SPI_NSS_SOFT;
 656              		.loc 1 400 23 is_stmt 0 view .LVU236
 657 0018 4361     		str	r3, [r0, #20]
 401:Core/Src/main.c ****   hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 658              		.loc 1 401 3 is_stmt 1 view .LVU237
 401:Core/Src/main.c ****   hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 659              		.loc 1 401 18 is_stmt 0 view .LVU238
 660 001a 4FF08062 		mov	r2, #67108864
 661 001e 8261     		str	r2, [r0, #24]
 402:Core/Src/main.c ****   hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 662              		.loc 1 402 3 is_stmt 1 view .LVU239
 402:Core/Src/main.c ****   hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 663              		.loc 1 402 32 is_stmt 0 view .LVU240
 664 0020 C361     		str	r3, [r0, #28]
 403:Core/Src/main.c ****   hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 665              		.loc 1 403 3 is_stmt 1 view .LVU241
 403:Core/Src/main.c ****   hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 666              		.loc 1 403 23 is_stmt 0 view .LVU242
 667 0022 0362     		str	r3, [r0, #32]
 404:Core/Src/main.c ****   hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 668              		.loc 1 404 3 is_stmt 1 view .LVU243
 404:Core/Src/main.c ****   hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 669              		.loc 1 404 21 is_stmt 0 view .LVU244
 670 0024 4362     		str	r3, [r0, #36]
 405:Core/Src/main.c ****   hspi4.Init.CRCPolynomial = 0x0;
 671              		.loc 1 405 3 is_stmt 1 view .LVU245
 405:Core/Src/main.c ****   hspi4.Init.CRCPolynomial = 0x0;
 672              		.loc 1 405 29 is_stmt 0 view .LVU246
 673 0026 8362     		str	r3, [r0, #40]
 406:Core/Src/main.c ****   hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 674              		.loc 1 406 3 is_stmt 1 view .LVU247
 406:Core/Src/main.c ****   hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 675              		.loc 1 406 28 is_stmt 0 view .LVU248
 676 0028 C362     		str	r3, [r0, #44]
 407:Core/Src/main.c ****   hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 677              		.loc 1 407 3 is_stmt 1 view .LVU249
 407:Core/Src/main.c ****   hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 678              		.loc 1 407 23 is_stmt 0 view .LVU250
 679 002a 4FF08042 		mov	r2, #1073741824
 680 002e 4263     		str	r2, [r0, #52]
 408:Core/Src/main.c ****   hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 681              		.loc 1 408 3 is_stmt 1 view .LVU251
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 35


 408:Core/Src/main.c ****   hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 682              		.loc 1 408 26 is_stmt 0 view .LVU252
 683 0030 8363     		str	r3, [r0, #56]
 409:Core/Src/main.c ****   hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 684              		.loc 1 409 3 is_stmt 1 view .LVU253
 409:Core/Src/main.c ****   hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 685              		.loc 1 409 28 is_stmt 0 view .LVU254
 686 0032 C363     		str	r3, [r0, #60]
 410:Core/Src/main.c ****   hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 687              		.loc 1 410 3 is_stmt 1 view .LVU255
 410:Core/Src/main.c ****   hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 688              		.loc 1 410 41 is_stmt 0 view .LVU256
 689 0034 0364     		str	r3, [r0, #64]
 411:Core/Src/main.c ****   hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 690              		.loc 1 411 3 is_stmt 1 view .LVU257
 411:Core/Src/main.c ****   hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 691              		.loc 1 411 41 is_stmt 0 view .LVU258
 692 0036 4364     		str	r3, [r0, #68]
 412:Core/Src/main.c ****   hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 693              		.loc 1 412 3 is_stmt 1 view .LVU259
 412:Core/Src/main.c ****   hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 694              		.loc 1 412 31 is_stmt 0 view .LVU260
 695 0038 8364     		str	r3, [r0, #72]
 413:Core/Src/main.c ****   hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 696              		.loc 1 413 3 is_stmt 1 view .LVU261
 413:Core/Src/main.c ****   hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 697              		.loc 1 413 38 is_stmt 0 view .LVU262
 698 003a C364     		str	r3, [r0, #76]
 414:Core/Src/main.c ****   hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 699              		.loc 1 414 3 is_stmt 1 view .LVU263
 414:Core/Src/main.c ****   hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 700              		.loc 1 414 37 is_stmt 0 view .LVU264
 701 003c 0365     		str	r3, [r0, #80]
 415:Core/Src/main.c ****   hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 702              		.loc 1 415 3 is_stmt 1 view .LVU265
 415:Core/Src/main.c ****   hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 703              		.loc 1 415 32 is_stmt 0 view .LVU266
 704 003e 4365     		str	r3, [r0, #84]
 416:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi4) != HAL_OK)
 705              		.loc 1 416 3 is_stmt 1 view .LVU267
 416:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi4) != HAL_OK)
 706              		.loc 1 416 21 is_stmt 0 view .LVU268
 707 0040 8365     		str	r3, [r0, #88]
 417:Core/Src/main.c ****   {
 708              		.loc 1 417 3 is_stmt 1 view .LVU269
 417:Core/Src/main.c ****   {
 709              		.loc 1 417 7 is_stmt 0 view .LVU270
 710 0042 FFF7FEFF 		bl	HAL_SPI_Init
 711              	.LVL17:
 417:Core/Src/main.c ****   {
 712              		.loc 1 417 6 discriminator 1 view .LVU271
 713 0046 00B9     		cbnz	r0, .L24
 425:Core/Src/main.c **** 
 714              		.loc 1 425 1 view .LVU272
 715 0048 08BD     		pop	{r3, pc}
 716              	.L24:
 419:Core/Src/main.c ****   }
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 36


 717              		.loc 1 419 5 is_stmt 1 view .LVU273
 718 004a FFF7FEFF 		bl	Error_Handler
 719              	.LVL18:
 720              	.L26:
 721 004e 00BF     		.align	2
 722              	.L25:
 723 0050 00000000 		.word	hspi4
 724 0054 00340140 		.word	1073820672
 725              		.cfi_endproc
 726              	.LFE153:
 728              		.section	.text.MX_SPI6_Init,"ax",%progbits
 729              		.align	1
 730              		.syntax unified
 731              		.thumb
 732              		.thumb_func
 734              	MX_SPI6_Init:
 735              	.LFB154:
 433:Core/Src/main.c **** 
 736              		.loc 1 433 1 view -0
 737              		.cfi_startproc
 738              		@ args = 0, pretend = 0, frame = 0
 739              		@ frame_needed = 0, uses_anonymous_args = 0
 740 0000 08B5     		push	{r3, lr}
 741              		.cfi_def_cfa_offset 8
 742              		.cfi_offset 3, -8
 743              		.cfi_offset 14, -4
 443:Core/Src/main.c ****   hspi6.Init.Mode = SPI_MODE_MASTER;
 744              		.loc 1 443 3 view .LVU275
 443:Core/Src/main.c ****   hspi6.Init.Mode = SPI_MODE_MASTER;
 745              		.loc 1 443 18 is_stmt 0 view .LVU276
 746 0002 1348     		ldr	r0, .L31
 747 0004 134B     		ldr	r3, .L31+4
 748 0006 0360     		str	r3, [r0]
 444:Core/Src/main.c ****   hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 749              		.loc 1 444 3 is_stmt 1 view .LVU277
 444:Core/Src/main.c ****   hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 750              		.loc 1 444 19 is_stmt 0 view .LVU278
 751 0008 4FF48003 		mov	r3, #4194304
 752 000c 4360     		str	r3, [r0, #4]
 445:Core/Src/main.c ****   hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 753              		.loc 1 445 3 is_stmt 1 view .LVU279
 445:Core/Src/main.c ****   hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 754              		.loc 1 445 24 is_stmt 0 view .LVU280
 755 000e 0023     		movs	r3, #0
 756 0010 8360     		str	r3, [r0, #8]
 446:Core/Src/main.c ****   hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 757              		.loc 1 446 3 is_stmt 1 view .LVU281
 446:Core/Src/main.c ****   hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 758              		.loc 1 446 23 is_stmt 0 view .LVU282
 759 0012 0322     		movs	r2, #3
 760 0014 C260     		str	r2, [r0, #12]
 447:Core/Src/main.c ****   hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 761              		.loc 1 447 3 is_stmt 1 view .LVU283
 447:Core/Src/main.c ****   hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 762              		.loc 1 447 26 is_stmt 0 view .LVU284
 763 0016 0361     		str	r3, [r0, #16]
 448:Core/Src/main.c ****   hspi6.Init.NSS = SPI_NSS_SOFT;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 37


 764              		.loc 1 448 3 is_stmt 1 view .LVU285
 448:Core/Src/main.c ****   hspi6.Init.NSS = SPI_NSS_SOFT;
 765              		.loc 1 448 23 is_stmt 0 view .LVU286
 766 0018 4361     		str	r3, [r0, #20]
 449:Core/Src/main.c ****   hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 767              		.loc 1 449 3 is_stmt 1 view .LVU287
 449:Core/Src/main.c ****   hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 768              		.loc 1 449 18 is_stmt 0 view .LVU288
 769 001a 4FF08062 		mov	r2, #67108864
 770 001e 8261     		str	r2, [r0, #24]
 450:Core/Src/main.c ****   hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 771              		.loc 1 450 3 is_stmt 1 view .LVU289
 450:Core/Src/main.c ****   hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 772              		.loc 1 450 32 is_stmt 0 view .LVU290
 773 0020 C361     		str	r3, [r0, #28]
 451:Core/Src/main.c ****   hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 774              		.loc 1 451 3 is_stmt 1 view .LVU291
 451:Core/Src/main.c ****   hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 775              		.loc 1 451 23 is_stmt 0 view .LVU292
 776 0022 0362     		str	r3, [r0, #32]
 452:Core/Src/main.c ****   hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 777              		.loc 1 452 3 is_stmt 1 view .LVU293
 452:Core/Src/main.c ****   hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 778              		.loc 1 452 21 is_stmt 0 view .LVU294
 779 0024 4362     		str	r3, [r0, #36]
 453:Core/Src/main.c ****   hspi6.Init.CRCPolynomial = 0x0;
 780              		.loc 1 453 3 is_stmt 1 view .LVU295
 453:Core/Src/main.c ****   hspi6.Init.CRCPolynomial = 0x0;
 781              		.loc 1 453 29 is_stmt 0 view .LVU296
 782 0026 8362     		str	r3, [r0, #40]
 454:Core/Src/main.c ****   hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 783              		.loc 1 454 3 is_stmt 1 view .LVU297
 454:Core/Src/main.c ****   hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 784              		.loc 1 454 28 is_stmt 0 view .LVU298
 785 0028 C362     		str	r3, [r0, #44]
 455:Core/Src/main.c ****   hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 786              		.loc 1 455 3 is_stmt 1 view .LVU299
 455:Core/Src/main.c ****   hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 787              		.loc 1 455 23 is_stmt 0 view .LVU300
 788 002a 4FF08042 		mov	r2, #1073741824
 789 002e 4263     		str	r2, [r0, #52]
 456:Core/Src/main.c ****   hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 790              		.loc 1 456 3 is_stmt 1 view .LVU301
 456:Core/Src/main.c ****   hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 791              		.loc 1 456 26 is_stmt 0 view .LVU302
 792 0030 8363     		str	r3, [r0, #56]
 457:Core/Src/main.c ****   hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 793              		.loc 1 457 3 is_stmt 1 view .LVU303
 457:Core/Src/main.c ****   hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 794              		.loc 1 457 28 is_stmt 0 view .LVU304
 795 0032 C363     		str	r3, [r0, #60]
 458:Core/Src/main.c ****   hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 796              		.loc 1 458 3 is_stmt 1 view .LVU305
 458:Core/Src/main.c ****   hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 797              		.loc 1 458 41 is_stmt 0 view .LVU306
 798 0034 0364     		str	r3, [r0, #64]
 459:Core/Src/main.c ****   hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 38


 799              		.loc 1 459 3 is_stmt 1 view .LVU307
 459:Core/Src/main.c ****   hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800              		.loc 1 459 41 is_stmt 0 view .LVU308
 801 0036 4364     		str	r3, [r0, #68]
 460:Core/Src/main.c ****   hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 802              		.loc 1 460 3 is_stmt 1 view .LVU309
 460:Core/Src/main.c ****   hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 803              		.loc 1 460 31 is_stmt 0 view .LVU310
 804 0038 8364     		str	r3, [r0, #72]
 461:Core/Src/main.c ****   hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 805              		.loc 1 461 3 is_stmt 1 view .LVU311
 461:Core/Src/main.c ****   hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 806              		.loc 1 461 38 is_stmt 0 view .LVU312
 807 003a C364     		str	r3, [r0, #76]
 462:Core/Src/main.c ****   hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 808              		.loc 1 462 3 is_stmt 1 view .LVU313
 462:Core/Src/main.c ****   hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 809              		.loc 1 462 37 is_stmt 0 view .LVU314
 810 003c 0365     		str	r3, [r0, #80]
 463:Core/Src/main.c ****   hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 811              		.loc 1 463 3 is_stmt 1 view .LVU315
 463:Core/Src/main.c ****   hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 812              		.loc 1 463 32 is_stmt 0 view .LVU316
 813 003e 4365     		str	r3, [r0, #84]
 464:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi6) != HAL_OK)
 814              		.loc 1 464 3 is_stmt 1 view .LVU317
 464:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi6) != HAL_OK)
 815              		.loc 1 464 21 is_stmt 0 view .LVU318
 816 0040 8365     		str	r3, [r0, #88]
 465:Core/Src/main.c ****   {
 817              		.loc 1 465 3 is_stmt 1 view .LVU319
 465:Core/Src/main.c ****   {
 818              		.loc 1 465 7 is_stmt 0 view .LVU320
 819 0042 FFF7FEFF 		bl	HAL_SPI_Init
 820              	.LVL19:
 465:Core/Src/main.c ****   {
 821              		.loc 1 465 6 discriminator 1 view .LVU321
 822 0046 00B9     		cbnz	r0, .L30
 473:Core/Src/main.c **** 
 823              		.loc 1 473 1 view .LVU322
 824 0048 08BD     		pop	{r3, pc}
 825              	.L30:
 467:Core/Src/main.c ****   }
 826              		.loc 1 467 5 is_stmt 1 view .LVU323
 827 004a FFF7FEFF 		bl	Error_Handler
 828              	.LVL20:
 829              	.L32:
 830 004e 00BF     		.align	2
 831              	.L31:
 832 0050 00000000 		.word	hspi6
 833 0054 00140058 		.word	1476400128
 834              		.cfi_endproc
 835              	.LFE154:
 837              		.section	.text.MX_UART8_Init,"ax",%progbits
 838              		.align	1
 839              		.syntax unified
 840              		.thumb
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 39


 841              		.thumb_func
 843              	MX_UART8_Init:
 844              	.LFB157:
 599:Core/Src/main.c **** 
 845              		.loc 1 599 1 view -0
 846              		.cfi_startproc
 847              		@ args = 0, pretend = 0, frame = 0
 848              		@ frame_needed = 0, uses_anonymous_args = 0
 849 0000 08B5     		push	{r3, lr}
 850              		.cfi_def_cfa_offset 8
 851              		.cfi_offset 3, -8
 852              		.cfi_offset 14, -4
 608:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 853              		.loc 1 608 3 view .LVU325
 608:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 854              		.loc 1 608 19 is_stmt 0 view .LVU326
 855 0002 1648     		ldr	r0, .L43
 856 0004 164B     		ldr	r3, .L43+4
 857 0006 0360     		str	r3, [r0]
 609:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 858              		.loc 1 609 3 is_stmt 1 view .LVU327
 609:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 859              		.loc 1 609 24 is_stmt 0 view .LVU328
 860 0008 4FF4E133 		mov	r3, #115200
 861 000c 4360     		str	r3, [r0, #4]
 610:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 862              		.loc 1 610 3 is_stmt 1 view .LVU329
 610:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 863              		.loc 1 610 26 is_stmt 0 view .LVU330
 864 000e 0021     		movs	r1, #0
 865 0010 8160     		str	r1, [r0, #8]
 611:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 866              		.loc 1 611 3 is_stmt 1 view .LVU331
 611:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 867              		.loc 1 611 24 is_stmt 0 view .LVU332
 868 0012 C160     		str	r1, [r0, #12]
 612:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 869              		.loc 1 612 3 is_stmt 1 view .LVU333
 612:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 870              		.loc 1 612 22 is_stmt 0 view .LVU334
 871 0014 0161     		str	r1, [r0, #16]
 613:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 872              		.loc 1 613 3 is_stmt 1 view .LVU335
 613:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 873              		.loc 1 613 20 is_stmt 0 view .LVU336
 874 0016 0C23     		movs	r3, #12
 875 0018 4361     		str	r3, [r0, #20]
 614:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 876              		.loc 1 614 3 is_stmt 1 view .LVU337
 614:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 877              		.loc 1 614 25 is_stmt 0 view .LVU338
 878 001a 8161     		str	r1, [r0, #24]
 615:Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 879              		.loc 1 615 3 is_stmt 1 view .LVU339
 615:Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 880              		.loc 1 615 28 is_stmt 0 view .LVU340
 881 001c C161     		str	r1, [r0, #28]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 40


 616:Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 882              		.loc 1 616 3 is_stmt 1 view .LVU341
 616:Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 883              		.loc 1 616 30 is_stmt 0 view .LVU342
 884 001e 0162     		str	r1, [r0, #32]
 617:Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 885              		.loc 1 617 3 is_stmt 1 view .LVU343
 617:Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 886              		.loc 1 617 30 is_stmt 0 view .LVU344
 887 0020 4162     		str	r1, [r0, #36]
 618:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 888              		.loc 1 618 3 is_stmt 1 view .LVU345
 618:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 889              		.loc 1 618 38 is_stmt 0 view .LVU346
 890 0022 8162     		str	r1, [r0, #40]
 619:Core/Src/main.c ****   {
 891              		.loc 1 619 3 is_stmt 1 view .LVU347
 619:Core/Src/main.c ****   {
 892              		.loc 1 619 7 is_stmt 0 view .LVU348
 893 0024 0A46     		mov	r2, r1
 894 0026 FFF7FEFF 		bl	HAL_MultiProcessor_Init
 895              	.LVL21:
 619:Core/Src/main.c ****   {
 896              		.loc 1 619 6 discriminator 1 view .LVU349
 897 002a 70B9     		cbnz	r0, .L39
 623:Core/Src/main.c ****   {
 898              		.loc 1 623 3 is_stmt 1 view .LVU350
 623:Core/Src/main.c ****   {
 899              		.loc 1 623 7 is_stmt 0 view .LVU351
 900 002c 0021     		movs	r1, #0
 901 002e 0B48     		ldr	r0, .L43
 902 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 903              	.LVL22:
 623:Core/Src/main.c ****   {
 904              		.loc 1 623 6 discriminator 1 view .LVU352
 905 0034 58B9     		cbnz	r0, .L40
 627:Core/Src/main.c ****   {
 906              		.loc 1 627 3 is_stmt 1 view .LVU353
 627:Core/Src/main.c ****   {
 907              		.loc 1 627 7 is_stmt 0 view .LVU354
 908 0036 0021     		movs	r1, #0
 909 0038 0848     		ldr	r0, .L43
 910 003a FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 911              	.LVL23:
 627:Core/Src/main.c ****   {
 912              		.loc 1 627 6 discriminator 1 view .LVU355
 913 003e 40B9     		cbnz	r0, .L41
 631:Core/Src/main.c ****   {
 914              		.loc 1 631 3 is_stmt 1 view .LVU356
 631:Core/Src/main.c ****   {
 915              		.loc 1 631 7 is_stmt 0 view .LVU357
 916 0040 0648     		ldr	r0, .L43
 917 0042 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 918              	.LVL24:
 631:Core/Src/main.c ****   {
 919              		.loc 1 631 6 discriminator 1 view .LVU358
 920 0046 30B9     		cbnz	r0, .L42
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 41


 639:Core/Src/main.c **** 
 921              		.loc 1 639 1 view .LVU359
 922 0048 08BD     		pop	{r3, pc}
 923              	.L39:
 621:Core/Src/main.c ****   }
 924              		.loc 1 621 5 is_stmt 1 view .LVU360
 925 004a FFF7FEFF 		bl	Error_Handler
 926              	.LVL25:
 927              	.L40:
 625:Core/Src/main.c ****   }
 928              		.loc 1 625 5 view .LVU361
 929 004e FFF7FEFF 		bl	Error_Handler
 930              	.LVL26:
 931              	.L41:
 629:Core/Src/main.c ****   }
 932              		.loc 1 629 5 view .LVU362
 933 0052 FFF7FEFF 		bl	Error_Handler
 934              	.LVL27:
 935              	.L42:
 633:Core/Src/main.c ****   }
 936              		.loc 1 633 5 view .LVU363
 937 0056 FFF7FEFF 		bl	Error_Handler
 938              	.LVL28:
 939              	.L44:
 940 005a 00BF     		.align	2
 941              	.L43:
 942 005c 00000000 		.word	huart8
 943 0060 007C0040 		.word	1073773568
 944              		.cfi_endproc
 945              	.LFE157:
 947              		.section	.text.MX_WWDG1_Init,"ax",%progbits
 948              		.align	1
 949              		.syntax unified
 950              		.thumb
 951              		.thumb_func
 953              	MX_WWDG1_Init:
 954              	.LFB159:
 695:Core/Src/main.c **** 
 955              		.loc 1 695 1 view -0
 956              		.cfi_startproc
 957              		@ args = 0, pretend = 0, frame = 0
 958              		@ frame_needed = 0, uses_anonymous_args = 0
 959 0000 08B5     		push	{r3, lr}
 960              		.cfi_def_cfa_offset 8
 961              		.cfi_offset 3, -8
 962              		.cfi_offset 14, -4
 704:Core/Src/main.c ****   hwwdg1.Init.Prescaler = WWDG_PRESCALER_1;
 963              		.loc 1 704 3 view .LVU365
 704:Core/Src/main.c ****   hwwdg1.Init.Prescaler = WWDG_PRESCALER_1;
 964              		.loc 1 704 19 is_stmt 0 view .LVU366
 965 0002 0748     		ldr	r0, .L49
 966 0004 074B     		ldr	r3, .L49+4
 967 0006 0360     		str	r3, [r0]
 705:Core/Src/main.c ****   hwwdg1.Init.Window = 64;
 968              		.loc 1 705 3 is_stmt 1 view .LVU367
 705:Core/Src/main.c ****   hwwdg1.Init.Window = 64;
 969              		.loc 1 705 25 is_stmt 0 view .LVU368
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 42


 970 0008 0023     		movs	r3, #0
 971 000a 4360     		str	r3, [r0, #4]
 706:Core/Src/main.c ****   hwwdg1.Init.Counter = 64;
 972              		.loc 1 706 3 is_stmt 1 view .LVU369
 706:Core/Src/main.c ****   hwwdg1.Init.Counter = 64;
 973              		.loc 1 706 22 is_stmt 0 view .LVU370
 974 000c 4022     		movs	r2, #64
 975 000e 8260     		str	r2, [r0, #8]
 707:Core/Src/main.c ****   hwwdg1.Init.EWIMode = WWDG_EWI_DISABLE;
 976              		.loc 1 707 3 is_stmt 1 view .LVU371
 707:Core/Src/main.c ****   hwwdg1.Init.EWIMode = WWDG_EWI_DISABLE;
 977              		.loc 1 707 23 is_stmt 0 view .LVU372
 978 0010 C260     		str	r2, [r0, #12]
 708:Core/Src/main.c ****   if (HAL_WWDG_Init(&hwwdg1) != HAL_OK)
 979              		.loc 1 708 3 is_stmt 1 view .LVU373
 708:Core/Src/main.c ****   if (HAL_WWDG_Init(&hwwdg1) != HAL_OK)
 980              		.loc 1 708 23 is_stmt 0 view .LVU374
 981 0012 0361     		str	r3, [r0, #16]
 709:Core/Src/main.c ****   {
 982              		.loc 1 709 3 is_stmt 1 view .LVU375
 709:Core/Src/main.c ****   {
 983              		.loc 1 709 7 is_stmt 0 view .LVU376
 984 0014 FFF7FEFF 		bl	HAL_WWDG_Init
 985              	.LVL29:
 709:Core/Src/main.c ****   {
 986              		.loc 1 709 6 discriminator 1 view .LVU377
 987 0018 00B9     		cbnz	r0, .L48
 717:Core/Src/main.c **** 
 988              		.loc 1 717 1 view .LVU378
 989 001a 08BD     		pop	{r3, pc}
 990              	.L48:
 711:Core/Src/main.c ****   }
 991              		.loc 1 711 5 is_stmt 1 view .LVU379
 992 001c FFF7FEFF 		bl	Error_Handler
 993              	.LVL30:
 994              	.L50:
 995              		.align	2
 996              	.L49:
 997 0020 00000000 		.word	hwwdg1
 998 0024 00300050 		.word	1342189568
 999              		.cfi_endproc
 1000              	.LFE159:
 1002              		.section	.text.MX_UART4_Init,"ax",%progbits
 1003              		.align	1
 1004              		.syntax unified
 1005              		.thumb
 1006              		.thumb_func
 1008              	MX_UART4_Init:
 1009              	.LFB156:
 551:Core/Src/main.c **** 
 1010              		.loc 1 551 1 view -0
 1011              		.cfi_startproc
 1012              		@ args = 0, pretend = 0, frame = 0
 1013              		@ frame_needed = 0, uses_anonymous_args = 0
 1014 0000 08B5     		push	{r3, lr}
 1015              		.cfi_def_cfa_offset 8
 1016              		.cfi_offset 3, -8
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 43


 1017              		.cfi_offset 14, -4
 560:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 1018              		.loc 1 560 3 view .LVU381
 560:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 1019              		.loc 1 560 19 is_stmt 0 view .LVU382
 1020 0002 1648     		ldr	r0, .L61
 1021 0004 164B     		ldr	r3, .L61+4
 1022 0006 0360     		str	r3, [r0]
 561:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1023              		.loc 1 561 3 is_stmt 1 view .LVU383
 561:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1024              		.loc 1 561 24 is_stmt 0 view .LVU384
 1025 0008 4FF4E133 		mov	r3, #115200
 1026 000c 4360     		str	r3, [r0, #4]
 562:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1027              		.loc 1 562 3 is_stmt 1 view .LVU385
 562:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1028              		.loc 1 562 26 is_stmt 0 view .LVU386
 1029 000e 0021     		movs	r1, #0
 1030 0010 8160     		str	r1, [r0, #8]
 563:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1031              		.loc 1 563 3 is_stmt 1 view .LVU387
 563:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1032              		.loc 1 563 24 is_stmt 0 view .LVU388
 1033 0012 C160     		str	r1, [r0, #12]
 564:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1034              		.loc 1 564 3 is_stmt 1 view .LVU389
 564:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1035              		.loc 1 564 22 is_stmt 0 view .LVU390
 1036 0014 0161     		str	r1, [r0, #16]
 565:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1037              		.loc 1 565 3 is_stmt 1 view .LVU391
 565:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1038              		.loc 1 565 20 is_stmt 0 view .LVU392
 1039 0016 0C23     		movs	r3, #12
 1040 0018 4361     		str	r3, [r0, #20]
 566:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1041              		.loc 1 566 3 is_stmt 1 view .LVU393
 566:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1042              		.loc 1 566 25 is_stmt 0 view .LVU394
 1043 001a 8161     		str	r1, [r0, #24]
 567:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1044              		.loc 1 567 3 is_stmt 1 view .LVU395
 567:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1045              		.loc 1 567 28 is_stmt 0 view .LVU396
 1046 001c C161     		str	r1, [r0, #28]
 568:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1047              		.loc 1 568 3 is_stmt 1 view .LVU397
 568:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1048              		.loc 1 568 30 is_stmt 0 view .LVU398
 1049 001e 0162     		str	r1, [r0, #32]
 569:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1050              		.loc 1 569 3 is_stmt 1 view .LVU399
 569:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1051              		.loc 1 569 30 is_stmt 0 view .LVU400
 1052 0020 4162     		str	r1, [r0, #36]
 570:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart4, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 44


 1053              		.loc 1 570 3 is_stmt 1 view .LVU401
 570:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart4, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 1054              		.loc 1 570 38 is_stmt 0 view .LVU402
 1055 0022 8162     		str	r1, [r0, #40]
 571:Core/Src/main.c ****   {
 1056              		.loc 1 571 3 is_stmt 1 view .LVU403
 571:Core/Src/main.c ****   {
 1057              		.loc 1 571 7 is_stmt 0 view .LVU404
 1058 0024 0A46     		mov	r2, r1
 1059 0026 FFF7FEFF 		bl	HAL_MultiProcessor_Init
 1060              	.LVL31:
 571:Core/Src/main.c ****   {
 1061              		.loc 1 571 6 discriminator 1 view .LVU405
 1062 002a 70B9     		cbnz	r0, .L57
 575:Core/Src/main.c ****   {
 1063              		.loc 1 575 3 is_stmt 1 view .LVU406
 575:Core/Src/main.c ****   {
 1064              		.loc 1 575 7 is_stmt 0 view .LVU407
 1065 002c 0021     		movs	r1, #0
 1066 002e 0B48     		ldr	r0, .L61
 1067 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1068              	.LVL32:
 575:Core/Src/main.c ****   {
 1069              		.loc 1 575 6 discriminator 1 view .LVU408
 1070 0034 58B9     		cbnz	r0, .L58
 579:Core/Src/main.c ****   {
 1071              		.loc 1 579 3 is_stmt 1 view .LVU409
 579:Core/Src/main.c ****   {
 1072              		.loc 1 579 7 is_stmt 0 view .LVU410
 1073 0036 0021     		movs	r1, #0
 1074 0038 0848     		ldr	r0, .L61
 1075 003a FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1076              	.LVL33:
 579:Core/Src/main.c ****   {
 1077              		.loc 1 579 6 discriminator 1 view .LVU411
 1078 003e 40B9     		cbnz	r0, .L59
 583:Core/Src/main.c ****   {
 1079              		.loc 1 583 3 is_stmt 1 view .LVU412
 583:Core/Src/main.c ****   {
 1080              		.loc 1 583 7 is_stmt 0 view .LVU413
 1081 0040 0648     		ldr	r0, .L61
 1082 0042 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1083              	.LVL34:
 583:Core/Src/main.c ****   {
 1084              		.loc 1 583 6 discriminator 1 view .LVU414
 1085 0046 30B9     		cbnz	r0, .L60
 591:Core/Src/main.c **** 
 1086              		.loc 1 591 1 view .LVU415
 1087 0048 08BD     		pop	{r3, pc}
 1088              	.L57:
 573:Core/Src/main.c ****   }
 1089              		.loc 1 573 5 is_stmt 1 view .LVU416
 1090 004a FFF7FEFF 		bl	Error_Handler
 1091              	.LVL35:
 1092              	.L58:
 577:Core/Src/main.c ****   }
 1093              		.loc 1 577 5 view .LVU417
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 45


 1094 004e FFF7FEFF 		bl	Error_Handler
 1095              	.LVL36:
 1096              	.L59:
 581:Core/Src/main.c ****   }
 1097              		.loc 1 581 5 view .LVU418
 1098 0052 FFF7FEFF 		bl	Error_Handler
 1099              	.LVL37:
 1100              	.L60:
 585:Core/Src/main.c ****   }
 1101              		.loc 1 585 5 view .LVU419
 1102 0056 FFF7FEFF 		bl	Error_Handler
 1103              	.LVL38:
 1104              	.L62:
 1105 005a 00BF     		.align	2
 1106              	.L61:
 1107 005c 00000000 		.word	huart4
 1108 0060 004C0040 		.word	1073761280
 1109              		.cfi_endproc
 1110              	.LFE156:
 1112              		.section	.text.MX_FDCAN1_Init,"ax",%progbits
 1113              		.align	1
 1114              		.syntax unified
 1115              		.thumb
 1116              		.thumb_func
 1118              	MX_FDCAN1_Init:
 1119              	.LFB150:
 236:Core/Src/main.c **** 
 1120              		.loc 1 236 1 view -0
 1121              		.cfi_startproc
 1122              		@ args = 0, pretend = 0, frame = 0
 1123              		@ frame_needed = 0, uses_anonymous_args = 0
 1124 0000 08B5     		push	{r3, lr}
 1125              		.cfi_def_cfa_offset 8
 1126              		.cfi_offset 3, -8
 1127              		.cfi_offset 14, -4
 245:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 1128              		.loc 1 245 3 view .LVU421
 245:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 1129              		.loc 1 245 20 is_stmt 0 view .LVU422
 1130 0002 1448     		ldr	r0, .L67
 1131 0004 144B     		ldr	r3, .L67+4
 1132 0006 0360     		str	r3, [r0]
 246:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 1133              		.loc 1 246 3 is_stmt 1 view .LVU423
 246:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 1134              		.loc 1 246 28 is_stmt 0 view .LVU424
 1135 0008 0023     		movs	r3, #0
 1136 000a 8360     		str	r3, [r0, #8]
 247:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 1137              		.loc 1 247 3 is_stmt 1 view .LVU425
 247:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 1138              		.loc 1 247 21 is_stmt 0 view .LVU426
 1139 000c C360     		str	r3, [r0, #12]
 248:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 1140              		.loc 1 248 3 is_stmt 1 view .LVU427
 248:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 1141              		.loc 1 248 35 is_stmt 0 view .LVU428
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 46


 1142 000e 0374     		strb	r3, [r0, #16]
 249:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 1143              		.loc 1 249 3 is_stmt 1 view .LVU429
 249:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 1144              		.loc 1 249 30 is_stmt 0 view .LVU430
 1145 0010 4374     		strb	r3, [r0, #17]
 250:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 16;
 1146              		.loc 1 250 3 is_stmt 1 view .LVU431
 250:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 16;
 1147              		.loc 1 250 34 is_stmt 0 view .LVU432
 1148 0012 8374     		strb	r3, [r0, #18]
 251:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 1149              		.loc 1 251 3 is_stmt 1 view .LVU433
 251:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 1150              		.loc 1 251 33 is_stmt 0 view .LVU434
 1151 0014 1022     		movs	r2, #16
 1152 0016 4261     		str	r2, [r0, #20]
 252:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 1;
 1153              		.loc 1 252 3 is_stmt 1 view .LVU435
 252:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 1;
 1154              		.loc 1 252 37 is_stmt 0 view .LVU436
 1155 0018 0122     		movs	r2, #1
 1156 001a 8261     		str	r2, [r0, #24]
 253:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 1;
 1157              		.loc 1 253 3 is_stmt 1 view .LVU437
 253:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 1;
 1158              		.loc 1 253 32 is_stmt 0 view .LVU438
 1159 001c C261     		str	r2, [r0, #28]
 254:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 1160              		.loc 1 254 3 is_stmt 1 view .LVU439
 254:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 1161              		.loc 1 254 32 is_stmt 0 view .LVU440
 1162 001e 0262     		str	r2, [r0, #32]
 255:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
 1163              		.loc 1 255 3 is_stmt 1 view .LVU441
 255:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
 1164              		.loc 1 255 30 is_stmt 0 view .LVU442
 1165 0020 4262     		str	r2, [r0, #36]
 256:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 1166              		.loc 1 256 3 is_stmt 1 view .LVU443
 256:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 1167              		.loc 1 256 34 is_stmt 0 view .LVU444
 1168 0022 8262     		str	r2, [r0, #40]
 257:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
 1169              		.loc 1 257 3 is_stmt 1 view .LVU445
 257:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
 1170              		.loc 1 257 29 is_stmt 0 view .LVU446
 1171 0024 C262     		str	r2, [r0, #44]
 258:Core/Src/main.c ****   hfdcan1.Init.MessageRAMOffset = 0;
 1172              		.loc 1 258 3 is_stmt 1 view .LVU447
 258:Core/Src/main.c ****   hfdcan1.Init.MessageRAMOffset = 0;
 1173              		.loc 1 258 29 is_stmt 0 view .LVU448
 1174 0026 0263     		str	r2, [r0, #48]
 259:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
 1175              		.loc 1 259 3 is_stmt 1 view .LVU449
 259:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
 1176              		.loc 1 259 33 is_stmt 0 view .LVU450
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 47


 1177 0028 4363     		str	r3, [r0, #52]
 260:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 1178              		.loc 1 260 3 is_stmt 1 view .LVU451
 260:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 1179              		.loc 1 260 30 is_stmt 0 view .LVU452
 1180 002a 8363     		str	r3, [r0, #56]
 261:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 1181              		.loc 1 261 3 is_stmt 1 view .LVU453
 261:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 1182              		.loc 1 261 30 is_stmt 0 view .LVU454
 1183 002c C363     		str	r3, [r0, #60]
 262:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 1184              		.loc 1 262 3 is_stmt 1 view .LVU455
 262:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 1185              		.loc 1 262 32 is_stmt 0 view .LVU456
 1186 002e 0364     		str	r3, [r0, #64]
 263:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 1187              		.loc 1 263 3 is_stmt 1 view .LVU457
 263:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 1188              		.loc 1 263 32 is_stmt 0 view .LVU458
 1189 0030 0422     		movs	r2, #4
 1190 0032 4264     		str	r2, [r0, #68]
 264:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 1191              		.loc 1 264 3 is_stmt 1 view .LVU459
 264:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 1192              		.loc 1 264 32 is_stmt 0 view .LVU460
 1193 0034 8364     		str	r3, [r0, #72]
 265:Core/Src/main.c ****   hfdcan1.Init.RxBuffersNbr = 0;
 1194              		.loc 1 265 3 is_stmt 1 view .LVU461
 265:Core/Src/main.c ****   hfdcan1.Init.RxBuffersNbr = 0;
 1195              		.loc 1 265 32 is_stmt 0 view .LVU462
 1196 0036 C264     		str	r2, [r0, #76]
 266:Core/Src/main.c ****   hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 1197              		.loc 1 266 3 is_stmt 1 view .LVU463
 266:Core/Src/main.c ****   hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 1198              		.loc 1 266 29 is_stmt 0 view .LVU464
 1199 0038 0365     		str	r3, [r0, #80]
 267:Core/Src/main.c ****   hfdcan1.Init.TxEventsNbr = 0;
 1200              		.loc 1 267 3 is_stmt 1 view .LVU465
 267:Core/Src/main.c ****   hfdcan1.Init.TxEventsNbr = 0;
 1201              		.loc 1 267 29 is_stmt 0 view .LVU466
 1202 003a 4265     		str	r2, [r0, #84]
 268:Core/Src/main.c ****   hfdcan1.Init.TxBuffersNbr = 0;
 1203              		.loc 1 268 3 is_stmt 1 view .LVU467
 268:Core/Src/main.c ****   hfdcan1.Init.TxBuffersNbr = 0;
 1204              		.loc 1 268 28 is_stmt 0 view .LVU468
 1205 003c 8365     		str	r3, [r0, #88]
 269:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 1206              		.loc 1 269 3 is_stmt 1 view .LVU469
 269:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 1207              		.loc 1 269 29 is_stmt 0 view .LVU470
 1208 003e C365     		str	r3, [r0, #92]
 270:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 1209              		.loc 1 270 3 is_stmt 1 view .LVU471
 270:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 1210              		.loc 1 270 36 is_stmt 0 view .LVU472
 1211 0040 0366     		str	r3, [r0, #96]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 48


 271:Core/Src/main.c ****   hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 1212              		.loc 1 271 3 is_stmt 1 view .LVU473
 271:Core/Src/main.c ****   hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 1213              		.loc 1 271 32 is_stmt 0 view .LVU474
 1214 0042 4366     		str	r3, [r0, #100]
 272:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 1215              		.loc 1 272 3 is_stmt 1 view .LVU475
 272:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 1216              		.loc 1 272 27 is_stmt 0 view .LVU476
 1217 0044 8266     		str	r2, [r0, #104]
 273:Core/Src/main.c ****   {
 1218              		.loc 1 273 3 is_stmt 1 view .LVU477
 273:Core/Src/main.c ****   {
 1219              		.loc 1 273 7 is_stmt 0 view .LVU478
 1220 0046 FFF7FEFF 		bl	HAL_FDCAN_Init
 1221              	.LVL39:
 273:Core/Src/main.c ****   {
 1222              		.loc 1 273 6 discriminator 1 view .LVU479
 1223 004a 00B9     		cbnz	r0, .L66
 281:Core/Src/main.c **** 
 1224              		.loc 1 281 1 view .LVU480
 1225 004c 08BD     		pop	{r3, pc}
 1226              	.L66:
 275:Core/Src/main.c ****   }
 1227              		.loc 1 275 5 is_stmt 1 view .LVU481
 1228 004e FFF7FEFF 		bl	Error_Handler
 1229              	.LVL40:
 1230              	.L68:
 1231 0052 00BF     		.align	2
 1232              	.L67:
 1233 0054 00000000 		.word	hfdcan1
 1234 0058 00A00040 		.word	1073782784
 1235              		.cfi_endproc
 1236              	.LFE150:
 1238              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1239              		.align	1
 1240              		.syntax unified
 1241              		.thumb
 1242              		.thumb_func
 1244              	MX_USART1_UART_Init:
 1245              	.LFB158:
 647:Core/Src/main.c **** 
 1246              		.loc 1 647 1 view -0
 1247              		.cfi_startproc
 1248              		@ args = 0, pretend = 0, frame = 0
 1249              		@ frame_needed = 0, uses_anonymous_args = 0
 1250 0000 08B5     		push	{r3, lr}
 1251              		.cfi_def_cfa_offset 8
 1252              		.cfi_offset 3, -8
 1253              		.cfi_offset 14, -4
 656:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1254              		.loc 1 656 3 view .LVU483
 656:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1255              		.loc 1 656 19 is_stmt 0 view .LVU484
 1256 0002 1548     		ldr	r0, .L79
 1257 0004 154B     		ldr	r3, .L79+4
 1258 0006 0360     		str	r3, [r0]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 49


 657:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1259              		.loc 1 657 3 is_stmt 1 view .LVU485
 657:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1260              		.loc 1 657 24 is_stmt 0 view .LVU486
 1261 0008 4FF4E133 		mov	r3, #115200
 1262 000c 4360     		str	r3, [r0, #4]
 658:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1263              		.loc 1 658 3 is_stmt 1 view .LVU487
 658:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1264              		.loc 1 658 26 is_stmt 0 view .LVU488
 1265 000e 0023     		movs	r3, #0
 1266 0010 8360     		str	r3, [r0, #8]
 659:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1267              		.loc 1 659 3 is_stmt 1 view .LVU489
 659:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1268              		.loc 1 659 24 is_stmt 0 view .LVU490
 1269 0012 C360     		str	r3, [r0, #12]
 660:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1270              		.loc 1 660 3 is_stmt 1 view .LVU491
 660:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1271              		.loc 1 660 22 is_stmt 0 view .LVU492
 1272 0014 0361     		str	r3, [r0, #16]
 661:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1273              		.loc 1 661 3 is_stmt 1 view .LVU493
 661:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1274              		.loc 1 661 20 is_stmt 0 view .LVU494
 1275 0016 0C22     		movs	r2, #12
 1276 0018 4261     		str	r2, [r0, #20]
 662:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1277              		.loc 1 662 3 is_stmt 1 view .LVU495
 662:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1278              		.loc 1 662 25 is_stmt 0 view .LVU496
 1279 001a 8361     		str	r3, [r0, #24]
 663:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1280              		.loc 1 663 3 is_stmt 1 view .LVU497
 663:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1281              		.loc 1 663 28 is_stmt 0 view .LVU498
 1282 001c C361     		str	r3, [r0, #28]
 664:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1283              		.loc 1 664 3 is_stmt 1 view .LVU499
 664:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1284              		.loc 1 664 30 is_stmt 0 view .LVU500
 1285 001e 0362     		str	r3, [r0, #32]
 665:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1286              		.loc 1 665 3 is_stmt 1 view .LVU501
 665:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1287              		.loc 1 665 30 is_stmt 0 view .LVU502
 1288 0020 4362     		str	r3, [r0, #36]
 666:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1289              		.loc 1 666 3 is_stmt 1 view .LVU503
 666:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1290              		.loc 1 666 38 is_stmt 0 view .LVU504
 1291 0022 8362     		str	r3, [r0, #40]
 667:Core/Src/main.c ****   {
 1292              		.loc 1 667 3 is_stmt 1 view .LVU505
 667:Core/Src/main.c ****   {
 1293              		.loc 1 667 7 is_stmt 0 view .LVU506
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 50


 1294 0024 FFF7FEFF 		bl	HAL_UART_Init
 1295              	.LVL41:
 667:Core/Src/main.c ****   {
 1296              		.loc 1 667 6 discriminator 1 view .LVU507
 1297 0028 70B9     		cbnz	r0, .L75
 671:Core/Src/main.c ****   {
 1298              		.loc 1 671 3 is_stmt 1 view .LVU508
 671:Core/Src/main.c ****   {
 1299              		.loc 1 671 7 is_stmt 0 view .LVU509
 1300 002a 0021     		movs	r1, #0
 1301 002c 0A48     		ldr	r0, .L79
 1302 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1303              	.LVL42:
 671:Core/Src/main.c ****   {
 1304              		.loc 1 671 6 discriminator 1 view .LVU510
 1305 0032 58B9     		cbnz	r0, .L76
 675:Core/Src/main.c ****   {
 1306              		.loc 1 675 3 is_stmt 1 view .LVU511
 675:Core/Src/main.c ****   {
 1307              		.loc 1 675 7 is_stmt 0 view .LVU512
 1308 0034 0021     		movs	r1, #0
 1309 0036 0848     		ldr	r0, .L79
 1310 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1311              	.LVL43:
 675:Core/Src/main.c ****   {
 1312              		.loc 1 675 6 discriminator 1 view .LVU513
 1313 003c 40B9     		cbnz	r0, .L77
 679:Core/Src/main.c ****   {
 1314              		.loc 1 679 3 is_stmt 1 view .LVU514
 679:Core/Src/main.c ****   {
 1315              		.loc 1 679 7 is_stmt 0 view .LVU515
 1316 003e 0648     		ldr	r0, .L79
 1317 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1318              	.LVL44:
 679:Core/Src/main.c ****   {
 1319              		.loc 1 679 6 discriminator 1 view .LVU516
 1320 0044 30B9     		cbnz	r0, .L78
 687:Core/Src/main.c **** 
 1321              		.loc 1 687 1 view .LVU517
 1322 0046 08BD     		pop	{r3, pc}
 1323              	.L75:
 669:Core/Src/main.c ****   }
 1324              		.loc 1 669 5 is_stmt 1 view .LVU518
 1325 0048 FFF7FEFF 		bl	Error_Handler
 1326              	.LVL45:
 1327              	.L76:
 673:Core/Src/main.c ****   }
 1328              		.loc 1 673 5 view .LVU519
 1329 004c FFF7FEFF 		bl	Error_Handler
 1330              	.LVL46:
 1331              	.L77:
 677:Core/Src/main.c ****   }
 1332              		.loc 1 677 5 view .LVU520
 1333 0050 FFF7FEFF 		bl	Error_Handler
 1334              	.LVL47:
 1335              	.L78:
 681:Core/Src/main.c ****   }
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 51


 1336              		.loc 1 681 5 view .LVU521
 1337 0054 FFF7FEFF 		bl	Error_Handler
 1338              	.LVL48:
 1339              	.L80:
 1340              		.align	2
 1341              	.L79:
 1342 0058 00000000 		.word	huart1
 1343 005c 00100140 		.word	1073811456
 1344              		.cfi_endproc
 1345              	.LFE158:
 1347              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1348              		.align	1
 1349              		.syntax unified
 1350              		.thumb
 1351              		.thumb_func
 1353              	MX_TIM1_Init:
 1354              	.LFB155:
 481:Core/Src/main.c **** 
 1355              		.loc 1 481 1 view -0
 1356              		.cfi_startproc
 1357              		@ args = 0, pretend = 0, frame = 88
 1358              		@ frame_needed = 0, uses_anonymous_args = 0
 1359 0000 10B5     		push	{r4, lr}
 1360              		.cfi_def_cfa_offset 8
 1361              		.cfi_offset 4, -8
 1362              		.cfi_offset 14, -4
 1363 0002 96B0     		sub	sp, sp, #88
 1364              		.cfi_def_cfa_offset 96
 487:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1365              		.loc 1 487 3 view .LVU523
 487:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1366              		.loc 1 487 27 is_stmt 0 view .LVU524
 1367 0004 0024     		movs	r4, #0
 1368 0006 1394     		str	r4, [sp, #76]
 1369 0008 1494     		str	r4, [sp, #80]
 1370 000a 1594     		str	r4, [sp, #84]
 488:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1371              		.loc 1 488 3 is_stmt 1 view .LVU525
 488:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1372              		.loc 1 488 22 is_stmt 0 view .LVU526
 1373 000c 0C94     		str	r4, [sp, #48]
 1374 000e 0D94     		str	r4, [sp, #52]
 1375 0010 0E94     		str	r4, [sp, #56]
 1376 0012 0F94     		str	r4, [sp, #60]
 1377 0014 1094     		str	r4, [sp, #64]
 1378 0016 1194     		str	r4, [sp, #68]
 1379 0018 1294     		str	r4, [sp, #72]
 489:Core/Src/main.c **** 
 1380              		.loc 1 489 3 is_stmt 1 view .LVU527
 489:Core/Src/main.c **** 
 1381              		.loc 1 489 34 is_stmt 0 view .LVU528
 1382 001a 2C22     		movs	r2, #44
 1383 001c 2146     		mov	r1, r4
 1384 001e 01A8     		add	r0, sp, #4
 1385 0020 FFF7FEFF 		bl	memset
 1386              	.LVL49:
 494:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 52


 1387              		.loc 1 494 3 is_stmt 1 view .LVU529
 494:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1388              		.loc 1 494 18 is_stmt 0 view .LVU530
 1389 0024 2448     		ldr	r0, .L91
 1390 0026 254B     		ldr	r3, .L91+4
 1391 0028 0360     		str	r3, [r0]
 495:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1392              		.loc 1 495 3 is_stmt 1 view .LVU531
 495:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1393              		.loc 1 495 24 is_stmt 0 view .LVU532
 1394 002a 4460     		str	r4, [r0, #4]
 496:Core/Src/main.c ****   htim1.Init.Period = 65535;
 1395              		.loc 1 496 3 is_stmt 1 view .LVU533
 496:Core/Src/main.c ****   htim1.Init.Period = 65535;
 1396              		.loc 1 496 26 is_stmt 0 view .LVU534
 1397 002c 8460     		str	r4, [r0, #8]
 497:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1398              		.loc 1 497 3 is_stmt 1 view .LVU535
 497:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1399              		.loc 1 497 21 is_stmt 0 view .LVU536
 1400 002e 4FF6FF73 		movw	r3, #65535
 1401 0032 C360     		str	r3, [r0, #12]
 498:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1402              		.loc 1 498 3 is_stmt 1 view .LVU537
 498:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1403              		.loc 1 498 28 is_stmt 0 view .LVU538
 1404 0034 0461     		str	r4, [r0, #16]
 499:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1405              		.loc 1 499 3 is_stmt 1 view .LVU539
 499:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1406              		.loc 1 499 32 is_stmt 0 view .LVU540
 1407 0036 4461     		str	r4, [r0, #20]
 500:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 1408              		.loc 1 500 3 is_stmt 1 view .LVU541
 500:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 1409              		.loc 1 500 32 is_stmt 0 view .LVU542
 1410 0038 8461     		str	r4, [r0, #24]
 501:Core/Src/main.c ****   {
 1411              		.loc 1 501 3 is_stmt 1 view .LVU543
 501:Core/Src/main.c ****   {
 1412              		.loc 1 501 7 is_stmt 0 view .LVU544
 1413 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1414              	.LVL50:
 501:Core/Src/main.c ****   {
 1415              		.loc 1 501 6 discriminator 1 view .LVU545
 1416 003e 0028     		cmp	r0, #0
 1417 0040 31D1     		bne	.L87
 505:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1418              		.loc 1 505 3 is_stmt 1 view .LVU546
 505:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1419              		.loc 1 505 37 is_stmt 0 view .LVU547
 1420 0042 0023     		movs	r3, #0
 1421 0044 1393     		str	r3, [sp, #76]
 506:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1422              		.loc 1 506 3 is_stmt 1 view .LVU548
 506:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1423              		.loc 1 506 38 is_stmt 0 view .LVU549
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 53


 1424 0046 1493     		str	r3, [sp, #80]
 507:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1425              		.loc 1 507 3 is_stmt 1 view .LVU550
 507:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1426              		.loc 1 507 33 is_stmt 0 view .LVU551
 1427 0048 1593     		str	r3, [sp, #84]
 508:Core/Src/main.c ****   {
 1428              		.loc 1 508 3 is_stmt 1 view .LVU552
 508:Core/Src/main.c ****   {
 1429              		.loc 1 508 7 is_stmt 0 view .LVU553
 1430 004a 13A9     		add	r1, sp, #76
 1431 004c 1A48     		ldr	r0, .L91
 1432 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1433              	.LVL51:
 508:Core/Src/main.c ****   {
 1434              		.loc 1 508 6 discriminator 1 view .LVU554
 1435 0052 0028     		cmp	r0, #0
 1436 0054 29D1     		bne	.L88
 512:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1437              		.loc 1 512 3 is_stmt 1 view .LVU555
 512:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1438              		.loc 1 512 20 is_stmt 0 view .LVU556
 1439 0056 6023     		movs	r3, #96
 1440 0058 0C93     		str	r3, [sp, #48]
 513:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1441              		.loc 1 513 3 is_stmt 1 view .LVU557
 513:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1442              		.loc 1 513 19 is_stmt 0 view .LVU558
 1443 005a 0022     		movs	r2, #0
 1444 005c 0D92     		str	r2, [sp, #52]
 514:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1445              		.loc 1 514 3 is_stmt 1 view .LVU559
 514:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1446              		.loc 1 514 24 is_stmt 0 view .LVU560
 1447 005e 0E92     		str	r2, [sp, #56]
 515:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1448              		.loc 1 515 3 is_stmt 1 view .LVU561
 515:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1449              		.loc 1 515 25 is_stmt 0 view .LVU562
 1450 0060 0F92     		str	r2, [sp, #60]
 516:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1451              		.loc 1 516 3 is_stmt 1 view .LVU563
 516:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1452              		.loc 1 516 24 is_stmt 0 view .LVU564
 1453 0062 1092     		str	r2, [sp, #64]
 517:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1454              		.loc 1 517 3 is_stmt 1 view .LVU565
 517:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1455              		.loc 1 517 25 is_stmt 0 view .LVU566
 1456 0064 1192     		str	r2, [sp, #68]
 518:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1457              		.loc 1 518 3 is_stmt 1 view .LVU567
 518:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1458              		.loc 1 518 26 is_stmt 0 view .LVU568
 1459 0066 1292     		str	r2, [sp, #72]
 519:Core/Src/main.c ****   {
 1460              		.loc 1 519 3 is_stmt 1 view .LVU569
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 54


 519:Core/Src/main.c ****   {
 1461              		.loc 1 519 7 is_stmt 0 view .LVU570
 1462 0068 0CA9     		add	r1, sp, #48
 1463 006a 1348     		ldr	r0, .L91
 1464 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1465              	.LVL52:
 519:Core/Src/main.c ****   {
 1466              		.loc 1 519 6 discriminator 1 view .LVU571
 1467 0070 E8B9     		cbnz	r0, .L89
 523:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1468              		.loc 1 523 3 is_stmt 1 view .LVU572
 523:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1469              		.loc 1 523 40 is_stmt 0 view .LVU573
 1470 0072 0023     		movs	r3, #0
 1471 0074 0193     		str	r3, [sp, #4]
 524:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1472              		.loc 1 524 3 is_stmt 1 view .LVU574
 524:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1473              		.loc 1 524 41 is_stmt 0 view .LVU575
 1474 0076 0293     		str	r3, [sp, #8]
 525:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1475              		.loc 1 525 3 is_stmt 1 view .LVU576
 525:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1476              		.loc 1 525 34 is_stmt 0 view .LVU577
 1477 0078 0393     		str	r3, [sp, #12]
 526:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1478              		.loc 1 526 3 is_stmt 1 view .LVU578
 526:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1479              		.loc 1 526 33 is_stmt 0 view .LVU579
 1480 007a 0493     		str	r3, [sp, #16]
 527:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1481              		.loc 1 527 3 is_stmt 1 view .LVU580
 527:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1482              		.loc 1 527 35 is_stmt 0 view .LVU581
 1483 007c 0593     		str	r3, [sp, #20]
 528:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1484              		.loc 1 528 3 is_stmt 1 view .LVU582
 528:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1485              		.loc 1 528 38 is_stmt 0 view .LVU583
 1486 007e 4FF40052 		mov	r2, #8192
 1487 0082 0692     		str	r2, [sp, #24]
 529:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1488              		.loc 1 529 3 is_stmt 1 view .LVU584
 529:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1489              		.loc 1 529 36 is_stmt 0 view .LVU585
 1490 0084 0793     		str	r3, [sp, #28]
 530:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1491              		.loc 1 530 3 is_stmt 1 view .LVU586
 530:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1492              		.loc 1 530 36 is_stmt 0 view .LVU587
 1493 0086 0893     		str	r3, [sp, #32]
 531:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1494              		.loc 1 531 3 is_stmt 1 view .LVU588
 531:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1495              		.loc 1 531 39 is_stmt 0 view .LVU589
 1496 0088 4FF00072 		mov	r2, #33554432
 1497 008c 0992     		str	r2, [sp, #36]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 55


 532:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1498              		.loc 1 532 3 is_stmt 1 view .LVU590
 532:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1499              		.loc 1 532 37 is_stmt 0 view .LVU591
 1500 008e 0A93     		str	r3, [sp, #40]
 533:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1501              		.loc 1 533 3 is_stmt 1 view .LVU592
 533:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1502              		.loc 1 533 40 is_stmt 0 view .LVU593
 1503 0090 0B93     		str	r3, [sp, #44]
 534:Core/Src/main.c ****   {
 1504              		.loc 1 534 3 is_stmt 1 view .LVU594
 534:Core/Src/main.c ****   {
 1505              		.loc 1 534 7 is_stmt 0 view .LVU595
 1506 0092 01A9     		add	r1, sp, #4
 1507 0094 0848     		ldr	r0, .L91
 1508 0096 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1509              	.LVL53:
 534:Core/Src/main.c ****   {
 1510              		.loc 1 534 6 discriminator 1 view .LVU596
 1511 009a 50B9     		cbnz	r0, .L90
 541:Core/Src/main.c **** 
 1512              		.loc 1 541 3 is_stmt 1 view .LVU597
 1513 009c 0648     		ldr	r0, .L91
 1514 009e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1515              	.LVL54:
 543:Core/Src/main.c **** 
 1516              		.loc 1 543 1 is_stmt 0 view .LVU598
 1517 00a2 16B0     		add	sp, sp, #88
 1518              		.cfi_remember_state
 1519              		.cfi_def_cfa_offset 8
 1520              		@ sp needed
 1521 00a4 10BD     		pop	{r4, pc}
 1522              	.L87:
 1523              		.cfi_restore_state
 503:Core/Src/main.c ****   }
 1524              		.loc 1 503 5 is_stmt 1 view .LVU599
 1525 00a6 FFF7FEFF 		bl	Error_Handler
 1526              	.LVL55:
 1527              	.L88:
 510:Core/Src/main.c ****   }
 1528              		.loc 1 510 5 view .LVU600
 1529 00aa FFF7FEFF 		bl	Error_Handler
 1530              	.LVL56:
 1531              	.L89:
 521:Core/Src/main.c ****   }
 1532              		.loc 1 521 5 view .LVU601
 1533 00ae FFF7FEFF 		bl	Error_Handler
 1534              	.LVL57:
 1535              	.L90:
 536:Core/Src/main.c ****   }
 1536              		.loc 1 536 5 view .LVU602
 1537 00b2 FFF7FEFF 		bl	Error_Handler
 1538              	.LVL58:
 1539              	.L92:
 1540 00b6 00BF     		.align	2
 1541              	.L91:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 56


 1542 00b8 00000000 		.word	htim1
 1543 00bc 00000140 		.word	1073807360
 1544              		.cfi_endproc
 1545              	.LFE155:
 1547              		.section	.text.SystemClock_Config,"ax",%progbits
 1548              		.align	1
 1549              		.global	SystemClock_Config
 1550              		.syntax unified
 1551              		.thumb
 1552              		.thumb_func
 1554              	SystemClock_Config:
 1555              	.LFB149:
 175:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1556              		.loc 1 175 1 view -0
 1557              		.cfi_startproc
 1558              		@ args = 0, pretend = 0, frame = 112
 1559              		@ frame_needed = 0, uses_anonymous_args = 0
 1560 0000 00B5     		push	{lr}
 1561              		.cfi_def_cfa_offset 4
 1562              		.cfi_offset 14, -4
 1563 0002 9DB0     		sub	sp, sp, #116
 1564              		.cfi_def_cfa_offset 120
 176:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1565              		.loc 1 176 3 view .LVU604
 176:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1566              		.loc 1 176 22 is_stmt 0 view .LVU605
 1567 0004 4C22     		movs	r2, #76
 1568 0006 0021     		movs	r1, #0
 1569 0008 09A8     		add	r0, sp, #36
 1570 000a FFF7FEFF 		bl	memset
 1571              	.LVL59:
 177:Core/Src/main.c **** 
 1572              		.loc 1 177 3 is_stmt 1 view .LVU606
 177:Core/Src/main.c **** 
 1573              		.loc 1 177 22 is_stmt 0 view .LVU607
 1574 000e 2022     		movs	r2, #32
 1575 0010 0021     		movs	r1, #0
 1576 0012 01A8     		add	r0, sp, #4
 1577 0014 FFF7FEFF 		bl	memset
 1578              	.LVL60:
 181:Core/Src/main.c **** 
 1579              		.loc 1 181 3 is_stmt 1 view .LVU608
 1580 0018 0220     		movs	r0, #2
 1581 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 1582              	.LVL61:
 185:Core/Src/main.c **** 
 1583              		.loc 1 185 3 view .LVU609
 1584              	.LBB12:
 185:Core/Src/main.c **** 
 1585              		.loc 1 185 3 view .LVU610
 1586 001e 0023     		movs	r3, #0
 1587 0020 0093     		str	r3, [sp]
 185:Core/Src/main.c **** 
 1588              		.loc 1 185 3 view .LVU611
 185:Core/Src/main.c **** 
 1589              		.loc 1 185 3 discriminator 2 view .LVU612
 1590 0022 274B     		ldr	r3, .L100
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 57


 1591 0024 DA6A     		ldr	r2, [r3, #44]
 1592 0026 22F00102 		bic	r2, r2, #1
 1593 002a DA62     		str	r2, [r3, #44]
 185:Core/Src/main.c **** 
 1594              		.loc 1 185 3 view .LVU613
 185:Core/Src/main.c **** 
 1595              		.loc 1 185 3 is_stmt 0 discriminator 2 view .LVU614
 1596 002c DB6A     		ldr	r3, [r3, #44]
 1597 002e 03F00103 		and	r3, r3, #1
 1598 0032 0093     		str	r3, [sp]
 185:Core/Src/main.c **** 
 1599              		.loc 1 185 3 is_stmt 1 view .LVU615
 185:Core/Src/main.c **** 
 1600              		.loc 1 185 3 is_stmt 0 discriminator 2 view .LVU616
 1601 0034 234A     		ldr	r2, .L100+4
 1602 0036 9369     		ldr	r3, [r2, #24]
 1603 0038 23F44043 		bic	r3, r3, #49152
 1604 003c 43F48043 		orr	r3, r3, #16384
 1605 0040 9361     		str	r3, [r2, #24]
 185:Core/Src/main.c **** 
 1606              		.loc 1 185 3 is_stmt 1 view .LVU617
 185:Core/Src/main.c **** 
 1607              		.loc 1 185 3 is_stmt 0 discriminator 2 view .LVU618
 1608 0042 9369     		ldr	r3, [r2, #24]
 1609 0044 03F44043 		and	r3, r3, #49152
 1610 0048 0093     		str	r3, [sp]
 185:Core/Src/main.c **** 
 1611              		.loc 1 185 3 is_stmt 1 discriminator 4 view .LVU619
 1612 004a 009B     		ldr	r3, [sp]
 1613              	.LBE12:
 185:Core/Src/main.c **** 
 1614              		.loc 1 185 3 view .LVU620
 187:Core/Src/main.c **** 
 1615              		.loc 1 187 3 view .LVU621
 1616              	.L94:
 187:Core/Src/main.c **** 
 1617              		.loc 1 187 48 discriminator 1 view .LVU622
 187:Core/Src/main.c **** 
 1618              		.loc 1 187 9 discriminator 1 view .LVU623
 187:Core/Src/main.c **** 
 1619              		.loc 1 187 10 is_stmt 0 discriminator 1 view .LVU624
 1620 004c 1D4B     		ldr	r3, .L100+4
 1621 004e 9B69     		ldr	r3, [r3, #24]
 187:Core/Src/main.c **** 
 1622              		.loc 1 187 9 discriminator 1 view .LVU625
 1623 0050 13F4005F 		tst	r3, #8192
 1624 0054 FAD0     		beq	.L94
 192:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 1625              		.loc 1 192 3 is_stmt 1 view .LVU626
 192:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 1626              		.loc 1 192 36 is_stmt 0 view .LVU627
 1627 0056 2223     		movs	r3, #34
 1628 0058 0993     		str	r3, [sp, #36]
 193:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1629              		.loc 1 193 3 is_stmt 1 view .LVU628
 193:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1630              		.loc 1 193 30 is_stmt 0 view .LVU629
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 58


 1631 005a 0123     		movs	r3, #1
 1632 005c 0C93     		str	r3, [sp, #48]
 194:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1633              		.loc 1 194 3 is_stmt 1 view .LVU630
 194:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1634              		.loc 1 194 41 is_stmt 0 view .LVU631
 1635 005e 4022     		movs	r2, #64
 1636 0060 0D92     		str	r2, [sp, #52]
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1637              		.loc 1 195 3 is_stmt 1 view .LVU632
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1638              		.loc 1 195 32 is_stmt 0 view .LVU633
 1639 0062 0F93     		str	r3, [sp, #60]
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1640              		.loc 1 196 3 is_stmt 1 view .LVU634
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1641              		.loc 1 196 34 is_stmt 0 view .LVU635
 1642 0064 0223     		movs	r3, #2
 1643 0066 1293     		str	r3, [sp, #72]
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1644              		.loc 1 197 3 is_stmt 1 view .LVU636
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1645              		.loc 1 197 35 is_stmt 0 view .LVU637
 1646 0068 0022     		movs	r2, #0
 1647 006a 1392     		str	r2, [sp, #76]
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 1648              		.loc 1 198 3 is_stmt 1 view .LVU638
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 1649              		.loc 1 198 30 is_stmt 0 view .LVU639
 1650 006c 0421     		movs	r1, #4
 1651 006e 1491     		str	r1, [sp, #80]
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 1652              		.loc 1 199 3 is_stmt 1 view .LVU640
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 1653              		.loc 1 199 30 is_stmt 0 view .LVU641
 1654 0070 0A21     		movs	r1, #10
 1655 0072 1591     		str	r1, [sp, #84]
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 18;
 1656              		.loc 1 200 3 is_stmt 1 view .LVU642
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 18;
 1657              		.loc 1 200 30 is_stmt 0 view .LVU643
 1658 0074 1693     		str	r3, [sp, #88]
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1659              		.loc 1 201 3 is_stmt 1 view .LVU644
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1660              		.loc 1 201 30 is_stmt 0 view .LVU645
 1661 0076 1221     		movs	r1, #18
 1662 0078 1791     		str	r1, [sp, #92]
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 1663              		.loc 1 202 3 is_stmt 1 view .LVU646
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 1664              		.loc 1 202 30 is_stmt 0 view .LVU647
 1665 007a 1893     		str	r3, [sp, #96]
 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 1666              		.loc 1 203 3 is_stmt 1 view .LVU648
 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 1667              		.loc 1 203 32 is_stmt 0 view .LVU649
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 59


 1668 007c 0C21     		movs	r1, #12
 1669 007e 1991     		str	r1, [sp, #100]
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 1670              		.loc 1 204 3 is_stmt 1 view .LVU650
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 1671              		.loc 1 204 35 is_stmt 0 view .LVU651
 1672 0080 1A93     		str	r3, [sp, #104]
 205:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1673              		.loc 1 205 3 is_stmt 1 view .LVU652
 205:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1674              		.loc 1 205 34 is_stmt 0 view .LVU653
 1675 0082 1B92     		str	r2, [sp, #108]
 206:Core/Src/main.c ****   {
 1676              		.loc 1 206 3 is_stmt 1 view .LVU654
 206:Core/Src/main.c ****   {
 1677              		.loc 1 206 7 is_stmt 0 view .LVU655
 1678 0084 09A8     		add	r0, sp, #36
 1679 0086 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1680              	.LVL62:
 206:Core/Src/main.c ****   {
 1681              		.loc 1 206 6 discriminator 1 view .LVU656
 1682 008a A8B9     		cbnz	r0, .L98
 213:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1683              		.loc 1 213 3 is_stmt 1 view .LVU657
 213:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1684              		.loc 1 213 31 is_stmt 0 view .LVU658
 1685 008c 3F23     		movs	r3, #63
 1686 008e 0193     		str	r3, [sp, #4]
 216:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 1687              		.loc 1 216 3 is_stmt 1 view .LVU659
 216:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 1688              		.loc 1 216 34 is_stmt 0 view .LVU660
 1689 0090 0323     		movs	r3, #3
 1690 0092 0293     		str	r3, [sp, #8]
 217:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 1691              		.loc 1 217 3 is_stmt 1 view .LVU661
 217:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 1692              		.loc 1 217 35 is_stmt 0 view .LVU662
 1693 0094 0023     		movs	r3, #0
 1694 0096 0393     		str	r3, [sp, #12]
 218:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 1695              		.loc 1 218 3 is_stmt 1 view .LVU663
 218:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 1696              		.loc 1 218 35 is_stmt 0 view .LVU664
 1697 0098 0493     		str	r3, [sp, #16]
 219:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 1698              		.loc 1 219 3 is_stmt 1 view .LVU665
 219:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 1699              		.loc 1 219 36 is_stmt 0 view .LVU666
 1700 009a 0593     		str	r3, [sp, #20]
 220:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 1701              		.loc 1 220 3 is_stmt 1 view .LVU667
 220:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 1702              		.loc 1 220 36 is_stmt 0 view .LVU668
 1703 009c 4023     		movs	r3, #64
 1704 009e 0693     		str	r3, [sp, #24]
 221:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 60


 1705              		.loc 1 221 3 is_stmt 1 view .LVU669
 221:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 1706              		.loc 1 221 36 is_stmt 0 view .LVU670
 1707 00a0 4FF48062 		mov	r2, #1024
 1708 00a4 0792     		str	r2, [sp, #28]
 222:Core/Src/main.c **** 
 1709              		.loc 1 222 3 is_stmt 1 view .LVU671
 222:Core/Src/main.c **** 
 1710              		.loc 1 222 36 is_stmt 0 view .LVU672
 1711 00a6 0893     		str	r3, [sp, #32]
 224:Core/Src/main.c ****   {
 1712              		.loc 1 224 3 is_stmt 1 view .LVU673
 224:Core/Src/main.c ****   {
 1713              		.loc 1 224 7 is_stmt 0 view .LVU674
 1714 00a8 0121     		movs	r1, #1
 1715 00aa 01A8     		add	r0, sp, #4
 1716 00ac FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1717              	.LVL63:
 224:Core/Src/main.c ****   {
 1718              		.loc 1 224 6 discriminator 1 view .LVU675
 1719 00b0 20B9     		cbnz	r0, .L99
 228:Core/Src/main.c **** 
 1720              		.loc 1 228 1 view .LVU676
 1721 00b2 1DB0     		add	sp, sp, #116
 1722              		.cfi_remember_state
 1723              		.cfi_def_cfa_offset 4
 1724              		@ sp needed
 1725 00b4 5DF804FB 		ldr	pc, [sp], #4
 1726              	.L98:
 1727              		.cfi_restore_state
 208:Core/Src/main.c ****   }
 1728              		.loc 1 208 5 is_stmt 1 view .LVU677
 1729 00b8 FFF7FEFF 		bl	Error_Handler
 1730              	.LVL64:
 1731              	.L99:
 226:Core/Src/main.c ****   }
 1732              		.loc 1 226 5 view .LVU678
 1733 00bc FFF7FEFF 		bl	Error_Handler
 1734              	.LVL65:
 1735              	.L101:
 1736              		.align	2
 1737              	.L100:
 1738 00c0 00040058 		.word	1476396032
 1739 00c4 00480258 		.word	1476544512
 1740              		.cfi_endproc
 1741              	.LFE149:
 1743              		.section	.text.main,"ax",%progbits
 1744              		.align	1
 1745              		.global	main
 1746              		.syntax unified
 1747              		.thumb
 1748              		.thumb_func
 1750              	main:
 1751              	.LFB148:
  96:Core/Src/main.c **** 
 1752              		.loc 1 96 1 view -0
 1753              		.cfi_startproc
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 61


 1754              		@ Volatile: function does not return.
 1755              		@ args = 0, pretend = 0, frame = 24
 1756              		@ frame_needed = 0, uses_anonymous_args = 0
 1757 0000 00B5     		push	{lr}
 1758              		.cfi_def_cfa_offset 4
 1759              		.cfi_offset 14, -4
 1760 0002 87B0     		sub	sp, sp, #28
 1761              		.cfi_def_cfa_offset 32
 103:Core/Src/main.c **** 
 1762              		.loc 1 103 3 view .LVU680
 1763 0004 FFF7FEFF 		bl	MPU_Config
 1764              	.LVL66:
 108:Core/Src/main.c **** 
 1765              		.loc 1 108 3 view .LVU681
 1766 0008 FFF7FEFF 		bl	HAL_Init
 1767              	.LVL67:
 115:Core/Src/main.c **** 
 1768              		.loc 1 115 3 view .LVU682
 1769 000c FFF7FEFF 		bl	SystemClock_Config
 1770              	.LVL68:
 118:Core/Src/main.c ****       .port_r = MPU_R_GPIO_Port,
 1771              		.loc 1 118 1 view .LVU683
 118:Core/Src/main.c ****       .port_r = MPU_R_GPIO_Port,
 1772              		.loc 1 118 22 is_stmt 0 view .LVU684
 1773 0010 EC46     		mov	ip, sp
 1774 0012 DFF850E0 		ldr	lr, .L105
 1775 0016 BEE80F00 		ldmia	lr!, {r0, r1, r2, r3}
 1776 001a ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 1777 001e 9EE80300 		ldm	lr, {r0, r1}
 1778 0022 8CE80300 		stm	ip, {r0, r1}
 126:Core/Src/main.c ****   /* USER CODE END SysInit */
 1779              		.loc 1 126 3 is_stmt 1 view .LVU685
 1780 0026 6846     		mov	r0, sp
 1781 0028 FFF7FEFF 		bl	Athena_Init
 1782              	.LVL69:
 130:Core/Src/main.c ****   MX_SPI1_Init();
 1783              		.loc 1 130 3 view .LVU686
 1784 002c FFF7FEFF 		bl	MX_GPIO_Init
 1785              	.LVL70:
 131:Core/Src/main.c ****   MX_SPI3_Init();
 1786              		.loc 1 131 3 view .LVU687
 1787 0030 FFF7FEFF 		bl	MX_SPI1_Init
 1788              	.LVL71:
 132:Core/Src/main.c ****   MX_SPI4_Init();
 1789              		.loc 1 132 3 view .LVU688
 1790 0034 FFF7FEFF 		bl	MX_SPI3_Init
 1791              	.LVL72:
 133:Core/Src/main.c ****   MX_SPI6_Init();
 1792              		.loc 1 133 3 view .LVU689
 1793 0038 FFF7FEFF 		bl	MX_SPI4_Init
 1794              	.LVL73:
 134:Core/Src/main.c ****   MX_UART8_Init();
 1795              		.loc 1 134 3 view .LVU690
 1796 003c FFF7FEFF 		bl	MX_SPI6_Init
 1797              	.LVL74:
 135:Core/Src/main.c ****   MX_WWDG1_Init();
 1798              		.loc 1 135 3 view .LVU691
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 62


 1799 0040 FFF7FEFF 		bl	MX_UART8_Init
 1800              	.LVL75:
 136:Core/Src/main.c ****   MX_UART4_Init();
 1801              		.loc 1 136 3 view .LVU692
 1802 0044 FFF7FEFF 		bl	MX_WWDG1_Init
 1803              	.LVL76:
 137:Core/Src/main.c ****   MX_FDCAN1_Init();
 1804              		.loc 1 137 3 view .LVU693
 1805 0048 FFF7FEFF 		bl	MX_UART4_Init
 1806              	.LVL77:
 138:Core/Src/main.c ****   MX_USART1_UART_Init();
 1807              		.loc 1 138 3 view .LVU694
 1808 004c FFF7FEFF 		bl	MX_FDCAN1_Init
 1809              	.LVL78:
 139:Core/Src/main.c ****   MX_TIM1_Init();
 1810              		.loc 1 139 3 view .LVU695
 1811 0050 FFF7FEFF 		bl	MX_USART1_UART_Init
 1812              	.LVL79:
 140:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 1813              		.loc 1 140 3 view .LVU696
 1814 0054 FFF7FEFF 		bl	MX_TIM1_Init
 1815              	.LVL80:
 141:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1816              		.loc 1 141 3 view .LVU697
 1817 0058 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 1818              	.LVL81:
 1819              	.L103:
 154:Core/Src/main.c ****   {
 1820              		.loc 1 154 3 view .LVU698
 158:Core/Src/main.c ****     // HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_SET);
 1821              		.loc 1 158 3 discriminator 1 view .LVU699
 1822 005c FFF7FEFF 		bl	LED_Test_Sequence
 1823              	.LVL82:
 154:Core/Src/main.c ****   {
 1824              		.loc 1 154 9 view .LVU700
 1825 0060 FCE7     		b	.L103
 1826              	.L106:
 1827 0062 00BF     		.align	2
 1828              	.L105:
 1829 0064 00000000 		.word	.LANCHOR0
 1830              		.cfi_endproc
 1831              	.LFE148:
 1833              		.global	hwwdg1
 1834              		.section	.bss.hwwdg1,"aw",%nobits
 1835              		.align	2
 1838              	hwwdg1:
 1839 0000 00000000 		.space	20
 1839      00000000 
 1839      00000000 
 1839      00000000 
 1839      00000000 
 1840              		.global	huart1
 1841              		.section	.bss.huart1,"aw",%nobits
 1842              		.align	2
 1845              	huart1:
 1846 0000 00000000 		.space	148
 1846      00000000 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 63


 1846      00000000 
 1846      00000000 
 1846      00000000 
 1847              		.global	huart8
 1848              		.section	.bss.huart8,"aw",%nobits
 1849              		.align	2
 1852              	huart8:
 1853 0000 00000000 		.space	148
 1853      00000000 
 1853      00000000 
 1853      00000000 
 1853      00000000 
 1854              		.global	huart4
 1855              		.section	.bss.huart4,"aw",%nobits
 1856              		.align	2
 1859              	huart4:
 1860 0000 00000000 		.space	148
 1860      00000000 
 1860      00000000 
 1860      00000000 
 1860      00000000 
 1861              		.global	htim1
 1862              		.section	.bss.htim1,"aw",%nobits
 1863              		.align	2
 1866              	htim1:
 1867 0000 00000000 		.space	76
 1867      00000000 
 1867      00000000 
 1867      00000000 
 1867      00000000 
 1868              		.global	hspi6
 1869              		.section	.bss.hspi6,"aw",%nobits
 1870              		.align	2
 1873              	hspi6:
 1874 0000 00000000 		.space	136
 1874      00000000 
 1874      00000000 
 1874      00000000 
 1874      00000000 
 1875              		.global	hspi4
 1876              		.section	.bss.hspi4,"aw",%nobits
 1877              		.align	2
 1880              	hspi4:
 1881 0000 00000000 		.space	136
 1881      00000000 
 1881      00000000 
 1881      00000000 
 1881      00000000 
 1882              		.global	hspi3
 1883              		.section	.bss.hspi3,"aw",%nobits
 1884              		.align	2
 1887              	hspi3:
 1888 0000 00000000 		.space	136
 1888      00000000 
 1888      00000000 
 1888      00000000 
 1888      00000000 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 64


 1889              		.global	hspi1
 1890              		.section	.bss.hspi1,"aw",%nobits
 1891              		.align	2
 1894              	hspi1:
 1895 0000 00000000 		.space	136
 1895      00000000 
 1895      00000000 
 1895      00000000 
 1895      00000000 
 1896              		.global	hfdcan1
 1897              		.section	.bss.hfdcan1,"aw",%nobits
 1898              		.align	2
 1901              	hfdcan1:
 1902 0000 00000000 		.space	160
 1902      00000000 
 1902      00000000 
 1902      00000000 
 1902      00000000 
 1903              		.section	.rodata
 1904              		.align	2
 1905              		.set	.LANCHOR0,. + 0
 1906              	.LC0:
 1907 0000 00040258 		.word	1476527104
 1908 0004 0010     		.short	4096
 1909 0006 0000     		.space	2
 1910 0008 00040258 		.word	1476527104
 1911 000c 0020     		.short	8192
 1912 000e 0000     		.space	2
 1913 0010 00040258 		.word	1476527104
 1914 0014 0040     		.short	16384
 1915 0016 0000     		.space	2
 1916              		.text
 1917              	.Letext0:
 1918              		.file 3 "C:/Users/Nathan/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 1919              		.file 4 "C:/Users/Nathan/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 1920              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h753xx.h"
 1921              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1922              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1923              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 1924              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1925              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1926              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 1927              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_fdcan.h"
 1928              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 1929              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 1930              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 1931              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_wwdg.h"
 1932              		.file 17 "../Athena/athena.h"
 1933              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 1934              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 1935              		.file 20 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 1936              		.file 21 "Core/Inc/main.h"
 1937              		.file 22 "USB_DEVICE/App/usb_device.h"
 1938              		.file 23 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 1939              		.file 24 "<built-in>"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 65


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:20     .text.MPU_Config:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:25     .text.MPU_Config:00000000 MPU_Config
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:101    .text.MX_GPIO_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:106    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:355    .text.MX_GPIO_Init:00000158 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:364    .text.Error_Handler:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:370    .text.Error_Handler:00000000 Error_Handler
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:402    .text.MX_SPI1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:407    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:505    .text.MX_SPI1_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1894   .bss.hspi1:00000000 hspi1
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:511    .text.MX_SPI3_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:516    .text.MX_SPI3_Init:00000000 MX_SPI3_Init
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:614    .text.MX_SPI3_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1887   .bss.hspi3:00000000 hspi3
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:620    .text.MX_SPI4_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:625    .text.MX_SPI4_Init:00000000 MX_SPI4_Init
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:723    .text.MX_SPI4_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1880   .bss.hspi4:00000000 hspi4
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:729    .text.MX_SPI6_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:734    .text.MX_SPI6_Init:00000000 MX_SPI6_Init
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:832    .text.MX_SPI6_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1873   .bss.hspi6:00000000 hspi6
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:838    .text.MX_UART8_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:843    .text.MX_UART8_Init:00000000 MX_UART8_Init
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:942    .text.MX_UART8_Init:0000005c $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1852   .bss.huart8:00000000 huart8
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:948    .text.MX_WWDG1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:953    .text.MX_WWDG1_Init:00000000 MX_WWDG1_Init
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:997    .text.MX_WWDG1_Init:00000020 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1838   .bss.hwwdg1:00000000 hwwdg1
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1003   .text.MX_UART4_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1008   .text.MX_UART4_Init:00000000 MX_UART4_Init
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1107   .text.MX_UART4_Init:0000005c $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1859   .bss.huart4:00000000 huart4
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1113   .text.MX_FDCAN1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1118   .text.MX_FDCAN1_Init:00000000 MX_FDCAN1_Init
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1233   .text.MX_FDCAN1_Init:00000054 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1901   .bss.hfdcan1:00000000 hfdcan1
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1239   .text.MX_USART1_UART_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1244   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1342   .text.MX_USART1_UART_Init:00000058 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1845   .bss.huart1:00000000 huart1
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1348   .text.MX_TIM1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1353   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1542   .text.MX_TIM1_Init:000000b8 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1866   .bss.htim1:00000000 htim1
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1548   .text.SystemClock_Config:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1554   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1738   .text.SystemClock_Config:000000c0 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1744   .text.main:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1750   .text.main:00000000 main
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1829   .text.main:00000064 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1835   .bss.hwwdg1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1842   .bss.huart1:00000000 $d
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s 			page 66


C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1849   .bss.huart8:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1856   .bss.huart4:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1863   .bss.htim1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1870   .bss.hspi6:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1877   .bss.hspi4:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1884   .bss.hspi3:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1891   .bss.hspi1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1898   .bss.hfdcan1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccq0szuV.s:1904   .rodata:00000000 $d

UNDEFINED SYMBOLS
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Init
HAL_MultiProcessor_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_WWDG_Init
HAL_FDCAN_Init
HAL_UART_Init
memset
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
Athena_Init
MX_USB_DEVICE_Init
LED_Test_Sequence
