<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/LiveRegMatrix.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">LiveRegMatrix.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="LiveRegMatrix_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- LiveRegMatrix.cpp - Track register interference --------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines the LiveRegMatrix analysis pass.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveRegMatrix_8h.html">llvm/CodeGen/LiveRegMatrix.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterCoalescer_8h.html">RegisterCoalescer.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveInterval_8h.html">llvm/CodeGen/LiveInterval.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervalUnion_8h.html">llvm/CodeGen/LiveIntervalUnion.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="VirtRegMap_8h.html">llvm/CodeGen/VirtRegMap.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InitializePasses_8h.html">llvm/InitializePasses.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="LiveRegMatrix_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   33</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;regalloc&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumAssigned   , <span class="stringliteral">&quot;Number of registers assigned&quot;</span>);</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumUnassigned , <span class="stringliteral">&quot;Number of registers unassigned&quot;</span>);</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keywordtype">char</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#a4faba75101ec4a9db76a6c367bf4d785">LiveRegMatrix::ID</a> = 0;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<a class="code" href="LiveRegMatrix_8cpp.html#a00723d66ae7ab80266e9a346a25ce2d6">INITIALIZE_PASS_BEGIN</a>(<a class="code" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a>, <span class="stringliteral">&quot;liveregmatrix&quot;</span>,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                      <span class="stringliteral">&quot;Live Register Matrix&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>)</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a>)</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">   43</a></span>&#160;<a class="code" href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a>(<a class="code" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a>, &quot;<a class="code" href="LiveRegMatrix_8cpp.html#adaead1a96b8d70f9d2bd1e465959760d">liveregmatrix</a>&quot;,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                    &quot;Live <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>&quot;, <a class="code" href="namespacefalse.html">false</a>, false)</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#a6e6614275220982769298d97ad57c581">   46</a></span>&#160;LiveRegMatrix::LiveRegMatrix() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>) {}</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keywordtype">void</span> LiveRegMatrix::getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const </span>{</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#af22b06a6a4f9df80454071685a0d6a02">setPreservesAll</a>();</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ac12fffcedd4a1c8bf428d694451f816c">addRequiredTransitive</a>&lt;<a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>&gt;();</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ac12fffcedd4a1c8bf428d694451f816c">addRequiredTransitive</a>&lt;<a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a>&gt;();</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keywordtype">bool</span> LiveRegMatrix::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  TRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  LIS = &amp;getAnalysis&lt;LiveIntervals&gt;();</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  VRM = &amp;getAnalysis&lt;VirtRegMap&gt;();</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keywordtype">unsigned</span> NumRegUnits = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>();</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordflow">if</span> (NumRegUnits != Matrix.<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Array.html#a8c69a384199651da18a868ef7ae69e06">size</a>())</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    Queries.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html">LiveIntervalUnion::Query</a>[NumRegUnits]);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  Matrix.<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Array.html#a0e16dcff45ef11be19123e4e764a6e44">init</a>(LIUAlloc, NumRegUnits);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="comment">// Make sure no stale queries get reused.</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="classllvm_1_1LiveRegMatrix.html#a448841a51094959c1ca24de1ae55435f">invalidateVirtRegs</a>();</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;}</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keywordtype">void</span> LiveRegMatrix::releaseMemory() {</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Matrix.<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Array.html#a8c69a384199651da18a868ef7ae69e06">size</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    Matrix[i].<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Array.html#a379ea73dcfa77d926ccf4a16720bd5a2">clear</a>();</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="comment">// No need to clear Queries here, since LiveIntervalUnion::Query doesn&#39;t</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="comment">// have anything important to clear and LiveRegMatrix&#39;s runOnFunction()</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="comment">// does a std::unique_ptr::reset anyways.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  }</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;}</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> Callable&gt;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="LiveRegMatrix_8cpp.html#a1c5e42d265b244619854d5c41c9c474b">   80</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="LiveRegMatrix_8cpp.html#a1c5e42d265b244619854d5c41c9c474b">foreachUnit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                        <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VRegInterval, <span class="keywordtype">unsigned</span> PhysReg,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                        Callable Func) {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordflow">if</span> (VRegInterval.<a class="code" href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">hasSubRanges</a>()) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> Units(PhysReg, TRI); Units.<a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">isValid</a>(); ++Units) {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      <span class="keywordtype">unsigned</span> Unit = (*Units).first;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = (*Units).second;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1LiveInterval_1_1SubRange.html">LiveInterval::SubRange</a> &amp;S : VRegInterval.<a class="code" href="classllvm_1_1LiveInterval.html#a97dfb31f0f752a171bfe5fe49244c9be">subranges</a>()) {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <span class="keywordflow">if</span> ((S.LaneMask &amp; Mask).any()) {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;          <span class="keywordflow">if</span> (Func(Unit, S))</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        }</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      }</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    }</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(PhysReg, TRI); Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Units) {</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      <span class="keywordflow">if</span> (Func(*Units, VRegInterval))</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    }</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;}</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#aec0ad3166f3e212b6712183709410d42">  104</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#aec0ad3166f3e212b6712183709410d42">LiveRegMatrix::assign</a>(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <span class="keywordtype">unsigned</span> PhysReg) {</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;assigning &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>, TRI) &lt;&lt; <span class="stringliteral">&quot; to &quot;</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                    &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(PhysReg, TRI) &lt;&lt; <span class="charliteral">&#39;:&#39;</span>);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!VRM-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#ab28bf4ffd3e2223dab0527c9d7e18288">hasPhys</a>(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>) &amp;&amp; <span class="stringliteral">&quot;Duplicate VirtReg assignment&quot;</span>);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  VRM-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#ae6a89fa352cff20c046e1148738cd87f">assignVirt2Phys</a>(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>, PhysReg);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="LiveRegMatrix_8cpp.html#a1c5e42d265b244619854d5c41c9c474b">foreachUnit</a>(</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      TRI, VirtReg, PhysReg, [&amp;](<span class="keywordtype">unsigned</span> Unit, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;Range) {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; <a class="code" href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">printRegUnit</a>(Unit, TRI) &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; Range);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        Matrix[Unit].unify(VirtReg, Range);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      });</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  ++NumAssigned;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#ae5af6a82c1bd6d32cf764a2687b481a8">  121</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#ae5af6a82c1bd6d32cf764a2687b481a8">LiveRegMatrix::unassign</a>(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg) {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PhysReg = VRM-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#a99b72068d51bf50508eaa8ca8695bda5">getPhys</a>(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;unassigning &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>, TRI) &lt;&lt; <span class="stringliteral">&quot; from &quot;</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                    &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(PhysReg, TRI) &lt;&lt; <span class="charliteral">&#39;:&#39;</span>);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  VRM-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#a2d25688d9c61100ba6a5dea48771ecde">clearVirt</a>(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <a class="code" href="LiveRegMatrix_8cpp.html#a1c5e42d265b244619854d5c41c9c474b">foreachUnit</a>(TRI, VirtReg, PhysReg,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;              [&amp;](<span class="keywordtype">unsigned</span> Unit, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;Range) {</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; <a class="code" href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">printRegUnit</a>(Unit, TRI));</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                Matrix[Unit].extract(VirtReg, Range);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;              });</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  ++NumUnassigned;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;}</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#a306d006db6282888f0819dcd5a7ee835">  138</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#a306d006db6282888f0819dcd5a7ee835">LiveRegMatrix::isPhysRegUsed</a>(<span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Unit(PhysReg, TRI); Unit.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Unit) {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordflow">if</span> (!Matrix[*Unit].<a class="code" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>())</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;}</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#a3316f6636caf288ca84905d77afa4ab1">  146</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#a3316f6636caf288ca84905d77afa4ab1">LiveRegMatrix::checkRegMaskInterference</a>(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg,</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                             <span class="keywordtype">unsigned</span> PhysReg) {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="comment">// Check if the cached information is valid.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="comment">// The same BitVector can be reused for all PhysRegs.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="comment">// We could cache multiple VirtRegs if it becomes necessary.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">if</span> (RegMaskVirtReg != VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a> || RegMaskTag != UserTag) {</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    RegMaskVirtReg = VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    RegMaskTag = UserTag;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    RegMaskUsable.<a class="code" href="classllvm_1_1BitVector.html#a35bbc237e4a675c5332103ac6e7dcce1">clear</a>();</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a044210fc5bff20b7f2a6814b877891ca">checkRegMaskInterference</a>(VirtReg, RegMaskUsable);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  }</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="comment">// The BitVector is indexed by PhysReg, not register unit.</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">// Regmask interference is more fine grained than regunits.</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">// For example, a Win64 call can clobber %ymm8 yet preserve %xmm8.</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">return</span> !RegMaskUsable.<a class="code" href="classllvm_1_1BitVector.html#ae308e6ee93ceb33e921d72d659230669">empty</a>() &amp;&amp; (!PhysReg || !RegMaskUsable.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(PhysReg));</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;}</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#a9a5299d65d44a594d5dc2676785ebb83">  164</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#a9a5299d65d44a594d5dc2676785ebb83">LiveRegMatrix::checkRegUnitInterference</a>(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                             <span class="keywordtype">unsigned</span> PhysReg) {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">if</span> (VirtReg.<a class="code" href="classllvm_1_1LiveRange.html#a66ff664a97cd3c30de7e873335a0c075">empty</a>())</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="classllvm_1_1CoalescerPair.html">CoalescerPair</a> <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff">CP</a>(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>, PhysReg, *TRI);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordtype">bool</span> Result = <a class="code" href="LiveRegMatrix_8cpp.html#a1c5e42d265b244619854d5c41c9c474b">foreachUnit</a>(TRI, VirtReg, PhysReg, [&amp;](<span class="keywordtype">unsigned</span> Unit,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;Range) {</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;UnitRange = LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#afd1840a8e04214d75dc4e3afd74673b4">getRegUnit</a>(Unit);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordflow">return</span> Range.<a class="code" href="classllvm_1_1LiveRange.html#a69ef19ea9e324373a8f6d2cadfd1dad3">overlaps</a>(UnitRange, CP, *LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#aaedf1d3001470af7cdb616868c247ffe">getSlotIndexes</a>());</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  });</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;}</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#a5e043d84850e2b2055a6de9c755801d5">  178</a></span>&#160;<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html">LiveIntervalUnion::Query</a> &amp;<a class="code" href="classllvm_1_1LiveRegMatrix.html#a5e043d84850e2b2055a6de9c755801d5">LiveRegMatrix::query</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                               <span class="keywordtype">unsigned</span> RegUnit) {</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html">LiveIntervalUnion::Query</a> &amp;Q = Queries[RegUnit];</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  Q.<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html#a5a7f80461ba4f83724785b271058e0f1">init</a>(UserTag, LR, Matrix[RegUnit]);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">return</span> Q;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;}</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<a class="code" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635a">LiveRegMatrix::InterferenceKind</a></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#a06ab50ff49415848ac27394c5062b94f">  186</a></span>&#160;<a class="code" href="classllvm_1_1LiveRegMatrix.html#a06ab50ff49415848ac27394c5062b94f">LiveRegMatrix::checkInterference</a>(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <span class="keywordtype">unsigned</span> PhysReg) {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordflow">if</span> (VirtReg.<a class="code" href="classllvm_1_1LiveRange.html#a66ff664a97cd3c30de7e873335a0c075">empty</a>())</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa58056f4f8345af4ca8bd6e27f0ff8413">IK_Free</a>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="comment">// Regmask interference is the fastest check.</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1LiveRegMatrix.html#a3316f6636caf288ca84905d77afa4ab1">checkRegMaskInterference</a>(VirtReg, PhysReg))</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aaa3c968c8898b0110e68e4933485c9042">IK_RegMask</a>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">// Check for fixed interference.</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1LiveRegMatrix.html#a9a5299d65d44a594d5dc2676785ebb83">checkRegUnitInterference</a>(VirtReg, PhysReg))</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa471b00a6595e7f400ef576512ccbcc31">IK_RegUnit</a>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="comment">// Check the matrix for virtual register interference.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordtype">bool</span> Interference = <a class="code" href="LiveRegMatrix_8cpp.html#a1c5e42d265b244619854d5c41c9c474b">foreachUnit</a>(TRI, VirtReg, PhysReg,</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                  [&amp;](<span class="keywordtype">unsigned</span> Unit, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR) {</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#a5e043d84850e2b2055a6de9c755801d5">query</a>(LR, Unit).<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html#ab7eacb4ff3e11e61bbe97acaf46d47d8">checkInterference</a>();</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  });</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keywordflow">if</span> (Interference)</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa30186d61b40f517e8dc5d9e85076a91f">IK_VirtReg</a>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa58056f4f8345af4ca8bd6e27f0ff8413">IK_Free</a>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#a285849852483beebd6d71999b15efbd3">  209</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#a06ab50ff49415848ac27394c5062b94f">LiveRegMatrix::checkInterference</a>(<a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> Start, <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> End,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                      <span class="keywordtype">unsigned</span> PhysReg) {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">// Construct artificial live range containing only one segment [Start, End).</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a> valno(0, Start);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="structllvm_1_1LiveRange_1_1Segment.html">LiveRange::Segment</a> Seg(Start, End, &amp;valno);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> LR;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  LR.<a class="code" href="classllvm_1_1LiveRange.html#a0b73c8d5ae32ca13dd02ddde86ffd0a2">addSegment</a>(Seg);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="comment">// Check for interference with that segment</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(PhysReg, TRI); Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Units) {</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1LiveRegMatrix.html#a5e043d84850e2b2055a6de9c755801d5">query</a>(LR, *Units).<a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html#ab7eacb4ff3e11e61bbe97acaf46d47d8">checkInterference</a>())</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  }</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;}</div><div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a66ff664a97cd3c30de7e873335a0c075"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a66ff664a97cd3c30de7e873335a0c075">llvm::LiveRange::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00373">LiveInterval.h:373</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervalUnion_1_1Query_html_ab7eacb4ff3e11e61bbe97acaf46d47d8"><div class="ttname"><a href="classllvm_1_1LiveIntervalUnion_1_1Query.html#ab7eacb4ff3e11e61bbe97acaf46d47d8">llvm::LiveIntervalUnion::Query::checkInterference</a></div><div class="ttdeci">bool checkInterference()</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalUnion_8h_source.html#l00149">LiveIntervalUnion.h:149</a></div></div>
<div class="ttc" id="LaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div><div class="ttdoc">A common definition of LaneBitmask for use in TableGen and CodeGen. </div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_ab317b81a1c575049207d5d9348d8635aa58056f4f8345af4ca8bd6e27f0ff8413"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa58056f4f8345af4ca8bd6e27f0ff8413">llvm::LiveRegMatrix::IK_Free</a></div><div class="ttdoc">No interference, go ahead and assign. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00085">LiveRegMatrix.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html_a4ec9ddf8db4481c798f557e8af82693f"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">llvm::LiveInterval::reg</a></div><div class="ttdeci">const unsigned reg</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00708">LiveInterval.h:708</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_ae308e6ee93ceb33e921d72d659230669"><div class="ttname"><a href="classllvm_1_1BitVector.html#ae308e6ee93ceb33e921d72d659230669">llvm::BitVector::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Tests whether there are no bits in this bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00166">BitVector.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a4faba75101ec4a9db76a6c367bf4d785"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a4faba75101ec4a9db76a6c367bf4d785">llvm::LiveRegMatrix::ID</a></div><div class="ttdeci">static char ID</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00066">LiveRegMatrix.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00123">TargetSubtargetInfo.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a06ab50ff49415848ac27394c5062b94f"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a06ab50ff49415848ac27394c5062b94f">llvm::LiveRegMatrix::checkInterference</a></div><div class="ttdeci">InterferenceKind checkInterference(LiveInterval &amp;VirtReg, unsigned PhysReg)</div><div class="ttdoc">Check for interference before assigning VirtReg to PhysReg. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00186">LiveRegMatrix.cpp:186</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html"><div class="ttname"><a href="classllvm_1_1LiveInterval.html">llvm::LiveInterval</a></div><div class="ttdoc">LiveInterval - This class represents the liveness of a register, or stack slot. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00679">LiveInterval.h:679</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervalUnion_1_1Array_html_a379ea73dcfa77d926ccf4a16720bd5a2"><div class="ttname"><a href="classllvm_1_1LiveIntervalUnion_1_1Array.html#a379ea73dcfa77d926ccf4a16720bd5a2">llvm::LiveIntervalUnion::Array::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalUnion_8cpp_source.html#l00194">LiveIntervalUnion.cpp:194</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00670">MCRegisterInfo.h:670</a></div></div>
<div class="ttc" id="LiveRegMatrix_8cpp_html_adaead1a96b8d70f9d2bd1e465959760d"><div class="ttname"><a href="LiveRegMatrix_8cpp.html#adaead1a96b8d70f9d2bd1e465959760d">liveregmatrix</a></div><div class="ttdeci">liveregmatrix</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00043">LiveRegMatrix.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_1_1SubRange_html"><div class="ttname"><a href="classllvm_1_1LiveInterval_1_1SubRange.html">llvm::LiveInterval::SubRange</a></div><div class="ttdoc">A live range for subregisters. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00686">LiveInterval.h:686</a></div></div>
<div class="ttc" id="structllvm_1_1LiveRange_1_1Segment_html"><div class="ttname"><a href="structllvm_1_1LiveRange_1_1Segment.html">llvm::LiveRange::Segment</a></div><div class="ttdoc">This represents a simple continuous liveness interval for a value. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00161">LiveInterval.h:161</a></div></div>
<div class="ttc" id="namespacellvm_html_a0bf75467957937ad23ad7be19f489934"><div class="ttname"><a href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">llvm::STATISTIC</a></div><div class="ttdeci">STATISTIC(NumFunctions, &quot;Total number of functions&quot;)</div></div>
<div class="ttc" id="namespacellvm_html_af085ea923a328b9fa6a1975f1a4ff987"><div class="ttname"><a href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">llvm::printReg</a></div><div class="ttdeci">Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_ab28bf4ffd3e2223dab0527c9d7e18288"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ab28bf4ffd3e2223dab0527c9d7e18288">llvm::VirtRegMap::hasPhys</a></div><div class="ttdeci">bool hasPhys(Register virtReg) const</div><div class="ttdoc">returns true if the specified virtual register is mapped to a physical register </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00096">VirtRegMap.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1VNInfo_html"><div class="ttname"><a href="classllvm_1_1VNInfo.html">llvm::VNInfo</a></div><div class="ttdoc">VNInfo - Value Number Information. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00052">LiveInterval.h:52</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a044210fc5bff20b7f2a6814b877891ca"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a044210fc5bff20b7f2a6814b877891ca">llvm::LiveIntervals::checkRegMaskInterference</a></div><div class="ttdeci">bool checkRegMaskInterference(LiveInterval &amp;LI, BitVector &amp;UsableRegs)</div><div class="ttdoc">Test if LI is live across any register mask instructions, and compute a bit mask of physical register...</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8cpp_source.html#l00895">LiveIntervals.cpp:895</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a1c0e50e50918b2c91b99e1188d41c901"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">llvm::MCRegisterInfo::getNumRegUnits</a></div><div class="ttdeci">unsigned getNumRegUnits() const</div><div class="ttdoc">Return the number of (native) register units in the target. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00498">MCRegisterInfo.h:498</a></div></div>
<div class="ttc" id="LiveIntervalUnion_8h_html"><div class="ttname"><a href="LiveIntervalUnion_8h.html">LiveIntervalUnion.h</a></div></div>
<div class="ttc" id="LiveRegMatrix_8cpp_html_a8989acb71bd355e02bcf3a930b5e54ea"><div class="ttname"><a href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a></div><div class="ttdeci">Live Register Matrix</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00043">LiveRegMatrix.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html"><div class="ttname"><a href="classllvm_1_1LiveRange.html">llvm::LiveRange</a></div><div class="ttdoc">This class represents the liveness of a register, stack slot, etc. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00156">LiveInterval.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="PassSupport_8h_html_a14724f1ccf528e73bb29bc9230737967"><div class="ttname"><a href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a></div><div class="ttdeci">#define INITIALIZE_PASS_DEPENDENCY(depName)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00050">PassSupport.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitMaskIterator_html_a73b0d1192402b944dbc7aac0db77258d"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">llvm::MCRegUnitMaskIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00719">MCRegisterInfo.h:719</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a35bbc237e4a675c5332103ac6e7dcce1"><div class="ttname"><a href="classllvm_1_1BitVector.html#a35bbc237e4a675c5332103ac6e7dcce1">llvm::BitVector::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdoc">clear - Removes all bits from the bitvector. Does not change capacity. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00366">BitVector.h:366</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervalUnion_1_1Query_html"><div class="ttname"><a href="classllvm_1_1LiveIntervalUnion_1_1Query.html">llvm::LiveIntervalUnion::Query</a></div><div class="ttdoc">Query interferences between a single live virtual register and a live interval union. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalUnion_8h_source.html#l00109">LiveIntervalUnion.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitMaskIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html">llvm::MCRegUnitMaskIterator</a></div><div class="ttdoc">MCRegUnitMaskIterator enumerates a list of register units and their associated lane masks for Reg...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00698">MCRegisterInfo.h:698</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a5e043d84850e2b2055a6de9c755801d5"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a5e043d84850e2b2055a6de9c755801d5">llvm::LiveRegMatrix::query</a></div><div class="ttdeci">LiveIntervalUnion::Query &amp; query(const LiveRange &amp;LR, unsigned RegUnit)</div><div class="ttdoc">Query a line of the assigned virtual register matrix directly. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00178">LiveRegMatrix.cpp:178</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html">llvm::LiveRegMatrix</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00040">LiveRegMatrix.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff">llvm::HexagonISD::CP</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00052">HexagonISelLowering.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1CoalescerPair_html"><div class="ttname"><a href="classllvm_1_1CoalescerPair.html">llvm::CoalescerPair</a></div><div class="ttdoc">A helper class for register coalescers. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8h_source.html#l00026">RegisterCoalescer.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html_a97dfb31f0f752a171bfe5fe49244c9be"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a97dfb31f0f752a171bfe5fe49244c9be">llvm::LiveInterval::subranges</a></div><div class="ttdeci">iterator_range&lt; subrange_iterator &gt; subranges()</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00764">LiveInterval.h:764</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_ab317b81a1c575049207d5d9348d8635aa471b00a6595e7f400ef576512ccbcc31"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa471b00a6595e7f400ef576512ccbcc31">llvm::LiveRegMatrix::IK_RegUnit</a></div><div class="ttdoc">Register unit interference. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00095">LiveRegMatrix.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervalUnion_1_1Array_html_a8c69a384199651da18a868ef7ae69e06"><div class="ttname"><a href="classllvm_1_1LiveIntervalUnion_1_1Array.html#a8c69a384199651da18a868ef7ae69e06">llvm::LiveIntervalUnion::Array::size</a></div><div class="ttdeci">unsigned size() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalUnion_8h_source.html#l00181">LiveIntervalUnion.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html_a1c198291d6ee66150b76633cda8a1749"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">llvm::LiveInterval::hasSubRanges</a></div><div class="ttdeci">bool hasSubRanges() const</div><div class="ttdoc">Returns true if subregister liveness information is available. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00792">LiveInterval.h:792</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="namespacellvm_html_a34302b557354b8a09796c30b9f7408ab"><div class="ttname"><a href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">llvm::printRegUnit</a></div><div class="ttdeci">Printable printRegUnit(unsigned Unit, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Create Printable object to print register units on a raw_ostream. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00120">TargetRegisterInfo.cpp:120</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a306d006db6282888f0819dcd5a7ee835"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a306d006db6282888f0819dcd5a7ee835">llvm::LiveRegMatrix::isPhysRegUsed</a></div><div class="ttdeci">bool isPhysRegUsed(unsigned PhysReg) const</div><div class="ttdoc">Returns true if the given PhysReg has any live intervals assigned. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00138">LiveRegMatrix.cpp:138</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_aec0ad3166f3e212b6712183709410d42"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#aec0ad3166f3e212b6712183709410d42">llvm::LiveRegMatrix::assign</a></div><div class="ttdeci">void assign(LiveInterval &amp;VirtReg, unsigned PhysReg)</div><div class="ttdoc">Assign VirtReg to PhysReg. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00104">LiveRegMatrix.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a0b73c8d5ae32ca13dd02ddde86ffd0a2"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a0b73c8d5ae32ca13dd02ddde86ffd0a2">llvm::LiveRange::addSegment</a></div><div class="ttdeci">iterator addSegment(Segment S)</div><div class="ttdoc">Add the specified Segment to this range, merging segments as appropriate. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8cpp_source.html#l00548">LiveInterval.cpp:548</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervalUnion_1_1Query_html_a5a7f80461ba4f83724785b271058e0f1"><div class="ttname"><a href="classllvm_1_1LiveIntervalUnion_1_1Query.html#a5a7f80461ba4f83724785b271058e0f1">llvm::LiveIntervalUnion::Query::init</a></div><div class="ttdeci">void init(unsigned NewUserTag, const LiveRange &amp;NewLR, const LiveIntervalUnion &amp;NewLiveUnion)</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalUnion_8h_source.html#l00138">LiveIntervalUnion.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_ab317b81a1c575049207d5d9348d8635aaa3c968c8898b0110e68e4933485c9042"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aaa3c968c8898b0110e68e4933485c9042">llvm::LiveRegMatrix::IK_RegMask</a></div><div class="ttdoc">RegMask interference. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00100">LiveRegMatrix.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a448841a51094959c1ca24de1ae55435f"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a448841a51094959c1ca24de1ae55435f">llvm::LiveRegMatrix::invalidateVirtRegs</a></div><div class="ttdeci">void invalidateVirtRegs()</div><div class="ttdoc">Invalidate cached interference queries after modifying virtual register live ranges. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00081">LiveRegMatrix.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00103">MachineFunctionPass.cpp:103</a></div></div>
<div class="ttc" id="InitializePasses_8h_html"><div class="ttname"><a href="InitializePasses_8h.html">InitializePasses.h</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_ae6a89fa352cff20c046e1148738cd87f"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ae6a89fa352cff20c046e1148738cd87f">llvm::VirtRegMap::assignVirt2Phys</a></div><div class="ttdeci">void assignVirt2Phys(Register virtReg, MCPhysReg physReg)</div><div class="ttdoc">creates a mapping for the specified virtual register to the specified physical register ...</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00083">VirtRegMap.cpp:83</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="LiveRegMatrix_8cpp_html_a00723d66ae7ab80266e9a346a25ce2d6"><div class="ttname"><a href="LiveRegMatrix_8cpp.html#a00723d66ae7ab80266e9a346a25ce2d6">INITIALIZE_PASS_BEGIN</a></div><div class="ttdeci">INITIALIZE_PASS_BEGIN(LiveRegMatrix, &quot;liveregmatrix&quot;, &quot;Live Register Matrix&quot;, false, false) INITIALIZE_PASS_END(LiveRegMatrix</div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_ae5af6a82c1bd6d32cf764a2687b481a8"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#ae5af6a82c1bd6d32cf764a2687b481a8">llvm::LiveRegMatrix::unassign</a></div><div class="ttdeci">void unassign(LiveInterval &amp;VirtReg)</div><div class="ttdoc">Unassign VirtReg from its PhysReg. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00121">LiveRegMatrix.cpp:121</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a2d25688d9c61100ba6a5dea48771ecde"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a2d25688d9c61100ba6a5dea48771ecde">llvm::VirtRegMap::clearVirt</a></div><div class="ttdeci">void clearVirt(Register virtReg)</div><div class="ttdoc">clears the specified virtual register&amp;#39;s, physical register mapping </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00113">VirtRegMap.h:113</a></div></div>
<div class="ttc" id="RegBankSelect_8cpp_html_a0eee13989797c0d4612066f84ff7a7b8"><div class="ttname"><a href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a></div><div class="ttdeci">INITIALIZE_PASS_END(RegBankSelect, DEBUG_TYPE, &quot;Assign register bank of generic virtual registers&quot;, false, false) RegBankSelect</div><div class="ttdef"><b>Definition:</b> <a href="RegBankSelect_8cpp_source.html#l00069">RegBankSelect.cpp:69</a></div></div>
<div class="ttc" id="namespacellvm_html_a824f3e0d9eb261d9345fcc96b36852f5"><div class="ttname"><a href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">llvm::empty</a></div><div class="ttdeci">constexpr bool empty(const T &amp;RangeOrContainer)</div><div class="ttdoc">Test whether RangeOrContainer is empty. Similar to C++17 std::empty. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00192">STLExtras.h:192</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a9a5299d65d44a594d5dc2676785ebb83"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a9a5299d65d44a594d5dc2676785ebb83">llvm::LiveRegMatrix::checkRegUnitInterference</a></div><div class="ttdeci">bool checkRegUnitInterference(LiveInterval &amp;VirtReg, unsigned PhysReg)</div><div class="ttdoc">Check for regunit interference only. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00164">LiveRegMatrix.cpp:164</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervalUnion_1_1Array_html_a0e16dcff45ef11be19123e4e764a6e44"><div class="ttname"><a href="classllvm_1_1LiveIntervalUnion_1_1Array.html#a0e16dcff45ef11be19123e4e764a6e44">llvm::LiveIntervalUnion::Array::init</a></div><div class="ttdeci">void init(LiveIntervalUnion::Allocator &amp;, unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalUnion_8cpp_source.html#l00181">LiveIntervalUnion.cpp:181</a></div></div>
<div class="ttc" id="LiveRegMatrix_8h_html"><div class="ttname"><a href="LiveRegMatrix_8h.html">LiveRegMatrix.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_af22b06a6a4f9df80454071685a0d6a02"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af22b06a6a4f9df80454071685a0d6a02">llvm::AnalysisUsage::setPreservesAll</a></div><div class="ttdeci">void setPreservesAll()</div><div class="ttdoc">Set by analyses that do not transform their input at all. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00120">PassAnalysisSupport.h:120</a></div></div>
<div class="ttc" id="Pass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="LiveRegMatrix_8cpp_html_a1c5e42d265b244619854d5c41c9c474b"><div class="ttname"><a href="LiveRegMatrix_8cpp.html#a1c5e42d265b244619854d5c41c9c474b">foreachUnit</a></div><div class="ttdeci">static bool foreachUnit(const TargetRegisterInfo *TRI, LiveInterval &amp;VRegInterval, unsigned PhysReg, Callable Func)</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00080">LiveRegMatrix.cpp:80</a></div></div>
<div class="ttc" id="LiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a69ef19ea9e324373a8f6d2cadfd1dad3"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a69ef19ea9e324373a8f6d2cadfd1dad3">llvm::LiveRange::overlaps</a></div><div class="ttdeci">bool overlaps(const LiveRange &amp;other) const</div><div class="ttdoc">overlaps - Return true if the intersection of the two live ranges is not empty. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00439">LiveInterval.h:439</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a99b72068d51bf50508eaa8ca8695bda5"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a99b72068d51bf50508eaa8ca8695bda5">llvm::VirtRegMap::getPhys</a></div><div class="ttdeci">Register getPhys(Register virtReg) const</div><div class="ttdoc">returns the physical register mapped to the specified virtual register </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00102">VirtRegMap.h:102</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="RegisterCoalescer_8h_html"><div class="ttname"><a href="RegisterCoalescer_8h.html">RegisterCoalescer.h</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_ac12fffcedd4a1c8bf428d694451f816c"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#ac12fffcedd4a1c8bf428d694451f816c">llvm::AnalysisUsage::addRequiredTransitive</a></div><div class="ttdeci">AnalysisUsage &amp; addRequiredTransitive()</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00071">PassAnalysisSupport.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_aaedf1d3001470af7cdb616868c247ffe"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#aaedf1d3001470af7cdb616868c247ffe">llvm::LiveIntervals::getSlotIndexes</a></div><div class="ttdeci">SlotIndexes * getSlotIndexes() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00211">LiveIntervals.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_ab317b81a1c575049207d5d9348d8635a"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635a">llvm::LiveRegMatrix::InterferenceKind</a></div><div class="ttdeci">InterferenceKind</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00083">LiveRegMatrix.h:83</a></div></div>
<div class="ttc" id="VirtRegMap_8h_html"><div class="ttname"><a href="VirtRegMap_8h.html">VirtRegMap.h</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="LiveInterval_8h_html"><div class="ttname"><a href="LiveInterval_8h.html">LiveInterval.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a3316f6636caf288ca84905d77afa4ab1"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a3316f6636caf288ca84905d77afa4ab1">llvm::LiveRegMatrix::checkRegMaskInterference</a></div><div class="ttdeci">bool checkRegMaskInterference(LiveInterval &amp;VirtReg, unsigned PhysReg=0)</div><div class="ttdoc">Check for regmask interference only. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00146">LiveRegMatrix.cpp:146</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html"><div class="ttname"><a href="classllvm_1_1SlotIndex.html">llvm::SlotIndex</a></div><div class="ttdoc">SlotIndex - An opaque wrapper around machine indexes. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00083">SlotIndexes.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_ab317b81a1c575049207d5d9348d8635aa30186d61b40f517e8dc5d9e85076a91f"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa30186d61b40f517e8dc5d9e85076a91f">llvm::LiveRegMatrix::IK_VirtReg</a></div><div class="ttdoc">Virtual register interference. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00090">LiveRegMatrix.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_afd1840a8e04214d75dc4e3afd74673b4"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#afd1840a8e04214d75dc4e3afd74673b4">llvm::LiveIntervals::getRegUnit</a></div><div class="ttdeci">LiveRange &amp; getRegUnit(unsigned Unit)</div><div class="ttdoc">Return the live range for register unit Unit. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00393">LiveIntervals.h:393</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:09:29 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
