// Seed: 4110826985
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input uwire id_2,
    output tri id_3,
    input tri id_4,
    input tri0 id_5,
    input supply1 id_6,
    output wor id_7,
    input supply0 id_8,
    input tri1 id_9,
    input tri1 id_10,
    input wor id_11,
    output wire id_12,
    input supply1 id_13,
    output supply1 id_14,
    input supply1 id_15,
    input wire id_16,
    input wire id_17,
    input uwire id_18,
    input tri id_19,
    output supply1 id_20,
    input uwire id_21,
    output tri0 id_22,
    input wand id_23,
    output tri0 id_24
);
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    output wire id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input tri1 id_7,
    input wand id_8,
    input supply0 id_9,
    input tri id_10,
    input tri1 id_11,
    input uwire id_12,
    input wire id_13,
    output wand id_14,
    output tri0 id_15,
    output tri id_16,
    output uwire id_17
);
  logic id_19, id_20;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_11,
      id_1,
      id_4,
      id_10,
      id_13,
      id_15,
      id_9,
      id_9,
      id_12,
      id_5,
      id_3,
      id_12,
      id_16,
      id_0,
      id_9,
      id_12,
      id_10,
      id_11,
      id_1,
      id_5,
      id_6,
      id_12,
      id_16
  );
  assign modCall_1.id_9 = 0;
endmodule
