time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg105.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg120.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_4000_4000_avg155.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg20.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg22.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg10.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg12.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg10.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg12.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg5.6_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg5.6_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg5.6_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg5.6_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg5.6_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg5.6_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg5.6_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg5.6_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg5.6_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg5.6_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg5.6_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg5.6_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg6.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg10.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg4.3_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg4.3_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg4.3_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg4.3_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg5.6_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg6.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg10.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg4.3_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg5.6_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg6.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg3.1_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg4.3_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg5.6_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg3.1_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg4.3_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg3.1_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg4.3_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg3.1_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg4.0_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg3.1_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.02_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.02_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.02_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.02_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std13.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std13.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std13.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std13.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg3.1_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.09_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.09_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.09_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.09_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.2_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.2_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.2_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.2_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.3_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.3_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.3_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.3_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.39_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.39_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.39_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.39_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.43_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.43_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.43_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.43_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.55_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.55_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.55_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.55_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.64_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.64_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.64_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.64_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.72_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.72_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.72_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.72_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.78_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.78_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.78_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.78_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.84_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.84_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.84_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.84_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.98_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.98_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.98_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std0.98_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std1.14_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std1.14_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std1.14_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std1.14_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std1.32_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std1.32_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std1.32_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std1.32_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std1.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std1.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std1.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std1.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std1.6_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std1.6_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std1.6_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std1.6_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std2.25_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std2.25_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std2.25_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std2.25_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std2.5_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std2.5_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std2.5_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std2.5_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std3.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std3.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std3.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std3.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std8.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std8.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std8.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std8.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std125.0_random_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std125.0_diagonal_0.5_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std125.0_diagonal_0.05_g14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_218000_218000_avg3.1_std125.0_diagonal_0.005_g14 128 0; yes | xbutil reset -d 0; echo
