#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Jan 18 16:21:49 2021
# Process ID: 18288
# Current directory: C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1
# Command line: vivado.exe -log top_top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_top_module.tcl
# Log file: C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/top_top_module.vds
# Journal file: C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_top_module.tcl -notrace
Command: synth_design -top top_top_module -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -1389 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 325.227 ; gain = 115.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_top_module' [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/top_module.vhd:46]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_IP' of component 'clk_wiz_0' [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/top_module.vhd:143]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'vio_0' declared at 'C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/realtime/vio_0_stub.vhdl:5' bound to instance 'PC_FPGA_bridge' of component 'vio_0' [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/top_module.vhd:154]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/realtime/vio_0_stub.vhdl:20]
WARNING: [Synth 8-5640] Port 'o_overflow' is missing in component declaration [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/top_module.vhd:58]
INFO: [Synth 8-3491] module 'PID_controller_0' declared at 'C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/realtime/PID_controller_0_stub.vhdl:5' bound to instance 'pid_module' of component 'PID_controller_0' [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/top_module.vhd:169]
INFO: [Synth 8-638] synthesizing module 'PID_controller_0' [C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/realtime/PID_controller_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'pwm_gen_top' declared at 'C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/pwm_gen_top.vhd:30' bound to instance 'pwm_module' of component 'pwm_gen_top' [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/top_module.vhd:182]
INFO: [Synth 8-638] synthesizing module 'pwm_gen_top' [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/pwm_gen_top.vhd:43]
INFO: [Synth 8-3491] module 'duty_cycle_cal' declared at 'C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/duty_cycle_cal.vhd:30' bound to instance 'duty_cycle_cal_i' of component 'duty_cycle_cal' [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/pwm_gen_top.vhd:98]
INFO: [Synth 8-638] synthesizing module 'duty_cycle_cal' [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/duty_cycle_cal.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'duty_cycle_cal' (1#1) [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/duty_cycle_cal.vhd:42]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/pwm.vhd:29' bound to instance 'pwm_i' of component 'pwm' [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/pwm_gen_top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/pwm.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'pwm' (2#1) [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/pwm.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'pwm_gen_top' (3#1) [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/pwm_gen_top.vhd:43]
INFO: [Synth 8-3491] module 'xadc_wiz_0' declared at 'C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/realtime/xadc_wiz_0_stub.vhdl:5' bound to instance 'XADC_Wizard' of component 'xadc_wiz_0' [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/top_module.vhd:193]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/realtime/xadc_wiz_0_stub.vhdl:28]
INFO: [Synth 8-256] done synthesizing module 'top_top_module' (4#1) [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/top_module.vhd:46]
WARNING: [Synth 8-3331] design duty_cycle_cal has unconnected port v_cal[31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 362.598 ; gain = 152.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 362.598 ; gain = 152.387
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'PID_controller_0' instantiated as 'pid_module' [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/top_module.vhd:169]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clk_IP' [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/top_module.vhd:143]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'vio_0' instantiated as 'PC_FPGA_bridge' [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/top_module.vhd:154]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'xadc_wiz_0' instantiated as 'XADC_Wizard' [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/top_module.vhd:193]
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_IP'
Finished Parsing XDC File [C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_IP'
Parsing XDC File [C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/dcp_2/xadc_wiz_0_in_context.xdc] for cell 'XADC_Wizard'
Finished Parsing XDC File [C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/dcp_2/xadc_wiz_0_in_context.xdc] for cell 'XADC_Wizard'
Parsing XDC File [C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/dcp_3/PID_controller_0_in_context.xdc] for cell 'pid_module'
Finished Parsing XDC File [C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/dcp_3/PID_controller_0_in_context.xdc] for cell 'pid_module'
Parsing XDC File [C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/dcp_4/vio_0_in_context.xdc] for cell 'PC_FPGA_bridge'
Finished Parsing XDC File [C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/dcp_4/vio_0_in_context.xdc] for cell 'PC_FPGA_bridge'
Parsing XDC File [C:/Users/ahmet/Desktop/test_code/test_code.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/ahmet/Desktop/test_code/test_code.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ahmet/Desktop/test_code/test_code.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 815.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 815.922 ; gain = 605.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 815.922 ; gain = 605.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for SYSCLK_N. (constraint file  C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/dcp/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SYSCLK_N. (constraint file  C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for SYSCLK_P. (constraint file  C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/dcp/clk_wiz_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SYSCLK_P. (constraint file  C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/.Xil/Vivado-18288-DESKTOP-5DGGSE0/dcp/clk_wiz_0_in_context.xdc, line 8).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 815.922 ; gain = 605.711
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'leftside_b_i_reg' and it is trimmed from '32' to '15' bits. [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/duty_cycle_cal.vhd:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'rightside_a_i_reg' and it is trimmed from '32' to '15' bits. [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/duty_cycle_cal.vhd:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'rightside_b_i_reg' and it is trimmed from '32' to '15' bits. [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/duty_cycle_cal.vhd:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftside_a_i_reg' and it is trimmed from '32' to '15' bits. [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/duty_cycle_cal.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'dummy_2_reg' and it is trimmed from '16' to '15' bits. [C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/new/duty_cycle_cal.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 815.922 ; gain = 605.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                14x31  Multipliers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_top_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module duty_cycle_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 5     
+---Registers : 
	               31 Bit    Registers := 1     
	               15 Bit    Registers := 5     
+---Multipliers : 
	                14x31  Multipliers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design duty_cycle_cal has unconnected port v_cal[31]
WARNING: [Synth 8-3332] Sequential element (s_ADC_out_reg[3]) is unused and will be removed from module top_top_module.
WARNING: [Synth 8-3332] Sequential element (s_ADC_out_reg[2]) is unused and will be removed from module top_top_module.
WARNING: [Synth 8-3332] Sequential element (s_ADC_out_reg[1]) is unused and will be removed from module top_top_module.
WARNING: [Synth 8-3332] Sequential element (s_ADC_out_reg[0]) is unused and will be removed from module top_top_module.
INFO: [Synth 8-3886] merging instance 'pwm_module/duty_cycle_cal_i/dummy_1_reg[30]' (FD) to 'pwm_module/duty_cycle_cal_i/dummy_1_reg[28]'
INFO: [Synth 8-3886] merging instance 'pwm_module/duty_cycle_cal_i/dummy_1_reg[2]' (FD) to 'pwm_module/duty_cycle_cal_i/dummy_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'pwm_module/duty_cycle_cal_i/dummy_1_reg[3]' (FD) to 'pwm_module/duty_cycle_cal_i/dummy_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'pwm_module/duty_cycle_cal_i/dummy_1_reg[4]' (FD) to 'pwm_module/duty_cycle_cal_i/dummy_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'pwm_module/duty_cycle_cal_i/dummy_1_reg[5]' (FD) to 'pwm_module/duty_cycle_cal_i/dummy_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'pwm_module/duty_cycle_cal_i/dummy_1_reg[6]' (FD) to 'pwm_module/duty_cycle_cal_i/dummy_1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_module/\duty_cycle_cal_i/dummy_1_reg[7] )
INFO: [Synth 8-3886] merging instance 'pwm_module/duty_cycle_cal_i/dummy_1_reg[28]' (FD) to 'pwm_module/duty_cycle_cal_i/dummy_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'pwm_module/duty_cycle_cal_i/leftside_a_i_reg[5]' (FD) to 'pwm_module/duty_cycle_cal_i/rightside_b_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'pwm_module/duty_cycle_cal_i/leftside_a_i_reg[6]' (FD) to 'pwm_module/duty_cycle_cal_i/rightside_b_i_reg[6]'
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/dummy_1_reg[7]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/rightside_a_i_reg[4]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/rightside_a_i_reg[3]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/rightside_a_i_reg[2]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/rightside_a_i_reg[1]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/rightside_a_i_reg[0]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/rightside_b_i_reg[4]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/rightside_b_i_reg[3]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/rightside_b_i_reg[2]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/rightside_b_i_reg[1]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/rightside_b_i_reg[0]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/leftside_a_i_reg[4]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/leftside_a_i_reg[3]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/leftside_a_i_reg[2]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/leftside_a_i_reg[1]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/leftside_a_i_reg[0]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/leftside_b_i_reg[4]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/leftside_b_i_reg[3]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/leftside_b_i_reg[2]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/leftside_b_i_reg[1]) is unused and will be removed from module pwm_gen_top.
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/leftside_b_i_reg[0]) is unused and will be removed from module pwm_gen_top.
INFO: [Synth 8-3886] merging instance 'pwm_module/duty_cycle_cal_i/dummy_1_reg[0]' (FD) to 'pwm_module/duty_cycle_cal_i/dummy_1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_module/\duty_cycle_cal_i/dummy_1_reg[1] )
WARNING: [Synth 8-3332] Sequential element (duty_cycle_cal_i/dummy_1_reg[1]) is unused and will be removed from module pwm_gen_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 815.922 ; gain = 605.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_IP/clk_out1' to pin 'clk_IP/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_IP/clk_out2' to pin 'clk_IP/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_IP/clk_out3' to pin 'clk_IP/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pid_module/i_adc_clk' to pin 'XADC_Wizard/bbstub_eoc_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pid_module/i_clk' to pin 'clk_IP/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 815.922 ; gain = 605.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 815.922 ; gain = 605.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 815.922 ; gain = 605.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop duty_cycle_cal_i/dummy_2_reg[0] is being inverted and renamed to duty_cycle_cal_i/dummy_2_reg[0]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 815.922 ; gain = 605.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 815.922 ; gain = 605.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 815.922 ; gain = 605.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 815.922 ; gain = 605.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 815.922 ; gain = 605.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 815.922 ; gain = 605.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |vio_0            |         1|
|3     |PID_controller_0 |         1|
|4     |xadc_wiz_0       |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |PID_controller_0_bbox |     1|
|2     |clk_wiz_0_bbox        |     1|
|3     |vio_0_bbox            |     1|
|4     |xadc_wiz_0_bbox       |     1|
|5     |CARRY4                |   326|
|6     |LUT1                  |   134|
|7     |LUT2                  |    86|
|8     |LUT3                  |    98|
|9     |LUT4                  |    71|
|10    |LUT5                  |   923|
|11    |LUT6                  |     3|
|12    |FDRE                  |   239|
|13    |IBUF                  |     3|
|14    |OBUF                  |     3|
+------+----------------------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |  2071|
|2     |  pwm_module         |pwm_gen_top    |  1727|
|3     |    duty_cycle_cal_i |duty_cycle_cal |  1674|
|4     |    pwm_i            |pwm            |    53|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 815.922 ; gain = 605.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 815.922 ; gain = 102.965
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 815.922 ; gain = 605.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 329 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_top_module' is not ideal for floorplanning, since the cellview 'duty_cycle_cal' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 815.922 ; gain = 569.895
INFO: [Common 17-1381] The checkpoint 'C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/top_top_module.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 815.922 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 18 16:22:25 2021...
