#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 30 16:36:43 2024
# Process ID: 36168
# Current directory: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/synth_1
# Command line: vivado.exe -log uart_ram_TFT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_ram_TFT.tcl
# Log file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/synth_1/uart_ram_TFT.vds
# Journal file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_ram_TFT.tcl -notrace
Command: synth_design -top uart_ram_TFT -part xc7z015clg485-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z015'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23824 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 471.012 ; gain = 98.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_ram_TFT' [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_ram_TFT.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_receive_1' [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_receive_1.v:1]
WARNING: [Synth 8-6014] Unused sequential element sto_bit_reg was removed.  [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_receive_1.v:128]
INFO: [Synth 8-6155] done synthesizing module 'uart_receive_1' (1#1) [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_receive_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_to_ram' [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_to_ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_to_ram' (2#1) [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_to_ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM_DISPLAY' [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/synth_1/.Xil/Vivado-36168-DESKTOP-AJ2V9VE/realtime/RAM_DISPLAY_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_DISPLAY' (3#1) [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/synth_1/.Xil/Vivado-36168-DESKTOP-AJ2V9VE/realtime/RAM_DISPLAY_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ram_to_display' [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/ram_to_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'my_PLL' [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/synth_1/.Xil/Vivado-36168-DESKTOP-AJ2V9VE/realtime/my_PLL_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'my_PLL' (4#1) [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/synth_1/.Xil/Vivado-36168-DESKTOP-AJ2V9VE/realtime/my_PLL_stub.v:5]
WARNING: [Synth 8-350] instance 'PLL' of module 'my_PLL' requires 4 connections, but only 2 given [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/ram_to_display.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_display' (5#1) [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/ram_to_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'disp_driver' [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/disp_driver.v:4]
	Parameter hdat_begin bound to: 216 - type: integer 
	Parameter hdat_end bound to: 1016 - type: integer 
	Parameter vdat_begin bound to: 35 - type: integer 
	Parameter vdat_end bound to: 515 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'disp_driver' (6#1) [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/disp_driver.v:4]
WARNING: [Synth 8-350] instance 'disp_driver' of module 'disp_driver' requires 14 connections, but only 13 given [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_ram_TFT.v:127]
INFO: [Synth 8-6155] done synthesizing module 'uart_ram_TFT' (7#1) [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_ram_TFT.v:3]
WARNING: [Synth 8-3917] design uart_ram_TFT has port TFT_pwm driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 526.496 ; gain = 153.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 526.496 ; gain = 153.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 526.496 ; gain = 153.535
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY/RAM_DISPLAY_in_context.xdc] for cell 'RAM'
Finished Parsing XDC File [d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY/RAM_DISPLAY_in_context.xdc] for cell 'RAM'
Parsing XDC File [d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/my_PLL/my_PLL/my_PLL_in_context.xdc] for cell 'ram_to_display/PLL'
Finished Parsing XDC File [d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/my_PLL/my_PLL/my_PLL_in_context.xdc] for cell 'ram_to_display/PLL'
Parsing XDC File [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/constrs_1/new/tft.xdc]
Finished Parsing XDC File [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/constrs_1/new/tft.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/constrs_1/new/tft.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_ram_TFT_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_ram_TFT_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 892.629 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 892.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 892.629 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 892.629 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 892.629 ; gain = 519.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z015clg485-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 892.629 ; gain = 519.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ram_to_display/PLL. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 892.629 ; gain = 519.668
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "byte_sta_neg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sta_bit" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 892.629 ; gain = 519.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 9     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   7 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  12 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_receive_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 9     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 9     
Module uart_to_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ram_to_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module disp_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:60)
BRAMs: 190 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "uart_receive/sta_bit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_receive/r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_receive/r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_receive/r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_receive/r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_receive/r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_receive/r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_receive/r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_receive/r_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design uart_ram_TFT has port TFT_pwm driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\disp_driver/vcount_r_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 892.629 ; gain = 519.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ram_to_display/PLL/clk_out1' to pin 'ram_to_display/PLL/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 892.629 ; gain = 519.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 892.629 ; gain = 519.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 903.180 ; gain = 530.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ram_to_display/PLL  has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 903.180 ; gain = 530.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 903.180 ; gain = 530.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 903.180 ; gain = 530.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 903.180 ; gain = 530.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 903.180 ; gain = 530.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 903.180 ; gain = 530.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |RAM_DISPLAY   |         1|
|2     |my_PLL        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |RAM_DISPLAY |     1|
|2     |my_PLL      |     1|
|3     |BUFG        |     1|
|4     |CARRY4      |    36|
|5     |LUT1        |    18|
|6     |LUT2        |    15|
|7     |LUT3        |    62|
|8     |LUT4        |    29|
|9     |LUT5        |    21|
|10    |LUT6        |    40|
|11    |FDCE        |   173|
|12    |FDRE        |    20|
|13    |IBUF        |     3|
|14    |OBUF        |    21|
+------+------------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |   457|
|2     |  disp_driver    |disp_driver    |   123|
|3     |  ram_to_display |ram_to_display |    23|
|4     |  uart_receive   |uart_receive_1 |   174|
|5     |  uart_to_ram    |uart_to_ram    |    96|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 903.180 ; gain = 530.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 903.180 ; gain = 164.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 903.180 ; gain = 530.219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 903.180 ; gain = 541.734
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 903.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/synth_1/uart_ram_TFT.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_ram_TFT_utilization_synth.rpt -pb uart_ram_TFT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 30 16:37:15 2024...
