module testbench_lc3;

timeunit 10ns;	// Half clock cycle at 50 MHz
			// This is the amount of time represented by #1 
timeprecision 1ns;

logic   Clk=0;
logic Run, Continue;     // Internal                
logic [9:0]  SW;      
logic [6:0]  HEX1, HEX0, HEX3, HEX2;
logic [9:0] LED;



		
// Instantiating the DUT
// Make sure the module and signal names match with those in your design
test_top slc3_testtop(.*);
//ripple_adder_9 adder0(.*);

// Toggle the clock
// #1 means wait for a delay of 1 timeunit
always begin : CLOCK_GENERATION
#1 Clk = ~Clk;
end

initial begin: CLOCK_INITIALIZATION
    Clk = 0;
end 

//Testing begins here. Everything within initial block happens sequentially.
initial begin: TEST_VECTORS
SW = 10'b0000000001;
Run = 1'b1;

#2 Reset = 1'b1;
#2 Reset = 1'b0;


if (ErrorCnt == 0)
	$display("Success!");  // Command line output in ModelSim
else
	$display("%d error(s) detected. Try again!", ErrorCnt);
end


endmodule 