# Day 4: Gate Level Simulation(GLS), Blocking/Non-Blocking Statements, Synthesis-Simulation Mismatch
